
2.USB_RS232.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070ac  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b68  080071b8  080071b8  000171b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d20  08007d20  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  08007d20  08007d20  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007d20  08007d20  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d20  08007d20  00017d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d24  08007d24  00017d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08007d28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000173c  200001ec  08007f14  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001928  08007f14  00021928  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015c0a  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003356  00000000  00000000  00035e1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ea8  00000000  00000000  00039178  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d18  00000000  00000000  0003a020  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000177a6  00000000  00000000  0003ad38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f65f  00000000  00000000  000524de  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00071507  00000000  00000000  00061b3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d3044  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d98  00000000  00000000  000d30c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001ec 	.word	0x200001ec
 8000128:	00000000 	.word	0x00000000
 800012c:	080071a0 	.word	0x080071a0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001f0 	.word	0x200001f0
 8000148:	080071a0 	.word	0x080071a0

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000152:	4b14      	ldr	r3, [pc, #80]	; (80001a4 <MX_GPIO_Init+0x58>)
 8000154:	699b      	ldr	r3, [r3, #24]
 8000156:	4a13      	ldr	r2, [pc, #76]	; (80001a4 <MX_GPIO_Init+0x58>)
 8000158:	f043 0320 	orr.w	r3, r3, #32
 800015c:	6193      	str	r3, [r2, #24]
 800015e:	4b11      	ldr	r3, [pc, #68]	; (80001a4 <MX_GPIO_Init+0x58>)
 8000160:	699b      	ldr	r3, [r3, #24]
 8000162:	f003 0320 	and.w	r3, r3, #32
 8000166:	60fb      	str	r3, [r7, #12]
 8000168:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800016a:	4b0e      	ldr	r3, [pc, #56]	; (80001a4 <MX_GPIO_Init+0x58>)
 800016c:	699b      	ldr	r3, [r3, #24]
 800016e:	4a0d      	ldr	r2, [pc, #52]	; (80001a4 <MX_GPIO_Init+0x58>)
 8000170:	f043 0304 	orr.w	r3, r3, #4
 8000174:	6193      	str	r3, [r2, #24]
 8000176:	4b0b      	ldr	r3, [pc, #44]	; (80001a4 <MX_GPIO_Init+0x58>)
 8000178:	699b      	ldr	r3, [r3, #24]
 800017a:	f003 0304 	and.w	r3, r3, #4
 800017e:	60bb      	str	r3, [r7, #8]
 8000180:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000182:	4b08      	ldr	r3, [pc, #32]	; (80001a4 <MX_GPIO_Init+0x58>)
 8000184:	699b      	ldr	r3, [r3, #24]
 8000186:	4a07      	ldr	r2, [pc, #28]	; (80001a4 <MX_GPIO_Init+0x58>)
 8000188:	f043 0308 	orr.w	r3, r3, #8
 800018c:	6193      	str	r3, [r2, #24]
 800018e:	4b05      	ldr	r3, [pc, #20]	; (80001a4 <MX_GPIO_Init+0x58>)
 8000190:	699b      	ldr	r3, [r3, #24]
 8000192:	f003 0308 	and.w	r3, r3, #8
 8000196:	607b      	str	r3, [r7, #4]
 8000198:	687b      	ldr	r3, [r7, #4]

}
 800019a:	bf00      	nop
 800019c:	3714      	adds	r7, #20
 800019e:	46bd      	mov	sp, r7
 80001a0:	bc80      	pop	{r7}
 80001a2:	4770      	bx	lr
 80001a4:	40021000 	.word	0x40021000

080001a8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80001ac:	4b12      	ldr	r3, [pc, #72]	; (80001f8 <MX_I2C1_Init+0x50>)
 80001ae:	4a13      	ldr	r2, [pc, #76]	; (80001fc <MX_I2C1_Init+0x54>)
 80001b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80001b2:	4b11      	ldr	r3, [pc, #68]	; (80001f8 <MX_I2C1_Init+0x50>)
 80001b4:	4a12      	ldr	r2, [pc, #72]	; (8000200 <MX_I2C1_Init+0x58>)
 80001b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80001b8:	4b0f      	ldr	r3, [pc, #60]	; (80001f8 <MX_I2C1_Init+0x50>)
 80001ba:	2200      	movs	r2, #0
 80001bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80001be:	4b0e      	ldr	r3, [pc, #56]	; (80001f8 <MX_I2C1_Init+0x50>)
 80001c0:	2200      	movs	r2, #0
 80001c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80001c4:	4b0c      	ldr	r3, [pc, #48]	; (80001f8 <MX_I2C1_Init+0x50>)
 80001c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80001ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80001cc:	4b0a      	ldr	r3, [pc, #40]	; (80001f8 <MX_I2C1_Init+0x50>)
 80001ce:	2200      	movs	r2, #0
 80001d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80001d2:	4b09      	ldr	r3, [pc, #36]	; (80001f8 <MX_I2C1_Init+0x50>)
 80001d4:	2200      	movs	r2, #0
 80001d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80001d8:	4b07      	ldr	r3, [pc, #28]	; (80001f8 <MX_I2C1_Init+0x50>)
 80001da:	2200      	movs	r2, #0
 80001dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80001de:	4b06      	ldr	r3, [pc, #24]	; (80001f8 <MX_I2C1_Init+0x50>)
 80001e0:	2200      	movs	r2, #0
 80001e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <MX_I2C1_Init+0x50>)
 80001e6:	f000 fcbd 	bl	8000b64 <HAL_I2C_Init>
 80001ea:	4603      	mov	r3, r0
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d001      	beq.n	80001f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80001f0:	f000 f8da 	bl	80003a8 <Error_Handler>
  }

}
 80001f4:	bf00      	nop
 80001f6:	bd80      	pop	{r7, pc}
 80001f8:	2000094c 	.word	0x2000094c
 80001fc:	40005400 	.word	0x40005400
 8000200:	00061a80 	.word	0x00061a80

08000204 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b08a      	sub	sp, #40	; 0x28
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800020c:	f107 0314 	add.w	r3, r7, #20
 8000210:	2200      	movs	r2, #0
 8000212:	601a      	str	r2, [r3, #0]
 8000214:	605a      	str	r2, [r3, #4]
 8000216:	609a      	str	r2, [r3, #8]
 8000218:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	4a1d      	ldr	r2, [pc, #116]	; (8000294 <HAL_I2C_MspInit+0x90>)
 8000220:	4293      	cmp	r3, r2
 8000222:	d132      	bne.n	800028a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000224:	4b1c      	ldr	r3, [pc, #112]	; (8000298 <HAL_I2C_MspInit+0x94>)
 8000226:	699b      	ldr	r3, [r3, #24]
 8000228:	4a1b      	ldr	r2, [pc, #108]	; (8000298 <HAL_I2C_MspInit+0x94>)
 800022a:	f043 0308 	orr.w	r3, r3, #8
 800022e:	6193      	str	r3, [r2, #24]
 8000230:	4b19      	ldr	r3, [pc, #100]	; (8000298 <HAL_I2C_MspInit+0x94>)
 8000232:	699b      	ldr	r3, [r3, #24]
 8000234:	f003 0308 	and.w	r3, r3, #8
 8000238:	613b      	str	r3, [r7, #16]
 800023a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800023c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000240:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000242:	2312      	movs	r3, #18
 8000244:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000246:	2303      	movs	r3, #3
 8000248:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800024a:	f107 0314 	add.w	r3, r7, #20
 800024e:	4619      	mov	r1, r3
 8000250:	4812      	ldr	r0, [pc, #72]	; (800029c <HAL_I2C_MspInit+0x98>)
 8000252:	f000 fb2d 	bl	80008b0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000256:	4b12      	ldr	r3, [pc, #72]	; (80002a0 <HAL_I2C_MspInit+0x9c>)
 8000258:	685b      	ldr	r3, [r3, #4]
 800025a:	627b      	str	r3, [r7, #36]	; 0x24
 800025c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800025e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000262:	627b      	str	r3, [r7, #36]	; 0x24
 8000264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000266:	f043 0302 	orr.w	r3, r3, #2
 800026a:	627b      	str	r3, [r7, #36]	; 0x24
 800026c:	4a0c      	ldr	r2, [pc, #48]	; (80002a0 <HAL_I2C_MspInit+0x9c>)
 800026e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000270:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000272:	4b09      	ldr	r3, [pc, #36]	; (8000298 <HAL_I2C_MspInit+0x94>)
 8000274:	69db      	ldr	r3, [r3, #28]
 8000276:	4a08      	ldr	r2, [pc, #32]	; (8000298 <HAL_I2C_MspInit+0x94>)
 8000278:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800027c:	61d3      	str	r3, [r2, #28]
 800027e:	4b06      	ldr	r3, [pc, #24]	; (8000298 <HAL_I2C_MspInit+0x94>)
 8000280:	69db      	ldr	r3, [r3, #28]
 8000282:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000286:	60fb      	str	r3, [r7, #12]
 8000288:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800028a:	bf00      	nop
 800028c:	3728      	adds	r7, #40	; 0x28
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
 8000292:	bf00      	nop
 8000294:	40005400 	.word	0x40005400
 8000298:	40021000 	.word	0x40021000
 800029c:	40010c00 	.word	0x40010c00
 80002a0:	40010000 	.word	0x40010000

080002a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002a8:	f000 f970 	bl	800058c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ac:	f000 f822 	bl	80002f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002b0:	f7ff ff4c 	bl	800014c <MX_GPIO_Init>
  MX_I2C1_Init();
 80002b4:	f7ff ff78 	bl	80001a8 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80002b8:	f005 fe60 	bl	8005f7c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init(&hi2c1);
 80002bc:	480a      	ldr	r0, [pc, #40]	; (80002e8 <main+0x44>)
 80002be:	f003 fed3 	bl	8004068 <OLED_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    CDC_Transmit_FS((uint8_t * )rx, sizeof(rx));
 80002c2:	2180      	movs	r1, #128	; 0x80
 80002c4:	4809      	ldr	r0, [pc, #36]	; (80002ec <main+0x48>)
 80002c6:	f005 ff21 	bl	800610c <CDC_Transmit_FS>
    HAL_Delay(500);
 80002ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002ce:	f000 f9bf 	bl	8000650 <HAL_Delay>
    OLED_SetCursor(0,10);
 80002d2:	210a      	movs	r1, #10
 80002d4:	2000      	movs	r0, #0
 80002d6:	f004 fab1 	bl	800483c <OLED_SetCursor>
    OLED_Printf("%s",rx);
 80002da:	4904      	ldr	r1, [pc, #16]	; (80002ec <main+0x48>)
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <main+0x4c>)
 80002de:	f004 f9c5 	bl	800466c <OLED_Printf>
    OLED_UpdateScreen();
 80002e2:	f003 ff67 	bl	80041b4 <OLED_UpdateScreen>
    CDC_Transmit_FS((uint8_t * )rx, sizeof(rx));
 80002e6:	e7ec      	b.n	80002c2 <main+0x1e>
 80002e8:	2000094c 	.word	0x2000094c
 80002ec:	200009a0 	.word	0x200009a0
 80002f0:	080071b8 	.word	0x080071b8

080002f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b094      	sub	sp, #80	; 0x50
 80002f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002fe:	2228      	movs	r2, #40	; 0x28
 8000300:	2100      	movs	r1, #0
 8000302:	4618      	mov	r0, r3
 8000304:	f006 fafe 	bl	8006904 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000308:	f107 0314 	add.w	r3, r7, #20
 800030c:	2200      	movs	r2, #0
 800030e:	601a      	str	r2, [r3, #0]
 8000310:	605a      	str	r2, [r3, #4]
 8000312:	609a      	str	r2, [r3, #8]
 8000314:	60da      	str	r2, [r3, #12]
 8000316:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000318:	1d3b      	adds	r3, r7, #4
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
 800031e:	605a      	str	r2, [r3, #4]
 8000320:	609a      	str	r2, [r3, #8]
 8000322:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000324:	2301      	movs	r3, #1
 8000326:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000328:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800032c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800032e:	2300      	movs	r3, #0
 8000330:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000332:	2301      	movs	r3, #1
 8000334:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000336:	2302      	movs	r3, #2
 8000338:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800033a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800033e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000340:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000344:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000346:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800034a:	4618      	mov	r0, r3
 800034c:	f002 f840 	bl	80023d0 <HAL_RCC_OscConfig>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000356:	f000 f827 	bl	80003a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800035a:	230f      	movs	r3, #15
 800035c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800035e:	2302      	movs	r3, #2
 8000360:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000362:	2300      	movs	r3, #0
 8000364:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800036a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800036c:	2300      	movs	r3, #0
 800036e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000370:	f107 0314 	add.w	r3, r7, #20
 8000374:	2102      	movs	r1, #2
 8000376:	4618      	mov	r0, r3
 8000378:	f002 faaa 	bl	80028d0 <HAL_RCC_ClockConfig>
 800037c:	4603      	mov	r3, r0
 800037e:	2b00      	cmp	r3, #0
 8000380:	d001      	beq.n	8000386 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000382:	f000 f811 	bl	80003a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000386:	2310      	movs	r3, #16
 8000388:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800038a:	2300      	movs	r3, #0
 800038c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800038e:	1d3b      	adds	r3, r7, #4
 8000390:	4618      	mov	r0, r3
 8000392:	f002 fc25 	bl	8002be0 <HAL_RCCEx_PeriphCLKConfig>
 8000396:	4603      	mov	r3, r0
 8000398:	2b00      	cmp	r3, #0
 800039a:	d001      	beq.n	80003a0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800039c:	f000 f804 	bl	80003a8 <Error_Handler>
  }
}
 80003a0:	bf00      	nop
 80003a2:	3750      	adds	r7, #80	; 0x50
 80003a4:	46bd      	mov	sp, r7
 80003a6:	bd80      	pop	{r7, pc}

080003a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80003ac:	bf00      	nop
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bc80      	pop	{r7}
 80003b2:	4770      	bx	lr

080003b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	b085      	sub	sp, #20
 80003b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003ba:	4b15      	ldr	r3, [pc, #84]	; (8000410 <HAL_MspInit+0x5c>)
 80003bc:	699b      	ldr	r3, [r3, #24]
 80003be:	4a14      	ldr	r2, [pc, #80]	; (8000410 <HAL_MspInit+0x5c>)
 80003c0:	f043 0301 	orr.w	r3, r3, #1
 80003c4:	6193      	str	r3, [r2, #24]
 80003c6:	4b12      	ldr	r3, [pc, #72]	; (8000410 <HAL_MspInit+0x5c>)
 80003c8:	699b      	ldr	r3, [r3, #24]
 80003ca:	f003 0301 	and.w	r3, r3, #1
 80003ce:	60bb      	str	r3, [r7, #8]
 80003d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003d2:	4b0f      	ldr	r3, [pc, #60]	; (8000410 <HAL_MspInit+0x5c>)
 80003d4:	69db      	ldr	r3, [r3, #28]
 80003d6:	4a0e      	ldr	r2, [pc, #56]	; (8000410 <HAL_MspInit+0x5c>)
 80003d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003dc:	61d3      	str	r3, [r2, #28]
 80003de:	4b0c      	ldr	r3, [pc, #48]	; (8000410 <HAL_MspInit+0x5c>)
 80003e0:	69db      	ldr	r3, [r3, #28]
 80003e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003e6:	607b      	str	r3, [r7, #4]
 80003e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ea:	4b0a      	ldr	r3, [pc, #40]	; (8000414 <HAL_MspInit+0x60>)
 80003ec:	685b      	ldr	r3, [r3, #4]
 80003ee:	60fb      	str	r3, [r7, #12]
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003f6:	60fb      	str	r3, [r7, #12]
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003fe:	60fb      	str	r3, [r7, #12]
 8000400:	4a04      	ldr	r2, [pc, #16]	; (8000414 <HAL_MspInit+0x60>)
 8000402:	68fb      	ldr	r3, [r7, #12]
 8000404:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000406:	bf00      	nop
 8000408:	3714      	adds	r7, #20
 800040a:	46bd      	mov	sp, r7
 800040c:	bc80      	pop	{r7}
 800040e:	4770      	bx	lr
 8000410:	40021000 	.word	0x40021000
 8000414:	40010000 	.word	0x40010000

08000418 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800041c:	bf00      	nop
 800041e:	46bd      	mov	sp, r7
 8000420:	bc80      	pop	{r7}
 8000422:	4770      	bx	lr

08000424 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000428:	e7fe      	b.n	8000428 <HardFault_Handler+0x4>

0800042a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800042a:	b480      	push	{r7}
 800042c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800042e:	e7fe      	b.n	800042e <MemManage_Handler+0x4>

08000430 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000434:	e7fe      	b.n	8000434 <BusFault_Handler+0x4>

08000436 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000436:	b480      	push	{r7}
 8000438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800043a:	e7fe      	b.n	800043a <UsageFault_Handler+0x4>

0800043c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000440:	bf00      	nop
 8000442:	46bd      	mov	sp, r7
 8000444:	bc80      	pop	{r7}
 8000446:	4770      	bx	lr

08000448 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800044c:	bf00      	nop
 800044e:	46bd      	mov	sp, r7
 8000450:	bc80      	pop	{r7}
 8000452:	4770      	bx	lr

08000454 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000458:	bf00      	nop
 800045a:	46bd      	mov	sp, r7
 800045c:	bc80      	pop	{r7}
 800045e:	4770      	bx	lr

08000460 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000464:	f000 f8d8 	bl	8000618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}

0800046c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000470:	4802      	ldr	r0, [pc, #8]	; (800047c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000472:	f001 f9d2 	bl	800181a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000476:	bf00      	nop
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	200016b8 	.word	0x200016b8

08000480 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b084      	sub	sp, #16
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000488:	4b11      	ldr	r3, [pc, #68]	; (80004d0 <_sbrk+0x50>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	2b00      	cmp	r3, #0
 800048e:	d102      	bne.n	8000496 <_sbrk+0x16>
		heap_end = &end;
 8000490:	4b0f      	ldr	r3, [pc, #60]	; (80004d0 <_sbrk+0x50>)
 8000492:	4a10      	ldr	r2, [pc, #64]	; (80004d4 <_sbrk+0x54>)
 8000494:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000496:	4b0e      	ldr	r3, [pc, #56]	; (80004d0 <_sbrk+0x50>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800049c:	4b0c      	ldr	r3, [pc, #48]	; (80004d0 <_sbrk+0x50>)
 800049e:	681a      	ldr	r2, [r3, #0]
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	4413      	add	r3, r2
 80004a4:	466a      	mov	r2, sp
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d907      	bls.n	80004ba <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80004aa:	f006 fa01 	bl	80068b0 <__errno>
 80004ae:	4602      	mov	r2, r0
 80004b0:	230c      	movs	r3, #12
 80004b2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80004b4:	f04f 33ff 	mov.w	r3, #4294967295
 80004b8:	e006      	b.n	80004c8 <_sbrk+0x48>
	}

	heap_end += incr;
 80004ba:	4b05      	ldr	r3, [pc, #20]	; (80004d0 <_sbrk+0x50>)
 80004bc:	681a      	ldr	r2, [r3, #0]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	4413      	add	r3, r2
 80004c2:	4a03      	ldr	r2, [pc, #12]	; (80004d0 <_sbrk+0x50>)
 80004c4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80004c6:	68fb      	ldr	r3, [r7, #12]
}
 80004c8:	4618      	mov	r0, r3
 80004ca:	3710      	adds	r7, #16
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	20000208 	.word	0x20000208
 80004d4:	20001928 	.word	0x20001928

080004d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80004dc:	4b15      	ldr	r3, [pc, #84]	; (8000534 <SystemInit+0x5c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a14      	ldr	r2, [pc, #80]	; (8000534 <SystemInit+0x5c>)
 80004e2:	f043 0301 	orr.w	r3, r3, #1
 80004e6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80004e8:	4b12      	ldr	r3, [pc, #72]	; (8000534 <SystemInit+0x5c>)
 80004ea:	685a      	ldr	r2, [r3, #4]
 80004ec:	4911      	ldr	r1, [pc, #68]	; (8000534 <SystemInit+0x5c>)
 80004ee:	4b12      	ldr	r3, [pc, #72]	; (8000538 <SystemInit+0x60>)
 80004f0:	4013      	ands	r3, r2
 80004f2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80004f4:	4b0f      	ldr	r3, [pc, #60]	; (8000534 <SystemInit+0x5c>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a0e      	ldr	r2, [pc, #56]	; (8000534 <SystemInit+0x5c>)
 80004fa:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000502:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000504:	4b0b      	ldr	r3, [pc, #44]	; (8000534 <SystemInit+0x5c>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a0a      	ldr	r2, [pc, #40]	; (8000534 <SystemInit+0x5c>)
 800050a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800050e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000510:	4b08      	ldr	r3, [pc, #32]	; (8000534 <SystemInit+0x5c>)
 8000512:	685b      	ldr	r3, [r3, #4]
 8000514:	4a07      	ldr	r2, [pc, #28]	; (8000534 <SystemInit+0x5c>)
 8000516:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800051a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800051c:	4b05      	ldr	r3, [pc, #20]	; (8000534 <SystemInit+0x5c>)
 800051e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000522:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000524:	4b05      	ldr	r3, [pc, #20]	; (800053c <SystemInit+0x64>)
 8000526:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800052a:	609a      	str	r2, [r3, #8]
#endif 
}
 800052c:	bf00      	nop
 800052e:	46bd      	mov	sp, r7
 8000530:	bc80      	pop	{r7}
 8000532:	4770      	bx	lr
 8000534:	40021000 	.word	0x40021000
 8000538:	f8ff0000 	.word	0xf8ff0000
 800053c:	e000ed00 	.word	0xe000ed00

08000540 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000540:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000542:	e003      	b.n	800054c <LoopCopyDataInit>

08000544 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000544:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000546:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000548:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800054a:	3104      	adds	r1, #4

0800054c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800054c:	480a      	ldr	r0, [pc, #40]	; (8000578 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800054e:	4b0b      	ldr	r3, [pc, #44]	; (800057c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000550:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000552:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000554:	d3f6      	bcc.n	8000544 <CopyDataInit>
  ldr r2, =_sbss
 8000556:	4a0a      	ldr	r2, [pc, #40]	; (8000580 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000558:	e002      	b.n	8000560 <LoopFillZerobss>

0800055a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800055a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800055c:	f842 3b04 	str.w	r3, [r2], #4

08000560 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000560:	4b08      	ldr	r3, [pc, #32]	; (8000584 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000562:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000564:	d3f9      	bcc.n	800055a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000566:	f7ff ffb7 	bl	80004d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800056a:	f006 f9a7 	bl	80068bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800056e:	f7ff fe99 	bl	80002a4 <main>
  bx lr
 8000572:	4770      	bx	lr
  ldr r3, =_sidata
 8000574:	08007d28 	.word	0x08007d28
  ldr r0, =_sdata
 8000578:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800057c:	200001ec 	.word	0x200001ec
  ldr r2, =_sbss
 8000580:	200001ec 	.word	0x200001ec
  ldr r3, = _ebss
 8000584:	20001928 	.word	0x20001928

08000588 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000588:	e7fe      	b.n	8000588 <ADC1_2_IRQHandler>
	...

0800058c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000590:	4b08      	ldr	r3, [pc, #32]	; (80005b4 <HAL_Init+0x28>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a07      	ldr	r2, [pc, #28]	; (80005b4 <HAL_Init+0x28>)
 8000596:	f043 0310 	orr.w	r3, r3, #16
 800059a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800059c:	2003      	movs	r0, #3
 800059e:	f000 f945 	bl	800082c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005a2:	2000      	movs	r0, #0
 80005a4:	f000 f808 	bl	80005b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005a8:	f7ff ff04 	bl	80003b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005ac:	2300      	movs	r3, #0
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40022000 	.word	0x40022000

080005b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005c0:	4b12      	ldr	r3, [pc, #72]	; (800060c <HAL_InitTick+0x54>)
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	4b12      	ldr	r3, [pc, #72]	; (8000610 <HAL_InitTick+0x58>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	4619      	mov	r1, r3
 80005ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80005d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 f95d 	bl	8000896 <HAL_SYSTICK_Config>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005e2:	2301      	movs	r3, #1
 80005e4:	e00e      	b.n	8000604 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	2b0f      	cmp	r3, #15
 80005ea:	d80a      	bhi.n	8000602 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005ec:	2200      	movs	r2, #0
 80005ee:	6879      	ldr	r1, [r7, #4]
 80005f0:	f04f 30ff 	mov.w	r0, #4294967295
 80005f4:	f000 f925 	bl	8000842 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005f8:	4a06      	ldr	r2, [pc, #24]	; (8000614 <HAL_InitTick+0x5c>)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005fe:	2300      	movs	r3, #0
 8000600:	e000      	b.n	8000604 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000602:	2301      	movs	r3, #1
}
 8000604:	4618      	mov	r0, r3
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	20000000 	.word	0x20000000
 8000610:	20000008 	.word	0x20000008
 8000614:	20000004 	.word	0x20000004

08000618 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800061c:	4b05      	ldr	r3, [pc, #20]	; (8000634 <HAL_IncTick+0x1c>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	461a      	mov	r2, r3
 8000622:	4b05      	ldr	r3, [pc, #20]	; (8000638 <HAL_IncTick+0x20>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4413      	add	r3, r2
 8000628:	4a03      	ldr	r2, [pc, #12]	; (8000638 <HAL_IncTick+0x20>)
 800062a:	6013      	str	r3, [r2, #0]
}
 800062c:	bf00      	nop
 800062e:	46bd      	mov	sp, r7
 8000630:	bc80      	pop	{r7}
 8000632:	4770      	bx	lr
 8000634:	20000008 	.word	0x20000008
 8000638:	20000a20 	.word	0x20000a20

0800063c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  return uwTick;
 8000640:	4b02      	ldr	r3, [pc, #8]	; (800064c <HAL_GetTick+0x10>)
 8000642:	681b      	ldr	r3, [r3, #0]
}
 8000644:	4618      	mov	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr
 800064c:	20000a20 	.word	0x20000a20

08000650 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000658:	f7ff fff0 	bl	800063c <HAL_GetTick>
 800065c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000668:	d005      	beq.n	8000676 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800066a:	4b09      	ldr	r3, [pc, #36]	; (8000690 <HAL_Delay+0x40>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	461a      	mov	r2, r3
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	4413      	add	r3, r2
 8000674:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000676:	bf00      	nop
 8000678:	f7ff ffe0 	bl	800063c <HAL_GetTick>
 800067c:	4602      	mov	r2, r0
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	1ad3      	subs	r3, r2, r3
 8000682:	68fa      	ldr	r2, [r7, #12]
 8000684:	429a      	cmp	r2, r3
 8000686:	d8f7      	bhi.n	8000678 <HAL_Delay+0x28>
  {
  }
}
 8000688:	bf00      	nop
 800068a:	3710      	adds	r7, #16
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	20000008 	.word	0x20000008

08000694 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	f003 0307 	and.w	r3, r3, #7
 80006a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a4:	4b0c      	ldr	r3, [pc, #48]	; (80006d8 <__NVIC_SetPriorityGrouping+0x44>)
 80006a6:	68db      	ldr	r3, [r3, #12]
 80006a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006aa:	68ba      	ldr	r2, [r7, #8]
 80006ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006b0:	4013      	ands	r3, r2
 80006b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006c6:	4a04      	ldr	r2, [pc, #16]	; (80006d8 <__NVIC_SetPriorityGrouping+0x44>)
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	60d3      	str	r3, [r2, #12]
}
 80006cc:	bf00      	nop
 80006ce:	3714      	adds	r7, #20
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bc80      	pop	{r7}
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	e000ed00 	.word	0xe000ed00

080006dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006e0:	4b04      	ldr	r3, [pc, #16]	; (80006f4 <__NVIC_GetPriorityGrouping+0x18>)
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	0a1b      	lsrs	r3, r3, #8
 80006e6:	f003 0307 	and.w	r3, r3, #7
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bc80      	pop	{r7}
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	e000ed00 	.word	0xe000ed00

080006f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000706:	2b00      	cmp	r3, #0
 8000708:	db0b      	blt.n	8000722 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800070a:	79fb      	ldrb	r3, [r7, #7]
 800070c:	f003 021f 	and.w	r2, r3, #31
 8000710:	4906      	ldr	r1, [pc, #24]	; (800072c <__NVIC_EnableIRQ+0x34>)
 8000712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000716:	095b      	lsrs	r3, r3, #5
 8000718:	2001      	movs	r0, #1
 800071a:	fa00 f202 	lsl.w	r2, r0, r2
 800071e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000722:	bf00      	nop
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	bc80      	pop	{r7}
 800072a:	4770      	bx	lr
 800072c:	e000e100 	.word	0xe000e100

08000730 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
 8000736:	4603      	mov	r3, r0
 8000738:	6039      	str	r1, [r7, #0]
 800073a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800073c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000740:	2b00      	cmp	r3, #0
 8000742:	db0a      	blt.n	800075a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000744:	683b      	ldr	r3, [r7, #0]
 8000746:	b2da      	uxtb	r2, r3
 8000748:	490c      	ldr	r1, [pc, #48]	; (800077c <__NVIC_SetPriority+0x4c>)
 800074a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800074e:	0112      	lsls	r2, r2, #4
 8000750:	b2d2      	uxtb	r2, r2
 8000752:	440b      	add	r3, r1
 8000754:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000758:	e00a      	b.n	8000770 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	b2da      	uxtb	r2, r3
 800075e:	4908      	ldr	r1, [pc, #32]	; (8000780 <__NVIC_SetPriority+0x50>)
 8000760:	79fb      	ldrb	r3, [r7, #7]
 8000762:	f003 030f 	and.w	r3, r3, #15
 8000766:	3b04      	subs	r3, #4
 8000768:	0112      	lsls	r2, r2, #4
 800076a:	b2d2      	uxtb	r2, r2
 800076c:	440b      	add	r3, r1
 800076e:	761a      	strb	r2, [r3, #24]
}
 8000770:	bf00      	nop
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	bc80      	pop	{r7}
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	e000e100 	.word	0xe000e100
 8000780:	e000ed00 	.word	0xe000ed00

08000784 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000784:	b480      	push	{r7}
 8000786:	b089      	sub	sp, #36	; 0x24
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	f003 0307 	and.w	r3, r3, #7
 8000796:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000798:	69fb      	ldr	r3, [r7, #28]
 800079a:	f1c3 0307 	rsb	r3, r3, #7
 800079e:	2b04      	cmp	r3, #4
 80007a0:	bf28      	it	cs
 80007a2:	2304      	movcs	r3, #4
 80007a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007a6:	69fb      	ldr	r3, [r7, #28]
 80007a8:	3304      	adds	r3, #4
 80007aa:	2b06      	cmp	r3, #6
 80007ac:	d902      	bls.n	80007b4 <NVIC_EncodePriority+0x30>
 80007ae:	69fb      	ldr	r3, [r7, #28]
 80007b0:	3b03      	subs	r3, #3
 80007b2:	e000      	b.n	80007b6 <NVIC_EncodePriority+0x32>
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b8:	f04f 32ff 	mov.w	r2, #4294967295
 80007bc:	69bb      	ldr	r3, [r7, #24]
 80007be:	fa02 f303 	lsl.w	r3, r2, r3
 80007c2:	43da      	mvns	r2, r3
 80007c4:	68bb      	ldr	r3, [r7, #8]
 80007c6:	401a      	ands	r2, r3
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007cc:	f04f 31ff 	mov.w	r1, #4294967295
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	fa01 f303 	lsl.w	r3, r1, r3
 80007d6:	43d9      	mvns	r1, r3
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007dc:	4313      	orrs	r3, r2
         );
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3724      	adds	r7, #36	; 0x24
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bc80      	pop	{r7}
 80007e6:	4770      	bx	lr

080007e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	3b01      	subs	r3, #1
 80007f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007f8:	d301      	bcc.n	80007fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007fa:	2301      	movs	r3, #1
 80007fc:	e00f      	b.n	800081e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007fe:	4a0a      	ldr	r2, [pc, #40]	; (8000828 <SysTick_Config+0x40>)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	3b01      	subs	r3, #1
 8000804:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000806:	210f      	movs	r1, #15
 8000808:	f04f 30ff 	mov.w	r0, #4294967295
 800080c:	f7ff ff90 	bl	8000730 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000810:	4b05      	ldr	r3, [pc, #20]	; (8000828 <SysTick_Config+0x40>)
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000816:	4b04      	ldr	r3, [pc, #16]	; (8000828 <SysTick_Config+0x40>)
 8000818:	2207      	movs	r2, #7
 800081a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800081c:	2300      	movs	r3, #0
}
 800081e:	4618      	mov	r0, r3
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	e000e010 	.word	0xe000e010

0800082c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000834:	6878      	ldr	r0, [r7, #4]
 8000836:	f7ff ff2d 	bl	8000694 <__NVIC_SetPriorityGrouping>
}
 800083a:	bf00      	nop
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}

08000842 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000842:	b580      	push	{r7, lr}
 8000844:	b086      	sub	sp, #24
 8000846:	af00      	add	r7, sp, #0
 8000848:	4603      	mov	r3, r0
 800084a:	60b9      	str	r1, [r7, #8]
 800084c:	607a      	str	r2, [r7, #4]
 800084e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000850:	2300      	movs	r3, #0
 8000852:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000854:	f7ff ff42 	bl	80006dc <__NVIC_GetPriorityGrouping>
 8000858:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800085a:	687a      	ldr	r2, [r7, #4]
 800085c:	68b9      	ldr	r1, [r7, #8]
 800085e:	6978      	ldr	r0, [r7, #20]
 8000860:	f7ff ff90 	bl	8000784 <NVIC_EncodePriority>
 8000864:	4602      	mov	r2, r0
 8000866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800086a:	4611      	mov	r1, r2
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff ff5f 	bl	8000730 <__NVIC_SetPriority>
}
 8000872:	bf00      	nop
 8000874:	3718      	adds	r7, #24
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}

0800087a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	b082      	sub	sp, #8
 800087e:	af00      	add	r7, sp, #0
 8000880:	4603      	mov	r3, r0
 8000882:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000888:	4618      	mov	r0, r3
 800088a:	f7ff ff35 	bl	80006f8 <__NVIC_EnableIRQ>
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000896:	b580      	push	{r7, lr}
 8000898:	b082      	sub	sp, #8
 800089a:	af00      	add	r7, sp, #0
 800089c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800089e:	6878      	ldr	r0, [r7, #4]
 80008a0:	f7ff ffa2 	bl	80007e8 <SysTick_Config>
 80008a4:	4603      	mov	r3, r0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
	...

080008b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b08b      	sub	sp, #44	; 0x2c
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
 80008b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008be:	2300      	movs	r3, #0
 80008c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008c2:	e127      	b.n	8000b14 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008c4:	2201      	movs	r2, #1
 80008c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008c8:	fa02 f303 	lsl.w	r3, r2, r3
 80008cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	69fa      	ldr	r2, [r7, #28]
 80008d4:	4013      	ands	r3, r2
 80008d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008d8:	69ba      	ldr	r2, [r7, #24]
 80008da:	69fb      	ldr	r3, [r7, #28]
 80008dc:	429a      	cmp	r2, r3
 80008de:	f040 8116 	bne.w	8000b0e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	2b12      	cmp	r3, #18
 80008e8:	d034      	beq.n	8000954 <HAL_GPIO_Init+0xa4>
 80008ea:	2b12      	cmp	r3, #18
 80008ec:	d80d      	bhi.n	800090a <HAL_GPIO_Init+0x5a>
 80008ee:	2b02      	cmp	r3, #2
 80008f0:	d02b      	beq.n	800094a <HAL_GPIO_Init+0x9a>
 80008f2:	2b02      	cmp	r3, #2
 80008f4:	d804      	bhi.n	8000900 <HAL_GPIO_Init+0x50>
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d031      	beq.n	800095e <HAL_GPIO_Init+0xae>
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d01c      	beq.n	8000938 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80008fe:	e048      	b.n	8000992 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000900:	2b03      	cmp	r3, #3
 8000902:	d043      	beq.n	800098c <HAL_GPIO_Init+0xdc>
 8000904:	2b11      	cmp	r3, #17
 8000906:	d01b      	beq.n	8000940 <HAL_GPIO_Init+0x90>
          break;
 8000908:	e043      	b.n	8000992 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800090a:	4a89      	ldr	r2, [pc, #548]	; (8000b30 <HAL_GPIO_Init+0x280>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d026      	beq.n	800095e <HAL_GPIO_Init+0xae>
 8000910:	4a87      	ldr	r2, [pc, #540]	; (8000b30 <HAL_GPIO_Init+0x280>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d806      	bhi.n	8000924 <HAL_GPIO_Init+0x74>
 8000916:	4a87      	ldr	r2, [pc, #540]	; (8000b34 <HAL_GPIO_Init+0x284>)
 8000918:	4293      	cmp	r3, r2
 800091a:	d020      	beq.n	800095e <HAL_GPIO_Init+0xae>
 800091c:	4a86      	ldr	r2, [pc, #536]	; (8000b38 <HAL_GPIO_Init+0x288>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d01d      	beq.n	800095e <HAL_GPIO_Init+0xae>
          break;
 8000922:	e036      	b.n	8000992 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000924:	4a85      	ldr	r2, [pc, #532]	; (8000b3c <HAL_GPIO_Init+0x28c>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d019      	beq.n	800095e <HAL_GPIO_Init+0xae>
 800092a:	4a85      	ldr	r2, [pc, #532]	; (8000b40 <HAL_GPIO_Init+0x290>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d016      	beq.n	800095e <HAL_GPIO_Init+0xae>
 8000930:	4a84      	ldr	r2, [pc, #528]	; (8000b44 <HAL_GPIO_Init+0x294>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d013      	beq.n	800095e <HAL_GPIO_Init+0xae>
          break;
 8000936:	e02c      	b.n	8000992 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	68db      	ldr	r3, [r3, #12]
 800093c:	623b      	str	r3, [r7, #32]
          break;
 800093e:	e028      	b.n	8000992 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	3304      	adds	r3, #4
 8000946:	623b      	str	r3, [r7, #32]
          break;
 8000948:	e023      	b.n	8000992 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	68db      	ldr	r3, [r3, #12]
 800094e:	3308      	adds	r3, #8
 8000950:	623b      	str	r3, [r7, #32]
          break;
 8000952:	e01e      	b.n	8000992 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	68db      	ldr	r3, [r3, #12]
 8000958:	330c      	adds	r3, #12
 800095a:	623b      	str	r3, [r7, #32]
          break;
 800095c:	e019      	b.n	8000992 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	689b      	ldr	r3, [r3, #8]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d102      	bne.n	800096c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000966:	2304      	movs	r3, #4
 8000968:	623b      	str	r3, [r7, #32]
          break;
 800096a:	e012      	b.n	8000992 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	689b      	ldr	r3, [r3, #8]
 8000970:	2b01      	cmp	r3, #1
 8000972:	d105      	bne.n	8000980 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000974:	2308      	movs	r3, #8
 8000976:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	69fa      	ldr	r2, [r7, #28]
 800097c:	611a      	str	r2, [r3, #16]
          break;
 800097e:	e008      	b.n	8000992 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000980:	2308      	movs	r3, #8
 8000982:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	69fa      	ldr	r2, [r7, #28]
 8000988:	615a      	str	r2, [r3, #20]
          break;
 800098a:	e002      	b.n	8000992 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800098c:	2300      	movs	r3, #0
 800098e:	623b      	str	r3, [r7, #32]
          break;
 8000990:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000992:	69bb      	ldr	r3, [r7, #24]
 8000994:	2bff      	cmp	r3, #255	; 0xff
 8000996:	d801      	bhi.n	800099c <HAL_GPIO_Init+0xec>
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	e001      	b.n	80009a0 <HAL_GPIO_Init+0xf0>
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	3304      	adds	r3, #4
 80009a0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009a2:	69bb      	ldr	r3, [r7, #24]
 80009a4:	2bff      	cmp	r3, #255	; 0xff
 80009a6:	d802      	bhi.n	80009ae <HAL_GPIO_Init+0xfe>
 80009a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009aa:	009b      	lsls	r3, r3, #2
 80009ac:	e002      	b.n	80009b4 <HAL_GPIO_Init+0x104>
 80009ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b0:	3b08      	subs	r3, #8
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	210f      	movs	r1, #15
 80009bc:	693b      	ldr	r3, [r7, #16]
 80009be:	fa01 f303 	lsl.w	r3, r1, r3
 80009c2:	43db      	mvns	r3, r3
 80009c4:	401a      	ands	r2, r3
 80009c6:	6a39      	ldr	r1, [r7, #32]
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	fa01 f303 	lsl.w	r3, r1, r3
 80009ce:	431a      	orrs	r2, r3
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009dc:	2b00      	cmp	r3, #0
 80009de:	f000 8096 	beq.w	8000b0e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009e2:	4b59      	ldr	r3, [pc, #356]	; (8000b48 <HAL_GPIO_Init+0x298>)
 80009e4:	699b      	ldr	r3, [r3, #24]
 80009e6:	4a58      	ldr	r2, [pc, #352]	; (8000b48 <HAL_GPIO_Init+0x298>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	6193      	str	r3, [r2, #24]
 80009ee:	4b56      	ldr	r3, [pc, #344]	; (8000b48 <HAL_GPIO_Init+0x298>)
 80009f0:	699b      	ldr	r3, [r3, #24]
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	60bb      	str	r3, [r7, #8]
 80009f8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009fa:	4a54      	ldr	r2, [pc, #336]	; (8000b4c <HAL_GPIO_Init+0x29c>)
 80009fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009fe:	089b      	lsrs	r3, r3, #2
 8000a00:	3302      	adds	r3, #2
 8000a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a06:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a0a:	f003 0303 	and.w	r3, r3, #3
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	220f      	movs	r2, #15
 8000a12:	fa02 f303 	lsl.w	r3, r2, r3
 8000a16:	43db      	mvns	r3, r3
 8000a18:	68fa      	ldr	r2, [r7, #12]
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4a4b      	ldr	r2, [pc, #300]	; (8000b50 <HAL_GPIO_Init+0x2a0>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d013      	beq.n	8000a4e <HAL_GPIO_Init+0x19e>
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4a4a      	ldr	r2, [pc, #296]	; (8000b54 <HAL_GPIO_Init+0x2a4>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d00d      	beq.n	8000a4a <HAL_GPIO_Init+0x19a>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a49      	ldr	r2, [pc, #292]	; (8000b58 <HAL_GPIO_Init+0x2a8>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d007      	beq.n	8000a46 <HAL_GPIO_Init+0x196>
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a48      	ldr	r2, [pc, #288]	; (8000b5c <HAL_GPIO_Init+0x2ac>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d101      	bne.n	8000a42 <HAL_GPIO_Init+0x192>
 8000a3e:	2303      	movs	r3, #3
 8000a40:	e006      	b.n	8000a50 <HAL_GPIO_Init+0x1a0>
 8000a42:	2304      	movs	r3, #4
 8000a44:	e004      	b.n	8000a50 <HAL_GPIO_Init+0x1a0>
 8000a46:	2302      	movs	r3, #2
 8000a48:	e002      	b.n	8000a50 <HAL_GPIO_Init+0x1a0>
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	e000      	b.n	8000a50 <HAL_GPIO_Init+0x1a0>
 8000a4e:	2300      	movs	r3, #0
 8000a50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a52:	f002 0203 	and.w	r2, r2, #3
 8000a56:	0092      	lsls	r2, r2, #2
 8000a58:	4093      	lsls	r3, r2
 8000a5a:	68fa      	ldr	r2, [r7, #12]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a60:	493a      	ldr	r1, [pc, #232]	; (8000b4c <HAL_GPIO_Init+0x29c>)
 8000a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a64:	089b      	lsrs	r3, r3, #2
 8000a66:	3302      	adds	r3, #2
 8000a68:	68fa      	ldr	r2, [r7, #12]
 8000a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d006      	beq.n	8000a88 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a7a:	4b39      	ldr	r3, [pc, #228]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	4938      	ldr	r1, [pc, #224]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	4313      	orrs	r3, r2
 8000a84:	600b      	str	r3, [r1, #0]
 8000a86:	e006      	b.n	8000a96 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a88:	4b35      	ldr	r3, [pc, #212]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	69bb      	ldr	r3, [r7, #24]
 8000a8e:	43db      	mvns	r3, r3
 8000a90:	4933      	ldr	r1, [pc, #204]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000a92:	4013      	ands	r3, r2
 8000a94:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d006      	beq.n	8000ab0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000aa2:	4b2f      	ldr	r3, [pc, #188]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000aa4:	685a      	ldr	r2, [r3, #4]
 8000aa6:	492e      	ldr	r1, [pc, #184]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000aa8:	69bb      	ldr	r3, [r7, #24]
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	604b      	str	r3, [r1, #4]
 8000aae:	e006      	b.n	8000abe <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ab0:	4b2b      	ldr	r3, [pc, #172]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000ab2:	685a      	ldr	r2, [r3, #4]
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	4929      	ldr	r1, [pc, #164]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000aba:	4013      	ands	r3, r2
 8000abc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d006      	beq.n	8000ad8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000aca:	4b25      	ldr	r3, [pc, #148]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000acc:	689a      	ldr	r2, [r3, #8]
 8000ace:	4924      	ldr	r1, [pc, #144]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	608b      	str	r3, [r1, #8]
 8000ad6:	e006      	b.n	8000ae6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ad8:	4b21      	ldr	r3, [pc, #132]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000ada:	689a      	ldr	r2, [r3, #8]
 8000adc:	69bb      	ldr	r3, [r7, #24]
 8000ade:	43db      	mvns	r3, r3
 8000ae0:	491f      	ldr	r1, [pc, #124]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d006      	beq.n	8000b00 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000af2:	4b1b      	ldr	r3, [pc, #108]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000af4:	68da      	ldr	r2, [r3, #12]
 8000af6:	491a      	ldr	r1, [pc, #104]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000af8:	69bb      	ldr	r3, [r7, #24]
 8000afa:	4313      	orrs	r3, r2
 8000afc:	60cb      	str	r3, [r1, #12]
 8000afe:	e006      	b.n	8000b0e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b00:	4b17      	ldr	r3, [pc, #92]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000b02:	68da      	ldr	r2, [r3, #12]
 8000b04:	69bb      	ldr	r3, [r7, #24]
 8000b06:	43db      	mvns	r3, r3
 8000b08:	4915      	ldr	r1, [pc, #84]	; (8000b60 <HAL_GPIO_Init+0x2b0>)
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b10:	3301      	adds	r3, #1
 8000b12:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f47f aed0 	bne.w	80008c4 <HAL_GPIO_Init+0x14>
  }
}
 8000b24:	bf00      	nop
 8000b26:	372c      	adds	r7, #44	; 0x2c
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bc80      	pop	{r7}
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	10210000 	.word	0x10210000
 8000b34:	10110000 	.word	0x10110000
 8000b38:	10120000 	.word	0x10120000
 8000b3c:	10310000 	.word	0x10310000
 8000b40:	10320000 	.word	0x10320000
 8000b44:	10220000 	.word	0x10220000
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	40010000 	.word	0x40010000
 8000b50:	40010800 	.word	0x40010800
 8000b54:	40010c00 	.word	0x40010c00
 8000b58:	40011000 	.word	0x40011000
 8000b5c:	40011400 	.word	0x40011400
 8000b60:	40010400 	.word	0x40010400

08000b64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d101      	bne.n	8000b76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000b72:	2301      	movs	r3, #1
 8000b74:	e10f      	b.n	8000d96 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d106      	bne.n	8000b90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2200      	movs	r2, #0
 8000b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f7ff fb3a 	bl	8000204 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2224      	movs	r2, #36	; 0x24
 8000b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f022 0201 	bic.w	r2, r2, #1
 8000ba6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000ba8:	f001 ffe8 	bl	8002b7c <HAL_RCC_GetPCLK1Freq>
 8000bac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	4a7b      	ldr	r2, [pc, #492]	; (8000da0 <HAL_I2C_Init+0x23c>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d807      	bhi.n	8000bc8 <HAL_I2C_Init+0x64>
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	4a7a      	ldr	r2, [pc, #488]	; (8000da4 <HAL_I2C_Init+0x240>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	bf94      	ite	ls
 8000bc0:	2301      	movls	r3, #1
 8000bc2:	2300      	movhi	r3, #0
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	e006      	b.n	8000bd6 <HAL_I2C_Init+0x72>
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	4a77      	ldr	r2, [pc, #476]	; (8000da8 <HAL_I2C_Init+0x244>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	bf94      	ite	ls
 8000bd0:	2301      	movls	r3, #1
 8000bd2:	2300      	movhi	r3, #0
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e0db      	b.n	8000d96 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	4a72      	ldr	r2, [pc, #456]	; (8000dac <HAL_I2C_Init+0x248>)
 8000be2:	fba2 2303 	umull	r2, r3, r2, r3
 8000be6:	0c9b      	lsrs	r3, r3, #18
 8000be8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	68ba      	ldr	r2, [r7, #8]
 8000bfa:	430a      	orrs	r2, r1
 8000bfc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	6a1b      	ldr	r3, [r3, #32]
 8000c04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	4a64      	ldr	r2, [pc, #400]	; (8000da0 <HAL_I2C_Init+0x23c>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d802      	bhi.n	8000c18 <HAL_I2C_Init+0xb4>
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	3301      	adds	r3, #1
 8000c16:	e009      	b.n	8000c2c <HAL_I2C_Init+0xc8>
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000c1e:	fb02 f303 	mul.w	r3, r2, r3
 8000c22:	4a63      	ldr	r2, [pc, #396]	; (8000db0 <HAL_I2C_Init+0x24c>)
 8000c24:	fba2 2303 	umull	r2, r3, r2, r3
 8000c28:	099b      	lsrs	r3, r3, #6
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	687a      	ldr	r2, [r7, #4]
 8000c2e:	6812      	ldr	r2, [r2, #0]
 8000c30:	430b      	orrs	r3, r1
 8000c32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	69db      	ldr	r3, [r3, #28]
 8000c3a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000c3e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	4956      	ldr	r1, [pc, #344]	; (8000da0 <HAL_I2C_Init+0x23c>)
 8000c48:	428b      	cmp	r3, r1
 8000c4a:	d80d      	bhi.n	8000c68 <HAL_I2C_Init+0x104>
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	1e59      	subs	r1, r3, #1
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c60:	2b04      	cmp	r3, #4
 8000c62:	bf38      	it	cc
 8000c64:	2304      	movcc	r3, #4
 8000c66:	e04f      	b.n	8000d08 <HAL_I2C_Init+0x1a4>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	689b      	ldr	r3, [r3, #8]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d111      	bne.n	8000c94 <HAL_I2C_Init+0x130>
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	1e58      	subs	r0, r3, #1
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6859      	ldr	r1, [r3, #4]
 8000c78:	460b      	mov	r3, r1
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	440b      	add	r3, r1
 8000c7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000c82:	3301      	adds	r3, #1
 8000c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	bf0c      	ite	eq
 8000c8c:	2301      	moveq	r3, #1
 8000c8e:	2300      	movne	r3, #0
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	e012      	b.n	8000cba <HAL_I2C_Init+0x156>
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	1e58      	subs	r0, r3, #1
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6859      	ldr	r1, [r3, #4]
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	440b      	add	r3, r1
 8000ca2:	0099      	lsls	r1, r3, #2
 8000ca4:	440b      	add	r3, r1
 8000ca6:	fbb0 f3f3 	udiv	r3, r0, r3
 8000caa:	3301      	adds	r3, #1
 8000cac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	bf0c      	ite	eq
 8000cb4:	2301      	moveq	r3, #1
 8000cb6:	2300      	movne	r3, #0
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <HAL_I2C_Init+0x15e>
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e022      	b.n	8000d08 <HAL_I2C_Init+0x1a4>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d10e      	bne.n	8000ce8 <HAL_I2C_Init+0x184>
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	1e58      	subs	r0, r3, #1
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6859      	ldr	r1, [r3, #4]
 8000cd2:	460b      	mov	r3, r1
 8000cd4:	005b      	lsls	r3, r3, #1
 8000cd6:	440b      	add	r3, r1
 8000cd8:	fbb0 f3f3 	udiv	r3, r0, r3
 8000cdc:	3301      	adds	r3, #1
 8000cde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ce2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ce6:	e00f      	b.n	8000d08 <HAL_I2C_Init+0x1a4>
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	1e58      	subs	r0, r3, #1
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6859      	ldr	r1, [r3, #4]
 8000cf0:	460b      	mov	r3, r1
 8000cf2:	009b      	lsls	r3, r3, #2
 8000cf4:	440b      	add	r3, r1
 8000cf6:	0099      	lsls	r1, r3, #2
 8000cf8:	440b      	add	r3, r1
 8000cfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8000cfe:	3301      	adds	r3, #1
 8000d00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d04:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d08:	6879      	ldr	r1, [r7, #4]
 8000d0a:	6809      	ldr	r1, [r1, #0]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	69da      	ldr	r2, [r3, #28]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6a1b      	ldr	r3, [r3, #32]
 8000d22:	431a      	orrs	r2, r3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000d36:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000d3a:	687a      	ldr	r2, [r7, #4]
 8000d3c:	6911      	ldr	r1, [r2, #16]
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	68d2      	ldr	r2, [r2, #12]
 8000d42:	4311      	orrs	r1, r2
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	6812      	ldr	r2, [r2, #0]
 8000d48:	430b      	orrs	r3, r1
 8000d4a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	68db      	ldr	r3, [r3, #12]
 8000d52:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	695a      	ldr	r2, [r3, #20]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	699b      	ldr	r3, [r3, #24]
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	430a      	orrs	r2, r1
 8000d66:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f042 0201 	orr.w	r2, r2, #1
 8000d76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2220      	movs	r2, #32
 8000d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	2200      	movs	r2, #0
 8000d8a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2200      	movs	r2, #0
 8000d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000d94:	2300      	movs	r3, #0
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	000186a0 	.word	0x000186a0
 8000da4:	001e847f 	.word	0x001e847f
 8000da8:	003d08ff 	.word	0x003d08ff
 8000dac:	431bde83 	.word	0x431bde83
 8000db0:	10624dd3 	.word	0x10624dd3

08000db4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b088      	sub	sp, #32
 8000db8:	af02      	add	r7, sp, #8
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	4608      	mov	r0, r1
 8000dbe:	4611      	mov	r1, r2
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	817b      	strh	r3, [r7, #10]
 8000dc6:	460b      	mov	r3, r1
 8000dc8:	813b      	strh	r3, [r7, #8]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8000dce:	f7ff fc35 	bl	800063c <HAL_GetTick>
 8000dd2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	2b20      	cmp	r3, #32
 8000dde:	f040 80d9 	bne.w	8000f94 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	9300      	str	r3, [sp, #0]
 8000de6:	2319      	movs	r3, #25
 8000de8:	2201      	movs	r2, #1
 8000dea:	496d      	ldr	r1, [pc, #436]	; (8000fa0 <HAL_I2C_Mem_Write+0x1ec>)
 8000dec:	68f8      	ldr	r0, [r7, #12]
 8000dee:	f000 fa87 	bl	8001300 <I2C_WaitOnFlagUntilTimeout>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8000df8:	2302      	movs	r3, #2
 8000dfa:	e0cc      	b.n	8000f96 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d101      	bne.n	8000e0a <HAL_I2C_Mem_Write+0x56>
 8000e06:	2302      	movs	r3, #2
 8000e08:	e0c5      	b.n	8000f96 <HAL_I2C_Mem_Write+0x1e2>
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f003 0301 	and.w	r3, r3, #1
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d007      	beq.n	8000e30 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f042 0201 	orr.w	r2, r2, #1
 8000e2e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e3e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	2221      	movs	r2, #33	; 0x21
 8000e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	2240      	movs	r2, #64	; 0x40
 8000e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	2200      	movs	r2, #0
 8000e54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	6a3a      	ldr	r2, [r7, #32]
 8000e5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000e60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e66:	b29a      	uxth	r2, r3
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	4a4d      	ldr	r2, [pc, #308]	; (8000fa4 <HAL_I2C_Mem_Write+0x1f0>)
 8000e70:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000e72:	88f8      	ldrh	r0, [r7, #6]
 8000e74:	893a      	ldrh	r2, [r7, #8]
 8000e76:	8979      	ldrh	r1, [r7, #10]
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	9301      	str	r3, [sp, #4]
 8000e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	4603      	mov	r3, r0
 8000e82:	68f8      	ldr	r0, [r7, #12]
 8000e84:	f000 f9b2 	bl	80011ec <I2C_RequestMemoryWrite>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d052      	beq.n	8000f34 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e081      	b.n	8000f96 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e92:	697a      	ldr	r2, [r7, #20]
 8000e94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000e96:	68f8      	ldr	r0, [r7, #12]
 8000e98:	f000 fb08 	bl	80014ac <I2C_WaitOnTXEFlagUntilTimeout>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d00d      	beq.n	8000ebe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea6:	2b04      	cmp	r3, #4
 8000ea8:	d107      	bne.n	8000eba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000eb8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e06b      	b.n	8000f96 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ec2:	781a      	ldrb	r2, [r3, #0]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ece:	1c5a      	adds	r2, r3, #1
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	b29a      	uxth	r2, r3
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	3b01      	subs	r3, #1
 8000ee8:	b29a      	uxth	r2, r3
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	695b      	ldr	r3, [r3, #20]
 8000ef4:	f003 0304 	and.w	r3, r3, #4
 8000ef8:	2b04      	cmp	r3, #4
 8000efa:	d11b      	bne.n	8000f34 <HAL_I2C_Mem_Write+0x180>
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d017      	beq.n	8000f34 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f08:	781a      	ldrb	r2, [r3, #0]
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f14:	1c5a      	adds	r2, r3, #1
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	b29a      	uxth	r2, r3
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	b29a      	uxth	r2, r3
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d1aa      	bne.n	8000e92 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f3c:	697a      	ldr	r2, [r7, #20]
 8000f3e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000f40:	68f8      	ldr	r0, [r7, #12]
 8000f42:	f000 faf4 	bl	800152e <I2C_WaitOnBTFFlagUntilTimeout>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d00d      	beq.n	8000f68 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f50:	2b04      	cmp	r3, #4
 8000f52:	d107      	bne.n	8000f64 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f62:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	e016      	b.n	8000f96 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2220      	movs	r2, #32
 8000f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2200      	movs	r2, #0
 8000f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8000f90:	2300      	movs	r3, #0
 8000f92:	e000      	b.n	8000f96 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8000f94:	2302      	movs	r3, #2
  }
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3718      	adds	r7, #24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	00100002 	.word	0x00100002
 8000fa4:	ffff0000 	.word	0xffff0000

08000fa8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08a      	sub	sp, #40	; 0x28
 8000fac:	af02      	add	r7, sp, #8
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	607a      	str	r2, [r7, #4]
 8000fb2:	603b      	str	r3, [r7, #0]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8000fb8:	f7ff fb40 	bl	800063c <HAL_GetTick>
 8000fbc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	2b20      	cmp	r3, #32
 8000fcc:	f040 8105 	bne.w	80011da <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000fd0:	69fb      	ldr	r3, [r7, #28]
 8000fd2:	9300      	str	r3, [sp, #0]
 8000fd4:	2319      	movs	r3, #25
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	4982      	ldr	r1, [pc, #520]	; (80011e4 <HAL_I2C_IsDeviceReady+0x23c>)
 8000fda:	68f8      	ldr	r0, [r7, #12]
 8000fdc:	f000 f990 	bl	8001300 <I2C_WaitOnFlagUntilTimeout>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	e0f8      	b.n	80011dc <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d101      	bne.n	8000ff8 <HAL_I2C_IsDeviceReady+0x50>
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	e0f1      	b.n	80011dc <HAL_I2C_IsDeviceReady+0x234>
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	2b01      	cmp	r3, #1
 800100c:	d007      	beq.n	800101e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f042 0201 	orr.w	r2, r2, #1
 800101c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800102c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	2224      	movs	r2, #36	; 0x24
 8001032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	2200      	movs	r2, #0
 800103a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4a6a      	ldr	r2, [pc, #424]	; (80011e8 <HAL_I2C_IsDeviceReady+0x240>)
 8001040:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001050:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	2200      	movs	r2, #0
 800105a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800105e:	68f8      	ldr	r0, [r7, #12]
 8001060:	f000 f94e 	bl	8001300 <I2C_WaitOnFlagUntilTimeout>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e0b6      	b.n	80011dc <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800106e:	897b      	ldrh	r3, [r7, #10]
 8001070:	b2db      	uxtb	r3, r3
 8001072:	461a      	mov	r2, r3
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800107c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800107e:	f7ff fadd 	bl	800063c <HAL_GetTick>
 8001082:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	695b      	ldr	r3, [r3, #20]
 800108a:	f003 0302 	and.w	r3, r3, #2
 800108e:	2b02      	cmp	r3, #2
 8001090:	bf0c      	ite	eq
 8001092:	2301      	moveq	r3, #1
 8001094:	2300      	movne	r3, #0
 8001096:	b2db      	uxtb	r3, r3
 8001098:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	695b      	ldr	r3, [r3, #20]
 80010a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010a8:	bf0c      	ite	eq
 80010aa:	2301      	moveq	r3, #1
 80010ac:	2300      	movne	r3, #0
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80010b2:	e025      	b.n	8001100 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80010b4:	f7ff fac2 	bl	800063c <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	683a      	ldr	r2, [r7, #0]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d302      	bcc.n	80010ca <HAL_I2C_IsDeviceReady+0x122>
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d103      	bne.n	80010d2 <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	22a0      	movs	r2, #160	; 0xa0
 80010ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	f003 0302 	and.w	r3, r3, #2
 80010dc:	2b02      	cmp	r3, #2
 80010de:	bf0c      	ite	eq
 80010e0:	2301      	moveq	r3, #1
 80010e2:	2300      	movne	r3, #0
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010f6:	bf0c      	ite	eq
 80010f8:	2301      	moveq	r3, #1
 80010fa:	2300      	movne	r3, #0
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001106:	b2db      	uxtb	r3, r3
 8001108:	2ba0      	cmp	r3, #160	; 0xa0
 800110a:	d005      	beq.n	8001118 <HAL_I2C_IsDeviceReady+0x170>
 800110c:	7dfb      	ldrb	r3, [r7, #23]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d102      	bne.n	8001118 <HAL_I2C_IsDeviceReady+0x170>
 8001112:	7dbb      	ldrb	r3, [r7, #22]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d0cd      	beq.n	80010b4 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	2220      	movs	r2, #32
 800111c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	695b      	ldr	r3, [r3, #20]
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	2b02      	cmp	r3, #2
 800112c:	d129      	bne.n	8001182 <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800113c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	695b      	ldr	r3, [r3, #20]
 8001148:	613b      	str	r3, [r7, #16]
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	613b      	str	r3, [r7, #16]
 8001152:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	9300      	str	r3, [sp, #0]
 8001158:	2319      	movs	r3, #25
 800115a:	2201      	movs	r2, #1
 800115c:	4921      	ldr	r1, [pc, #132]	; (80011e4 <HAL_I2C_IsDeviceReady+0x23c>)
 800115e:	68f8      	ldr	r0, [r7, #12]
 8001160:	f000 f8ce 	bl	8001300 <I2C_WaitOnFlagUntilTimeout>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e036      	b.n	80011dc <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	2220      	movs	r2, #32
 8001172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	2200      	movs	r2, #0
 800117a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800117e:	2300      	movs	r3, #0
 8001180:	e02c      	b.n	80011dc <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001190:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800119a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	9300      	str	r3, [sp, #0]
 80011a0:	2319      	movs	r3, #25
 80011a2:	2201      	movs	r2, #1
 80011a4:	490f      	ldr	r1, [pc, #60]	; (80011e4 <HAL_I2C_IsDeviceReady+0x23c>)
 80011a6:	68f8      	ldr	r0, [r7, #12]
 80011a8:	f000 f8aa 	bl	8001300 <I2C_WaitOnFlagUntilTimeout>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e012      	b.n	80011dc <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	3301      	adds	r3, #1
 80011ba:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	f4ff af3e 	bcc.w	8001042 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2220      	movs	r2, #32
 80011ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	2200      	movs	r2, #0
 80011d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e000      	b.n	80011dc <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 80011da:	2302      	movs	r3, #2
  }
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3720      	adds	r7, #32
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	00100002 	.word	0x00100002
 80011e8:	ffff0000 	.word	0xffff0000

080011ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af02      	add	r7, sp, #8
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	4608      	mov	r0, r1
 80011f6:	4611      	mov	r1, r2
 80011f8:	461a      	mov	r2, r3
 80011fa:	4603      	mov	r3, r0
 80011fc:	817b      	strh	r3, [r7, #10]
 80011fe:	460b      	mov	r3, r1
 8001200:	813b      	strh	r3, [r7, #8]
 8001202:	4613      	mov	r3, r2
 8001204:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001214:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	6a3b      	ldr	r3, [r7, #32]
 800121c:	2200      	movs	r2, #0
 800121e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001222:	68f8      	ldr	r0, [r7, #12]
 8001224:	f000 f86c 	bl	8001300 <I2C_WaitOnFlagUntilTimeout>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e05f      	b.n	80012f2 <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001232:	897b      	ldrh	r3, [r7, #10]
 8001234:	b2db      	uxtb	r3, r3
 8001236:	461a      	mov	r2, r3
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001240:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001244:	6a3a      	ldr	r2, [r7, #32]
 8001246:	492d      	ldr	r1, [pc, #180]	; (80012fc <I2C_RequestMemoryWrite+0x110>)
 8001248:	68f8      	ldr	r0, [r7, #12]
 800124a:	f000 f8b0 	bl	80013ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8001254:	2301      	movs	r3, #1
 8001256:	e04c      	b.n	80012f2 <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001258:	2300      	movs	r3, #0
 800125a:	617b      	str	r3, [r7, #20]
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	695b      	ldr	r3, [r3, #20]
 8001262:	617b      	str	r3, [r7, #20]
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	699b      	ldr	r3, [r3, #24]
 800126a:	617b      	str	r3, [r7, #20]
 800126c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800126e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001270:	6a39      	ldr	r1, [r7, #32]
 8001272:	68f8      	ldr	r0, [r7, #12]
 8001274:	f000 f91a 	bl	80014ac <I2C_WaitOnTXEFlagUntilTimeout>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d00d      	beq.n	800129a <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001282:	2b04      	cmp	r3, #4
 8001284:	d107      	bne.n	8001296 <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001294:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e02b      	b.n	80012f2 <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800129a:	88fb      	ldrh	r3, [r7, #6]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d105      	bne.n	80012ac <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80012a0:	893b      	ldrh	r3, [r7, #8]
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	611a      	str	r2, [r3, #16]
 80012aa:	e021      	b.n	80012f0 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80012ac:	893b      	ldrh	r3, [r7, #8]
 80012ae:	0a1b      	lsrs	r3, r3, #8
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	b2da      	uxtb	r2, r3
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80012ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012bc:	6a39      	ldr	r1, [r7, #32]
 80012be:	68f8      	ldr	r0, [r7, #12]
 80012c0:	f000 f8f4 	bl	80014ac <I2C_WaitOnTXEFlagUntilTimeout>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d00d      	beq.n	80012e6 <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ce:	2b04      	cmp	r3, #4
 80012d0:	d107      	bne.n	80012e2 <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e005      	b.n	80012f2 <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80012e6:	893b      	ldrh	r3, [r7, #8]
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80012f0:	2300      	movs	r3, #0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	00010002 	.word	0x00010002

08001300 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	603b      	str	r3, [r7, #0]
 800130c:	4613      	mov	r3, r2
 800130e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001310:	e025      	b.n	800135e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001318:	d021      	beq.n	800135e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800131a:	f7ff f98f 	bl	800063c <HAL_GetTick>
 800131e:	4602      	mov	r2, r0
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	683a      	ldr	r2, [r7, #0]
 8001326:	429a      	cmp	r2, r3
 8001328:	d302      	bcc.n	8001330 <I2C_WaitOnFlagUntilTimeout+0x30>
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d116      	bne.n	800135e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2200      	movs	r2, #0
 8001334:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	2220      	movs	r2, #32
 800133a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	2200      	movs	r2, #0
 8001342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134a:	f043 0220 	orr.w	r2, r3, #32
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	2200      	movs	r2, #0
 8001356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e023      	b.n	80013a6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	0c1b      	lsrs	r3, r3, #16
 8001362:	b2db      	uxtb	r3, r3
 8001364:	2b01      	cmp	r3, #1
 8001366:	d10d      	bne.n	8001384 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	695b      	ldr	r3, [r3, #20]
 800136e:	43da      	mvns	r2, r3
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	4013      	ands	r3, r2
 8001374:	b29b      	uxth	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	bf0c      	ite	eq
 800137a:	2301      	moveq	r3, #1
 800137c:	2300      	movne	r3, #0
 800137e:	b2db      	uxtb	r3, r3
 8001380:	461a      	mov	r2, r3
 8001382:	e00c      	b.n	800139e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	699b      	ldr	r3, [r3, #24]
 800138a:	43da      	mvns	r2, r3
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	4013      	ands	r3, r2
 8001390:	b29b      	uxth	r3, r3
 8001392:	2b00      	cmp	r3, #0
 8001394:	bf0c      	ite	eq
 8001396:	2301      	moveq	r3, #1
 8001398:	2300      	movne	r3, #0
 800139a:	b2db      	uxtb	r3, r3
 800139c:	461a      	mov	r2, r3
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d0b6      	beq.n	8001312 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b084      	sub	sp, #16
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	60f8      	str	r0, [r7, #12]
 80013b6:	60b9      	str	r1, [r7, #8]
 80013b8:	607a      	str	r2, [r7, #4]
 80013ba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80013bc:	e051      	b.n	8001462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	695b      	ldr	r3, [r3, #20]
 80013c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013cc:	d123      	bne.n	8001416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80013dc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80013e6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	2200      	movs	r2, #0
 80013ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2220      	movs	r2, #32
 80013f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	2200      	movs	r2, #0
 80013fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001402:	f043 0204 	orr.w	r2, r3, #4
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	2200      	movs	r2, #0
 800140e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e046      	b.n	80014a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800141c:	d021      	beq.n	8001462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800141e:	f7ff f90d 	bl	800063c <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	429a      	cmp	r2, r3
 800142c:	d302      	bcc.n	8001434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d116      	bne.n	8001462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	2200      	movs	r2, #0
 8001438:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	2220      	movs	r2, #32
 800143e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	2200      	movs	r2, #0
 8001446:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144e:	f043 0220 	orr.w	r2, r3, #32
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2200      	movs	r2, #0
 800145a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e020      	b.n	80014a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	0c1b      	lsrs	r3, r3, #16
 8001466:	b2db      	uxtb	r3, r3
 8001468:	2b01      	cmp	r3, #1
 800146a:	d10c      	bne.n	8001486 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	43da      	mvns	r2, r3
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	4013      	ands	r3, r2
 8001478:	b29b      	uxth	r3, r3
 800147a:	2b00      	cmp	r3, #0
 800147c:	bf14      	ite	ne
 800147e:	2301      	movne	r3, #1
 8001480:	2300      	moveq	r3, #0
 8001482:	b2db      	uxtb	r3, r3
 8001484:	e00b      	b.n	800149e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	43da      	mvns	r2, r3
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	4013      	ands	r3, r2
 8001492:	b29b      	uxth	r3, r3
 8001494:	2b00      	cmp	r3, #0
 8001496:	bf14      	ite	ne
 8001498:	2301      	movne	r3, #1
 800149a:	2300      	moveq	r3, #0
 800149c:	b2db      	uxtb	r3, r3
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d18d      	bne.n	80013be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80014a2:	2300      	movs	r3, #0
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80014b8:	e02d      	b.n	8001516 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80014ba:	68f8      	ldr	r0, [r7, #12]
 80014bc:	f000 f878 	bl	80015b0 <I2C_IsAcknowledgeFailed>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e02d      	b.n	8001526 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014d0:	d021      	beq.n	8001516 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014d2:	f7ff f8b3 	bl	800063c <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	68ba      	ldr	r2, [r7, #8]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d302      	bcc.n	80014e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d116      	bne.n	8001516 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2200      	movs	r2, #0
 80014ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	2220      	movs	r2, #32
 80014f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2200      	movs	r2, #0
 80014fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001502:	f043 0220 	orr.w	r2, r3, #32
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2200      	movs	r2, #0
 800150e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e007      	b.n	8001526 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	695b      	ldr	r3, [r3, #20]
 800151c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001520:	2b80      	cmp	r3, #128	; 0x80
 8001522:	d1ca      	bne.n	80014ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b084      	sub	sp, #16
 8001532:	af00      	add	r7, sp, #0
 8001534:	60f8      	str	r0, [r7, #12]
 8001536:	60b9      	str	r1, [r7, #8]
 8001538:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800153a:	e02d      	b.n	8001598 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800153c:	68f8      	ldr	r0, [r7, #12]
 800153e:	f000 f837 	bl	80015b0 <I2C_IsAcknowledgeFailed>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e02d      	b.n	80015a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001552:	d021      	beq.n	8001598 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001554:	f7ff f872 	bl	800063c <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	68ba      	ldr	r2, [r7, #8]
 8001560:	429a      	cmp	r2, r3
 8001562:	d302      	bcc.n	800156a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d116      	bne.n	8001598 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2200      	movs	r2, #0
 800156e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2220      	movs	r2, #32
 8001574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	2200      	movs	r2, #0
 800157c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001584:	f043 0220 	orr.w	r2, r3, #32
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2200      	movs	r2, #0
 8001590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e007      	b.n	80015a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	695b      	ldr	r3, [r3, #20]
 800159e:	f003 0304 	and.w	r3, r3, #4
 80015a2:	2b04      	cmp	r3, #4
 80015a4:	d1ca      	bne.n	800153c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80015a6:	2300      	movs	r3, #0
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015c6:	d11b      	bne.n	8001600 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80015d0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2220      	movs	r2, #32
 80015dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ec:	f043 0204 	orr.w	r2, r3, #4
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e000      	b.n	8001602 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr

0800160c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800160c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800160e:	b08b      	sub	sp, #44	; 0x2c
 8001610:	af06      	add	r7, sp, #24
 8001612:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d101      	bne.n	800161e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e0d3      	b.n	80017c6 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b00      	cmp	r3, #0
 8001628:	d106      	bne.n	8001638 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f004 fe9e 	bl	8006374 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2203      	movs	r2, #3
 800163c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f001 fba8 	bl	8002d9a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	603b      	str	r3, [r7, #0]
 8001650:	687e      	ldr	r6, [r7, #4]
 8001652:	466d      	mov	r5, sp
 8001654:	f106 0410 	add.w	r4, r6, #16
 8001658:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800165a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800165c:	6823      	ldr	r3, [r4, #0]
 800165e:	602b      	str	r3, [r5, #0]
 8001660:	1d33      	adds	r3, r6, #4
 8001662:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001664:	6838      	ldr	r0, [r7, #0]
 8001666:	f001 fb71 	bl	8002d4c <USB_CoreInit>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d005      	beq.n	800167c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2202      	movs	r2, #2
 8001674:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e0a4      	b.n	80017c6 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f001 fba5 	bl	8002dd2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001688:	2300      	movs	r3, #0
 800168a:	73fb      	strb	r3, [r7, #15]
 800168c:	e035      	b.n	80016fa <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800168e:	7bfb      	ldrb	r3, [r7, #15]
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	015b      	lsls	r3, r3, #5
 8001694:	4413      	add	r3, r2
 8001696:	3329      	adds	r3, #41	; 0x29
 8001698:	2201      	movs	r2, #1
 800169a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800169c:	7bfb      	ldrb	r3, [r7, #15]
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	015b      	lsls	r3, r3, #5
 80016a2:	4413      	add	r3, r2
 80016a4:	3328      	adds	r3, #40	; 0x28
 80016a6:	7bfa      	ldrb	r2, [r7, #15]
 80016a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	7bfa      	ldrb	r2, [r7, #15]
 80016ae:	b291      	uxth	r1, r2
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	015b      	lsls	r3, r3, #5
 80016b4:	4413      	add	r3, r2
 80016b6:	3336      	adds	r3, #54	; 0x36
 80016b8:	460a      	mov	r2, r1
 80016ba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	015b      	lsls	r3, r3, #5
 80016c2:	4413      	add	r3, r2
 80016c4:	332b      	adds	r3, #43	; 0x2b
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	015b      	lsls	r3, r3, #5
 80016d0:	4413      	add	r3, r2
 80016d2:	3338      	adds	r3, #56	; 0x38
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	015b      	lsls	r3, r3, #5
 80016de:	4413      	add	r3, r2
 80016e0:	333c      	adds	r3, #60	; 0x3c
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	3302      	adds	r3, #2
 80016ec:	015b      	lsls	r3, r3, #5
 80016ee:	4413      	add	r3, r2
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	3301      	adds	r3, #1
 80016f8:	73fb      	strb	r3, [r7, #15]
 80016fa:	7bfa      	ldrb	r2, [r7, #15]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	429a      	cmp	r2, r3
 8001702:	d3c4      	bcc.n	800168e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001704:	2300      	movs	r3, #0
 8001706:	73fb      	strb	r3, [r7, #15]
 8001708:	e031      	b.n	800176e <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	015b      	lsls	r3, r3, #5
 8001710:	4413      	add	r3, r2
 8001712:	f203 1329 	addw	r3, r3, #297	; 0x129
 8001716:	2200      	movs	r2, #0
 8001718:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800171a:	7bfb      	ldrb	r3, [r7, #15]
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	015b      	lsls	r3, r3, #5
 8001720:	4413      	add	r3, r2
 8001722:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001726:	7bfa      	ldrb	r2, [r7, #15]
 8001728:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800172a:	7bfb      	ldrb	r3, [r7, #15]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	015b      	lsls	r3, r3, #5
 8001730:	4413      	add	r3, r2
 8001732:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8001736:	2200      	movs	r2, #0
 8001738:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800173a:	7bfb      	ldrb	r3, [r7, #15]
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	015b      	lsls	r3, r3, #5
 8001740:	4413      	add	r3, r2
 8001742:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800174a:	7bfb      	ldrb	r3, [r7, #15]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	015b      	lsls	r3, r3, #5
 8001750:	4413      	add	r3, r2
 8001752:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	330a      	adds	r3, #10
 8001760:	015b      	lsls	r3, r3, #5
 8001762:	4413      	add	r3, r2
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	3301      	adds	r3, #1
 800176c:	73fb      	strb	r3, [r7, #15]
 800176e:	7bfa      	ldrb	r2, [r7, #15]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	429a      	cmp	r2, r3
 8001776:	d3c8      	bcc.n	800170a <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	603b      	str	r3, [r7, #0]
 800177e:	687e      	ldr	r6, [r7, #4]
 8001780:	466d      	mov	r5, sp
 8001782:	f106 0410 	add.w	r4, r6, #16
 8001786:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001788:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800178a:	6823      	ldr	r3, [r4, #0]
 800178c:	602b      	str	r3, [r5, #0]
 800178e:	1d33      	adds	r3, r6, #4
 8001790:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001792:	6838      	ldr	r0, [r7, #0]
 8001794:	f001 fb29 	bl	8002dea <USB_DevInit>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d005      	beq.n	80017aa <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2202      	movs	r2, #2
 80017a2:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e00d      	b.n	80017c6 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2201      	movs	r2, #1
 80017b6:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4618      	mov	r0, r3
 80017c0:	f002 fb67 	bl	8003e92 <USB_DevDisconnect>

  return HAL_OK;
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3714      	adds	r7, #20
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080017ce <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d101      	bne.n	80017e4 <HAL_PCD_Start+0x16>
 80017e0:	2302      	movs	r3, #2
 80017e2:	e016      	b.n	8001812 <HAL_PCD_Start+0x44>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2201      	movs	r2, #1
 80017e8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80017ec:	2101      	movs	r1, #1
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f005 f827 	bl	8006842 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f002 fb40 	bl	8003e7e <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f001 fab2 	bl	8002d6c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2200      	movs	r2, #0
 800180c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b082      	sub	sp, #8
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f002 fb3d 	bl	8003ea6 <USB_ReadInterrupts>
 800182c:	4603      	mov	r3, r0
 800182e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001832:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001836:	d102      	bne.n	800183e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f000 faf3 	bl	8001e24 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4618      	mov	r0, r3
 8001844:	f002 fb2f 	bl	8003ea6 <USB_ReadInterrupts>
 8001848:	4603      	mov	r3, r0
 800184a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800184e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001852:	d112      	bne.n	800187a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800185c:	b29a      	uxth	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001866:	b292      	uxth	r2, r2
 8001868:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f004 fdf6 	bl	800645e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001872:	2100      	movs	r1, #0
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f000 f8de 	bl	8001a36 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4618      	mov	r0, r3
 8001880:	f002 fb11 	bl	8003ea6 <USB_ReadInterrupts>
 8001884:	4603      	mov	r3, r0
 8001886:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800188a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800188e:	d10b      	bne.n	80018a8 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001898:	b29a      	uxth	r2, r3
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80018a2:	b292      	uxth	r2, r2
 80018a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f002 fafa 	bl	8003ea6 <USB_ReadInterrupts>
 80018b2:	4603      	mov	r3, r0
 80018b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018bc:	d10b      	bne.n	80018d6 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80018d0:	b292      	uxth	r2, r2
 80018d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4618      	mov	r0, r3
 80018dc:	f002 fae3 	bl	8003ea6 <USB_ReadInterrupts>
 80018e0:	4603      	mov	r3, r0
 80018e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018ea:	d126      	bne.n	800193a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f022 0204 	bic.w	r2, r2, #4
 80018fe:	b292      	uxth	r2, r2
 8001900:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800190c:	b29a      	uxth	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f022 0208 	bic.w	r2, r2, #8
 8001916:	b292      	uxth	r2, r2
 8001918:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f004 fdd7 	bl	80064d0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800192a:	b29a      	uxth	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001934:	b292      	uxth	r2, r2
 8001936:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4618      	mov	r0, r3
 8001940:	f002 fab1 	bl	8003ea6 <USB_ReadInterrupts>
 8001944:	4603      	mov	r3, r0
 8001946:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800194a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800194e:	d13d      	bne.n	80019cc <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001958:	b29a      	uxth	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f042 0208 	orr.w	r2, r2, #8
 8001962:	b292      	uxth	r2, r2
 8001964:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001970:	b29a      	uxth	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800197a:	b292      	uxth	r2, r2
 800197c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001988:	b29a      	uxth	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f042 0204 	orr.w	r2, r2, #4
 8001992:	b292      	uxth	r2, r2
 8001994:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4618      	mov	r0, r3
 800199e:	f002 fa82 	bl	8003ea6 <USB_ReadInterrupts>
 80019a2:	4603      	mov	r3, r0
 80019a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019ac:	d10b      	bne.n	80019c6 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80019c0:	b292      	uxth	r2, r2
 80019c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f004 fd68 	bl	800649c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f002 fa68 	bl	8003ea6 <USB_ReadInterrupts>
 80019d6:	4603      	mov	r3, r0
 80019d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019e0:	d10e      	bne.n	8001a00 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019ea:	b29a      	uxth	r2, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80019f4:	b292      	uxth	r2, r2
 80019f6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f004 fd21 	bl	8006442 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f002 fa4e 	bl	8003ea6 <USB_ReadInterrupts>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a14:	d10b      	bne.n	8001a2e <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a1e:	b29a      	uxth	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a28:	b292      	uxth	r2, r2
 8001a2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001a2e:	bf00      	nop
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b082      	sub	sp, #8
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
 8001a3e:	460b      	mov	r3, r1
 8001a40:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d101      	bne.n	8001a50 <HAL_PCD_SetAddress+0x1a>
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	e013      	b.n	8001a78 <HAL_PCD_SetAddress+0x42>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	78fa      	ldrb	r2, [r7, #3]
 8001a5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	78fa      	ldrb	r2, [r7, #3]
 8001a66:	4611      	mov	r1, r2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f002 f9f5 	bl	8003e58 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	4608      	mov	r0, r1
 8001a8a:	4611      	mov	r1, r2
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	4603      	mov	r3, r0
 8001a90:	70fb      	strb	r3, [r7, #3]
 8001a92:	460b      	mov	r3, r1
 8001a94:	803b      	strh	r3, [r7, #0]
 8001a96:	4613      	mov	r3, r2
 8001a98:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001a9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	da0b      	bge.n	8001abe <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001aa6:	78fb      	ldrb	r3, [r7, #3]
 8001aa8:	f003 0307 	and.w	r3, r3, #7
 8001aac:	015b      	lsls	r3, r3, #5
 8001aae:	3328      	adds	r3, #40	; 0x28
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	705a      	strb	r2, [r3, #1]
 8001abc:	e00b      	b.n	8001ad6 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001abe:	78fb      	ldrb	r3, [r7, #3]
 8001ac0:	f003 0307 	and.w	r3, r3, #7
 8001ac4:	015b      	lsls	r3, r3, #5
 8001ac6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	4413      	add	r3, r2
 8001ace:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001ad6:	78fb      	ldrb	r3, [r7, #3]
 8001ad8:	f003 0307 	and.w	r3, r3, #7
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001ae2:	883a      	ldrh	r2, [r7, #0]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	78ba      	ldrb	r2, [r7, #2]
 8001aec:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	785b      	ldrb	r3, [r3, #1]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d004      	beq.n	8001b00 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001b00:	78bb      	ldrb	r3, [r7, #2]
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d102      	bne.n	8001b0c <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d101      	bne.n	8001b1a <HAL_PCD_EP_Open+0x9a>
 8001b16:	2302      	movs	r3, #2
 8001b18:	e00e      	b.n	8001b38 <HAL_PCD_EP_Open+0xb8>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	68f9      	ldr	r1, [r7, #12]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f001 f983 	bl	8002e34 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8001b36:	7afb      	ldrb	r3, [r7, #11]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	460b      	mov	r3, r1
 8001b4a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001b4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	da0b      	bge.n	8001b6c <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b54:	78fb      	ldrb	r3, [r7, #3]
 8001b56:	f003 0307 	and.w	r3, r3, #7
 8001b5a:	015b      	lsls	r3, r3, #5
 8001b5c:	3328      	adds	r3, #40	; 0x28
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2201      	movs	r2, #1
 8001b68:	705a      	strb	r2, [r3, #1]
 8001b6a:	e00b      	b.n	8001b84 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b6c:	78fb      	ldrb	r3, [r7, #3]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	015b      	lsls	r3, r3, #5
 8001b74:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2200      	movs	r2, #0
 8001b82:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001b84:	78fb      	ldrb	r3, [r7, #3]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d101      	bne.n	8001b9e <HAL_PCD_EP_Close+0x5e>
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	e00e      	b.n	8001bbc <HAL_PCD_EP_Close+0x7c>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	68f9      	ldr	r1, [r7, #12]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f001 fc2f 	bl	8003410 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3710      	adds	r7, #16
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	607a      	str	r2, [r7, #4]
 8001bce:	603b      	str	r3, [r7, #0]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001bd4:	7afb      	ldrb	r3, [r7, #11]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	015b      	lsls	r3, r3, #5
 8001bdc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001be0:	68fa      	ldr	r2, [r7, #12]
 8001be2:	4413      	add	r3, r2
 8001be4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	683a      	ldr	r2, [r7, #0]
 8001bf0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bfe:	7afb      	ldrb	r3, [r7, #11]
 8001c00:	f003 0307 	and.w	r3, r3, #7
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001c0a:	7afb      	ldrb	r3, [r7, #11]
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d106      	bne.n	8001c22 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6979      	ldr	r1, [r7, #20]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f001 fd8e 	bl	800373c <USB_EPStartXfer>
 8001c20:	e005      	b.n	8001c2e <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6979      	ldr	r1, [r7, #20]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f001 fd87 	bl	800373c <USB_EPStartXfer>
  }

  return HAL_OK;
 8001c2e:	2300      	movs	r3, #0
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	460b      	mov	r3, r1
 8001c42:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001c44:	78fb      	ldrb	r3, [r7, #3]
 8001c46:	f003 0307 	and.w	r3, r3, #7
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	330a      	adds	r3, #10
 8001c4e:	015b      	lsls	r3, r3, #5
 8001c50:	4413      	add	r3, r2
 8001c52:	3304      	adds	r3, #4
 8001c54:	681b      	ldr	r3, [r3, #0]
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr

08001c60 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	607a      	str	r2, [r7, #4]
 8001c6a:	603b      	str	r3, [r7, #0]
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c70:	7afb      	ldrb	r3, [r7, #11]
 8001c72:	f003 0307 	and.w	r3, r3, #7
 8001c76:	015b      	lsls	r3, r3, #5
 8001c78:	3328      	adds	r3, #40	; 0x28
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	683a      	ldr	r2, [r7, #0]
 8001c8a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	2201      	movs	r2, #1
 8001c96:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c98:	7afb      	ldrb	r3, [r7, #11]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001ca4:	7afb      	ldrb	r3, [r7, #11]
 8001ca6:	f003 0307 	and.w	r3, r3, #7
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d106      	bne.n	8001cbc <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	6979      	ldr	r1, [r7, #20]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f001 fd41 	bl	800373c <USB_EPStartXfer>
 8001cba:	e005      	b.n	8001cc8 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6979      	ldr	r1, [r7, #20]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f001 fd3a 	bl	800373c <USB_EPStartXfer>
  }

  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b084      	sub	sp, #16
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
 8001cda:	460b      	mov	r3, r1
 8001cdc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001cde:	78fb      	ldrb	r3, [r7, #3]
 8001ce0:	f003 0207 	and.w	r2, r3, #7
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d901      	bls.n	8001cf0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e046      	b.n	8001d7e <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001cf0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	da0b      	bge.n	8001d10 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cf8:	78fb      	ldrb	r3, [r7, #3]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	015b      	lsls	r3, r3, #5
 8001d00:	3328      	adds	r3, #40	; 0x28
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	4413      	add	r3, r2
 8001d06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	705a      	strb	r2, [r3, #1]
 8001d0e:	e009      	b.n	8001d24 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001d10:	78fb      	ldrb	r3, [r7, #3]
 8001d12:	015b      	lsls	r3, r3, #5
 8001d14:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2200      	movs	r2, #0
 8001d22:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2201      	movs	r2, #1
 8001d28:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d2a:	78fb      	ldrb	r3, [r7, #3]
 8001d2c:	f003 0307 	and.w	r3, r3, #7
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d101      	bne.n	8001d44 <HAL_PCD_EP_SetStall+0x72>
 8001d40:	2302      	movs	r3, #2
 8001d42:	e01c      	b.n	8001d7e <HAL_PCD_EP_SetStall+0xac>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	68f9      	ldr	r1, [r7, #12]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f001 ffaa 	bl	8003cac <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001d58:	78fb      	ldrb	r3, [r7, #3]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d108      	bne.n	8001d74 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4610      	mov	r0, r2
 8001d70:	f002 f8a8 	bl	8003ec4 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b084      	sub	sp, #16
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
 8001d8e:	460b      	mov	r3, r1
 8001d90:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001d92:	78fb      	ldrb	r3, [r7, #3]
 8001d94:	f003 020f 	and.w	r2, r3, #15
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d901      	bls.n	8001da4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e03a      	b.n	8001e1a <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001da4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	da0b      	bge.n	8001dc4 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001dac:	78fb      	ldrb	r3, [r7, #3]
 8001dae:	f003 0307 	and.w	r3, r3, #7
 8001db2:	015b      	lsls	r3, r3, #5
 8001db4:	3328      	adds	r3, #40	; 0x28
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	705a      	strb	r2, [r3, #1]
 8001dc2:	e00b      	b.n	8001ddc <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001dc4:	78fb      	ldrb	r3, [r7, #3]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	015b      	lsls	r3, r3, #5
 8001dcc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2200      	movs	r2, #0
 8001de0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001de2:	78fb      	ldrb	r3, [r7, #3]
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d101      	bne.n	8001dfc <HAL_PCD_EP_ClrStall+0x76>
 8001df8:	2302      	movs	r3, #2
 8001dfa:	e00e      	b.n	8001e1a <HAL_PCD_EP_ClrStall+0x94>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68f9      	ldr	r1, [r7, #12]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f001 ff90 	bl	8003d30 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2200      	movs	r2, #0
 8001e14:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001e24:	b590      	push	{r4, r7, lr}
 8001e26:	b089      	sub	sp, #36	; 0x24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001e2c:	e282      	b.n	8002334 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e36:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001e38:	8afb      	ldrh	r3, [r7, #22]
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	f003 030f 	and.w	r3, r3, #15
 8001e40:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8001e42:	7d7b      	ldrb	r3, [r7, #21]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f040 8142 	bne.w	80020ce <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001e4a:	8afb      	ldrh	r3, [r7, #22]
 8001e4c:	f003 0310 	and.w	r3, r3, #16
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d151      	bne.n	8001ef8 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	881b      	ldrh	r3, [r3, #0]
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001e60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e64:	b29c      	uxth	r4, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8001e6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e72:	b29b      	uxth	r3, r3
 8001e74:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	3328      	adds	r3, #40	; 0x28
 8001e7a:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	461a      	mov	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	00db      	lsls	r3, r3, #3
 8001e8e:	4413      	add	r3, r2
 8001e90:	3302      	adds	r3, #2
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	6812      	ldr	r2, [r2, #0]
 8001e98:	4413      	add	r3, r2
 8001e9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001e9e:	881b      	ldrh	r3, [r3, #0]
 8001ea0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	695a      	ldr	r2, [r3, #20]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	441a      	add	r2, r3
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f004 faab 	bl	8006414 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f000 8234 	beq.w	8002334 <PCD_EP_ISR_Handler+0x510>
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f040 822f 	bne.w	8002334 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001ee2:	b2da      	uxtb	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	b292      	uxth	r2, r2
 8001eea:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001ef6:	e21d      	b.n	8002334 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001efe:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001f08:	8a7b      	ldrh	r3, [r7, #18]
 8001f0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d033      	beq.n	8001f7a <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	00db      	lsls	r3, r3, #3
 8001f24:	4413      	add	r3, r2
 8001f26:	3306      	adds	r3, #6
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	6812      	ldr	r2, [r2, #0]
 8001f2e:	4413      	add	r3, r2
 8001f30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f34:	881b      	ldrh	r3, [r3, #0]
 8001f36:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6818      	ldr	r0, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	f002 f806 	bl	8003f62 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	881b      	ldrh	r3, [r3, #0]
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001f62:	4013      	ands	r3, r2
 8001f64:	b29c      	uxth	r4, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001f6e:	b292      	uxth	r2, r2
 8001f70:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f004 fa24 	bl	80063c0 <HAL_PCD_SetupStageCallback>
 8001f78:	e1dc      	b.n	8002334 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001f7a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	f280 81d8 	bge.w	8002334 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001f90:	4013      	ands	r3, r2
 8001f92:	b29c      	uxth	r4, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001f9c:	b292      	uxth	r2, r2
 8001f9e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	461a      	mov	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	00db      	lsls	r3, r3, #3
 8001fb2:	4413      	add	r3, r2
 8001fb4:	3306      	adds	r3, #6
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	6812      	ldr	r2, [r2, #0]
 8001fbc:	4413      	add	r3, r2
 8001fbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	69db      	ldr	r3, [r3, #28]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d019      	beq.n	8002008 <PCD_EP_ISR_Handler+0x1e4>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	695b      	ldr	r3, [r3, #20]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d015      	beq.n	8002008 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6818      	ldr	r0, [r3, #0]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	6959      	ldr	r1, [r3, #20]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	f001 ffb8 	bl	8003f62 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	695a      	ldr	r2, [r3, #20]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	69db      	ldr	r3, [r3, #28]
 8001ffa:	441a      	add	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002000:	2100      	movs	r1, #0
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f004 f9ee 	bl	80063e4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	461c      	mov	r4, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002016:	b29b      	uxth	r3, r3
 8002018:	441c      	add	r4, r3
 800201a:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 800201e:	461c      	mov	r4, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d10e      	bne.n	8002046 <PCD_EP_ISR_Handler+0x222>
 8002028:	8823      	ldrh	r3, [r4, #0]
 800202a:	b29b      	uxth	r3, r3
 800202c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002030:	b29b      	uxth	r3, r3
 8002032:	8023      	strh	r3, [r4, #0]
 8002034:	8823      	ldrh	r3, [r4, #0]
 8002036:	b29b      	uxth	r3, r3
 8002038:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800203c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002040:	b29b      	uxth	r3, r3
 8002042:	8023      	strh	r3, [r4, #0]
 8002044:	e02d      	b.n	80020a2 <PCD_EP_ISR_Handler+0x27e>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	2b3e      	cmp	r3, #62	; 0x3e
 800204c:	d812      	bhi.n	8002074 <PCD_EP_ISR_Handler+0x250>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	085b      	lsrs	r3, r3, #1
 8002054:	61bb      	str	r3, [r7, #24]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <PCD_EP_ISR_Handler+0x244>
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	3301      	adds	r3, #1
 8002066:	61bb      	str	r3, [r7, #24]
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	b29b      	uxth	r3, r3
 800206c:	029b      	lsls	r3, r3, #10
 800206e:	b29b      	uxth	r3, r3
 8002070:	8023      	strh	r3, [r4, #0]
 8002072:	e016      	b.n	80020a2 <PCD_EP_ISR_Handler+0x27e>
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	095b      	lsrs	r3, r3, #5
 800207a:	61bb      	str	r3, [r7, #24]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	f003 031f 	and.w	r3, r3, #31
 8002084:	2b00      	cmp	r3, #0
 8002086:	d102      	bne.n	800208e <PCD_EP_ISR_Handler+0x26a>
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	3b01      	subs	r3, #1
 800208c:	61bb      	str	r3, [r7, #24]
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	b29b      	uxth	r3, r3
 8002092:	029b      	lsls	r3, r3, #10
 8002094:	b29b      	uxth	r3, r3
 8002096:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800209a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800209e:	b29b      	uxth	r3, r3
 80020a0:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	881b      	ldrh	r3, [r3, #0]
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020b2:	b29c      	uxth	r4, r3
 80020b4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80020b8:	b29c      	uxth	r4, r3
 80020ba:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80020be:	b29c      	uxth	r4, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	4ba2      	ldr	r3, [pc, #648]	; (8002350 <PCD_EP_ISR_Handler+0x52c>)
 80020c6:	4323      	orrs	r3, r4
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	8013      	strh	r3, [r2, #0]
 80020cc:	e132      	b.n	8002334 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	461a      	mov	r2, r3
 80020d4:	7d7b      	ldrb	r3, [r7, #21]
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	4413      	add	r3, r2
 80020da:	881b      	ldrh	r3, [r3, #0]
 80020dc:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80020de:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f280 80d1 	bge.w	800228a <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	461a      	mov	r2, r3
 80020ee:	7d7b      	ldrb	r3, [r7, #21]
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	4413      	add	r3, r2
 80020f4:	881b      	ldrh	r3, [r3, #0]
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80020fc:	4013      	ands	r3, r2
 80020fe:	b29c      	uxth	r4, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	461a      	mov	r2, r3
 8002106:	7d7b      	ldrb	r3, [r7, #21]
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002110:	b292      	uxth	r2, r2
 8002112:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002114:	7d7b      	ldrb	r3, [r7, #21]
 8002116:	015b      	lsls	r3, r3, #5
 8002118:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	4413      	add	r3, r2
 8002120:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	7b1b      	ldrb	r3, [r3, #12]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d121      	bne.n	800216e <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002132:	b29b      	uxth	r3, r3
 8002134:	461a      	mov	r2, r3
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	00db      	lsls	r3, r3, #3
 800213c:	4413      	add	r3, r2
 800213e:	3306      	adds	r3, #6
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	6812      	ldr	r2, [r2, #0]
 8002146:	4413      	add	r3, r2
 8002148:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800214c:	881b      	ldrh	r3, [r3, #0]
 800214e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002152:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8002154:	8bfb      	ldrh	r3, [r7, #30]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d072      	beq.n	8002240 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6818      	ldr	r0, [r3, #0]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6959      	ldr	r1, [r3, #20]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	88da      	ldrh	r2, [r3, #6]
 8002166:	8bfb      	ldrh	r3, [r7, #30]
 8002168:	f001 fefb 	bl	8003f62 <USB_ReadPMA>
 800216c:	e068      	b.n	8002240 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	461a      	mov	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4413      	add	r3, r2
 800217c:	881b      	ldrh	r3, [r3, #0]
 800217e:	b29b      	uxth	r3, r3
 8002180:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d021      	beq.n	80021cc <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002190:	b29b      	uxth	r3, r3
 8002192:	461a      	mov	r2, r3
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	00db      	lsls	r3, r3, #3
 800219a:	4413      	add	r3, r2
 800219c:	3302      	adds	r3, #2
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	6812      	ldr	r2, [r2, #0]
 80021a4:	4413      	add	r3, r2
 80021a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021b0:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80021b2:	8bfb      	ldrh	r3, [r7, #30]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d02a      	beq.n	800220e <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6818      	ldr	r0, [r3, #0]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	6959      	ldr	r1, [r3, #20]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	891a      	ldrh	r2, [r3, #8]
 80021c4:	8bfb      	ldrh	r3, [r7, #30]
 80021c6:	f001 fecc 	bl	8003f62 <USB_ReadPMA>
 80021ca:	e020      	b.n	800220e <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	461a      	mov	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	4413      	add	r3, r2
 80021e0:	3306      	adds	r3, #6
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	6812      	ldr	r2, [r2, #0]
 80021e8:	4413      	add	r3, r2
 80021ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021ee:	881b      	ldrh	r3, [r3, #0]
 80021f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021f4:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80021f6:	8bfb      	ldrh	r3, [r7, #30]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d008      	beq.n	800220e <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6818      	ldr	r0, [r3, #0]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6959      	ldr	r1, [r3, #20]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	895a      	ldrh	r2, [r3, #10]
 8002208:	8bfb      	ldrh	r3, [r7, #30]
 800220a:	f001 feaa 	bl	8003f62 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	4413      	add	r3, r2
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	b29b      	uxth	r3, r3
 8002220:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002224:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002228:	b29c      	uxth	r4, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	461a      	mov	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	441a      	add	r2, r3
 8002238:	4b46      	ldr	r3, [pc, #280]	; (8002354 <PCD_EP_ISR_Handler+0x530>)
 800223a:	4323      	orrs	r3, r4
 800223c:	b29b      	uxth	r3, r3
 800223e:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	69da      	ldr	r2, [r3, #28]
 8002244:	8bfb      	ldrh	r3, [r7, #30]
 8002246:	441a      	add	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	695a      	ldr	r2, [r3, #20]
 8002250:	8bfb      	ldrh	r3, [r7, #30]
 8002252:	441a      	add	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d004      	beq.n	800226a <PCD_EP_ISR_Handler+0x446>
 8002260:	8bfa      	ldrh	r2, [r7, #30]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	429a      	cmp	r2, r3
 8002268:	d206      	bcs.n	8002278 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	4619      	mov	r1, r3
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f004 f8b7 	bl	80063e4 <HAL_PCD_DataOutStageCallback>
 8002276:	e008      	b.n	800228a <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	7819      	ldrb	r1, [r3, #0]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	695a      	ldr	r2, [r3, #20]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f7ff fc9d 	bl	8001bc4 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800228a:	8a7b      	ldrh	r3, [r7, #18]
 800228c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002290:	2b00      	cmp	r3, #0
 8002292:	d04f      	beq.n	8002334 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8002294:	7d7b      	ldrb	r3, [r7, #21]
 8002296:	015b      	lsls	r3, r3, #5
 8002298:	3328      	adds	r3, #40	; 0x28
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	4413      	add	r3, r2
 800229e:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	461a      	mov	r2, r3
 80022a6:	7d7b      	ldrb	r3, [r7, #21]
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	4413      	add	r3, r2
 80022ac:	881b      	ldrh	r3, [r3, #0]
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80022b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022b8:	b29c      	uxth	r4, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	461a      	mov	r2, r3
 80022c0:	7d7b      	ldrb	r3, [r7, #21]
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	441a      	add	r2, r3
 80022c6:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80022ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022da:	b29b      	uxth	r3, r3
 80022dc:	461a      	mov	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	4413      	add	r3, r2
 80022e6:	3302      	adds	r3, #2
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6812      	ldr	r2, [r2, #0]
 80022ee:	4413      	add	r3, r2
 80022f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022f4:	881b      	ldrh	r3, [r3, #0]
 80022f6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	695a      	ldr	r2, [r3, #20]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	441a      	add	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d106      	bne.n	8002322 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	4619      	mov	r1, r3
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f004 f87a 	bl	8006414 <HAL_PCD_DataInStageCallback>
 8002320:	e008      	b.n	8002334 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	7819      	ldrb	r1, [r3, #0]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	695a      	ldr	r2, [r3, #20]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f7ff fc96 	bl	8001c60 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800233c:	b29b      	uxth	r3, r3
 800233e:	b21b      	sxth	r3, r3
 8002340:	2b00      	cmp	r3, #0
 8002342:	f6ff ad74 	blt.w	8001e2e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	3724      	adds	r7, #36	; 0x24
 800234c:	46bd      	mov	sp, r7
 800234e:	bd90      	pop	{r4, r7, pc}
 8002350:	ffff8080 	.word	0xffff8080
 8002354:	ffff80c0 	.word	0xffff80c0

08002358 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8002358:	b480      	push	{r7}
 800235a:	b087      	sub	sp, #28
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	607b      	str	r3, [r7, #4]
 8002362:	460b      	mov	r3, r1
 8002364:	817b      	strh	r3, [r7, #10]
 8002366:	4613      	mov	r3, r2
 8002368:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800236a:	897b      	ldrh	r3, [r7, #10]
 800236c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002370:	b29b      	uxth	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d008      	beq.n	8002388 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002376:	897b      	ldrh	r3, [r7, #10]
 8002378:	f003 0307 	and.w	r3, r3, #7
 800237c:	015b      	lsls	r3, r3, #5
 800237e:	3328      	adds	r3, #40	; 0x28
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	4413      	add	r3, r2
 8002384:	617b      	str	r3, [r7, #20]
 8002386:	e006      	b.n	8002396 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002388:	897b      	ldrh	r3, [r7, #10]
 800238a:	015b      	lsls	r3, r3, #5
 800238c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002390:	68fa      	ldr	r2, [r7, #12]
 8002392:	4413      	add	r3, r2
 8002394:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002396:	893b      	ldrh	r3, [r7, #8]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d107      	bne.n	80023ac <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	2200      	movs	r2, #0
 80023a0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	80da      	strh	r2, [r3, #6]
 80023aa:	e00b      	b.n	80023c4 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	2201      	movs	r2, #1
 80023b0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	0c1b      	lsrs	r3, r3, #16
 80023be:	b29a      	uxth	r2, r3
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	371c      	adds	r7, #28
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr

080023d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d101      	bne.n	80023e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e26c      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f000 8087 	beq.w	80024fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023f0:	4b92      	ldr	r3, [pc, #584]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f003 030c 	and.w	r3, r3, #12
 80023f8:	2b04      	cmp	r3, #4
 80023fa:	d00c      	beq.n	8002416 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023fc:	4b8f      	ldr	r3, [pc, #572]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f003 030c 	and.w	r3, r3, #12
 8002404:	2b08      	cmp	r3, #8
 8002406:	d112      	bne.n	800242e <HAL_RCC_OscConfig+0x5e>
 8002408:	4b8c      	ldr	r3, [pc, #560]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002410:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002414:	d10b      	bne.n	800242e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002416:	4b89      	ldr	r3, [pc, #548]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d06c      	beq.n	80024fc <HAL_RCC_OscConfig+0x12c>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d168      	bne.n	80024fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e246      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002436:	d106      	bne.n	8002446 <HAL_RCC_OscConfig+0x76>
 8002438:	4b80      	ldr	r3, [pc, #512]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a7f      	ldr	r2, [pc, #508]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800243e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002442:	6013      	str	r3, [r2, #0]
 8002444:	e02e      	b.n	80024a4 <HAL_RCC_OscConfig+0xd4>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d10c      	bne.n	8002468 <HAL_RCC_OscConfig+0x98>
 800244e:	4b7b      	ldr	r3, [pc, #492]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a7a      	ldr	r2, [pc, #488]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002454:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002458:	6013      	str	r3, [r2, #0]
 800245a:	4b78      	ldr	r3, [pc, #480]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a77      	ldr	r2, [pc, #476]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002460:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002464:	6013      	str	r3, [r2, #0]
 8002466:	e01d      	b.n	80024a4 <HAL_RCC_OscConfig+0xd4>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002470:	d10c      	bne.n	800248c <HAL_RCC_OscConfig+0xbc>
 8002472:	4b72      	ldr	r3, [pc, #456]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a71      	ldr	r2, [pc, #452]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002478:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800247c:	6013      	str	r3, [r2, #0]
 800247e:	4b6f      	ldr	r3, [pc, #444]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a6e      	ldr	r2, [pc, #440]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002488:	6013      	str	r3, [r2, #0]
 800248a:	e00b      	b.n	80024a4 <HAL_RCC_OscConfig+0xd4>
 800248c:	4b6b      	ldr	r3, [pc, #428]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a6a      	ldr	r2, [pc, #424]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002492:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002496:	6013      	str	r3, [r2, #0]
 8002498:	4b68      	ldr	r3, [pc, #416]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a67      	ldr	r2, [pc, #412]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800249e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d013      	beq.n	80024d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ac:	f7fe f8c6 	bl	800063c <HAL_GetTick>
 80024b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024b2:	e008      	b.n	80024c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024b4:	f7fe f8c2 	bl	800063c <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b64      	cmp	r3, #100	; 0x64
 80024c0:	d901      	bls.n	80024c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e1fa      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024c6:	4b5d      	ldr	r3, [pc, #372]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d0f0      	beq.n	80024b4 <HAL_RCC_OscConfig+0xe4>
 80024d2:	e014      	b.n	80024fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d4:	f7fe f8b2 	bl	800063c <HAL_GetTick>
 80024d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024da:	e008      	b.n	80024ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024dc:	f7fe f8ae 	bl	800063c <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b64      	cmp	r3, #100	; 0x64
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e1e6      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024ee:	4b53      	ldr	r3, [pc, #332]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1f0      	bne.n	80024dc <HAL_RCC_OscConfig+0x10c>
 80024fa:	e000      	b.n	80024fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0302 	and.w	r3, r3, #2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d063      	beq.n	80025d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800250a:	4b4c      	ldr	r3, [pc, #304]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f003 030c 	and.w	r3, r3, #12
 8002512:	2b00      	cmp	r3, #0
 8002514:	d00b      	beq.n	800252e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002516:	4b49      	ldr	r3, [pc, #292]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f003 030c 	and.w	r3, r3, #12
 800251e:	2b08      	cmp	r3, #8
 8002520:	d11c      	bne.n	800255c <HAL_RCC_OscConfig+0x18c>
 8002522:	4b46      	ldr	r3, [pc, #280]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d116      	bne.n	800255c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800252e:	4b43      	ldr	r3, [pc, #268]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d005      	beq.n	8002546 <HAL_RCC_OscConfig+0x176>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d001      	beq.n	8002546 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e1ba      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002546:	4b3d      	ldr	r3, [pc, #244]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	4939      	ldr	r1, [pc, #228]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002556:	4313      	orrs	r3, r2
 8002558:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800255a:	e03a      	b.n	80025d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d020      	beq.n	80025a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002564:	4b36      	ldr	r3, [pc, #216]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002566:	2201      	movs	r2, #1
 8002568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800256a:	f7fe f867 	bl	800063c <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002572:	f7fe f863 	bl	800063c <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e19b      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002584:	4b2d      	ldr	r3, [pc, #180]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0f0      	beq.n	8002572 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002590:	4b2a      	ldr	r3, [pc, #168]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	695b      	ldr	r3, [r3, #20]
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	4927      	ldr	r1, [pc, #156]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80025a0:	4313      	orrs	r3, r2
 80025a2:	600b      	str	r3, [r1, #0]
 80025a4:	e015      	b.n	80025d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025a6:	4b26      	ldr	r3, [pc, #152]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ac:	f7fe f846 	bl	800063c <HAL_GetTick>
 80025b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025b2:	e008      	b.n	80025c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025b4:	f7fe f842 	bl	800063c <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d901      	bls.n	80025c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e17a      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025c6:	4b1d      	ldr	r3, [pc, #116]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0302 	and.w	r3, r3, #2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1f0      	bne.n	80025b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0308 	and.w	r3, r3, #8
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d03a      	beq.n	8002654 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	699b      	ldr	r3, [r3, #24]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d019      	beq.n	800261a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025e6:	4b17      	ldr	r3, [pc, #92]	; (8002644 <HAL_RCC_OscConfig+0x274>)
 80025e8:	2201      	movs	r2, #1
 80025ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ec:	f7fe f826 	bl	800063c <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025f4:	f7fe f822 	bl	800063c <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e15a      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002606:	4b0d      	ldr	r3, [pc, #52]	; (800263c <HAL_RCC_OscConfig+0x26c>)
 8002608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d0f0      	beq.n	80025f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002612:	2001      	movs	r0, #1
 8002614:	f000 fac6 	bl	8002ba4 <RCC_Delay>
 8002618:	e01c      	b.n	8002654 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800261a:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <HAL_RCC_OscConfig+0x274>)
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002620:	f7fe f80c 	bl	800063c <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002626:	e00f      	b.n	8002648 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002628:	f7fe f808 	bl	800063c <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d908      	bls.n	8002648 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e140      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
 800263a:	bf00      	nop
 800263c:	40021000 	.word	0x40021000
 8002640:	42420000 	.word	0x42420000
 8002644:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002648:	4b9e      	ldr	r3, [pc, #632]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800264a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d1e9      	bne.n	8002628 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	2b00      	cmp	r3, #0
 800265e:	f000 80a6 	beq.w	80027ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002662:	2300      	movs	r3, #0
 8002664:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002666:	4b97      	ldr	r3, [pc, #604]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10d      	bne.n	800268e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002672:	4b94      	ldr	r3, [pc, #592]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002674:	69db      	ldr	r3, [r3, #28]
 8002676:	4a93      	ldr	r2, [pc, #588]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002678:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800267c:	61d3      	str	r3, [r2, #28]
 800267e:	4b91      	ldr	r3, [pc, #580]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002680:	69db      	ldr	r3, [r3, #28]
 8002682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800268a:	2301      	movs	r3, #1
 800268c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800268e:	4b8e      	ldr	r3, [pc, #568]	; (80028c8 <HAL_RCC_OscConfig+0x4f8>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002696:	2b00      	cmp	r3, #0
 8002698:	d118      	bne.n	80026cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800269a:	4b8b      	ldr	r3, [pc, #556]	; (80028c8 <HAL_RCC_OscConfig+0x4f8>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a8a      	ldr	r2, [pc, #552]	; (80028c8 <HAL_RCC_OscConfig+0x4f8>)
 80026a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026a6:	f7fd ffc9 	bl	800063c <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ac:	e008      	b.n	80026c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ae:	f7fd ffc5 	bl	800063c <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b64      	cmp	r3, #100	; 0x64
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e0fd      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c0:	4b81      	ldr	r3, [pc, #516]	; (80028c8 <HAL_RCC_OscConfig+0x4f8>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d0f0      	beq.n	80026ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d106      	bne.n	80026e2 <HAL_RCC_OscConfig+0x312>
 80026d4:	4b7b      	ldr	r3, [pc, #492]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	4a7a      	ldr	r2, [pc, #488]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	6213      	str	r3, [r2, #32]
 80026e0:	e02d      	b.n	800273e <HAL_RCC_OscConfig+0x36e>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d10c      	bne.n	8002704 <HAL_RCC_OscConfig+0x334>
 80026ea:	4b76      	ldr	r3, [pc, #472]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026ec:	6a1b      	ldr	r3, [r3, #32]
 80026ee:	4a75      	ldr	r2, [pc, #468]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026f0:	f023 0301 	bic.w	r3, r3, #1
 80026f4:	6213      	str	r3, [r2, #32]
 80026f6:	4b73      	ldr	r3, [pc, #460]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026f8:	6a1b      	ldr	r3, [r3, #32]
 80026fa:	4a72      	ldr	r2, [pc, #456]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80026fc:	f023 0304 	bic.w	r3, r3, #4
 8002700:	6213      	str	r3, [r2, #32]
 8002702:	e01c      	b.n	800273e <HAL_RCC_OscConfig+0x36e>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	2b05      	cmp	r3, #5
 800270a:	d10c      	bne.n	8002726 <HAL_RCC_OscConfig+0x356>
 800270c:	4b6d      	ldr	r3, [pc, #436]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	4a6c      	ldr	r2, [pc, #432]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002712:	f043 0304 	orr.w	r3, r3, #4
 8002716:	6213      	str	r3, [r2, #32]
 8002718:	4b6a      	ldr	r3, [pc, #424]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800271a:	6a1b      	ldr	r3, [r3, #32]
 800271c:	4a69      	ldr	r2, [pc, #420]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800271e:	f043 0301 	orr.w	r3, r3, #1
 8002722:	6213      	str	r3, [r2, #32]
 8002724:	e00b      	b.n	800273e <HAL_RCC_OscConfig+0x36e>
 8002726:	4b67      	ldr	r3, [pc, #412]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002728:	6a1b      	ldr	r3, [r3, #32]
 800272a:	4a66      	ldr	r2, [pc, #408]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800272c:	f023 0301 	bic.w	r3, r3, #1
 8002730:	6213      	str	r3, [r2, #32]
 8002732:	4b64      	ldr	r3, [pc, #400]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	4a63      	ldr	r2, [pc, #396]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002738:	f023 0304 	bic.w	r3, r3, #4
 800273c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d015      	beq.n	8002772 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002746:	f7fd ff79 	bl	800063c <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800274c:	e00a      	b.n	8002764 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800274e:	f7fd ff75 	bl	800063c <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	f241 3288 	movw	r2, #5000	; 0x1388
 800275c:	4293      	cmp	r3, r2
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e0ab      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002764:	4b57      	ldr	r3, [pc, #348]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0ee      	beq.n	800274e <HAL_RCC_OscConfig+0x37e>
 8002770:	e014      	b.n	800279c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002772:	f7fd ff63 	bl	800063c <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002778:	e00a      	b.n	8002790 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800277a:	f7fd ff5f 	bl	800063c <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	f241 3288 	movw	r2, #5000	; 0x1388
 8002788:	4293      	cmp	r3, r2
 800278a:	d901      	bls.n	8002790 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e095      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002790:	4b4c      	ldr	r3, [pc, #304]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002792:	6a1b      	ldr	r3, [r3, #32]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d1ee      	bne.n	800277a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800279c:	7dfb      	ldrb	r3, [r7, #23]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d105      	bne.n	80027ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027a2:	4b48      	ldr	r3, [pc, #288]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	4a47      	ldr	r2, [pc, #284]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80027a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	f000 8081 	beq.w	80028ba <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027b8:	4b42      	ldr	r3, [pc, #264]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 030c 	and.w	r3, r3, #12
 80027c0:	2b08      	cmp	r3, #8
 80027c2:	d061      	beq.n	8002888 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	69db      	ldr	r3, [r3, #28]
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d146      	bne.n	800285a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027cc:	4b3f      	ldr	r3, [pc, #252]	; (80028cc <HAL_RCC_OscConfig+0x4fc>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d2:	f7fd ff33 	bl	800063c <HAL_GetTick>
 80027d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027d8:	e008      	b.n	80027ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027da:	f7fd ff2f 	bl	800063c <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d901      	bls.n	80027ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	e067      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ec:	4b35      	ldr	r3, [pc, #212]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1f0      	bne.n	80027da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002800:	d108      	bne.n	8002814 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002802:	4b30      	ldr	r3, [pc, #192]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	492d      	ldr	r1, [pc, #180]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002810:	4313      	orrs	r3, r2
 8002812:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002814:	4b2b      	ldr	r3, [pc, #172]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a19      	ldr	r1, [r3, #32]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002824:	430b      	orrs	r3, r1
 8002826:	4927      	ldr	r1, [pc, #156]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002828:	4313      	orrs	r3, r2
 800282a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800282c:	4b27      	ldr	r3, [pc, #156]	; (80028cc <HAL_RCC_OscConfig+0x4fc>)
 800282e:	2201      	movs	r2, #1
 8002830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002832:	f7fd ff03 	bl	800063c <HAL_GetTick>
 8002836:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002838:	e008      	b.n	800284c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800283a:	f7fd feff 	bl	800063c <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d901      	bls.n	800284c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e037      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800284c:	4b1d      	ldr	r3, [pc, #116]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0f0      	beq.n	800283a <HAL_RCC_OscConfig+0x46a>
 8002858:	e02f      	b.n	80028ba <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285a:	4b1c      	ldr	r3, [pc, #112]	; (80028cc <HAL_RCC_OscConfig+0x4fc>)
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002860:	f7fd feec 	bl	800063c <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002866:	e008      	b.n	800287a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002868:	f7fd fee8 	bl	800063c <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b02      	cmp	r3, #2
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e020      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800287a:	4b12      	ldr	r3, [pc, #72]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1f0      	bne.n	8002868 <HAL_RCC_OscConfig+0x498>
 8002886:	e018      	b.n	80028ba <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d101      	bne.n	8002894 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e013      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002894:	4b0b      	ldr	r3, [pc, #44]	; (80028c4 <HAL_RCC_OscConfig+0x4f4>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d106      	bne.n	80028b6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d001      	beq.n	80028ba <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e000      	b.n	80028bc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40007000 	.word	0x40007000
 80028cc:	42420060 	.word	0x42420060

080028d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d101      	bne.n	80028e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e0d0      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028e4:	4b6a      	ldr	r3, [pc, #424]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d910      	bls.n	8002914 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028f2:	4b67      	ldr	r3, [pc, #412]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f023 0207 	bic.w	r2, r3, #7
 80028fa:	4965      	ldr	r1, [pc, #404]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	4313      	orrs	r3, r2
 8002900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002902:	4b63      	ldr	r3, [pc, #396]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	429a      	cmp	r2, r3
 800290e:	d001      	beq.n	8002914 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e0b8      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0302 	and.w	r3, r3, #2
 800291c:	2b00      	cmp	r3, #0
 800291e:	d020      	beq.n	8002962 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	2b00      	cmp	r3, #0
 800292a:	d005      	beq.n	8002938 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800292c:	4b59      	ldr	r3, [pc, #356]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	4a58      	ldr	r2, [pc, #352]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002932:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002936:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0308 	and.w	r3, r3, #8
 8002940:	2b00      	cmp	r3, #0
 8002942:	d005      	beq.n	8002950 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002944:	4b53      	ldr	r3, [pc, #332]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	4a52      	ldr	r2, [pc, #328]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 800294a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800294e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002950:	4b50      	ldr	r3, [pc, #320]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	494d      	ldr	r1, [pc, #308]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 800295e:	4313      	orrs	r3, r2
 8002960:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d040      	beq.n	80029f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d107      	bne.n	8002986 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002976:	4b47      	ldr	r3, [pc, #284]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d115      	bne.n	80029ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e07f      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	2b02      	cmp	r3, #2
 800298c:	d107      	bne.n	800299e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800298e:	4b41      	ldr	r3, [pc, #260]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d109      	bne.n	80029ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e073      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299e:	4b3d      	ldr	r3, [pc, #244]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e06b      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029ae:	4b39      	ldr	r3, [pc, #228]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f023 0203 	bic.w	r2, r3, #3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	4936      	ldr	r1, [pc, #216]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029c0:	f7fd fe3c 	bl	800063c <HAL_GetTick>
 80029c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c6:	e00a      	b.n	80029de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c8:	f7fd fe38 	bl	800063c <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d901      	bls.n	80029de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e053      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029de:	4b2d      	ldr	r3, [pc, #180]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f003 020c 	and.w	r2, r3, #12
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d1eb      	bne.n	80029c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029f0:	4b27      	ldr	r3, [pc, #156]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	683a      	ldr	r2, [r7, #0]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d210      	bcs.n	8002a20 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029fe:	4b24      	ldr	r3, [pc, #144]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f023 0207 	bic.w	r2, r3, #7
 8002a06:	4922      	ldr	r1, [pc, #136]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a0e:	4b20      	ldr	r3, [pc, #128]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	683a      	ldr	r2, [r7, #0]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d001      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e032      	b.n	8002a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0304 	and.w	r3, r3, #4
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d008      	beq.n	8002a3e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a2c:	4b19      	ldr	r3, [pc, #100]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	4916      	ldr	r1, [pc, #88]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0308 	and.w	r3, r3, #8
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d009      	beq.n	8002a5e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a4a:	4b12      	ldr	r3, [pc, #72]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	00db      	lsls	r3, r3, #3
 8002a58:	490e      	ldr	r1, [pc, #56]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a5e:	f000 f821 	bl	8002aa4 <HAL_RCC_GetSysClockFreq>
 8002a62:	4601      	mov	r1, r0
 8002a64:	4b0b      	ldr	r3, [pc, #44]	; (8002a94 <HAL_RCC_ClockConfig+0x1c4>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	091b      	lsrs	r3, r3, #4
 8002a6a:	f003 030f 	and.w	r3, r3, #15
 8002a6e:	4a0a      	ldr	r2, [pc, #40]	; (8002a98 <HAL_RCC_ClockConfig+0x1c8>)
 8002a70:	5cd3      	ldrb	r3, [r2, r3]
 8002a72:	fa21 f303 	lsr.w	r3, r1, r3
 8002a76:	4a09      	ldr	r2, [pc, #36]	; (8002a9c <HAL_RCC_ClockConfig+0x1cc>)
 8002a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a7a:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <HAL_RCC_ClockConfig+0x1d0>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fd fd9a 	bl	80005b8 <HAL_InitTick>

  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40022000 	.word	0x40022000
 8002a94:	40021000 	.word	0x40021000
 8002a98:	0800721c 	.word	0x0800721c
 8002a9c:	20000000 	.word	0x20000000
 8002aa0:	20000004 	.word	0x20000004

08002aa4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aa4:	b490      	push	{r4, r7}
 8002aa6:	b08a      	sub	sp, #40	; 0x28
 8002aa8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002aaa:	4b2a      	ldr	r3, [pc, #168]	; (8002b54 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002aac:	1d3c      	adds	r4, r7, #4
 8002aae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ab0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002ab4:	4b28      	ldr	r3, [pc, #160]	; (8002b58 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002ab6:	881b      	ldrh	r3, [r3, #0]
 8002ab8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002aba:	2300      	movs	r3, #0
 8002abc:	61fb      	str	r3, [r7, #28]
 8002abe:	2300      	movs	r3, #0
 8002ac0:	61bb      	str	r3, [r7, #24]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ace:	4b23      	ldr	r3, [pc, #140]	; (8002b5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	f003 030c 	and.w	r3, r3, #12
 8002ada:	2b04      	cmp	r3, #4
 8002adc:	d002      	beq.n	8002ae4 <HAL_RCC_GetSysClockFreq+0x40>
 8002ade:	2b08      	cmp	r3, #8
 8002ae0:	d003      	beq.n	8002aea <HAL_RCC_GetSysClockFreq+0x46>
 8002ae2:	e02d      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ae4:	4b1e      	ldr	r3, [pc, #120]	; (8002b60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ae6:	623b      	str	r3, [r7, #32]
      break;
 8002ae8:	e02d      	b.n	8002b46 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	0c9b      	lsrs	r3, r3, #18
 8002aee:	f003 030f 	and.w	r3, r3, #15
 8002af2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002af6:	4413      	add	r3, r2
 8002af8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002afc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d013      	beq.n	8002b30 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b08:	4b14      	ldr	r3, [pc, #80]	; (8002b5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	0c5b      	lsrs	r3, r3, #17
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b16:	4413      	add	r3, r2
 8002b18:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002b1c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	4a0f      	ldr	r2, [pc, #60]	; (8002b60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b22:	fb02 f203 	mul.w	r2, r2, r3
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b2e:	e004      	b.n	8002b3a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	4a0c      	ldr	r2, [pc, #48]	; (8002b64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b34:	fb02 f303 	mul.w	r3, r2, r3
 8002b38:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3c:	623b      	str	r3, [r7, #32]
      break;
 8002b3e:	e002      	b.n	8002b46 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b40:	4b07      	ldr	r3, [pc, #28]	; (8002b60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b42:	623b      	str	r3, [r7, #32]
      break;
 8002b44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b46:	6a3b      	ldr	r3, [r7, #32]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3728      	adds	r7, #40	; 0x28
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc90      	pop	{r4, r7}
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	080071bc 	.word	0x080071bc
 8002b58:	080071cc 	.word	0x080071cc
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	007a1200 	.word	0x007a1200
 8002b64:	003d0900 	.word	0x003d0900

08002b68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b6c:	4b02      	ldr	r3, [pc, #8]	; (8002b78 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr
 8002b78:	20000000 	.word	0x20000000

08002b7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b80:	f7ff fff2 	bl	8002b68 <HAL_RCC_GetHCLKFreq>
 8002b84:	4601      	mov	r1, r0
 8002b86:	4b05      	ldr	r3, [pc, #20]	; (8002b9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	0a1b      	lsrs	r3, r3, #8
 8002b8c:	f003 0307 	and.w	r3, r3, #7
 8002b90:	4a03      	ldr	r2, [pc, #12]	; (8002ba0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b92:	5cd3      	ldrb	r3, [r2, r3]
 8002b94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	0800722c 	.word	0x0800722c

08002ba4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002bac:	4b0a      	ldr	r3, [pc, #40]	; (8002bd8 <RCC_Delay+0x34>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a0a      	ldr	r2, [pc, #40]	; (8002bdc <RCC_Delay+0x38>)
 8002bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb6:	0a5b      	lsrs	r3, r3, #9
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	fb02 f303 	mul.w	r3, r2, r3
 8002bbe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002bc0:	bf00      	nop
  }
  while (Delay --);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	1e5a      	subs	r2, r3, #1
 8002bc6:	60fa      	str	r2, [r7, #12]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1f9      	bne.n	8002bc0 <RCC_Delay+0x1c>
}
 8002bcc:	bf00      	nop
 8002bce:	3714      	adds	r7, #20
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bc80      	pop	{r7}
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	20000000 	.word	0x20000000
 8002bdc:	10624dd3 	.word	0x10624dd3

08002be0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002be8:	2300      	movs	r3, #0
 8002bea:	613b      	str	r3, [r7, #16]
 8002bec:	2300      	movs	r3, #0
 8002bee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d07d      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c00:	4b4f      	ldr	r3, [pc, #316]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c02:	69db      	ldr	r3, [r3, #28]
 8002c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d10d      	bne.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c0c:	4b4c      	ldr	r3, [pc, #304]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	4a4b      	ldr	r2, [pc, #300]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c16:	61d3      	str	r3, [r2, #28]
 8002c18:	4b49      	ldr	r3, [pc, #292]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c1a:	69db      	ldr	r3, [r3, #28]
 8002c1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c20:	60bb      	str	r3, [r7, #8]
 8002c22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c24:	2301      	movs	r3, #1
 8002c26:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c28:	4b46      	ldr	r3, [pc, #280]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d118      	bne.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c34:	4b43      	ldr	r3, [pc, #268]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a42      	ldr	r2, [pc, #264]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c40:	f7fd fcfc 	bl	800063c <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c46:	e008      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c48:	f7fd fcf8 	bl	800063c <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b64      	cmp	r3, #100	; 0x64
 8002c54:	d901      	bls.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e06d      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c5a:	4b3a      	ldr	r3, [pc, #232]	; (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0f0      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c66:	4b36      	ldr	r3, [pc, #216]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c68:	6a1b      	ldr	r3, [r3, #32]
 8002c6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c6e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d02e      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c7e:	68fa      	ldr	r2, [r7, #12]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d027      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c84:	4b2e      	ldr	r3, [pc, #184]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c8c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c8e:	4b2e      	ldr	r3, [pc, #184]	; (8002d48 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c90:	2201      	movs	r2, #1
 8002c92:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c94:	4b2c      	ldr	r3, [pc, #176]	; (8002d48 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c9a:	4a29      	ldr	r2, [pc, #164]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f003 0301 	and.w	r3, r3, #1
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d014      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002caa:	f7fd fcc7 	bl	800063c <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cb0:	e00a      	b.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb2:	f7fd fcc3 	bl	800063c <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e036      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc8:	4b1d      	ldr	r3, [pc, #116]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0ee      	beq.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cd4:	4b1a      	ldr	r3, [pc, #104]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cd6:	6a1b      	ldr	r3, [r3, #32]
 8002cd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	4917      	ldr	r1, [pc, #92]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ce6:	7dfb      	ldrb	r3, [r7, #23]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d105      	bne.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cec:	4b14      	ldr	r3, [pc, #80]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cee:	69db      	ldr	r3, [r3, #28]
 8002cf0:	4a13      	ldr	r2, [pc, #76]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cf6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0302 	and.w	r3, r3, #2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d008      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d04:	4b0e      	ldr	r3, [pc, #56]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	490b      	ldr	r1, [pc, #44]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d12:	4313      	orrs	r3, r2
 8002d14:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0310 	and.w	r3, r3, #16
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d008      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d22:	4b07      	ldr	r3, [pc, #28]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	4904      	ldr	r1, [pc, #16]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	40021000 	.word	0x40021000
 8002d44:	40007000 	.word	0x40007000
 8002d48:	42420440 	.word	0x42420440

08002d4c <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002d4c:	b084      	sub	sp, #16
 8002d4e:	b480      	push	{r7}
 8002d50:	b083      	sub	sp, #12
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
 8002d56:	f107 0014 	add.w	r0, r7, #20
 8002d5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bc80      	pop	{r7}
 8002d68:	b004      	add	sp, #16
 8002d6a:	4770      	bx	lr

08002d6c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8002d74:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8002d78:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	89fb      	ldrh	r3, [r7, #14]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3714      	adds	r7, #20
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr

08002d9a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b085      	sub	sp, #20
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8002da2:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8002da6:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	b21a      	sxth	r2, r3
 8002db2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002db6:	43db      	mvns	r3, r3
 8002db8:	b21b      	sxth	r3, r3
 8002dba:	4013      	ands	r3, r2
 8002dbc:	b21b      	sxth	r3, r3
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr

08002dd2 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
 8002dda:	460b      	mov	r3, r1
 8002ddc:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8002dde:	2300      	movs	r3, #0
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bc80      	pop	{r7}
 8002de8:	4770      	bx	lr

08002dea <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002dea:	b084      	sub	sp, #16
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	f107 0014 	add.w	r0, r7, #20
 8002df8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f7ff ffa5 	bl	8002d6c <USB_EnableGlobalInt>

  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3708      	adds	r7, #8
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002e2e:	b004      	add	sp, #16
 8002e30:	4770      	bx	lr
	...

08002e34 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8002e34:	b490      	push	{r4, r7}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4413      	add	r3, r2
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002e54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e58:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	78db      	ldrb	r3, [r3, #3]
 8002e5e:	2b03      	cmp	r3, #3
 8002e60:	d819      	bhi.n	8002e96 <USB_ActivateEndpoint+0x62>
 8002e62:	a201      	add	r2, pc, #4	; (adr r2, 8002e68 <USB_ActivateEndpoint+0x34>)
 8002e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e68:	08002e79 	.word	0x08002e79
 8002e6c:	08002e8d 	.word	0x08002e8d
 8002e70:	08002e9d 	.word	0x08002e9d
 8002e74:	08002e83 	.word	0x08002e83
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8002e78:	89bb      	ldrh	r3, [r7, #12]
 8002e7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e7e:	81bb      	strh	r3, [r7, #12]
      break;
 8002e80:	e00d      	b.n	8002e9e <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8002e82:	89bb      	ldrh	r3, [r7, #12]
 8002e84:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8002e88:	81bb      	strh	r3, [r7, #12]
      break;
 8002e8a:	e008      	b.n	8002e9e <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8002e8c:	89bb      	ldrh	r3, [r7, #12]
 8002e8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e92:	81bb      	strh	r3, [r7, #12]
      break;
 8002e94:	e003      	b.n	8002e9e <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	73fb      	strb	r3, [r7, #15]
      break;
 8002e9a:	e000      	b.n	8002e9e <USB_ActivateEndpoint+0x6a>
      break;
 8002e9c:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	441a      	add	r2, r3
 8002ea8:	89bb      	ldrh	r3, [r7, #12]
 8002eaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002eae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002eb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002eb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	4413      	add	r3, r2
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ed0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	4313      	orrs	r3, r2
 8002ede:	b29c      	uxth	r4, r3
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	441a      	add	r2, r3
 8002eea:	4b8a      	ldr	r3, [pc, #552]	; (8003114 <USB_ActivateEndpoint+0x2e0>)
 8002eec:	4323      	orrs	r3, r4
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	7b1b      	ldrb	r3, [r3, #12]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	f040 8112 	bne.w	8003120 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	785b      	ldrb	r3, [r3, #1]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d067      	beq.n	8002fd4 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8002f04:	687c      	ldr	r4, [r7, #4]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	441c      	add	r4, r3
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	011b      	lsls	r3, r3, #4
 8002f16:	4423      	add	r3, r4
 8002f18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f1c:	461c      	mov	r4, r3
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	88db      	ldrh	r3, [r3, #6]
 8002f22:	085b      	lsrs	r3, r3, #1
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	b29c      	uxth	r4, r3
 8002f3a:	4623      	mov	r3, r4
 8002f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d014      	beq.n	8002f6e <USB_ActivateEndpoint+0x13a>
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	4413      	add	r3, r2
 8002f4e:	881b      	ldrh	r3, [r3, #0]
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f5a:	b29c      	uxth	r4, r3
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	441a      	add	r2, r3
 8002f66:	4b6c      	ldr	r3, [pc, #432]	; (8003118 <USB_ActivateEndpoint+0x2e4>)
 8002f68:	4323      	orrs	r3, r4
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	78db      	ldrb	r3, [r3, #3]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d018      	beq.n	8002fa8 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	881b      	ldrh	r3, [r3, #0]
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f8c:	b29c      	uxth	r4, r3
 8002f8e:	f084 0320 	eor.w	r3, r4, #32
 8002f92:	b29c      	uxth	r4, r3
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	441a      	add	r2, r3
 8002f9e:	4b5d      	ldr	r3, [pc, #372]	; (8003114 <USB_ActivateEndpoint+0x2e0>)
 8002fa0:	4323      	orrs	r3, r4
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	8013      	strh	r3, [r2, #0]
 8002fa6:	e22b      	b.n	8003400 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	881b      	ldrh	r3, [r3, #0]
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fbe:	b29c      	uxth	r4, r3
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	441a      	add	r2, r3
 8002fca:	4b52      	ldr	r3, [pc, #328]	; (8003114 <USB_ActivateEndpoint+0x2e0>)
 8002fcc:	4323      	orrs	r3, r4
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	8013      	strh	r3, [r2, #0]
 8002fd2:	e215      	b.n	8003400 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8002fd4:	687c      	ldr	r4, [r7, #4]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	441c      	add	r4, r3
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	4423      	add	r3, r4
 8002fe8:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8002fec:	461c      	mov	r4, r3
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	88db      	ldrh	r3, [r3, #6]
 8002ff2:	085b      	lsrs	r3, r3, #1
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8002ffc:	687c      	ldr	r4, [r7, #4]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003004:	b29b      	uxth	r3, r3
 8003006:	441c      	add	r4, r3
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	4423      	add	r3, r4
 8003010:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003014:	461c      	mov	r4, r3
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d10e      	bne.n	800303c <USB_ActivateEndpoint+0x208>
 800301e:	8823      	ldrh	r3, [r4, #0]
 8003020:	b29b      	uxth	r3, r3
 8003022:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003026:	b29b      	uxth	r3, r3
 8003028:	8023      	strh	r3, [r4, #0]
 800302a:	8823      	ldrh	r3, [r4, #0]
 800302c:	b29b      	uxth	r3, r3
 800302e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003032:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003036:	b29b      	uxth	r3, r3
 8003038:	8023      	strh	r3, [r4, #0]
 800303a:	e02d      	b.n	8003098 <USB_ActivateEndpoint+0x264>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	2b3e      	cmp	r3, #62	; 0x3e
 8003042:	d812      	bhi.n	800306a <USB_ActivateEndpoint+0x236>
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	085b      	lsrs	r3, r3, #1
 800304a:	60bb      	str	r3, [r7, #8]
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	2b00      	cmp	r3, #0
 8003056:	d002      	beq.n	800305e <USB_ActivateEndpoint+0x22a>
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	3301      	adds	r3, #1
 800305c:	60bb      	str	r3, [r7, #8]
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	b29b      	uxth	r3, r3
 8003062:	029b      	lsls	r3, r3, #10
 8003064:	b29b      	uxth	r3, r3
 8003066:	8023      	strh	r3, [r4, #0]
 8003068:	e016      	b.n	8003098 <USB_ActivateEndpoint+0x264>
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	095b      	lsrs	r3, r3, #5
 8003070:	60bb      	str	r3, [r7, #8]
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	f003 031f 	and.w	r3, r3, #31
 800307a:	2b00      	cmp	r3, #0
 800307c:	d102      	bne.n	8003084 <USB_ActivateEndpoint+0x250>
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	3b01      	subs	r3, #1
 8003082:	60bb      	str	r3, [r7, #8]
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	b29b      	uxth	r3, r3
 8003088:	029b      	lsls	r3, r3, #10
 800308a:	b29b      	uxth	r3, r3
 800308c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003090:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003094:	b29b      	uxth	r3, r3
 8003096:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	4413      	add	r3, r2
 80030a2:	881b      	ldrh	r3, [r3, #0]
 80030a4:	b29c      	uxth	r4, r3
 80030a6:	4623      	mov	r3, r4
 80030a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d014      	beq.n	80030da <USB_ActivateEndpoint+0x2a6>
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	4413      	add	r3, r2
 80030ba:	881b      	ldrh	r3, [r3, #0]
 80030bc:	b29b      	uxth	r3, r3
 80030be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80030c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030c6:	b29c      	uxth	r4, r3
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	441a      	add	r2, r3
 80030d2:	4b12      	ldr	r3, [pc, #72]	; (800311c <USB_ActivateEndpoint+0x2e8>)
 80030d4:	4323      	orrs	r3, r4
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	881b      	ldrh	r3, [r3, #0]
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80030ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030f0:	b29c      	uxth	r4, r3
 80030f2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80030f6:	b29c      	uxth	r4, r3
 80030f8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80030fc:	b29c      	uxth	r4, r3
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	441a      	add	r2, r3
 8003108:	4b02      	ldr	r3, [pc, #8]	; (8003114 <USB_ActivateEndpoint+0x2e0>)
 800310a:	4323      	orrs	r3, r4
 800310c:	b29b      	uxth	r3, r3
 800310e:	8013      	strh	r3, [r2, #0]
 8003110:	e176      	b.n	8003400 <USB_ActivateEndpoint+0x5cc>
 8003112:	bf00      	nop
 8003114:	ffff8080 	.word	0xffff8080
 8003118:	ffff80c0 	.word	0xffff80c0
 800311c:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	4413      	add	r3, r2
 800312a:	881b      	ldrh	r3, [r3, #0]
 800312c:	b29b      	uxth	r3, r3
 800312e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003132:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003136:	b29c      	uxth	r4, r3
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	441a      	add	r2, r3
 8003142:	4b96      	ldr	r3, [pc, #600]	; (800339c <USB_ActivateEndpoint+0x568>)
 8003144:	4323      	orrs	r3, r4
 8003146:	b29b      	uxth	r3, r3
 8003148:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800314a:	687c      	ldr	r4, [r7, #4]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003152:	b29b      	uxth	r3, r3
 8003154:	441c      	add	r4, r3
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	011b      	lsls	r3, r3, #4
 800315c:	4423      	add	r3, r4
 800315e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003162:	461c      	mov	r4, r3
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	891b      	ldrh	r3, [r3, #8]
 8003168:	085b      	lsrs	r3, r3, #1
 800316a:	b29b      	uxth	r3, r3
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	b29b      	uxth	r3, r3
 8003170:	8023      	strh	r3, [r4, #0]
 8003172:	687c      	ldr	r4, [r7, #4]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800317a:	b29b      	uxth	r3, r3
 800317c:	441c      	add	r4, r3
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	011b      	lsls	r3, r3, #4
 8003184:	4423      	add	r3, r4
 8003186:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800318a:	461c      	mov	r4, r3
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	895b      	ldrh	r3, [r3, #10]
 8003190:	085b      	lsrs	r3, r3, #1
 8003192:	b29b      	uxth	r3, r3
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	b29b      	uxth	r3, r3
 8003198:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	785b      	ldrb	r3, [r3, #1]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	f040 8088 	bne.w	80032b4 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	4413      	add	r3, r2
 80031ae:	881b      	ldrh	r3, [r3, #0]
 80031b0:	b29c      	uxth	r4, r3
 80031b2:	4623      	mov	r3, r4
 80031b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d014      	beq.n	80031e6 <USB_ActivateEndpoint+0x3b2>
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4413      	add	r3, r2
 80031c6:	881b      	ldrh	r3, [r3, #0]
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031d2:	b29c      	uxth	r4, r3
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	441a      	add	r2, r3
 80031de:	4b70      	ldr	r3, [pc, #448]	; (80033a0 <USB_ActivateEndpoint+0x56c>)
 80031e0:	4323      	orrs	r3, r4
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4413      	add	r3, r2
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	b29c      	uxth	r4, r3
 80031f4:	4623      	mov	r3, r4
 80031f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d014      	beq.n	8003228 <USB_ActivateEndpoint+0x3f4>
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	881b      	ldrh	r3, [r3, #0]
 800320a:	b29b      	uxth	r3, r3
 800320c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003210:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003214:	b29c      	uxth	r4, r3
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	441a      	add	r2, r3
 8003220:	4b60      	ldr	r3, [pc, #384]	; (80033a4 <USB_ActivateEndpoint+0x570>)
 8003222:	4323      	orrs	r3, r4
 8003224:	b29b      	uxth	r3, r3
 8003226:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	881b      	ldrh	r3, [r3, #0]
 8003234:	b29b      	uxth	r3, r3
 8003236:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800323a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800323e:	b29c      	uxth	r4, r3
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	441a      	add	r2, r3
 800324a:	4b56      	ldr	r3, [pc, #344]	; (80033a4 <USB_ActivateEndpoint+0x570>)
 800324c:	4323      	orrs	r3, r4
 800324e:	b29b      	uxth	r3, r3
 8003250:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4413      	add	r3, r2
 800325c:	881b      	ldrh	r3, [r3, #0]
 800325e:	b29b      	uxth	r3, r3
 8003260:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003264:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003268:	b29c      	uxth	r4, r3
 800326a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800326e:	b29c      	uxth	r4, r3
 8003270:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003274:	b29c      	uxth	r4, r3
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	441a      	add	r2, r3
 8003280:	4b49      	ldr	r3, [pc, #292]	; (80033a8 <USB_ActivateEndpoint+0x574>)
 8003282:	4323      	orrs	r3, r4
 8003284:	b29b      	uxth	r3, r3
 8003286:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4413      	add	r3, r2
 8003292:	881b      	ldrh	r3, [r3, #0]
 8003294:	b29b      	uxth	r3, r3
 8003296:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800329a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800329e:	b29c      	uxth	r4, r3
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	441a      	add	r2, r3
 80032aa:	4b3f      	ldr	r3, [pc, #252]	; (80033a8 <USB_ActivateEndpoint+0x574>)
 80032ac:	4323      	orrs	r3, r4
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	8013      	strh	r3, [r2, #0]
 80032b2:	e0a5      	b.n	8003400 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	4413      	add	r3, r2
 80032be:	881b      	ldrh	r3, [r3, #0]
 80032c0:	b29c      	uxth	r4, r3
 80032c2:	4623      	mov	r3, r4
 80032c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d014      	beq.n	80032f6 <USB_ActivateEndpoint+0x4c2>
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	4413      	add	r3, r2
 80032d6:	881b      	ldrh	r3, [r3, #0]
 80032d8:	b29b      	uxth	r3, r3
 80032da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032e2:	b29c      	uxth	r4, r3
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	441a      	add	r2, r3
 80032ee:	4b2c      	ldr	r3, [pc, #176]	; (80033a0 <USB_ActivateEndpoint+0x56c>)
 80032f0:	4323      	orrs	r3, r4
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	881b      	ldrh	r3, [r3, #0]
 8003302:	b29c      	uxth	r4, r3
 8003304:	4623      	mov	r3, r4
 8003306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800330a:	2b00      	cmp	r3, #0
 800330c:	d014      	beq.n	8003338 <USB_ActivateEndpoint+0x504>
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4413      	add	r3, r2
 8003318:	881b      	ldrh	r3, [r3, #0]
 800331a:	b29b      	uxth	r3, r3
 800331c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003320:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003324:	b29c      	uxth	r4, r3
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	441a      	add	r2, r3
 8003330:	4b1c      	ldr	r3, [pc, #112]	; (80033a4 <USB_ActivateEndpoint+0x570>)
 8003332:	4323      	orrs	r3, r4
 8003334:	b29b      	uxth	r3, r3
 8003336:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	4413      	add	r3, r2
 8003342:	881b      	ldrh	r3, [r3, #0]
 8003344:	b29b      	uxth	r3, r3
 8003346:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800334a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800334e:	b29c      	uxth	r4, r3
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	441a      	add	r2, r3
 800335a:	4b11      	ldr	r3, [pc, #68]	; (80033a0 <USB_ActivateEndpoint+0x56c>)
 800335c:	4323      	orrs	r3, r4
 800335e:	b29b      	uxth	r3, r3
 8003360:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	78db      	ldrb	r3, [r3, #3]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d020      	beq.n	80033ac <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	b29b      	uxth	r3, r3
 8003378:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800337c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003380:	b29c      	uxth	r4, r3
 8003382:	f084 0320 	eor.w	r3, r4, #32
 8003386:	b29c      	uxth	r4, r3
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	441a      	add	r2, r3
 8003392:	4b05      	ldr	r3, [pc, #20]	; (80033a8 <USB_ActivateEndpoint+0x574>)
 8003394:	4323      	orrs	r3, r4
 8003396:	b29b      	uxth	r3, r3
 8003398:	8013      	strh	r3, [r2, #0]
 800339a:	e01c      	b.n	80033d6 <USB_ActivateEndpoint+0x5a2>
 800339c:	ffff8180 	.word	0xffff8180
 80033a0:	ffffc080 	.word	0xffffc080
 80033a4:	ffff80c0 	.word	0xffff80c0
 80033a8:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	4413      	add	r3, r2
 80033b6:	881b      	ldrh	r3, [r3, #0]
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033c2:	b29c      	uxth	r4, r3
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	441a      	add	r2, r3
 80033ce:	4b0f      	ldr	r3, [pc, #60]	; (800340c <USB_ActivateEndpoint+0x5d8>)
 80033d0:	4323      	orrs	r3, r4
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	4413      	add	r3, r2
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80033e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033ec:	b29c      	uxth	r4, r3
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	441a      	add	r2, r3
 80033f8:	4b04      	ldr	r3, [pc, #16]	; (800340c <USB_ActivateEndpoint+0x5d8>)
 80033fa:	4323      	orrs	r3, r4
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8003400:	7bfb      	ldrb	r3, [r7, #15]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bc90      	pop	{r4, r7}
 800340a:	4770      	bx	lr
 800340c:	ffff8080 	.word	0xffff8080

08003410 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003410:	b490      	push	{r4, r7}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	7b1b      	ldrb	r3, [r3, #12]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d171      	bne.n	8003506 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	785b      	ldrb	r3, [r3, #1]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d036      	beq.n	8003498 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	4413      	add	r3, r2
 8003434:	881b      	ldrh	r3, [r3, #0]
 8003436:	b29c      	uxth	r4, r3
 8003438:	4623      	mov	r3, r4
 800343a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800343e:	2b00      	cmp	r3, #0
 8003440:	d014      	beq.n	800346c <USB_DeactivateEndpoint+0x5c>
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	4413      	add	r3, r2
 800344c:	881b      	ldrh	r3, [r3, #0]
 800344e:	b29b      	uxth	r3, r3
 8003450:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003454:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003458:	b29c      	uxth	r4, r3
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	441a      	add	r2, r3
 8003464:	4b6b      	ldr	r3, [pc, #428]	; (8003614 <USB_DeactivateEndpoint+0x204>)
 8003466:	4323      	orrs	r3, r4
 8003468:	b29b      	uxth	r3, r3
 800346a:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	4413      	add	r3, r2
 8003476:	881b      	ldrh	r3, [r3, #0]
 8003478:	b29b      	uxth	r3, r3
 800347a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800347e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003482:	b29c      	uxth	r4, r3
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	441a      	add	r2, r3
 800348e:	4b62      	ldr	r3, [pc, #392]	; (8003618 <USB_DeactivateEndpoint+0x208>)
 8003490:	4323      	orrs	r3, r4
 8003492:	b29b      	uxth	r3, r3
 8003494:	8013      	strh	r3, [r2, #0]
 8003496:	e144      	b.n	8003722 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4413      	add	r3, r2
 80034a2:	881b      	ldrh	r3, [r3, #0]
 80034a4:	b29c      	uxth	r4, r3
 80034a6:	4623      	mov	r3, r4
 80034a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d014      	beq.n	80034da <USB_DeactivateEndpoint+0xca>
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	4413      	add	r3, r2
 80034ba:	881b      	ldrh	r3, [r3, #0]
 80034bc:	b29b      	uxth	r3, r3
 80034be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034c6:	b29c      	uxth	r4, r3
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	441a      	add	r2, r3
 80034d2:	4b52      	ldr	r3, [pc, #328]	; (800361c <USB_DeactivateEndpoint+0x20c>)
 80034d4:	4323      	orrs	r3, r4
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4413      	add	r3, r2
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80034ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034f0:	b29c      	uxth	r4, r3
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	441a      	add	r2, r3
 80034fc:	4b46      	ldr	r3, [pc, #280]	; (8003618 <USB_DeactivateEndpoint+0x208>)
 80034fe:	4323      	orrs	r3, r4
 8003500:	b29b      	uxth	r3, r3
 8003502:	8013      	strh	r3, [r2, #0]
 8003504:	e10d      	b.n	8003722 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	785b      	ldrb	r3, [r3, #1]
 800350a:	2b00      	cmp	r3, #0
 800350c:	f040 8088 	bne.w	8003620 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	4413      	add	r3, r2
 800351a:	881b      	ldrh	r3, [r3, #0]
 800351c:	b29c      	uxth	r4, r3
 800351e:	4623      	mov	r3, r4
 8003520:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d014      	beq.n	8003552 <USB_DeactivateEndpoint+0x142>
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	4413      	add	r3, r2
 8003532:	881b      	ldrh	r3, [r3, #0]
 8003534:	b29b      	uxth	r3, r3
 8003536:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800353a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800353e:	b29c      	uxth	r4, r3
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	441a      	add	r2, r3
 800354a:	4b34      	ldr	r3, [pc, #208]	; (800361c <USB_DeactivateEndpoint+0x20c>)
 800354c:	4323      	orrs	r3, r4
 800354e:	b29b      	uxth	r3, r3
 8003550:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4413      	add	r3, r2
 800355c:	881b      	ldrh	r3, [r3, #0]
 800355e:	b29c      	uxth	r4, r3
 8003560:	4623      	mov	r3, r4
 8003562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003566:	2b00      	cmp	r3, #0
 8003568:	d014      	beq.n	8003594 <USB_DeactivateEndpoint+0x184>
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	4413      	add	r3, r2
 8003574:	881b      	ldrh	r3, [r3, #0]
 8003576:	b29b      	uxth	r3, r3
 8003578:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800357c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003580:	b29c      	uxth	r4, r3
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	441a      	add	r2, r3
 800358c:	4b21      	ldr	r3, [pc, #132]	; (8003614 <USB_DeactivateEndpoint+0x204>)
 800358e:	4323      	orrs	r3, r4
 8003590:	b29b      	uxth	r3, r3
 8003592:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4413      	add	r3, r2
 800359e:	881b      	ldrh	r3, [r3, #0]
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035aa:	b29c      	uxth	r4, r3
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	441a      	add	r2, r3
 80035b6:	4b17      	ldr	r3, [pc, #92]	; (8003614 <USB_DeactivateEndpoint+0x204>)
 80035b8:	4323      	orrs	r3, r4
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	4413      	add	r3, r2
 80035c8:	881b      	ldrh	r3, [r3, #0]
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035d4:	b29c      	uxth	r4, r3
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	781b      	ldrb	r3, [r3, #0]
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	441a      	add	r2, r3
 80035e0:	4b0d      	ldr	r3, [pc, #52]	; (8003618 <USB_DeactivateEndpoint+0x208>)
 80035e2:	4323      	orrs	r3, r4
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	4413      	add	r3, r2
 80035f2:	881b      	ldrh	r3, [r3, #0]
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035fe:	b29c      	uxth	r4, r3
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	441a      	add	r2, r3
 800360a:	4b03      	ldr	r3, [pc, #12]	; (8003618 <USB_DeactivateEndpoint+0x208>)
 800360c:	4323      	orrs	r3, r4
 800360e:	b29b      	uxth	r3, r3
 8003610:	8013      	strh	r3, [r2, #0]
 8003612:	e086      	b.n	8003722 <USB_DeactivateEndpoint+0x312>
 8003614:	ffff80c0 	.word	0xffff80c0
 8003618:	ffff8080 	.word	0xffff8080
 800361c:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	4413      	add	r3, r2
 800362a:	881b      	ldrh	r3, [r3, #0]
 800362c:	b29c      	uxth	r4, r3
 800362e:	4623      	mov	r3, r4
 8003630:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d014      	beq.n	8003662 <USB_DeactivateEndpoint+0x252>
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	4413      	add	r3, r2
 8003642:	881b      	ldrh	r3, [r3, #0]
 8003644:	b29b      	uxth	r3, r3
 8003646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800364a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800364e:	b29c      	uxth	r4, r3
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	441a      	add	r2, r3
 800365a:	4b35      	ldr	r3, [pc, #212]	; (8003730 <USB_DeactivateEndpoint+0x320>)
 800365c:	4323      	orrs	r3, r4
 800365e:	b29b      	uxth	r3, r3
 8003660:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	4413      	add	r3, r2
 800366c:	881b      	ldrh	r3, [r3, #0]
 800366e:	b29c      	uxth	r4, r3
 8003670:	4623      	mov	r3, r4
 8003672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003676:	2b00      	cmp	r3, #0
 8003678:	d014      	beq.n	80036a4 <USB_DeactivateEndpoint+0x294>
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	4413      	add	r3, r2
 8003684:	881b      	ldrh	r3, [r3, #0]
 8003686:	b29b      	uxth	r3, r3
 8003688:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800368c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003690:	b29c      	uxth	r4, r3
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	441a      	add	r2, r3
 800369c:	4b25      	ldr	r3, [pc, #148]	; (8003734 <USB_DeactivateEndpoint+0x324>)
 800369e:	4323      	orrs	r3, r4
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	4413      	add	r3, r2
 80036ae:	881b      	ldrh	r3, [r3, #0]
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ba:	b29c      	uxth	r4, r3
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	441a      	add	r2, r3
 80036c6:	4b1a      	ldr	r3, [pc, #104]	; (8003730 <USB_DeactivateEndpoint+0x320>)
 80036c8:	4323      	orrs	r3, r4
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	4413      	add	r3, r2
 80036d8:	881b      	ldrh	r3, [r3, #0]
 80036da:	b29b      	uxth	r3, r3
 80036dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036e4:	b29c      	uxth	r4, r3
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	441a      	add	r2, r3
 80036f0:	4b11      	ldr	r3, [pc, #68]	; (8003738 <USB_DeactivateEndpoint+0x328>)
 80036f2:	4323      	orrs	r3, r4
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	4413      	add	r3, r2
 8003702:	881b      	ldrh	r3, [r3, #0]
 8003704:	b29b      	uxth	r3, r3
 8003706:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800370a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800370e:	b29c      	uxth	r4, r3
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	441a      	add	r2, r3
 800371a:	4b07      	ldr	r3, [pc, #28]	; (8003738 <USB_DeactivateEndpoint+0x328>)
 800371c:	4323      	orrs	r3, r4
 800371e:	b29b      	uxth	r3, r3
 8003720:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bc90      	pop	{r4, r7}
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	ffffc080 	.word	0xffffc080
 8003734:	ffff80c0 	.word	0xffff80c0
 8003738:	ffff8080 	.word	0xffff8080

0800373c <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800373c:	b590      	push	{r4, r7, lr}
 800373e:	b08d      	sub	sp, #52	; 0x34
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	785b      	ldrb	r3, [r3, #1]
 800374a:	2b01      	cmp	r3, #1
 800374c:	f040 8160 	bne.w	8003a10 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	699a      	ldr	r2, [r3, #24]
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	429a      	cmp	r2, r3
 800375a:	d909      	bls.n	8003770 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	699a      	ldr	r2, [r3, #24]
 8003766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003768:	1ad2      	subs	r2, r2, r3
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	619a      	str	r2, [r3, #24]
 800376e:	e005      	b.n	800377c <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	2200      	movs	r2, #0
 800377a:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	7b1b      	ldrb	r3, [r3, #12]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d119      	bne.n	80037b8 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	6959      	ldr	r1, [r3, #20]
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	88da      	ldrh	r2, [r3, #6]
 800378c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800378e:	b29b      	uxth	r3, r3
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f000 fba2 	bl	8003eda <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8003796:	687c      	ldr	r4, [r7, #4]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800379e:	b29b      	uxth	r3, r3
 80037a0:	441c      	add	r4, r3
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	011b      	lsls	r3, r3, #4
 80037a8:	4423      	add	r3, r4
 80037aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80037ae:	461c      	mov	r4, r3
 80037b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	8023      	strh	r3, [r4, #0]
 80037b6:	e10f      	b.n	80039d8 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4413      	add	r3, r2
 80037c2:	881b      	ldrh	r3, [r3, #0]
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d065      	beq.n	800389a <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80037ce:	687c      	ldr	r4, [r7, #4]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	785b      	ldrb	r3, [r3, #1]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d148      	bne.n	800386a <USB_EPStartXfer+0x12e>
 80037d8:	687c      	ldr	r4, [r7, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	441c      	add	r4, r3
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	4423      	add	r3, r4
 80037ec:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80037f0:	461c      	mov	r4, r3
 80037f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10e      	bne.n	8003816 <USB_EPStartXfer+0xda>
 80037f8:	8823      	ldrh	r3, [r4, #0]
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003800:	b29b      	uxth	r3, r3
 8003802:	8023      	strh	r3, [r4, #0]
 8003804:	8823      	ldrh	r3, [r4, #0]
 8003806:	b29b      	uxth	r3, r3
 8003808:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800380c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003810:	b29b      	uxth	r3, r3
 8003812:	8023      	strh	r3, [r4, #0]
 8003814:	e03d      	b.n	8003892 <USB_EPStartXfer+0x156>
 8003816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003818:	2b3e      	cmp	r3, #62	; 0x3e
 800381a:	d810      	bhi.n	800383e <USB_EPStartXfer+0x102>
 800381c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800381e:	085b      	lsrs	r3, r3, #1
 8003820:	627b      	str	r3, [r7, #36]	; 0x24
 8003822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003824:	f003 0301 	and.w	r3, r3, #1
 8003828:	2b00      	cmp	r3, #0
 800382a:	d002      	beq.n	8003832 <USB_EPStartXfer+0xf6>
 800382c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382e:	3301      	adds	r3, #1
 8003830:	627b      	str	r3, [r7, #36]	; 0x24
 8003832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003834:	b29b      	uxth	r3, r3
 8003836:	029b      	lsls	r3, r3, #10
 8003838:	b29b      	uxth	r3, r3
 800383a:	8023      	strh	r3, [r4, #0]
 800383c:	e029      	b.n	8003892 <USB_EPStartXfer+0x156>
 800383e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003840:	095b      	lsrs	r3, r3, #5
 8003842:	627b      	str	r3, [r7, #36]	; 0x24
 8003844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003846:	f003 031f 	and.w	r3, r3, #31
 800384a:	2b00      	cmp	r3, #0
 800384c:	d102      	bne.n	8003854 <USB_EPStartXfer+0x118>
 800384e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003850:	3b01      	subs	r3, #1
 8003852:	627b      	str	r3, [r7, #36]	; 0x24
 8003854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003856:	b29b      	uxth	r3, r3
 8003858:	029b      	lsls	r3, r3, #10
 800385a:	b29b      	uxth	r3, r3
 800385c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003860:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003864:	b29b      	uxth	r3, r3
 8003866:	8023      	strh	r3, [r4, #0]
 8003868:	e013      	b.n	8003892 <USB_EPStartXfer+0x156>
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	785b      	ldrb	r3, [r3, #1]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d10f      	bne.n	8003892 <USB_EPStartXfer+0x156>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003878:	b29b      	uxth	r3, r3
 800387a:	441c      	add	r4, r3
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	011b      	lsls	r3, r3, #4
 8003882:	4423      	add	r3, r4
 8003884:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003888:	60fb      	str	r3, [r7, #12]
 800388a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800388c:	b29a      	uxth	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	895b      	ldrh	r3, [r3, #10]
 8003896:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8003898:	e063      	b.n	8003962 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	785b      	ldrb	r3, [r3, #1]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d148      	bne.n	8003934 <USB_EPStartXfer+0x1f8>
 80038a2:	687c      	ldr	r4, [r7, #4]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	441c      	add	r4, r3
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	781b      	ldrb	r3, [r3, #0]
 80038b2:	011b      	lsls	r3, r3, #4
 80038b4:	4423      	add	r3, r4
 80038b6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80038ba:	461c      	mov	r4, r3
 80038bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10e      	bne.n	80038e0 <USB_EPStartXfer+0x1a4>
 80038c2:	8823      	ldrh	r3, [r4, #0]
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	8023      	strh	r3, [r4, #0]
 80038ce:	8823      	ldrh	r3, [r4, #0]
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80038da:	b29b      	uxth	r3, r3
 80038dc:	8023      	strh	r3, [r4, #0]
 80038de:	e03d      	b.n	800395c <USB_EPStartXfer+0x220>
 80038e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e2:	2b3e      	cmp	r3, #62	; 0x3e
 80038e4:	d810      	bhi.n	8003908 <USB_EPStartXfer+0x1cc>
 80038e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e8:	085b      	lsrs	r3, r3, #1
 80038ea:	623b      	str	r3, [r7, #32]
 80038ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d002      	beq.n	80038fc <USB_EPStartXfer+0x1c0>
 80038f6:	6a3b      	ldr	r3, [r7, #32]
 80038f8:	3301      	adds	r3, #1
 80038fa:	623b      	str	r3, [r7, #32]
 80038fc:	6a3b      	ldr	r3, [r7, #32]
 80038fe:	b29b      	uxth	r3, r3
 8003900:	029b      	lsls	r3, r3, #10
 8003902:	b29b      	uxth	r3, r3
 8003904:	8023      	strh	r3, [r4, #0]
 8003906:	e029      	b.n	800395c <USB_EPStartXfer+0x220>
 8003908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800390a:	095b      	lsrs	r3, r3, #5
 800390c:	623b      	str	r3, [r7, #32]
 800390e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003910:	f003 031f 	and.w	r3, r3, #31
 8003914:	2b00      	cmp	r3, #0
 8003916:	d102      	bne.n	800391e <USB_EPStartXfer+0x1e2>
 8003918:	6a3b      	ldr	r3, [r7, #32]
 800391a:	3b01      	subs	r3, #1
 800391c:	623b      	str	r3, [r7, #32]
 800391e:	6a3b      	ldr	r3, [r7, #32]
 8003920:	b29b      	uxth	r3, r3
 8003922:	029b      	lsls	r3, r3, #10
 8003924:	b29b      	uxth	r3, r3
 8003926:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800392a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800392e:	b29b      	uxth	r3, r3
 8003930:	8023      	strh	r3, [r4, #0]
 8003932:	e013      	b.n	800395c <USB_EPStartXfer+0x220>
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	785b      	ldrb	r3, [r3, #1]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d10f      	bne.n	800395c <USB_EPStartXfer+0x220>
 800393c:	687c      	ldr	r4, [r7, #4]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003944:	b29b      	uxth	r3, r3
 8003946:	441c      	add	r4, r3
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	011b      	lsls	r3, r3, #4
 800394e:	4423      	add	r3, r4
 8003950:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003954:	461c      	mov	r4, r3
 8003956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003958:	b29b      	uxth	r3, r3
 800395a:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	891b      	ldrh	r3, [r3, #8]
 8003960:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	6959      	ldr	r1, [r3, #20]
 8003966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003968:	b29b      	uxth	r3, r3
 800396a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 fab4 	bl	8003eda <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	785b      	ldrb	r3, [r3, #1]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d115      	bne.n	80039a6 <USB_EPStartXfer+0x26a>
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	4413      	add	r3, r2
 8003984:	881b      	ldrh	r3, [r3, #0]
 8003986:	b29b      	uxth	r3, r3
 8003988:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800398c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003990:	b29c      	uxth	r4, r3
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	441a      	add	r2, r3
 800399c:	4b9a      	ldr	r3, [pc, #616]	; (8003c08 <USB_EPStartXfer+0x4cc>)
 800399e:	4323      	orrs	r3, r4
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	8013      	strh	r3, [r2, #0]
 80039a4:	e018      	b.n	80039d8 <USB_EPStartXfer+0x29c>
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	785b      	ldrb	r3, [r3, #1]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d114      	bne.n	80039d8 <USB_EPStartXfer+0x29c>
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	4413      	add	r3, r2
 80039b8:	881b      	ldrh	r3, [r3, #0]
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039c4:	b29c      	uxth	r4, r3
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	441a      	add	r2, r3
 80039d0:	4b8e      	ldr	r3, [pc, #568]	; (8003c0c <USB_EPStartXfer+0x4d0>)
 80039d2:	4323      	orrs	r3, r4
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80039d8:	687a      	ldr	r2, [r7, #4]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	4413      	add	r3, r2
 80039e2:	881b      	ldrh	r3, [r3, #0]
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039ee:	b29c      	uxth	r4, r3
 80039f0:	f084 0310 	eor.w	r3, r4, #16
 80039f4:	b29c      	uxth	r4, r3
 80039f6:	f084 0320 	eor.w	r3, r4, #32
 80039fa:	b29c      	uxth	r4, r3
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	441a      	add	r2, r3
 8003a06:	4b82      	ldr	r3, [pc, #520]	; (8003c10 <USB_EPStartXfer+0x4d4>)
 8003a08:	4323      	orrs	r3, r4
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	8013      	strh	r3, [r2, #0]
 8003a0e:	e146      	b.n	8003c9e <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	699a      	ldr	r2, [r3, #24]
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d909      	bls.n	8003a30 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	699a      	ldr	r2, [r3, #24]
 8003a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a28:	1ad2      	subs	r2, r2, r3
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	619a      	str	r2, [r3, #24]
 8003a2e:	e005      	b.n	8003a3c <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	7b1b      	ldrb	r3, [r3, #12]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d148      	bne.n	8003ad6 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8003a44:	687c      	ldr	r4, [r7, #4]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	441c      	add	r4, r3
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	011b      	lsls	r3, r3, #4
 8003a56:	4423      	add	r3, r4
 8003a58:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003a5c:	461c      	mov	r4, r3
 8003a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d10e      	bne.n	8003a82 <USB_EPStartXfer+0x346>
 8003a64:	8823      	ldrh	r3, [r4, #0]
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	8023      	strh	r3, [r4, #0]
 8003a70:	8823      	ldrh	r3, [r4, #0]
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	8023      	strh	r3, [r4, #0]
 8003a80:	e0f2      	b.n	8003c68 <USB_EPStartXfer+0x52c>
 8003a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a84:	2b3e      	cmp	r3, #62	; 0x3e
 8003a86:	d810      	bhi.n	8003aaa <USB_EPStartXfer+0x36e>
 8003a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a8a:	085b      	lsrs	r3, r3, #1
 8003a8c:	61fb      	str	r3, [r7, #28]
 8003a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a90:	f003 0301 	and.w	r3, r3, #1
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d002      	beq.n	8003a9e <USB_EPStartXfer+0x362>
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	61fb      	str	r3, [r7, #28]
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	029b      	lsls	r3, r3, #10
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	8023      	strh	r3, [r4, #0]
 8003aa8:	e0de      	b.n	8003c68 <USB_EPStartXfer+0x52c>
 8003aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aac:	095b      	lsrs	r3, r3, #5
 8003aae:	61fb      	str	r3, [r7, #28]
 8003ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab2:	f003 031f 	and.w	r3, r3, #31
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d102      	bne.n	8003ac0 <USB_EPStartXfer+0x384>
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	3b01      	subs	r3, #1
 8003abe:	61fb      	str	r3, [r7, #28]
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	029b      	lsls	r3, r3, #10
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003acc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	8023      	strh	r3, [r4, #0]
 8003ad4:	e0c8      	b.n	8003c68 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	785b      	ldrb	r3, [r3, #1]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d148      	bne.n	8003b70 <USB_EPStartXfer+0x434>
 8003ade:	687c      	ldr	r4, [r7, #4]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	441c      	add	r4, r3
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	4423      	add	r3, r4
 8003af2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003af6:	461c      	mov	r4, r3
 8003af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10e      	bne.n	8003b1c <USB_EPStartXfer+0x3e0>
 8003afe:	8823      	ldrh	r3, [r4, #0]
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	8023      	strh	r3, [r4, #0]
 8003b0a:	8823      	ldrh	r3, [r4, #0]
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	8023      	strh	r3, [r4, #0]
 8003b1a:	e03d      	b.n	8003b98 <USB_EPStartXfer+0x45c>
 8003b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b1e:	2b3e      	cmp	r3, #62	; 0x3e
 8003b20:	d810      	bhi.n	8003b44 <USB_EPStartXfer+0x408>
 8003b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b24:	085b      	lsrs	r3, r3, #1
 8003b26:	61bb      	str	r3, [r7, #24]
 8003b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d002      	beq.n	8003b38 <USB_EPStartXfer+0x3fc>
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	3301      	adds	r3, #1
 8003b36:	61bb      	str	r3, [r7, #24]
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	029b      	lsls	r3, r3, #10
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	8023      	strh	r3, [r4, #0]
 8003b42:	e029      	b.n	8003b98 <USB_EPStartXfer+0x45c>
 8003b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b46:	095b      	lsrs	r3, r3, #5
 8003b48:	61bb      	str	r3, [r7, #24]
 8003b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b4c:	f003 031f 	and.w	r3, r3, #31
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d102      	bne.n	8003b5a <USB_EPStartXfer+0x41e>
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	3b01      	subs	r3, #1
 8003b58:	61bb      	str	r3, [r7, #24]
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	029b      	lsls	r3, r3, #10
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	8023      	strh	r3, [r4, #0]
 8003b6e:	e013      	b.n	8003b98 <USB_EPStartXfer+0x45c>
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	785b      	ldrb	r3, [r3, #1]
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d10f      	bne.n	8003b98 <USB_EPStartXfer+0x45c>
 8003b78:	687c      	ldr	r4, [r7, #4]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	441c      	add	r4, r3
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	011b      	lsls	r3, r3, #4
 8003b8a:	4423      	add	r3, r4
 8003b8c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003b90:	461c      	mov	r4, r3
 8003b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	8023      	strh	r3, [r4, #0]
 8003b98:	687c      	ldr	r4, [r7, #4]
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	785b      	ldrb	r3, [r3, #1]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d14e      	bne.n	8003c40 <USB_EPStartXfer+0x504>
 8003ba2:	687c      	ldr	r4, [r7, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	441c      	add	r4, r3
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	011b      	lsls	r3, r3, #4
 8003bb4:	4423      	add	r3, r4
 8003bb6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003bba:	461c      	mov	r4, r3
 8003bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10e      	bne.n	8003be0 <USB_EPStartXfer+0x4a4>
 8003bc2:	8823      	ldrh	r3, [r4, #0]
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	8023      	strh	r3, [r4, #0]
 8003bce:	8823      	ldrh	r3, [r4, #0]
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003bd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	8023      	strh	r3, [r4, #0]
 8003bde:	e043      	b.n	8003c68 <USB_EPStartXfer+0x52c>
 8003be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be2:	2b3e      	cmp	r3, #62	; 0x3e
 8003be4:	d816      	bhi.n	8003c14 <USB_EPStartXfer+0x4d8>
 8003be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be8:	085b      	lsrs	r3, r3, #1
 8003bea:	617b      	str	r3, [r7, #20]
 8003bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d002      	beq.n	8003bfc <USB_EPStartXfer+0x4c0>
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	617b      	str	r3, [r7, #20]
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	029b      	lsls	r3, r3, #10
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	8023      	strh	r3, [r4, #0]
 8003c06:	e02f      	b.n	8003c68 <USB_EPStartXfer+0x52c>
 8003c08:	ffff80c0 	.word	0xffff80c0
 8003c0c:	ffffc080 	.word	0xffffc080
 8003c10:	ffff8080 	.word	0xffff8080
 8003c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c16:	095b      	lsrs	r3, r3, #5
 8003c18:	617b      	str	r3, [r7, #20]
 8003c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c1c:	f003 031f 	and.w	r3, r3, #31
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d102      	bne.n	8003c2a <USB_EPStartXfer+0x4ee>
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	617b      	str	r3, [r7, #20]
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	029b      	lsls	r3, r3, #10
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	8023      	strh	r3, [r4, #0]
 8003c3e:	e013      	b.n	8003c68 <USB_EPStartXfer+0x52c>
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	785b      	ldrb	r3, [r3, #1]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d10f      	bne.n	8003c68 <USB_EPStartXfer+0x52c>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	441c      	add	r4, r3
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	4423      	add	r3, r4
 8003c5a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003c5e:	613b      	str	r3, [r7, #16]
 8003c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c62:	b29a      	uxth	r2, r3
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	4413      	add	r3, r2
 8003c72:	881b      	ldrh	r3, [r3, #0]
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c7e:	b29c      	uxth	r4, r3
 8003c80:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003c84:	b29c      	uxth	r4, r3
 8003c86:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003c8a:	b29c      	uxth	r4, r3
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	441a      	add	r2, r3
 8003c96:	4b04      	ldr	r3, [pc, #16]	; (8003ca8 <USB_EPStartXfer+0x56c>)
 8003c98:	4323      	orrs	r3, r4
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3734      	adds	r7, #52	; 0x34
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd90      	pop	{r4, r7, pc}
 8003ca8:	ffff8080 	.word	0xffff8080

08003cac <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003cac:	b490      	push	{r4, r7}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	785b      	ldrb	r3, [r3, #1]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d018      	beq.n	8003cf0 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	4413      	add	r3, r2
 8003cc8:	881b      	ldrh	r3, [r3, #0]
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cd4:	b29c      	uxth	r4, r3
 8003cd6:	f084 0310 	eor.w	r3, r4, #16
 8003cda:	b29c      	uxth	r4, r3
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	441a      	add	r2, r3
 8003ce6:	4b11      	ldr	r3, [pc, #68]	; (8003d2c <USB_EPSetStall+0x80>)
 8003ce8:	4323      	orrs	r3, r4
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	8013      	strh	r3, [r2, #0]
 8003cee:	e017      	b.n	8003d20 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4413      	add	r3, r2
 8003cfa:	881b      	ldrh	r3, [r3, #0]
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d06:	b29c      	uxth	r4, r3
 8003d08:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003d0c:	b29c      	uxth	r4, r3
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	441a      	add	r2, r3
 8003d18:	4b04      	ldr	r3, [pc, #16]	; (8003d2c <USB_EPSetStall+0x80>)
 8003d1a:	4323      	orrs	r3, r4
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bc90      	pop	{r4, r7}
 8003d2a:	4770      	bx	lr
 8003d2c:	ffff8080 	.word	0xffff8080

08003d30 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003d30:	b490      	push	{r4, r7}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	7b1b      	ldrb	r3, [r3, #12]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d17d      	bne.n	8003e3e <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	785b      	ldrb	r3, [r3, #1]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d03d      	beq.n	8003dc6 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	4413      	add	r3, r2
 8003d54:	881b      	ldrh	r3, [r3, #0]
 8003d56:	b29c      	uxth	r4, r3
 8003d58:	4623      	mov	r3, r4
 8003d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d014      	beq.n	8003d8c <USB_EPClearStall+0x5c>
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	4413      	add	r3, r2
 8003d6c:	881b      	ldrh	r3, [r3, #0]
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d78:	b29c      	uxth	r4, r3
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	441a      	add	r2, r3
 8003d84:	4b31      	ldr	r3, [pc, #196]	; (8003e4c <USB_EPClearStall+0x11c>)
 8003d86:	4323      	orrs	r3, r4
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	78db      	ldrb	r3, [r3, #3]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d054      	beq.n	8003e3e <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	4413      	add	r3, r2
 8003d9e:	881b      	ldrh	r3, [r3, #0]
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003da6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003daa:	b29c      	uxth	r4, r3
 8003dac:	f084 0320 	eor.w	r3, r4, #32
 8003db0:	b29c      	uxth	r4, r3
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	441a      	add	r2, r3
 8003dbc:	4b24      	ldr	r3, [pc, #144]	; (8003e50 <USB_EPClearStall+0x120>)
 8003dbe:	4323      	orrs	r3, r4
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	8013      	strh	r3, [r2, #0]
 8003dc4:	e03b      	b.n	8003e3e <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	4413      	add	r3, r2
 8003dd0:	881b      	ldrh	r3, [r3, #0]
 8003dd2:	b29c      	uxth	r4, r3
 8003dd4:	4623      	mov	r3, r4
 8003dd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d014      	beq.n	8003e08 <USB_EPClearStall+0xd8>
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	4413      	add	r3, r2
 8003de8:	881b      	ldrh	r3, [r3, #0]
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003df0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003df4:	b29c      	uxth	r4, r3
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	441a      	add	r2, r3
 8003e00:	4b14      	ldr	r3, [pc, #80]	; (8003e54 <USB_EPClearStall+0x124>)
 8003e02:	4323      	orrs	r3, r4
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	4413      	add	r3, r2
 8003e12:	881b      	ldrh	r3, [r3, #0]
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e1e:	b29c      	uxth	r4, r3
 8003e20:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003e24:	b29c      	uxth	r4, r3
 8003e26:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003e2a:	b29c      	uxth	r4, r3
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	441a      	add	r2, r3
 8003e36:	4b06      	ldr	r3, [pc, #24]	; (8003e50 <USB_EPClearStall+0x120>)
 8003e38:	4323      	orrs	r3, r4
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bc90      	pop	{r4, r7}
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	ffff80c0 	.word	0xffff80c0
 8003e50:	ffff8080 	.word	0xffff8080
 8003e54:	ffffc080 	.word	0xffffc080

08003e58 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	460b      	mov	r3, r1
 8003e62:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8003e64:	78fb      	ldrb	r3, [r7, #3]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d103      	bne.n	8003e72 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2280      	movs	r2, #128	; 0x80
 8003e6e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bc80      	pop	{r7}
 8003e7c:	4770      	bx	lr

08003e7e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8003e7e:	b480      	push	{r7}
 8003e80:	b083      	sub	sp, #12
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003e86:	2300      	movs	r3, #0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bc80      	pop	{r7}
 8003e90:	4770      	bx	lr

08003e92 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bc80      	pop	{r7}
 8003ea4:	4770      	bx	lr

08003ea6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b085      	sub	sp, #20
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3714      	adds	r7, #20
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bc80      	pop	{r7}
 8003ec2:	4770      	bx	lr

08003ec4 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003ece:	2300      	movs	r3, #0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bc80      	pop	{r7}
 8003ed8:	4770      	bx	lr

08003eda <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8003eda:	b480      	push	{r7}
 8003edc:	b08d      	sub	sp, #52	; 0x34
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	60f8      	str	r0, [r7, #12]
 8003ee2:	60b9      	str	r1, [r7, #8]
 8003ee4:	4611      	mov	r1, r2
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	460b      	mov	r3, r1
 8003eea:	80fb      	strh	r3, [r7, #6]
 8003eec:	4613      	mov	r3, r2
 8003eee:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8003ef0:	88bb      	ldrh	r3, [r7, #4]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	085b      	lsrs	r3, r3, #1
 8003ef6:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003f00:	88fb      	ldrh	r3, [r7, #6]
 8003f02:	005a      	lsls	r2, r3, #1
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	4413      	add	r3, r2
 8003f08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f0c:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8003f0e:	6a3b      	ldr	r3, [r7, #32]
 8003f10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f12:	e01e      	b.n	8003f52 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8003f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8003f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8003f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	021b      	lsls	r3, r3, #8
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f38:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8003f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f3c:	3302      	adds	r3, #2
 8003f3e:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8003f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f42:	3302      	adds	r3, #2
 8003f44:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8003f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f48:	3301      	adds	r3, #1
 8003f4a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8003f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1dd      	bne.n	8003f14 <USB_WritePMA+0x3a>
  }
}
 8003f58:	bf00      	nop
 8003f5a:	3734      	adds	r7, #52	; 0x34
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bc80      	pop	{r7}
 8003f60:	4770      	bx	lr

08003f62 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8003f62:	b480      	push	{r7}
 8003f64:	b08b      	sub	sp, #44	; 0x2c
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	60f8      	str	r0, [r7, #12]
 8003f6a:	60b9      	str	r1, [r7, #8]
 8003f6c:	4611      	mov	r1, r2
 8003f6e:	461a      	mov	r2, r3
 8003f70:	460b      	mov	r3, r1
 8003f72:	80fb      	strh	r3, [r7, #6]
 8003f74:	4613      	mov	r3, r2
 8003f76:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8003f78:	88bb      	ldrh	r3, [r7, #4]
 8003f7a:	085b      	lsrs	r3, r3, #1
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003f88:	88fb      	ldrh	r3, [r7, #6]
 8003f8a:	005a      	lsls	r2, r3, #1
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	4413      	add	r3, r2
 8003f90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f94:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	627b      	str	r3, [r7, #36]	; 0x24
 8003f9a:	e01b      	b.n	8003fd4 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8003f9c:	6a3b      	ldr	r3, [r7, #32]
 8003f9e:	881b      	ldrh	r3, [r3, #0]
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8003fa4:	6a3b      	ldr	r3, [r7, #32]
 8003fa6:	3302      	adds	r3, #2
 8003fa8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	0a1b      	lsrs	r3, r3, #8
 8003fbc:	b2da      	uxtb	r2, r3
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8003fc8:	6a3b      	ldr	r3, [r7, #32]
 8003fca:	3302      	adds	r3, #2
 8003fcc:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1e0      	bne.n	8003f9c <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8003fda:	88bb      	ldrh	r3, [r7, #4]
 8003fdc:	f003 0301 	and.w	r3, r3, #1
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d007      	beq.n	8003ff6 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8003fe6:	6a3b      	ldr	r3, [r7, #32]
 8003fe8:	881b      	ldrh	r3, [r3, #0]
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	b2da      	uxtb	r2, r3
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	701a      	strb	r2, [r3, #0]
  }
}
 8003ff6:	bf00      	nop
 8003ff8:	372c      	adds	r7, #44	; 0x2c
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bc80      	pop	{r7}
 8003ffe:	4770      	bx	lr

08004000 <OLED_WriteCmd>:
#if defined(OLED_I2C)
/* ==================================================
 * ============= I2C Specific functions =============
 * ================================================== */

inline static HAL_StatusTypeDef OLED_WriteCmd(uint8_t cmd) {
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af04      	add	r7, sp, #16
 8004006:	4603      	mov	r3, r0
 8004008:	71fb      	strb	r3, [r7, #7]
	return HAL_I2C_Mem_Write(OLED_hi2c, OLED_I2C_ADDR << 1, I2C_CONTROL_CMD, I2C_MEMADD_SIZE_8BIT, &cmd, 1, 10);
 800400a:	4b09      	ldr	r3, [pc, #36]	; (8004030 <OLED_WriteCmd+0x30>)
 800400c:	6818      	ldr	r0, [r3, #0]
 800400e:	230a      	movs	r3, #10
 8004010:	9302      	str	r3, [sp, #8]
 8004012:	2301      	movs	r3, #1
 8004014:	9301      	str	r3, [sp, #4]
 8004016:	1dfb      	adds	r3, r7, #7
 8004018:	9300      	str	r3, [sp, #0]
 800401a:	2301      	movs	r3, #1
 800401c:	2200      	movs	r2, #0
 800401e:	2178      	movs	r1, #120	; 0x78
 8004020:	f7fc fec8 	bl	8000db4 <HAL_I2C_Mem_Write>
 8004024:	4603      	mov	r3, r0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3708      	adds	r7, #8
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	2000061c 	.word	0x2000061c

08004034 <OLED_WriteData>:

inline static HAL_StatusTypeDef OLED_WriteData(uint8_t * data, uint32_t len) {
 8004034:	b580      	push	{r7, lr}
 8004036:	b086      	sub	sp, #24
 8004038:	af04      	add	r7, sp, #16
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
	return HAL_I2C_Mem_Write(OLED_hi2c, OLED_I2C_ADDR << 1, I2C_CONTROL_DATA, I2C_MEMADD_SIZE_8BIT, data, len, 100);
 800403e:	4b09      	ldr	r3, [pc, #36]	; (8004064 <OLED_WriteData+0x30>)
 8004040:	6818      	ldr	r0, [r3, #0]
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	b29b      	uxth	r3, r3
 8004046:	2264      	movs	r2, #100	; 0x64
 8004048:	9202      	str	r2, [sp, #8]
 800404a:	9301      	str	r3, [sp, #4]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	2301      	movs	r3, #1
 8004052:	2240      	movs	r2, #64	; 0x40
 8004054:	2178      	movs	r1, #120	; 0x78
 8004056:	f7fc fead 	bl	8000db4 <HAL_I2C_Mem_Write>
 800405a:	4603      	mov	r3, r0
}
 800405c:	4618      	mov	r0, r3
 800405e:	3708      	adds	r7, #8
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	2000061c 	.word	0x2000061c

08004068 <OLED_Init>:

HAL_StatusTypeDef OLED_Init(I2C_HandleTypeDef * hi2c) {
 8004068:	b580      	push	{r7, lr}
 800406a:	b086      	sub	sp, #24
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
	uint32_t status = HAL_OK;
 8004070:	2300      	movs	r3, #0
 8004072:	617b      	str	r3, [r7, #20]
	m_width = OLEDWIDTH;
 8004074:	4b45      	ldr	r3, [pc, #276]	; (800418c <OLED_Init+0x124>)
 8004076:	2280      	movs	r2, #128	; 0x80
 8004078:	801a      	strh	r2, [r3, #0]
	m_height = OLEDHEIGHT;
 800407a:	4b45      	ldr	r3, [pc, #276]	; (8004190 <OLED_Init+0x128>)
 800407c:	2240      	movs	r2, #64	; 0x40
 800407e:	801a      	strh	r2, [r3, #0]
	m_cursor_y = m_cursor_x = 0;
 8004080:	4b44      	ldr	r3, [pc, #272]	; (8004194 <OLED_Init+0x12c>)
 8004082:	2200      	movs	r2, #0
 8004084:	801a      	strh	r2, [r3, #0]
 8004086:	4b43      	ldr	r3, [pc, #268]	; (8004194 <OLED_Init+0x12c>)
 8004088:	f9b3 2000 	ldrsh.w	r2, [r3]
 800408c:	4b42      	ldr	r3, [pc, #264]	; (8004198 <OLED_Init+0x130>)
 800408e:	801a      	strh	r2, [r3, #0]
	m_font = 0;
 8004090:	4b42      	ldr	r3, [pc, #264]	; (800419c <OLED_Init+0x134>)
 8004092:	2200      	movs	r2, #0
 8004094:	701a      	strb	r2, [r3, #0]
	m_textcolor = White;
 8004096:	4b42      	ldr	r3, [pc, #264]	; (80041a0 <OLED_Init+0x138>)
 8004098:	2201      	movs	r2, #1
 800409a:	801a      	strh	r2, [r3, #0]
	m_inverted = 0;
 800409c:	4b41      	ldr	r3, [pc, #260]	; (80041a4 <OLED_Init+0x13c>)
 800409e:	2200      	movs	r2, #0
 80040a0:	701a      	strb	r2, [r3, #0]
	m_wrap = 1;
 80040a2:	4b41      	ldr	r3, [pc, #260]	; (80041a8 <OLED_Init+0x140>)
 80040a4:	2201      	movs	r2, #1
 80040a6:	701a      	strb	r2, [r3, #0]
	OLED_hi2c = hi2c;
 80040a8:	4a40      	ldr	r2, [pc, #256]	; (80041ac <OLED_Init+0x144>)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6013      	str	r3, [r2, #0]
	HAL_Delay(50);
 80040ae:	2032      	movs	r0, #50	; 0x32
 80040b0:	f7fc face 	bl	8000650 <HAL_Delay>
	/* Check connection, try 10 times */
	uint32_t errcnt = 0;
 80040b4:	2300      	movs	r3, #0
 80040b6:	613b      	str	r3, [r7, #16]
	while (HAL_I2C_IsDeviceReady(OLED_hi2c, OLED_I2C_ADDR << 1, 5, 200) != HAL_OK) {
 80040b8:	e009      	b.n	80040ce <OLED_Init+0x66>
		if (errcnt++ > 10) {
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1c5a      	adds	r2, r3, #1
 80040be:	613a      	str	r2, [r7, #16]
 80040c0:	2b0a      	cmp	r3, #10
 80040c2:	d901      	bls.n	80040c8 <OLED_Init+0x60>
			return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e05c      	b.n	8004182 <OLED_Init+0x11a>
		}
		HAL_Delay(50);
 80040c8:	2032      	movs	r0, #50	; 0x32
 80040ca:	f7fc fac1 	bl	8000650 <HAL_Delay>
	while (HAL_I2C_IsDeviceReady(OLED_hi2c, OLED_I2C_ADDR << 1, 5, 200) != HAL_OK) {
 80040ce:	4b37      	ldr	r3, [pc, #220]	; (80041ac <OLED_Init+0x144>)
 80040d0:	6818      	ldr	r0, [r3, #0]
 80040d2:	23c8      	movs	r3, #200	; 0xc8
 80040d4:	2205      	movs	r2, #5
 80040d6:	2178      	movs	r1, #120	; 0x78
 80040d8:	f7fc ff66 	bl	8000fa8 <HAL_I2C_IsDeviceReady>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1eb      	bne.n	80040ba <OLED_Init+0x52>
	}
	/* A little delay */
	HAL_Delay(50);
 80040e2:	2032      	movs	r0, #50	; 0x32
 80040e4:	f7fc fab4 	bl	8000650 <HAL_Delay>
	/* Set register values */
#if defined(SSD1306)
	uint8_t i = 0;
 80040e8:	2300      	movs	r3, #0
 80040ea:	73fb      	strb	r3, [r7, #15]
	while (i < sizeof(SSD1306_regValues) / sizeof(SSD1306_regValues[0])) {
 80040ec:	e030      	b.n	8004150 <OLED_Init+0xe8>
		uint8_t r = SSD1306_regValues[i++];
 80040ee:	7bfb      	ldrb	r3, [r7, #15]
 80040f0:	1c5a      	adds	r2, r3, #1
 80040f2:	73fa      	strb	r2, [r7, #15]
 80040f4:	461a      	mov	r2, r3
 80040f6:	4b2e      	ldr	r3, [pc, #184]	; (80041b0 <OLED_Init+0x148>)
 80040f8:	5c9b      	ldrb	r3, [r3, r2]
 80040fa:	737b      	strb	r3, [r7, #13]
		uint8_t len = SSD1306_regValues[i++];
 80040fc:	7bfb      	ldrb	r3, [r7, #15]
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	73fa      	strb	r2, [r7, #15]
 8004102:	461a      	mov	r2, r3
 8004104:	4b2a      	ldr	r3, [pc, #168]	; (80041b0 <OLED_Init+0x148>)
 8004106:	5c9b      	ldrb	r3, [r3, r2]
 8004108:	733b      	strb	r3, [r7, #12]
		status += OLED_WriteCmd(r);
 800410a:	7b7b      	ldrb	r3, [r7, #13]
 800410c:	4618      	mov	r0, r3
 800410e:	f7ff ff77 	bl	8004000 <OLED_WriteCmd>
 8004112:	4603      	mov	r3, r0
 8004114:	461a      	mov	r2, r3
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	4413      	add	r3, r2
 800411a:	617b      	str	r3, [r7, #20]
		for (uint8_t d = 0; d < len; d++) {
 800411c:	2300      	movs	r3, #0
 800411e:	73bb      	strb	r3, [r7, #14]
 8004120:	e012      	b.n	8004148 <OLED_Init+0xe0>
			uint8_t x = SSD1306_regValues[i++];
 8004122:	7bfb      	ldrb	r3, [r7, #15]
 8004124:	1c5a      	adds	r2, r3, #1
 8004126:	73fa      	strb	r2, [r7, #15]
 8004128:	461a      	mov	r2, r3
 800412a:	4b21      	ldr	r3, [pc, #132]	; (80041b0 <OLED_Init+0x148>)
 800412c:	5c9b      	ldrb	r3, [r3, r2]
 800412e:	72fb      	strb	r3, [r7, #11]
			status += OLED_WriteCmd(x);
 8004130:	7afb      	ldrb	r3, [r7, #11]
 8004132:	4618      	mov	r0, r3
 8004134:	f7ff ff64 	bl	8004000 <OLED_WriteCmd>
 8004138:	4603      	mov	r3, r0
 800413a:	461a      	mov	r2, r3
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	4413      	add	r3, r2
 8004140:	617b      	str	r3, [r7, #20]
		for (uint8_t d = 0; d < len; d++) {
 8004142:	7bbb      	ldrb	r3, [r7, #14]
 8004144:	3301      	adds	r3, #1
 8004146:	73bb      	strb	r3, [r7, #14]
 8004148:	7bba      	ldrb	r2, [r7, #14]
 800414a:	7b3b      	ldrb	r3, [r7, #12]
 800414c:	429a      	cmp	r2, r3
 800414e:	d3e8      	bcc.n	8004122 <OLED_Init+0xba>
	while (i < sizeof(SSD1306_regValues) / sizeof(SSD1306_regValues[0])) {
 8004150:	7bfb      	ldrb	r3, [r7, #15]
 8004152:	2b38      	cmp	r3, #56	; 0x38
 8004154:	d9cb      	bls.n	80040ee <OLED_Init+0x86>
			status += OLED_WriteCmd(x);
		}
	}
#endif
	/* Clear screen */
	OLED_FillScreen(Black);
 8004156:	2000      	movs	r0, #0
 8004158:	f000 f898 	bl	800428c <OLED_FillScreen>
	/* Update screen */
	status += OLED_UpdateScreen();
 800415c:	f000 f82a 	bl	80041b4 <OLED_UpdateScreen>
 8004160:	4603      	mov	r3, r0
 8004162:	461a      	mov	r2, r3
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	4413      	add	r3, r2
 8004168:	617b      	str	r3, [r7, #20]
	OLED_SetTextSize(0);
 800416a:	2000      	movs	r0, #0
 800416c:	f000 fb80 	bl	8004870 <OLED_SetTextSize>
	OLED_SetTextColor(White);
 8004170:	2001      	movs	r0, #1
 8004172:	f000 fb97 	bl	80048a4 <OLED_SetTextColor>
	return (status == HAL_OK) ? HAL_OK : HAL_ERROR;
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	2b00      	cmp	r3, #0
 800417a:	bf14      	ite	ne
 800417c:	2301      	movne	r3, #1
 800417e:	2300      	moveq	r3, #0
 8004180:	b2db      	uxtb	r3, r3
}
 8004182:	4618      	mov	r0, r3
 8004184:	3718      	adds	r7, #24
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	2000020c 	.word	0x2000020c
 8004190:	2000020e 	.word	0x2000020e
 8004194:	20000210 	.word	0x20000210
 8004198:	20000212 	.word	0x20000212
 800419c:	20000216 	.word	0x20000216
 80041a0:	20000214 	.word	0x20000214
 80041a4:	20000217 	.word	0x20000217
 80041a8:	20000218 	.word	0x20000218
 80041ac:	2000061c 	.word	0x2000061c
 80041b0:	08007cb4 	.word	0x08007cb4

080041b4 <OLED_UpdateScreen>:

/* ==================================================
 * ======== Interface independent functions =========
 * ================================================== */

HAL_StatusTypeDef OLED_UpdateScreen(void) {
 80041b4:	b580      	push	{r7, lr}
 80041b6:	af00      	add	r7, sp, #0
#if defined (SSD1306)
#if defined(USE_HORZMODE)
	return OLED_WriteData(OLED_Buffer, OLEDWIDTH * OLEDHEIGHT / 8);
 80041b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80041bc:	4802      	ldr	r0, [pc, #8]	; (80041c8 <OLED_UpdateScreen+0x14>)
 80041be:	f7ff ff39 	bl	8004034 <OLED_WriteData>
 80041c2:	4603      	mov	r3, r0
		status += OLED_WriteCmd(SH1106_SETPAGESTART | i);
		status += OLED_WriteData(&OLED_Buffer[OLEDWIDTH * i], OLEDWIDTH);
	}
	return (status == HAL_OK) ? HAL_OK : HAL_ERROR;
#endif
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	2000021c 	.word	0x2000021c

080041cc <OLED_DrawPixel>:

void OLED_DrawPixel(uint8_t x, uint8_t y, OLED_Color_t color) {
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	71fb      	strb	r3, [r7, #7]
 80041d6:	460b      	mov	r3, r1
 80041d8:	71bb      	strb	r3, [r7, #6]
 80041da:	4613      	mov	r3, r2
 80041dc:	717b      	strb	r3, [r7, #5]
	if (x >= OLEDWIDTH || y >= OLEDHEIGHT) {
 80041de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	db48      	blt.n	8004278 <OLED_DrawPixel+0xac>
 80041e6:	79bb      	ldrb	r3, [r7, #6]
 80041e8:	2b3f      	cmp	r3, #63	; 0x3f
 80041ea:	d845      	bhi.n	8004278 <OLED_DrawPixel+0xac>
	case Zone_Both:
		color = (OLED_Color_t) !color;
		break;
	}
#else
	if (m_inverted) {
 80041ec:	4b25      	ldr	r3, [pc, #148]	; (8004284 <OLED_DrawPixel+0xb8>)
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d006      	beq.n	8004202 <OLED_DrawPixel+0x36>
		color = (OLED_Color_t) !color;
 80041f4:	797b      	ldrb	r3, [r7, #5]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	bf0c      	ite	eq
 80041fa:	2301      	moveq	r3, #1
 80041fc:	2300      	movne	r3, #0
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	717b      	strb	r3, [r7, #5]
	}
#endif

	/* Set color */
	if (color == White) {
 8004202:	797b      	ldrb	r3, [r7, #5]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d11a      	bne.n	800423e <OLED_DrawPixel+0x72>
		OLED_Buffer[x + (y / 8) * OLEDWIDTH] |= 1 << (y % 8);
 8004208:	79fa      	ldrb	r2, [r7, #7]
 800420a:	79bb      	ldrb	r3, [r7, #6]
 800420c:	08db      	lsrs	r3, r3, #3
 800420e:	b2d8      	uxtb	r0, r3
 8004210:	4603      	mov	r3, r0
 8004212:	01db      	lsls	r3, r3, #7
 8004214:	4413      	add	r3, r2
 8004216:	4a1c      	ldr	r2, [pc, #112]	; (8004288 <OLED_DrawPixel+0xbc>)
 8004218:	5cd3      	ldrb	r3, [r2, r3]
 800421a:	b25a      	sxtb	r2, r3
 800421c:	79bb      	ldrb	r3, [r7, #6]
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	2101      	movs	r1, #1
 8004224:	fa01 f303 	lsl.w	r3, r1, r3
 8004228:	b25b      	sxtb	r3, r3
 800422a:	4313      	orrs	r3, r2
 800422c:	b259      	sxtb	r1, r3
 800422e:	79fa      	ldrb	r2, [r7, #7]
 8004230:	4603      	mov	r3, r0
 8004232:	01db      	lsls	r3, r3, #7
 8004234:	4413      	add	r3, r2
 8004236:	b2c9      	uxtb	r1, r1
 8004238:	4a13      	ldr	r2, [pc, #76]	; (8004288 <OLED_DrawPixel+0xbc>)
 800423a:	54d1      	strb	r1, [r2, r3]
 800423c:	e01d      	b.n	800427a <OLED_DrawPixel+0xae>
	} else {
		OLED_Buffer[x + (y / 8) * OLEDWIDTH] &= ~(1 << (y % 8));
 800423e:	79fa      	ldrb	r2, [r7, #7]
 8004240:	79bb      	ldrb	r3, [r7, #6]
 8004242:	08db      	lsrs	r3, r3, #3
 8004244:	b2d8      	uxtb	r0, r3
 8004246:	4603      	mov	r3, r0
 8004248:	01db      	lsls	r3, r3, #7
 800424a:	4413      	add	r3, r2
 800424c:	4a0e      	ldr	r2, [pc, #56]	; (8004288 <OLED_DrawPixel+0xbc>)
 800424e:	5cd3      	ldrb	r3, [r2, r3]
 8004250:	b25a      	sxtb	r2, r3
 8004252:	79bb      	ldrb	r3, [r7, #6]
 8004254:	f003 0307 	and.w	r3, r3, #7
 8004258:	2101      	movs	r1, #1
 800425a:	fa01 f303 	lsl.w	r3, r1, r3
 800425e:	b25b      	sxtb	r3, r3
 8004260:	43db      	mvns	r3, r3
 8004262:	b25b      	sxtb	r3, r3
 8004264:	4013      	ands	r3, r2
 8004266:	b259      	sxtb	r1, r3
 8004268:	79fa      	ldrb	r2, [r7, #7]
 800426a:	4603      	mov	r3, r0
 800426c:	01db      	lsls	r3, r3, #7
 800426e:	4413      	add	r3, r2
 8004270:	b2c9      	uxtb	r1, r1
 8004272:	4a05      	ldr	r2, [pc, #20]	; (8004288 <OLED_DrawPixel+0xbc>)
 8004274:	54d1      	strb	r1, [r2, r3]
 8004276:	e000      	b.n	800427a <OLED_DrawPixel+0xae>
		return;	// Error
 8004278:	bf00      	nop
	}
}
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	bc80      	pop	{r7}
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	20000217 	.word	0x20000217
 8004288:	2000021c 	.word	0x2000021c

0800428c <OLED_FillScreen>:

void OLED_FillScreen(OLED_Color_t color) {
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	4603      	mov	r3, r0
 8004294:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(OLED_Buffer, (color == Black) ? 0x00 : 0xFF, OLEDWIDTH * OLEDHEIGHT / 8);
 8004296:	79fb      	ldrb	r3, [r7, #7]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d101      	bne.n	80042a0 <OLED_FillScreen+0x14>
 800429c:	2300      	movs	r3, #0
 800429e:	e000      	b.n	80042a2 <OLED_FillScreen+0x16>
 80042a0:	23ff      	movs	r3, #255	; 0xff
 80042a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80042a6:	4619      	mov	r1, r3
 80042a8:	4803      	ldr	r0, [pc, #12]	; (80042b8 <OLED_FillScreen+0x2c>)
 80042aa:	f002 fb2b 	bl	8006904 <memset>
}
 80042ae:	bf00      	nop
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	2000021c 	.word	0x2000021c

080042bc <OLED_DrawLine>:
		OLED_Buffer[i] = ~OLED_Buffer[i];
	}
}
#endif

void OLED_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, OLED_Color_t color) {
 80042bc:	b590      	push	{r4, r7, lr}
 80042be:	b089      	sub	sp, #36	; 0x24
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	4604      	mov	r4, r0
 80042c4:	4608      	mov	r0, r1
 80042c6:	4611      	mov	r1, r2
 80042c8:	461a      	mov	r2, r3
 80042ca:	4623      	mov	r3, r4
 80042cc:	80fb      	strh	r3, [r7, #6]
 80042ce:	4603      	mov	r3, r0
 80042d0:	80bb      	strh	r3, [r7, #4]
 80042d2:	460b      	mov	r3, r1
 80042d4:	807b      	strh	r3, [r7, #2]
 80042d6:	4613      	mov	r3, r2
 80042d8:	803b      	strh	r3, [r7, #0]
	/* Check for overflow */
	if (x0 >= OLEDWIDTH) {
 80042da:	88fb      	ldrh	r3, [r7, #6]
 80042dc:	2b7f      	cmp	r3, #127	; 0x7f
 80042de:	d901      	bls.n	80042e4 <OLED_DrawLine+0x28>
		x0 = OLEDWIDTH - 1;
 80042e0:	237f      	movs	r3, #127	; 0x7f
 80042e2:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= OLEDWIDTH) {
 80042e4:	887b      	ldrh	r3, [r7, #2]
 80042e6:	2b7f      	cmp	r3, #127	; 0x7f
 80042e8:	d901      	bls.n	80042ee <OLED_DrawLine+0x32>
		x1 = OLEDWIDTH - 1;
 80042ea:	237f      	movs	r3, #127	; 0x7f
 80042ec:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= OLEDHEIGHT) {
 80042ee:	88bb      	ldrh	r3, [r7, #4]
 80042f0:	2b3f      	cmp	r3, #63	; 0x3f
 80042f2:	d901      	bls.n	80042f8 <OLED_DrawLine+0x3c>
		y0 = OLEDHEIGHT - 1;
 80042f4:	233f      	movs	r3, #63	; 0x3f
 80042f6:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= OLEDHEIGHT) {
 80042f8:	883b      	ldrh	r3, [r7, #0]
 80042fa:	2b3f      	cmp	r3, #63	; 0x3f
 80042fc:	d901      	bls.n	8004302 <OLED_DrawLine+0x46>
		y1 = OLEDHEIGHT - 1;
 80042fe:	233f      	movs	r3, #63	; 0x3f
 8004300:	803b      	strh	r3, [r7, #0]
	}

	// Bresenham's algorithm - thx wikpedia
	int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8004302:	883a      	ldrh	r2, [r7, #0]
 8004304:	88bb      	ldrh	r3, [r7, #4]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800430c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8004310:	8879      	ldrh	r1, [r7, #2]
 8004312:	88fb      	ldrh	r3, [r7, #6]
 8004314:	1acb      	subs	r3, r1, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	bfb8      	it	lt
 800431a:	425b      	neglt	r3, r3
 800431c:	429a      	cmp	r2, r3
 800431e:	bfcc      	ite	gt
 8004320:	2301      	movgt	r3, #1
 8004322:	2300      	movle	r3, #0
 8004324:	b2db      	uxtb	r3, r3
 8004326:	837b      	strh	r3, [r7, #26]
	if (steep) {
 8004328:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00b      	beq.n	8004348 <OLED_DrawLine+0x8c>
		swap(x0, y0);
 8004330:	88fb      	ldrh	r3, [r7, #6]
 8004332:	833b      	strh	r3, [r7, #24]
 8004334:	88bb      	ldrh	r3, [r7, #4]
 8004336:	80fb      	strh	r3, [r7, #6]
 8004338:	8b3b      	ldrh	r3, [r7, #24]
 800433a:	80bb      	strh	r3, [r7, #4]
		swap(x1, y1);
 800433c:	887b      	ldrh	r3, [r7, #2]
 800433e:	82fb      	strh	r3, [r7, #22]
 8004340:	883b      	ldrh	r3, [r7, #0]
 8004342:	807b      	strh	r3, [r7, #2]
 8004344:	8afb      	ldrh	r3, [r7, #22]
 8004346:	803b      	strh	r3, [r7, #0]
	}

	if (x0 > x1) {
 8004348:	88fa      	ldrh	r2, [r7, #6]
 800434a:	887b      	ldrh	r3, [r7, #2]
 800434c:	429a      	cmp	r2, r3
 800434e:	d90b      	bls.n	8004368 <OLED_DrawLine+0xac>
		swap(x0, x1);
 8004350:	88fb      	ldrh	r3, [r7, #6]
 8004352:	82bb      	strh	r3, [r7, #20]
 8004354:	887b      	ldrh	r3, [r7, #2]
 8004356:	80fb      	strh	r3, [r7, #6]
 8004358:	8abb      	ldrh	r3, [r7, #20]
 800435a:	807b      	strh	r3, [r7, #2]
		swap(y0, y1);
 800435c:	88bb      	ldrh	r3, [r7, #4]
 800435e:	827b      	strh	r3, [r7, #18]
 8004360:	883b      	ldrh	r3, [r7, #0]
 8004362:	80bb      	strh	r3, [r7, #4]
 8004364:	8a7b      	ldrh	r3, [r7, #18]
 8004366:	803b      	strh	r3, [r7, #0]
	}

	int16_t dx, dy;
	dx = x1 - x0;
 8004368:	887a      	ldrh	r2, [r7, #2]
 800436a:	88fb      	ldrh	r3, [r7, #6]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	b29b      	uxth	r3, r3
 8004370:	823b      	strh	r3, [r7, #16]
	dy = abs(y1 - y0);
 8004372:	883a      	ldrh	r2, [r7, #0]
 8004374:	88bb      	ldrh	r3, [r7, #4]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	bfb8      	it	lt
 800437c:	425b      	neglt	r3, r3
 800437e:	81fb      	strh	r3, [r7, #14]

	int16_t err = dx / 2;
 8004380:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004384:	0fda      	lsrs	r2, r3, #31
 8004386:	4413      	add	r3, r2
 8004388:	105b      	asrs	r3, r3, #1
 800438a:	83fb      	strh	r3, [r7, #30]
	int16_t ystep;

	if (y0 < y1) {
 800438c:	88ba      	ldrh	r2, [r7, #4]
 800438e:	883b      	ldrh	r3, [r7, #0]
 8004390:	429a      	cmp	r2, r3
 8004392:	d202      	bcs.n	800439a <OLED_DrawLine+0xde>
		ystep = 1;
 8004394:	2301      	movs	r3, #1
 8004396:	83bb      	strh	r3, [r7, #28]
 8004398:	e02f      	b.n	80043fa <OLED_DrawLine+0x13e>
	} else {
		ystep = -1;
 800439a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800439e:	83bb      	strh	r3, [r7, #28]
	}

	for (; x0 <= x1; x0++) {
 80043a0:	e02b      	b.n	80043fa <OLED_DrawLine+0x13e>
		if (steep) {
 80043a2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d009      	beq.n	80043be <OLED_DrawLine+0x102>
			OLED_DrawPixel(y0, x0, color);
 80043aa:	88bb      	ldrh	r3, [r7, #4]
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	88fa      	ldrh	r2, [r7, #6]
 80043b0:	b2d1      	uxtb	r1, r2
 80043b2:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7ff ff08 	bl	80041cc <OLED_DrawPixel>
 80043bc:	e008      	b.n	80043d0 <OLED_DrawLine+0x114>
		} else {
			OLED_DrawPixel(x0, y0, color);
 80043be:	88fb      	ldrh	r3, [r7, #6]
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	88ba      	ldrh	r2, [r7, #4]
 80043c4:	b2d1      	uxtb	r1, r2
 80043c6:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80043ca:	4618      	mov	r0, r3
 80043cc:	f7ff fefe 	bl	80041cc <OLED_DrawPixel>
		}
		err -= dy;
 80043d0:	8bfa      	ldrh	r2, [r7, #30]
 80043d2:	89fb      	ldrh	r3, [r7, #14]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	83fb      	strh	r3, [r7, #30]
		if (err < 0) {
 80043da:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	da08      	bge.n	80043f4 <OLED_DrawLine+0x138>
			y0 += ystep;
 80043e2:	8bba      	ldrh	r2, [r7, #28]
 80043e4:	88bb      	ldrh	r3, [r7, #4]
 80043e6:	4413      	add	r3, r2
 80043e8:	80bb      	strh	r3, [r7, #4]
			err += dx;
 80043ea:	8bfa      	ldrh	r2, [r7, #30]
 80043ec:	8a3b      	ldrh	r3, [r7, #16]
 80043ee:	4413      	add	r3, r2
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	83fb      	strh	r3, [r7, #30]
	for (; x0 <= x1; x0++) {
 80043f4:	88fb      	ldrh	r3, [r7, #6]
 80043f6:	3301      	adds	r3, #1
 80043f8:	80fb      	strh	r3, [r7, #6]
 80043fa:	88fa      	ldrh	r2, [r7, #6]
 80043fc:	887b      	ldrh	r3, [r7, #2]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d9cf      	bls.n	80043a2 <OLED_DrawLine+0xe6>
		}
	}
}
 8004402:	bf00      	nop
 8004404:	3724      	adds	r7, #36	; 0x24
 8004406:	46bd      	mov	sp, r7
 8004408:	bd90      	pop	{r4, r7, pc}

0800440a <OLED_FillRect>:
	OLED_DrawLine(x, y + h, x + w, y + h, color); /* Bottom line */
	OLED_DrawLine(x, y, x, y + h, color); /* Left line */
	OLED_DrawLine(x + w, y, x + w, y + h, color); /* Right line */
}

void OLED_FillRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, OLED_Color_t color) {
 800440a:	b590      	push	{r4, r7, lr}
 800440c:	b087      	sub	sp, #28
 800440e:	af02      	add	r7, sp, #8
 8004410:	4604      	mov	r4, r0
 8004412:	4608      	mov	r0, r1
 8004414:	4611      	mov	r1, r2
 8004416:	461a      	mov	r2, r3
 8004418:	4623      	mov	r3, r4
 800441a:	80fb      	strh	r3, [r7, #6]
 800441c:	4603      	mov	r3, r0
 800441e:	80bb      	strh	r3, [r7, #4]
 8004420:	460b      	mov	r3, r1
 8004422:	807b      	strh	r3, [r7, #2]
 8004424:	4613      	mov	r3, r2
 8004426:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (x >= OLEDWIDTH || y >= OLEDHEIGHT) {
 8004428:	88fb      	ldrh	r3, [r7, #6]
 800442a:	2b7f      	cmp	r3, #127	; 0x7f
 800442c:	d836      	bhi.n	800449c <OLED_FillRect+0x92>
 800442e:	88bb      	ldrh	r3, [r7, #4]
 8004430:	2b3f      	cmp	r3, #63	; 0x3f
 8004432:	d833      	bhi.n	800449c <OLED_FillRect+0x92>
		/* Return error */
		return;
	}
	/* Check width and height */
	if ((x + w) >= OLEDWIDTH) {
 8004434:	88fa      	ldrh	r2, [r7, #6]
 8004436:	887b      	ldrh	r3, [r7, #2]
 8004438:	4413      	add	r3, r2
 800443a:	2b7f      	cmp	r3, #127	; 0x7f
 800443c:	dd03      	ble.n	8004446 <OLED_FillRect+0x3c>
		w = OLEDWIDTH - x;
 800443e:	88fb      	ldrh	r3, [r7, #6]
 8004440:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004444:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= OLEDHEIGHT) {
 8004446:	88ba      	ldrh	r2, [r7, #4]
 8004448:	883b      	ldrh	r3, [r7, #0]
 800444a:	4413      	add	r3, r2
 800444c:	2b3f      	cmp	r3, #63	; 0x3f
 800444e:	dd03      	ble.n	8004458 <OLED_FillRect+0x4e>
		h = OLEDHEIGHT - y;
 8004450:	88bb      	ldrh	r3, [r7, #4]
 8004452:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004456:	803b      	strh	r3, [r7, #0]
	}
	/* Draw lines */
	for (uint8_t i = 0; i <= h; i++) {
 8004458:	2300      	movs	r3, #0
 800445a:	73fb      	strb	r3, [r7, #15]
 800445c:	e018      	b.n	8004490 <OLED_FillRect+0x86>
		/* Draw lines */
		OLED_DrawLine(x, y + i, x + w, y + i, color);
 800445e:	7bfb      	ldrb	r3, [r7, #15]
 8004460:	b29a      	uxth	r2, r3
 8004462:	88bb      	ldrh	r3, [r7, #4]
 8004464:	4413      	add	r3, r2
 8004466:	b299      	uxth	r1, r3
 8004468:	88fa      	ldrh	r2, [r7, #6]
 800446a:	887b      	ldrh	r3, [r7, #2]
 800446c:	4413      	add	r3, r2
 800446e:	b29c      	uxth	r4, r3
 8004470:	7bfb      	ldrb	r3, [r7, #15]
 8004472:	b29a      	uxth	r2, r3
 8004474:	88bb      	ldrh	r3, [r7, #4]
 8004476:	4413      	add	r3, r2
 8004478:	b29a      	uxth	r2, r3
 800447a:	88f8      	ldrh	r0, [r7, #6]
 800447c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004480:	9300      	str	r3, [sp, #0]
 8004482:	4613      	mov	r3, r2
 8004484:	4622      	mov	r2, r4
 8004486:	f7ff ff19 	bl	80042bc <OLED_DrawLine>
	for (uint8_t i = 0; i <= h; i++) {
 800448a:	7bfb      	ldrb	r3, [r7, #15]
 800448c:	3301      	adds	r3, #1
 800448e:	73fb      	strb	r3, [r7, #15]
 8004490:	7bfb      	ldrb	r3, [r7, #15]
 8004492:	b29b      	uxth	r3, r3
 8004494:	883a      	ldrh	r2, [r7, #0]
 8004496:	429a      	cmp	r2, r3
 8004498:	d2e1      	bcs.n	800445e <OLED_FillRect+0x54>
 800449a:	e000      	b.n	800449e <OLED_FillRect+0x94>
		return;
 800449c:	bf00      	nop
	}
}
 800449e:	3714      	adds	r7, #20
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd90      	pop	{r4, r7, pc}

080044a4 <OLED_DrawChar>:
	// draw four corners
	OLED_FillCircleHelper(x + w - r - 1, y + r, r, 1, h - 2 * r - 1, color);
	OLED_FillCircleHelper(x + r, y + r, r, 2, h - 2 * r - 1, color);
}

void OLED_DrawChar(int16_t x, int16_t y, uint8_t c, OLED_Color_t color, uint8_t fontindex) {
 80044a4:	b590      	push	{r4, r7, lr}
 80044a6:	b08b      	sub	sp, #44	; 0x2c
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	4604      	mov	r4, r0
 80044ac:	4608      	mov	r0, r1
 80044ae:	4611      	mov	r1, r2
 80044b0:	461a      	mov	r2, r3
 80044b2:	4623      	mov	r3, r4
 80044b4:	80fb      	strh	r3, [r7, #6]
 80044b6:	4603      	mov	r3, r0
 80044b8:	80bb      	strh	r3, [r7, #4]
 80044ba:	460b      	mov	r3, r1
 80044bc:	70fb      	strb	r3, [r7, #3]
 80044be:	4613      	mov	r3, r2
 80044c0:	70bb      	strb	r3, [r7, #2]
	uint16_t height, width, bytes;
	uint8_t offset;
	uint32_t charindex = 0;
 80044c2:	2300      	movs	r3, #0
 80044c4:	61bb      	str	r3, [r7, #24]
	uint8_t *pchar;
	uint32_t line = 0;
 80044c6:	2300      	movs	r3, #0
 80044c8:	627b      	str	r3, [r7, #36]	; 0x24

	height = fonts[fontindex]->Height;
 80044ca:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80044ce:	4a64      	ldr	r2, [pc, #400]	; (8004660 <OLED_DrawChar+0x1bc>)
 80044d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044d4:	88db      	ldrh	r3, [r3, #6]
 80044d6:	82fb      	strh	r3, [r7, #22]
	width = fonts[fontindex]->Width;
 80044d8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80044dc:	4a60      	ldr	r2, [pc, #384]	; (8004660 <OLED_DrawChar+0x1bc>)
 80044de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044e2:	889b      	ldrh	r3, [r3, #4]
 80044e4:	82bb      	strh	r3, [r7, #20]

	if ((x >= m_width) || // Clip right
 80044e6:	4b5f      	ldr	r3, [pc, #380]	; (8004664 <OLED_DrawChar+0x1c0>)
 80044e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80044ec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	f280 80b1 	bge.w	8004658 <OLED_DrawChar+0x1b4>
		(y >= m_height) || // Clip bottom
 80044f6:	4b5c      	ldr	r3, [pc, #368]	; (8004668 <OLED_DrawChar+0x1c4>)
 80044f8:	f9b3 3000 	ldrsh.w	r3, [r3]
	if ((x >= m_width) || // Clip right
 80044fc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004500:	429a      	cmp	r2, r3
 8004502:	f280 80a9 	bge.w	8004658 <OLED_DrawChar+0x1b4>
		((x + width - 1) < 0) || // Clip left
 8004506:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800450a:	8abb      	ldrh	r3, [r7, #20]
 800450c:	4413      	add	r3, r2
 800450e:	3b01      	subs	r3, #1
		(y >= m_height) || // Clip bottom
 8004510:	2b00      	cmp	r3, #0
 8004512:	f2c0 80a1 	blt.w	8004658 <OLED_DrawChar+0x1b4>
		((y + height - 1) < 0))   // Clip top
 8004516:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800451a:	8afb      	ldrh	r3, [r7, #22]
 800451c:	4413      	add	r3, r2
 800451e:	3b01      	subs	r3, #1
		((x + width - 1) < 0) || // Clip left
 8004520:	2b00      	cmp	r3, #0
 8004522:	f2c0 8099 	blt.w	8004658 <OLED_DrawChar+0x1b4>
		return;

	bytes = (width + 7) / 8;
 8004526:	8abb      	ldrh	r3, [r7, #20]
 8004528:	3307      	adds	r3, #7
 800452a:	2b00      	cmp	r3, #0
 800452c:	da00      	bge.n	8004530 <OLED_DrawChar+0x8c>
 800452e:	3307      	adds	r3, #7
 8004530:	10db      	asrs	r3, r3, #3
 8004532:	827b      	strh	r3, [r7, #18]
	if (c < ' ') c = ' ';
 8004534:	78fb      	ldrb	r3, [r7, #3]
 8004536:	2b1f      	cmp	r3, #31
 8004538:	d801      	bhi.n	800453e <OLED_DrawChar+0x9a>
 800453a:	2320      	movs	r3, #32
 800453c:	70fb      	strb	r3, [r7, #3]
#ifndef USE_CP1251
	else if (c > '~') c = ' ';
#endif
	charindex = (c - ' ') * height * bytes;
 800453e:	78fb      	ldrb	r3, [r7, #3]
 8004540:	3b20      	subs	r3, #32
 8004542:	8afa      	ldrh	r2, [r7, #22]
 8004544:	fb02 f303 	mul.w	r3, r2, r3
 8004548:	8a7a      	ldrh	r2, [r7, #18]
 800454a:	fb02 f303 	mul.w	r3, r2, r3
 800454e:	61bb      	str	r3, [r7, #24]
	offset = 8 * bytes - width;
 8004550:	8a7b      	ldrh	r3, [r7, #18]
 8004552:	b2db      	uxtb	r3, r3
 8004554:	00db      	lsls	r3, r3, #3
 8004556:	b2da      	uxtb	r2, r3
 8004558:	8abb      	ldrh	r3, [r7, #20]
 800455a:	b2db      	uxtb	r3, r3
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	747b      	strb	r3, [r7, #17]

	for (uint32_t i = 0; i < height; i++) {
 8004560:	2300      	movs	r3, #0
 8004562:	623b      	str	r3, [r7, #32]
 8004564:	e073      	b.n	800464e <OLED_DrawChar+0x1aa>
		pchar = ((uint8_t *) &fonts[fontindex]->table[charindex] + (width + 7) / 8 * i);
 8004566:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800456a:	4a3d      	ldr	r2, [pc, #244]	; (8004660 <OLED_DrawChar+0x1bc>)
 800456c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	441a      	add	r2, r3
 8004576:	8abb      	ldrh	r3, [r7, #20]
 8004578:	3307      	adds	r3, #7
 800457a:	2b00      	cmp	r3, #0
 800457c:	da00      	bge.n	8004580 <OLED_DrawChar+0xdc>
 800457e:	3307      	adds	r3, #7
 8004580:	10db      	asrs	r3, r3, #3
 8004582:	4619      	mov	r1, r3
 8004584:	6a3b      	ldr	r3, [r7, #32]
 8004586:	fb03 f301 	mul.w	r3, r3, r1
 800458a:	4413      	add	r3, r2
 800458c:	60fb      	str	r3, [r7, #12]
		switch (bytes) {
 800458e:	8a7b      	ldrh	r3, [r7, #18]
 8004590:	2b01      	cmp	r3, #1
 8004592:	d002      	beq.n	800459a <OLED_DrawChar+0xf6>
 8004594:	2b02      	cmp	r3, #2
 8004596:	d004      	beq.n	80045a2 <OLED_DrawChar+0xfe>
 8004598:	e00c      	b.n	80045b4 <OLED_DrawChar+0x110>
		case 1:
			line = pchar[0];
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 80045a0:	e016      	b.n	80045d0 <OLED_DrawChar+0x12c>
		case 2:
			line = (pchar[0] << 8) | pchar[1];
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	021b      	lsls	r3, r3, #8
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	3201      	adds	r2, #1
 80045ac:	7812      	ldrb	r2, [r2, #0]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 80045b2:	e00d      	b.n	80045d0 <OLED_DrawChar+0x12c>
		case 3:
		default:
			line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	041a      	lsls	r2, r3, #16
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	3301      	adds	r3, #1
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	021b      	lsls	r3, r3, #8
 80045c2:	4313      	orrs	r3, r2
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	3202      	adds	r2, #2
 80045c8:	7812      	ldrb	r2, [r2, #0]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 80045ce:	bf00      	nop
		}
		for (uint32_t j = 0; j < width; j++) {
 80045d0:	2300      	movs	r3, #0
 80045d2:	61fb      	str	r3, [r7, #28]
 80045d4:	e02e      	b.n	8004634 <OLED_DrawChar+0x190>
			if (line & (1 << (width - j + offset - 1))) {
 80045d6:	8aba      	ldrh	r2, [r7, #20]
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	1ad2      	subs	r2, r2, r3
 80045dc:	7c7b      	ldrb	r3, [r7, #17]
 80045de:	4413      	add	r3, r2
 80045e0:	3b01      	subs	r3, #1
 80045e2:	2201      	movs	r2, #1
 80045e4:	fa02 f303 	lsl.w	r3, r2, r3
 80045e8:	461a      	mov	r2, r3
 80045ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ec:	4013      	ands	r3, r2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00c      	beq.n	800460c <OLED_DrawChar+0x168>
				OLED_DrawPixel((x + j), y, color);
 80045f2:	88fb      	ldrh	r3, [r7, #6]
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	4413      	add	r3, r2
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	88ba      	ldrh	r2, [r7, #4]
 8004600:	b2d1      	uxtb	r1, r2
 8004602:	78ba      	ldrb	r2, [r7, #2]
 8004604:	4618      	mov	r0, r3
 8004606:	f7ff fde1 	bl	80041cc <OLED_DrawPixel>
 800460a:	e010      	b.n	800462e <OLED_DrawChar+0x18a>
			} else {
				OLED_DrawPixel((x + j), y, !color);
 800460c:	88fb      	ldrh	r3, [r7, #6]
 800460e:	b2da      	uxtb	r2, r3
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	b2db      	uxtb	r3, r3
 8004614:	4413      	add	r3, r2
 8004616:	b2d8      	uxtb	r0, r3
 8004618:	88bb      	ldrh	r3, [r7, #4]
 800461a:	b2d9      	uxtb	r1, r3
 800461c:	78bb      	ldrb	r3, [r7, #2]
 800461e:	2b00      	cmp	r3, #0
 8004620:	bf0c      	ite	eq
 8004622:	2301      	moveq	r3, #1
 8004624:	2300      	movne	r3, #0
 8004626:	b2db      	uxtb	r3, r3
 8004628:	461a      	mov	r2, r3
 800462a:	f7ff fdcf 	bl	80041cc <OLED_DrawPixel>
		for (uint32_t j = 0; j < width; j++) {
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	3301      	adds	r3, #1
 8004632:	61fb      	str	r3, [r7, #28]
 8004634:	8abb      	ldrh	r3, [r7, #20]
 8004636:	69fa      	ldr	r2, [r7, #28]
 8004638:	429a      	cmp	r2, r3
 800463a:	d3cc      	bcc.n	80045d6 <OLED_DrawChar+0x132>
			}
		}
		y++;
 800463c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004640:	b29b      	uxth	r3, r3
 8004642:	3301      	adds	r3, #1
 8004644:	b29b      	uxth	r3, r3
 8004646:	80bb      	strh	r3, [r7, #4]
	for (uint32_t i = 0; i < height; i++) {
 8004648:	6a3b      	ldr	r3, [r7, #32]
 800464a:	3301      	adds	r3, #1
 800464c:	623b      	str	r3, [r7, #32]
 800464e:	8afb      	ldrh	r3, [r7, #22]
 8004650:	6a3a      	ldr	r2, [r7, #32]
 8004652:	429a      	cmp	r2, r3
 8004654:	d387      	bcc.n	8004566 <OLED_DrawChar+0xc2>
 8004656:	e000      	b.n	800465a <OLED_DrawChar+0x1b6>
		return;
 8004658:	bf00      	nop
	}
}
 800465a:	372c      	adds	r7, #44	; 0x2c
 800465c:	46bd      	mov	sp, r7
 800465e:	bd90      	pop	{r4, r7, pc}
 8004660:	20000014 	.word	0x20000014
 8004664:	2000020c 	.word	0x2000020c
 8004668:	2000020e 	.word	0x2000020e

0800466c <OLED_Printf>:
void OLED_Printf(const char *fmt, ...) {
 800466c:	b40f      	push	{r0, r1, r2, r3}
 800466e:	b590      	push	{r4, r7, lr}
 8004670:	b087      	sub	sp, #28
 8004672:	af02      	add	r7, sp, #8
	static char buf[256];
	char *p;
	va_list lst;

	va_start(lst, fmt);
 8004674:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004678:	60bb      	str	r3, [r7, #8]
	vsprintf(buf, fmt, lst);
 800467a:	68ba      	ldr	r2, [r7, #8]
 800467c:	6a39      	ldr	r1, [r7, #32]
 800467e:	4866      	ldr	r0, [pc, #408]	; (8004818 <OLED_Printf+0x1ac>)
 8004680:	f002 f992 	bl	80069a8 <vsiprintf>
	va_end(lst);

	volatile uint16_t height, width;
	height = fonts[m_font]->Height;
 8004684:	4b65      	ldr	r3, [pc, #404]	; (800481c <OLED_Printf+0x1b0>)
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	4b65      	ldr	r3, [pc, #404]	; (8004820 <OLED_Printf+0x1b4>)
 800468c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004690:	88db      	ldrh	r3, [r3, #6]
 8004692:	80fb      	strh	r3, [r7, #6]
	width = fonts[m_font]->Width;
 8004694:	4b61      	ldr	r3, [pc, #388]	; (800481c <OLED_Printf+0x1b0>)
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	461a      	mov	r2, r3
 800469a:	4b61      	ldr	r3, [pc, #388]	; (8004820 <OLED_Printf+0x1b4>)
 800469c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046a0:	889b      	ldrh	r3, [r3, #4]
 80046a2:	80bb      	strh	r3, [r7, #4]

	p = buf;
 80046a4:	4b5c      	ldr	r3, [pc, #368]	; (8004818 <OLED_Printf+0x1ac>)
 80046a6:	60fb      	str	r3, [r7, #12]
	while (*p) {
 80046a8:	e0aa      	b.n	8004800 <OLED_Printf+0x194>
		if (*p == '\n') {
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	2b0a      	cmp	r3, #10
 80046b0:	d10e      	bne.n	80046d0 <OLED_Printf+0x64>
			m_cursor_y += height;
 80046b2:	88fb      	ldrh	r3, [r7, #6]
 80046b4:	b29a      	uxth	r2, r3
 80046b6:	4b5b      	ldr	r3, [pc, #364]	; (8004824 <OLED_Printf+0x1b8>)
 80046b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046bc:	b29b      	uxth	r3, r3
 80046be:	4413      	add	r3, r2
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	b21a      	sxth	r2, r3
 80046c4:	4b57      	ldr	r3, [pc, #348]	; (8004824 <OLED_Printf+0x1b8>)
 80046c6:	801a      	strh	r2, [r3, #0]
			m_cursor_x = 0;
 80046c8:	4b57      	ldr	r3, [pc, #348]	; (8004828 <OLED_Printf+0x1bc>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	801a      	strh	r2, [r3, #0]
 80046ce:	e094      	b.n	80047fa <OLED_Printf+0x18e>
		} else if (*p == '\r') {
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	2b0d      	cmp	r3, #13
 80046d6:	d103      	bne.n	80046e0 <OLED_Printf+0x74>
			m_cursor_x = 0;
 80046d8:	4b53      	ldr	r3, [pc, #332]	; (8004828 <OLED_Printf+0x1bc>)
 80046da:	2200      	movs	r2, #0
 80046dc:	801a      	strh	r2, [r3, #0]
 80046de:	e08c      	b.n	80047fa <OLED_Printf+0x18e>
		} else if (*p == '\t') {
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	2b09      	cmp	r3, #9
 80046e6:	d10d      	bne.n	8004704 <OLED_Printf+0x98>
			m_cursor_x += width * 4;
 80046e8:	88bb      	ldrh	r3, [r7, #4]
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	b29a      	uxth	r2, r3
 80046f0:	4b4d      	ldr	r3, [pc, #308]	; (8004828 <OLED_Printf+0x1bc>)
 80046f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	4413      	add	r3, r2
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	b21a      	sxth	r2, r3
 80046fe:	4b4a      	ldr	r3, [pc, #296]	; (8004828 <OLED_Printf+0x1bc>)
 8004700:	801a      	strh	r2, [r3, #0]
 8004702:	e07a      	b.n	80047fa <OLED_Printf+0x18e>
		} else {
			if (m_cursor_x == 0) {
 8004704:	4b48      	ldr	r3, [pc, #288]	; (8004828 <OLED_Printf+0x1bc>)
 8004706:	f9b3 3000 	ldrsh.w	r3, [r3]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d120      	bne.n	8004750 <OLED_Printf+0xe4>
				OLED_FillRect(0, m_cursor_y, m_width - 1, m_cursor_y + height - 1, !m_textcolor);
 800470e:	4b45      	ldr	r3, [pc, #276]	; (8004824 <OLED_Printf+0x1b8>)
 8004710:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004714:	b299      	uxth	r1, r3
 8004716:	4b45      	ldr	r3, [pc, #276]	; (800482c <OLED_Printf+0x1c0>)
 8004718:	f9b3 3000 	ldrsh.w	r3, [r3]
 800471c:	b29b      	uxth	r3, r3
 800471e:	3b01      	subs	r3, #1
 8004720:	b298      	uxth	r0, r3
 8004722:	4b40      	ldr	r3, [pc, #256]	; (8004824 <OLED_Printf+0x1b8>)
 8004724:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004728:	b29a      	uxth	r2, r3
 800472a:	88fb      	ldrh	r3, [r7, #6]
 800472c:	b29b      	uxth	r3, r3
 800472e:	4413      	add	r3, r2
 8004730:	b29b      	uxth	r3, r3
 8004732:	3b01      	subs	r3, #1
 8004734:	b29a      	uxth	r2, r3
 8004736:	4b3e      	ldr	r3, [pc, #248]	; (8004830 <OLED_Printf+0x1c4>)
 8004738:	881b      	ldrh	r3, [r3, #0]
 800473a:	2b00      	cmp	r3, #0
 800473c:	bf0c      	ite	eq
 800473e:	2301      	moveq	r3, #1
 8004740:	2300      	movne	r3, #0
 8004742:	b2db      	uxtb	r3, r3
 8004744:	9300      	str	r3, [sp, #0]
 8004746:	4613      	mov	r3, r2
 8004748:	4602      	mov	r2, r0
 800474a:	2000      	movs	r0, #0
 800474c:	f7ff fe5d 	bl	800440a <OLED_FillRect>
			}
			if (m_cursor_y >= (m_height - height)) {
 8004750:	4b34      	ldr	r3, [pc, #208]	; (8004824 <OLED_Printf+0x1b8>)
 8004752:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004756:	461a      	mov	r2, r3
 8004758:	4b36      	ldr	r3, [pc, #216]	; (8004834 <OLED_Printf+0x1c8>)
 800475a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800475e:	4619      	mov	r1, r3
 8004760:	88fb      	ldrh	r3, [r7, #6]
 8004762:	b29b      	uxth	r3, r3
 8004764:	1acb      	subs	r3, r1, r3
 8004766:	429a      	cmp	r2, r3
 8004768:	db0c      	blt.n	8004784 <OLED_Printf+0x118>
				m_cursor_y = 0;
 800476a:	4b2e      	ldr	r3, [pc, #184]	; (8004824 <OLED_Printf+0x1b8>)
 800476c:	2200      	movs	r2, #0
 800476e:	801a      	strh	r2, [r3, #0]
				OLED_FillScreen(!m_textcolor);
 8004770:	4b2f      	ldr	r3, [pc, #188]	; (8004830 <OLED_Printf+0x1c4>)
 8004772:	881b      	ldrh	r3, [r3, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	bf0c      	ite	eq
 8004778:	2301      	moveq	r3, #1
 800477a:	2300      	movne	r3, #0
 800477c:	b2db      	uxtb	r3, r3
 800477e:	4618      	mov	r0, r3
 8004780:	f7ff fd84 	bl	800428c <OLED_FillScreen>
			}
			OLED_DrawChar(m_cursor_x, m_cursor_y, *p, m_textcolor, m_font);
 8004784:	4b28      	ldr	r3, [pc, #160]	; (8004828 <OLED_Printf+0x1bc>)
 8004786:	f9b3 0000 	ldrsh.w	r0, [r3]
 800478a:	4b26      	ldr	r3, [pc, #152]	; (8004824 <OLED_Printf+0x1b8>)
 800478c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	781a      	ldrb	r2, [r3, #0]
 8004794:	4b26      	ldr	r3, [pc, #152]	; (8004830 <OLED_Printf+0x1c4>)
 8004796:	881b      	ldrh	r3, [r3, #0]
 8004798:	b2dc      	uxtb	r4, r3
 800479a:	4b20      	ldr	r3, [pc, #128]	; (800481c <OLED_Printf+0x1b0>)
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	9300      	str	r3, [sp, #0]
 80047a0:	4623      	mov	r3, r4
 80047a2:	f7ff fe7f 	bl	80044a4 <OLED_DrawChar>
			m_cursor_x += width;
 80047a6:	88bb      	ldrh	r3, [r7, #4]
 80047a8:	b29a      	uxth	r2, r3
 80047aa:	4b1f      	ldr	r3, [pc, #124]	; (8004828 <OLED_Printf+0x1bc>)
 80047ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	4413      	add	r3, r2
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	b21a      	sxth	r2, r3
 80047b8:	4b1b      	ldr	r3, [pc, #108]	; (8004828 <OLED_Printf+0x1bc>)
 80047ba:	801a      	strh	r2, [r3, #0]
			if (m_wrap && (m_cursor_x > (m_width - width))) {
 80047bc:	4b1e      	ldr	r3, [pc, #120]	; (8004838 <OLED_Printf+0x1cc>)
 80047be:	781b      	ldrb	r3, [r3, #0]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d01a      	beq.n	80047fa <OLED_Printf+0x18e>
 80047c4:	4b18      	ldr	r3, [pc, #96]	; (8004828 <OLED_Printf+0x1bc>)
 80047c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047ca:	461a      	mov	r2, r3
 80047cc:	4b17      	ldr	r3, [pc, #92]	; (800482c <OLED_Printf+0x1c0>)
 80047ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047d2:	4619      	mov	r1, r3
 80047d4:	88bb      	ldrh	r3, [r7, #4]
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	1acb      	subs	r3, r1, r3
 80047da:	429a      	cmp	r2, r3
 80047dc:	dd0d      	ble.n	80047fa <OLED_Printf+0x18e>
				m_cursor_y += height;
 80047de:	88fb      	ldrh	r3, [r7, #6]
 80047e0:	b29a      	uxth	r2, r3
 80047e2:	4b10      	ldr	r3, [pc, #64]	; (8004824 <OLED_Printf+0x1b8>)
 80047e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	4413      	add	r3, r2
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	b21a      	sxth	r2, r3
 80047f0:	4b0c      	ldr	r3, [pc, #48]	; (8004824 <OLED_Printf+0x1b8>)
 80047f2:	801a      	strh	r2, [r3, #0]
				m_cursor_x = 0;
 80047f4:	4b0c      	ldr	r3, [pc, #48]	; (8004828 <OLED_Printf+0x1bc>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	801a      	strh	r2, [r3, #0]
			}
		}
		p++;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	3301      	adds	r3, #1
 80047fe:	60fb      	str	r3, [r7, #12]
	while (*p) {
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	f47f af50 	bne.w	80046aa <OLED_Printf+0x3e>
	}
}
 800480a:	bf00      	nop
 800480c:	3714      	adds	r7, #20
 800480e:	46bd      	mov	sp, r7
 8004810:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8004814:	b004      	add	sp, #16
 8004816:	4770      	bx	lr
 8004818:	20000620 	.word	0x20000620
 800481c:	20000216 	.word	0x20000216
 8004820:	20000014 	.word	0x20000014
 8004824:	20000212 	.word	0x20000212
 8004828:	20000210 	.word	0x20000210
 800482c:	2000020c 	.word	0x2000020c
 8004830:	20000214 	.word	0x20000214
 8004834:	2000020e 	.word	0x2000020e
 8004838:	20000218 	.word	0x20000218

0800483c <OLED_SetCursor>:

void OLED_SetCursor(uint16_t x, uint16_t y) {
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	4603      	mov	r3, r0
 8004844:	460a      	mov	r2, r1
 8004846:	80fb      	strh	r3, [r7, #6]
 8004848:	4613      	mov	r3, r2
 800484a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	m_cursor_x = x;
 800484c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004850:	4b05      	ldr	r3, [pc, #20]	; (8004868 <OLED_SetCursor+0x2c>)
 8004852:	801a      	strh	r2, [r3, #0]
	m_cursor_y = y;
 8004854:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004858:	4b04      	ldr	r3, [pc, #16]	; (800486c <OLED_SetCursor+0x30>)
 800485a:	801a      	strh	r2, [r3, #0]
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	bc80      	pop	{r7}
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	20000210 	.word	0x20000210
 800486c:	20000212 	.word	0x20000212

08004870 <OLED_SetTextSize>:

void OLED_SetTextSize(uint8_t s) {
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	4603      	mov	r3, r0
 8004878:	71fb      	strb	r3, [r7, #7]
	if (s < 0) {
		m_font = 0;
	} else if (s >= fontsNum) {
 800487a:	2201      	movs	r2, #1
 800487c:	79fb      	ldrb	r3, [r7, #7]
 800487e:	4293      	cmp	r3, r2
 8004880:	d305      	bcc.n	800488e <OLED_SetTextSize+0x1e>
		m_font = fontsNum - 1;
 8004882:	2301      	movs	r3, #1
 8004884:	3b01      	subs	r3, #1
 8004886:	b2da      	uxtb	r2, r3
 8004888:	4b05      	ldr	r3, [pc, #20]	; (80048a0 <OLED_SetTextSize+0x30>)
 800488a:	701a      	strb	r2, [r3, #0]
	} else {
		m_font = s;
	}
}
 800488c:	e002      	b.n	8004894 <OLED_SetTextSize+0x24>
		m_font = s;
 800488e:	4a04      	ldr	r2, [pc, #16]	; (80048a0 <OLED_SetTextSize+0x30>)
 8004890:	79fb      	ldrb	r3, [r7, #7]
 8004892:	7013      	strb	r3, [r2, #0]
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	bc80      	pop	{r7}
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	20000216 	.word	0x20000216

080048a4 <OLED_SetTextColor>:

void OLED_SetTextColor(OLED_Color_t c) {
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	4603      	mov	r3, r0
 80048ac:	71fb      	strb	r3, [r7, #7]
	m_textcolor = c;
 80048ae:	79fb      	ldrb	r3, [r7, #7]
 80048b0:	b29a      	uxth	r2, r3
 80048b2:	4b03      	ldr	r3, [pc, #12]	; (80048c0 <OLED_SetTextColor+0x1c>)
 80048b4:	801a      	strh	r2, [r3, #0]
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bc80      	pop	{r7}
 80048be:	4770      	bx	lr
 80048c0:	20000214 	.word	0x20000214

080048c4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	460b      	mov	r3, r1
 80048ce:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80048d0:	2300      	movs	r3, #0
 80048d2:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	7c1b      	ldrb	r3, [r3, #16]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d115      	bne.n	8004908 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80048dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048e0:	2202      	movs	r2, #2
 80048e2:	2181      	movs	r1, #129	; 0x81
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f001 fe76 	bl	80065d6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80048f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048f4:	2202      	movs	r2, #2
 80048f6:	2101      	movs	r1, #1
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f001 fe6c 	bl	80065d6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2201      	movs	r2, #1
 8004902:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8004906:	e012      	b.n	800492e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004908:	2340      	movs	r3, #64	; 0x40
 800490a:	2202      	movs	r2, #2
 800490c:	2181      	movs	r1, #129	; 0x81
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f001 fe61 	bl	80065d6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800491a:	2340      	movs	r3, #64	; 0x40
 800491c:	2202      	movs	r2, #2
 800491e:	2101      	movs	r1, #1
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f001 fe58 	bl	80065d6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800492e:	2308      	movs	r3, #8
 8004930:	2203      	movs	r2, #3
 8004932:	2182      	movs	r1, #130	; 0x82
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f001 fe4e 	bl	80065d6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2201      	movs	r2, #1
 800493e:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004940:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004944:	f001 ff68 	bl	8006818 <USBD_static_malloc>
 8004948:	4602      	mov	r2, r0
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004956:	2b00      	cmp	r3, #0
 8004958:	d102      	bne.n	8004960 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800495a:	2301      	movs	r3, #1
 800495c:	73fb      	strb	r3, [r7, #15]
 800495e:	e026      	b.n	80049ae <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004966:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	2200      	movs	r2, #0
 8004976:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	2200      	movs	r2, #0
 800497e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	7c1b      	ldrb	r3, [r3, #16]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d109      	bne.n	800499e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004990:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004994:	2101      	movs	r1, #1
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f001 ff07 	bl	80067aa <USBD_LL_PrepareReceive>
 800499c:	e007      	b.n	80049ae <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80049a4:	2340      	movs	r3, #64	; 0x40
 80049a6:	2101      	movs	r1, #1
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f001 fefe 	bl	80067aa <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80049ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3710      	adds	r7, #16
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	460b      	mov	r3, r1
 80049c2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80049c8:	2181      	movs	r1, #129	; 0x81
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f001 fe29 	bl	8006622 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80049d6:	2101      	movs	r1, #1
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f001 fe22 	bl	8006622 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80049e6:	2182      	movs	r1, #130	; 0x82
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f001 fe1a 	bl	8006622 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00e      	beq.n	8004a1c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f001 ff0e 	bl	8006830 <USBD_static_free>
    pdev->pClassData = NULL;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8004a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3710      	adds	r7, #16
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8004a26:	b580      	push	{r7, lr}
 8004a28:	b086      	sub	sp, #24
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
 8004a2e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004a36:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8004a40:	2300      	movs	r3, #0
 8004a42:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d039      	beq.n	8004ac4 <USBD_CDC_Setup+0x9e>
 8004a50:	2b20      	cmp	r3, #32
 8004a52:	d17c      	bne.n	8004b4e <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	88db      	ldrh	r3, [r3, #6]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d029      	beq.n	8004ab0 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	b25b      	sxtb	r3, r3
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	da11      	bge.n	8004a8a <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	683a      	ldr	r2, [r7, #0]
 8004a70:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8004a72:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004a74:	683a      	ldr	r2, [r7, #0]
 8004a76:	88d2      	ldrh	r2, [r2, #6]
 8004a78:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8004a7a:	6939      	ldr	r1, [r7, #16]
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	88db      	ldrh	r3, [r3, #6]
 8004a80:	461a      	mov	r2, r3
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f001 f9f6 	bl	8005e74 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8004a88:	e068      	b.n	8004b5c <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	785a      	ldrb	r2, [r3, #1]
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	88db      	ldrh	r3, [r3, #6]
 8004a98:	b2da      	uxtb	r2, r3
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8004aa0:	6939      	ldr	r1, [r7, #16]
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	88db      	ldrh	r3, [r3, #6]
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f001 fa11 	bl	8005ed0 <USBD_CtlPrepareRx>
      break;
 8004aae:	e055      	b.n	8004b5c <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	683a      	ldr	r2, [r7, #0]
 8004aba:	7850      	ldrb	r0, [r2, #1]
 8004abc:	2200      	movs	r2, #0
 8004abe:	6839      	ldr	r1, [r7, #0]
 8004ac0:	4798      	blx	r3
      break;
 8004ac2:	e04b      	b.n	8004b5c <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	785b      	ldrb	r3, [r3, #1]
 8004ac8:	2b0a      	cmp	r3, #10
 8004aca:	d017      	beq.n	8004afc <USBD_CDC_Setup+0xd6>
 8004acc:	2b0b      	cmp	r3, #11
 8004ace:	d029      	beq.n	8004b24 <USBD_CDC_Setup+0xfe>
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d133      	bne.n	8004b3c <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004ada:	2b03      	cmp	r3, #3
 8004adc:	d107      	bne.n	8004aee <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8004ade:	f107 030c 	add.w	r3, r7, #12
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f001 f9c4 	bl	8005e74 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004aec:	e02e      	b.n	8004b4c <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8004aee:	6839      	ldr	r1, [r7, #0]
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f001 f955 	bl	8005da0 <USBD_CtlError>
            ret = USBD_FAIL;
 8004af6:	2302      	movs	r3, #2
 8004af8:	75fb      	strb	r3, [r7, #23]
          break;
 8004afa:	e027      	b.n	8004b4c <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004b02:	2b03      	cmp	r3, #3
 8004b04:	d107      	bne.n	8004b16 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8004b06:	f107 030f 	add.w	r3, r7, #15
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f001 f9b0 	bl	8005e74 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004b14:	e01a      	b.n	8004b4c <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8004b16:	6839      	ldr	r1, [r7, #0]
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	f001 f941 	bl	8005da0 <USBD_CtlError>
            ret = USBD_FAIL;
 8004b1e:	2302      	movs	r3, #2
 8004b20:	75fb      	strb	r3, [r7, #23]
          break;
 8004b22:	e013      	b.n	8004b4c <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004b2a:	2b03      	cmp	r3, #3
 8004b2c:	d00d      	beq.n	8004b4a <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8004b2e:	6839      	ldr	r1, [r7, #0]
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f001 f935 	bl	8005da0 <USBD_CtlError>
            ret = USBD_FAIL;
 8004b36:	2302      	movs	r3, #2
 8004b38:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8004b3a:	e006      	b.n	8004b4a <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8004b3c:	6839      	ldr	r1, [r7, #0]
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f001 f92e 	bl	8005da0 <USBD_CtlError>
          ret = USBD_FAIL;
 8004b44:	2302      	movs	r3, #2
 8004b46:	75fb      	strb	r3, [r7, #23]
          break;
 8004b48:	e000      	b.n	8004b4c <USBD_CDC_Setup+0x126>
          break;
 8004b4a:	bf00      	nop
      }
      break;
 8004b4c:	e006      	b.n	8004b5c <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8004b4e:	6839      	ldr	r1, [r7, #0]
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f001 f925 	bl	8005da0 <USBD_CtlError>
      ret = USBD_FAIL;
 8004b56:	2302      	movs	r3, #2
 8004b58:	75fb      	strb	r3, [r7, #23]
      break;
 8004b5a:	bf00      	nop
  }

  return ret;
 8004b5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3718      	adds	r7, #24
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b084      	sub	sp, #16
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
 8004b6e:	460b      	mov	r3, r1
 8004b70:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004b78:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004b80:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d037      	beq.n	8004bfc <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8004b8c:	78fa      	ldrb	r2, [r7, #3]
 8004b8e:	6879      	ldr	r1, [r7, #4]
 8004b90:	4613      	mov	r3, r2
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	4413      	add	r3, r2
 8004b96:	009b      	lsls	r3, r3, #2
 8004b98:	440b      	add	r3, r1
 8004b9a:	331c      	adds	r3, #28
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d026      	beq.n	8004bf0 <USBD_CDC_DataIn+0x8a>
 8004ba2:	78fa      	ldrb	r2, [r7, #3]
 8004ba4:	6879      	ldr	r1, [r7, #4]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	4413      	add	r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	440b      	add	r3, r1
 8004bb0:	331c      	adds	r3, #28
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	78fa      	ldrb	r2, [r7, #3]
 8004bb6:	68b9      	ldr	r1, [r7, #8]
 8004bb8:	0152      	lsls	r2, r2, #5
 8004bba:	440a      	add	r2, r1
 8004bbc:	3238      	adds	r2, #56	; 0x38
 8004bbe:	6812      	ldr	r2, [r2, #0]
 8004bc0:	fbb3 f1f2 	udiv	r1, r3, r2
 8004bc4:	fb02 f201 	mul.w	r2, r2, r1
 8004bc8:	1a9b      	subs	r3, r3, r2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d110      	bne.n	8004bf0 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8004bce:	78fa      	ldrb	r2, [r7, #3]
 8004bd0:	6879      	ldr	r1, [r7, #4]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	4413      	add	r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	440b      	add	r3, r1
 8004bdc:	331c      	adds	r3, #28
 8004bde:	2200      	movs	r2, #0
 8004be0:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8004be2:	78f9      	ldrb	r1, [r7, #3]
 8004be4:	2300      	movs	r3, #0
 8004be6:	2200      	movs	r2, #0
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f001 fdbb 	bl	8006764 <USBD_LL_Transmit>
 8004bee:	e003      	b.n	8004bf8 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	e000      	b.n	8004bfe <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8004bfc:	2302      	movs	r3, #2
  }
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b084      	sub	sp, #16
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
 8004c0e:	460b      	mov	r3, r1
 8004c10:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004c18:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8004c1a:	78fb      	ldrb	r3, [r7, #3]
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f001 fde6 	bl	80067f0 <USBD_LL_GetRxDataSize>
 8004c24:	4602      	mov	r2, r0
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d00d      	beq.n	8004c52 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8004c4a:	4611      	mov	r1, r2
 8004c4c:	4798      	blx	r3

    return USBD_OK;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	e000      	b.n	8004c54 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8004c52:	2302      	movs	r3, #2
  }
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3710      	adds	r7, #16
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004c6a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d015      	beq.n	8004ca2 <USBD_CDC_EP0_RxReady+0x46>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004c7c:	2bff      	cmp	r3, #255	; 0xff
 8004c7e:	d010      	beq.n	8004ca2 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8004c8e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004c96:	b292      	uxth	r2, r2
 8004c98:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	22ff      	movs	r2, #255	; 0xff
 8004c9e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3710      	adds	r7, #16
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2243      	movs	r2, #67	; 0x43
 8004cb8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8004cba:	4b03      	ldr	r3, [pc, #12]	; (8004cc8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	370c      	adds	r7, #12
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bc80      	pop	{r7}
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	200000a0 	.word	0x200000a0

08004ccc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2243      	movs	r2, #67	; 0x43
 8004cd8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8004cda:	4b03      	ldr	r3, [pc, #12]	; (8004ce8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bc80      	pop	{r7}
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	2000005c 	.word	0x2000005c

08004cec <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2243      	movs	r2, #67	; 0x43
 8004cf8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8004cfa:	4b03      	ldr	r3, [pc, #12]	; (8004d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	370c      	adds	r7, #12
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bc80      	pop	{r7}
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	200000e4 	.word	0x200000e4

08004d0c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	220a      	movs	r2, #10
 8004d18:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8004d1a:	4b03      	ldr	r3, [pc, #12]	; (8004d28 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	370c      	adds	r7, #12
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bc80      	pop	{r7}
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	20000018 	.word	0x20000018

08004d2c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b085      	sub	sp, #20
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8004d36:	2302      	movs	r3, #2
 8004d38:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d005      	beq.n	8004d4c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	683a      	ldr	r2, [r7, #0]
 8004d44:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8004d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3714      	adds	r7, #20
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bc80      	pop	{r7}
 8004d56:	4770      	bx	lr

08004d58 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b087      	sub	sp, #28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	4613      	mov	r3, r2
 8004d64:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004d6c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	68ba      	ldr	r2, [r7, #8]
 8004d72:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8004d76:	88fa      	ldrh	r2, [r7, #6]
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	371c      	adds	r7, #28
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bc80      	pop	{r7}
 8004d88:	4770      	bx	lr

08004d8a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b085      	sub	sp, #20
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004d9a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	683a      	ldr	r2, [r7, #0]
 8004da0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bc80      	pop	{r7}
 8004dae:	4770      	bx	lr

08004db0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004dbe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d01c      	beq.n	8004e04 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d115      	bne.n	8004e00 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8004df2:	b29b      	uxth	r3, r3
 8004df4:	2181      	movs	r1, #129	; 0x81
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f001 fcb4 	bl	8006764 <USBD_LL_Transmit>

      return USBD_OK;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	e002      	b.n	8004e06 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e000      	b.n	8004e06 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8004e04:	2302      	movs	r3, #2
  }
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3710      	adds	r7, #16
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}

08004e0e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b084      	sub	sp, #16
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004e1c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d017      	beq.n	8004e58 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	7c1b      	ldrb	r3, [r3, #16]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d109      	bne.n	8004e44 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004e36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e3a:	2101      	movs	r1, #1
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f001 fcb4 	bl	80067aa <USBD_LL_PrepareReceive>
 8004e42:	e007      	b.n	8004e54 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004e4a:	2340      	movs	r3, #64	; 0x40
 8004e4c:	2101      	movs	r1, #1
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f001 fcab 	bl	80067aa <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8004e54:	2300      	movs	r3, #0
 8004e56:	e000      	b.n	8004e5a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8004e58:	2302      	movs	r3, #2
  }
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}

08004e62 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8004e62:	b580      	push	{r7, lr}
 8004e64:	b084      	sub	sp, #16
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	60f8      	str	r0, [r7, #12]
 8004e6a:	60b9      	str	r1, [r7, #8]
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d101      	bne.n	8004e7a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8004e76:	2302      	movs	r3, #2
 8004e78:	e01a      	b.n	8004eb0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d003      	beq.n	8004e8c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d003      	beq.n	8004e9a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	68ba      	ldr	r2, [r7, #8]
 8004e96:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	79fa      	ldrb	r2, [r7, #7]
 8004ea6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f001 fb1f 	bl	80064ec <USBD_LL_Init>

  return USBD_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d006      	beq.n	8004eda <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	683a      	ldr	r2, [r7, #0]
 8004ed0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	73fb      	strb	r3, [r7, #15]
 8004ed8:	e001      	b.n	8004ede <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8004eda:	2302      	movs	r3, #2
 8004edc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8004ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3714      	adds	r7, #20
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bc80      	pop	{r7}
 8004ee8:	4770      	bx	lr

08004eea <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8004eea:	b580      	push	{r7, lr}
 8004eec:	b082      	sub	sp, #8
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f001 fb54 	bl	80065a0 <USBD_LL_Start>

  return USBD_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3708      	adds	r7, #8
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b083      	sub	sp, #12
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8004f0a:	2300      	movs	r3, #0
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bc80      	pop	{r7}
 8004f14:	4770      	bx	lr

08004f16 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b084      	sub	sp, #16
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
 8004f1e:	460b      	mov	r3, r1
 8004f20:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8004f22:	2302      	movs	r3, #2
 8004f24:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d00c      	beq.n	8004f4a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	78fa      	ldrb	r2, [r7, #3]
 8004f3a:	4611      	mov	r1, r2
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	4798      	blx	r3
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d101      	bne.n	8004f4a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8004f46:	2300      	movs	r3, #0
 8004f48:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8004f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	78fa      	ldrb	r2, [r7, #3]
 8004f6a:	4611      	mov	r1, r2
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	4798      	blx	r3

  return USBD_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3708      	adds	r7, #8
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b082      	sub	sp, #8
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
 8004f82:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8004f8a:	6839      	ldr	r1, [r7, #0]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f000 fecb 	bl	8005d28 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004fae:	f003 031f 	and.w	r3, r3, #31
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d00c      	beq.n	8004fd0 <USBD_LL_SetupStage+0x56>
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d302      	bcc.n	8004fc0 <USBD_LL_SetupStage+0x46>
 8004fba:	2b02      	cmp	r3, #2
 8004fbc:	d010      	beq.n	8004fe0 <USBD_LL_SetupStage+0x66>
 8004fbe:	e017      	b.n	8004ff0 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f000 f9cb 	bl	8005364 <USBD_StdDevReq>
      break;
 8004fce:	e01a      	b.n	8005006 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 fa2d 	bl	8005438 <USBD_StdItfReq>
      break;
 8004fde:	e012      	b.n	8005006 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 fa6b 	bl	80054c4 <USBD_StdEPReq>
      break;
 8004fee:	e00a      	b.n	8005006 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004ff6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f001 fb2e 	bl	8006660 <USBD_LL_StallEP>
      break;
 8005004:	bf00      	nop
  }

  return USBD_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	3708      	adds	r7, #8
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	460b      	mov	r3, r1
 800501a:	607a      	str	r2, [r7, #4]
 800501c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800501e:	7afb      	ldrb	r3, [r7, #11]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d14b      	bne.n	80050bc <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800502a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005032:	2b03      	cmp	r3, #3
 8005034:	d134      	bne.n	80050a0 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	68da      	ldr	r2, [r3, #12]
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	429a      	cmp	r2, r3
 8005040:	d919      	bls.n	8005076 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	68da      	ldr	r2, [r3, #12]
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	1ad2      	subs	r2, r2, r3
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	68da      	ldr	r2, [r3, #12]
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005058:	429a      	cmp	r2, r3
 800505a:	d203      	bcs.n	8005064 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8005060:	b29b      	uxth	r3, r3
 8005062:	e002      	b.n	800506a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005068:	b29b      	uxth	r3, r3
 800506a:	461a      	mov	r2, r3
 800506c:	6879      	ldr	r1, [r7, #4]
 800506e:	68f8      	ldr	r0, [r7, #12]
 8005070:	f000 ff4c 	bl	8005f0c <USBD_CtlContinueRx>
 8005074:	e038      	b.n	80050e8 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00a      	beq.n	8005098 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005088:	2b03      	cmp	r3, #3
 800508a:	d105      	bne.n	8005098 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005092:	691b      	ldr	r3, [r3, #16]
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 ff49 	bl	8005f30 <USBD_CtlSendStatus>
 800509e:	e023      	b.n	80050e8 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80050a6:	2b05      	cmp	r3, #5
 80050a8:	d11e      	bne.n	80050e8 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80050b2:	2100      	movs	r1, #0
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f001 fad3 	bl	8006660 <USBD_LL_StallEP>
 80050ba:	e015      	b.n	80050e8 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d00d      	beq.n	80050e4 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80050ce:	2b03      	cmp	r3, #3
 80050d0:	d108      	bne.n	80050e4 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	7afa      	ldrb	r2, [r7, #11]
 80050dc:	4611      	mov	r1, r2
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	4798      	blx	r3
 80050e2:	e001      	b.n	80050e8 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80050e4:	2302      	movs	r3, #2
 80050e6:	e000      	b.n	80050ea <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3718      	adds	r7, #24
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80050f2:	b580      	push	{r7, lr}
 80050f4:	b086      	sub	sp, #24
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	60f8      	str	r0, [r7, #12]
 80050fa:	460b      	mov	r3, r1
 80050fc:	607a      	str	r2, [r7, #4]
 80050fe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005100:	7afb      	ldrb	r3, [r7, #11]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d17f      	bne.n	8005206 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	3314      	adds	r3, #20
 800510a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005112:	2b02      	cmp	r3, #2
 8005114:	d15c      	bne.n	80051d0 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	68da      	ldr	r2, [r3, #12]
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	429a      	cmp	r2, r3
 8005120:	d915      	bls.n	800514e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	68da      	ldr	r2, [r3, #12]
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	691b      	ldr	r3, [r3, #16]
 800512a:	1ad2      	subs	r2, r2, r3
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	b29b      	uxth	r3, r3
 8005136:	461a      	mov	r2, r3
 8005138:	6879      	ldr	r1, [r7, #4]
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f000 feb6 	bl	8005eac <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005140:	2300      	movs	r3, #0
 8005142:	2200      	movs	r2, #0
 8005144:	2100      	movs	r1, #0
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f001 fb2f 	bl	80067aa <USBD_LL_PrepareReceive>
 800514c:	e04e      	b.n	80051ec <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	6912      	ldr	r2, [r2, #16]
 8005156:	fbb3 f1f2 	udiv	r1, r3, r2
 800515a:	fb02 f201 	mul.w	r2, r2, r1
 800515e:	1a9b      	subs	r3, r3, r2
 8005160:	2b00      	cmp	r3, #0
 8005162:	d11c      	bne.n	800519e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800516c:	429a      	cmp	r2, r3
 800516e:	d316      	bcc.n	800519e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	689a      	ldr	r2, [r3, #8]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800517a:	429a      	cmp	r2, r3
 800517c:	d20f      	bcs.n	800519e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800517e:	2200      	movs	r2, #0
 8005180:	2100      	movs	r1, #0
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 fe92 	bl	8005eac <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005190:	2300      	movs	r3, #0
 8005192:	2200      	movs	r2, #0
 8005194:	2100      	movs	r1, #0
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f001 fb07 	bl	80067aa <USBD_LL_PrepareReceive>
 800519c:	e026      	b.n	80051ec <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00a      	beq.n	80051c0 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80051b0:	2b03      	cmp	r3, #3
 80051b2:	d105      	bne.n	80051c0 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	68f8      	ldr	r0, [r7, #12]
 80051be:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80051c0:	2180      	movs	r1, #128	; 0x80
 80051c2:	68f8      	ldr	r0, [r7, #12]
 80051c4:	f001 fa4c 	bl	8006660 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f000 fec4 	bl	8005f56 <USBD_CtlReceiveStatus>
 80051ce:	e00d      	b.n	80051ec <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80051d6:	2b04      	cmp	r3, #4
 80051d8:	d004      	beq.n	80051e4 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d103      	bne.n	80051ec <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80051e4:	2180      	movs	r1, #128	; 0x80
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f001 fa3a 	bl	8006660 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d11d      	bne.n	8005232 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80051f6:	68f8      	ldr	r0, [r7, #12]
 80051f8:	f7ff fe83 	bl	8004f02 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005204:	e015      	b.n	8005232 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00d      	beq.n	800522e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8005218:	2b03      	cmp	r3, #3
 800521a:	d108      	bne.n	800522e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005222:	695b      	ldr	r3, [r3, #20]
 8005224:	7afa      	ldrb	r2, [r7, #11]
 8005226:	4611      	mov	r1, r2
 8005228:	68f8      	ldr	r0, [r7, #12]
 800522a:	4798      	blx	r3
 800522c:	e001      	b.n	8005232 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800522e:	2302      	movs	r3, #2
 8005230:	e000      	b.n	8005234 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	4618      	mov	r0, r3
 8005236:	3718      	adds	r7, #24
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}

0800523c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005244:	2340      	movs	r3, #64	; 0x40
 8005246:	2200      	movs	r2, #0
 8005248:	2100      	movs	r1, #0
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f001 f9c3 	bl	80065d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2240      	movs	r2, #64	; 0x40
 800525c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005260:	2340      	movs	r3, #64	; 0x40
 8005262:	2200      	movs	r2, #0
 8005264:	2180      	movs	r1, #128	; 0x80
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f001 f9b5 	bl	80065d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2240      	movs	r2, #64	; 0x40
 8005276:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800529c:	2b00      	cmp	r3, #0
 800529e:	d009      	beq.n	80052b4 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	6852      	ldr	r2, [r2, #4]
 80052ac:	b2d2      	uxtb	r2, r2
 80052ae:	4611      	mov	r1, r2
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	4798      	blx	r3
  }

  return USBD_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}

080052be <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80052be:	b480      	push	{r7}
 80052c0:	b083      	sub	sp, #12
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
 80052c6:	460b      	mov	r3, r1
 80052c8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	78fa      	ldrb	r2, [r7, #3]
 80052ce:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bc80      	pop	{r7}
 80052da:	4770      	bx	lr

080052dc <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2204      	movs	r2, #4
 80052f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	370c      	adds	r7, #12
 80052fe:	46bd      	mov	sp, r7
 8005300:	bc80      	pop	{r7}
 8005302:	4770      	bx	lr

08005304 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005304:	b480      	push	{r7}
 8005306:	b083      	sub	sp, #12
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005312:	2b04      	cmp	r3, #4
 8005314:	d105      	bne.n	8005322 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005322:	2300      	movs	r3, #0
}
 8005324:	4618      	mov	r0, r3
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	bc80      	pop	{r7}
 800532c:	4770      	bx	lr

0800532e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800532e:	b580      	push	{r7, lr}
 8005330:	b082      	sub	sp, #8
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800533c:	2b03      	cmp	r3, #3
 800533e:	d10b      	bne.n	8005358 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005346:	69db      	ldr	r3, [r3, #28]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d005      	beq.n	8005358 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005352:	69db      	ldr	r3, [r3, #28]
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	3708      	adds	r7, #8
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
	...

08005364 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800536e:	2300      	movs	r3, #0
 8005370:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	781b      	ldrb	r3, [r3, #0]
 8005376:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800537a:	2b20      	cmp	r3, #32
 800537c:	d004      	beq.n	8005388 <USBD_StdDevReq+0x24>
 800537e:	2b40      	cmp	r3, #64	; 0x40
 8005380:	d002      	beq.n	8005388 <USBD_StdDevReq+0x24>
 8005382:	2b00      	cmp	r3, #0
 8005384:	d008      	beq.n	8005398 <USBD_StdDevReq+0x34>
 8005386:	e04c      	b.n	8005422 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	6839      	ldr	r1, [r7, #0]
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	4798      	blx	r3
      break;
 8005396:	e049      	b.n	800542c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	785b      	ldrb	r3, [r3, #1]
 800539c:	2b09      	cmp	r3, #9
 800539e:	d83a      	bhi.n	8005416 <USBD_StdDevReq+0xb2>
 80053a0:	a201      	add	r2, pc, #4	; (adr r2, 80053a8 <USBD_StdDevReq+0x44>)
 80053a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a6:	bf00      	nop
 80053a8:	080053f9 	.word	0x080053f9
 80053ac:	0800540d 	.word	0x0800540d
 80053b0:	08005417 	.word	0x08005417
 80053b4:	08005403 	.word	0x08005403
 80053b8:	08005417 	.word	0x08005417
 80053bc:	080053db 	.word	0x080053db
 80053c0:	080053d1 	.word	0x080053d1
 80053c4:	08005417 	.word	0x08005417
 80053c8:	080053ef 	.word	0x080053ef
 80053cc:	080053e5 	.word	0x080053e5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80053d0:	6839      	ldr	r1, [r7, #0]
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f9d4 	bl	8005780 <USBD_GetDescriptor>
          break;
 80053d8:	e022      	b.n	8005420 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80053da:	6839      	ldr	r1, [r7, #0]
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 fb37 	bl	8005a50 <USBD_SetAddress>
          break;
 80053e2:	e01d      	b.n	8005420 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80053e4:	6839      	ldr	r1, [r7, #0]
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 fb74 	bl	8005ad4 <USBD_SetConfig>
          break;
 80053ec:	e018      	b.n	8005420 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80053ee:	6839      	ldr	r1, [r7, #0]
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 fbfd 	bl	8005bf0 <USBD_GetConfig>
          break;
 80053f6:	e013      	b.n	8005420 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80053f8:	6839      	ldr	r1, [r7, #0]
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 fc2c 	bl	8005c58 <USBD_GetStatus>
          break;
 8005400:	e00e      	b.n	8005420 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005402:	6839      	ldr	r1, [r7, #0]
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 fc5a 	bl	8005cbe <USBD_SetFeature>
          break;
 800540a:	e009      	b.n	8005420 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800540c:	6839      	ldr	r1, [r7, #0]
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 fc69 	bl	8005ce6 <USBD_ClrFeature>
          break;
 8005414:	e004      	b.n	8005420 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8005416:	6839      	ldr	r1, [r7, #0]
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 fcc1 	bl	8005da0 <USBD_CtlError>
          break;
 800541e:	bf00      	nop
      }
      break;
 8005420:	e004      	b.n	800542c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8005422:	6839      	ldr	r1, [r7, #0]
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 fcbb 	bl	8005da0 <USBD_CtlError>
      break;
 800542a:	bf00      	nop
  }

  return ret;
 800542c:	7bfb      	ldrb	r3, [r7, #15]
}
 800542e:	4618      	mov	r0, r3
 8005430:	3710      	adds	r7, #16
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
 8005436:	bf00      	nop

08005438 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005442:	2300      	movs	r3, #0
 8005444:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800544e:	2b20      	cmp	r3, #32
 8005450:	d003      	beq.n	800545a <USBD_StdItfReq+0x22>
 8005452:	2b40      	cmp	r3, #64	; 0x40
 8005454:	d001      	beq.n	800545a <USBD_StdItfReq+0x22>
 8005456:	2b00      	cmp	r3, #0
 8005458:	d12a      	bne.n	80054b0 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005460:	3b01      	subs	r3, #1
 8005462:	2b02      	cmp	r3, #2
 8005464:	d81d      	bhi.n	80054a2 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	889b      	ldrh	r3, [r3, #4]
 800546a:	b2db      	uxtb	r3, r3
 800546c:	2b01      	cmp	r3, #1
 800546e:	d813      	bhi.n	8005498 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	6839      	ldr	r1, [r7, #0]
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	4798      	blx	r3
 800547e:	4603      	mov	r3, r0
 8005480:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	88db      	ldrh	r3, [r3, #6]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d110      	bne.n	80054ac <USBD_StdItfReq+0x74>
 800548a:	7bfb      	ldrb	r3, [r7, #15]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d10d      	bne.n	80054ac <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f000 fd4d 	bl	8005f30 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005496:	e009      	b.n	80054ac <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8005498:	6839      	ldr	r1, [r7, #0]
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 fc80 	bl	8005da0 <USBD_CtlError>
          break;
 80054a0:	e004      	b.n	80054ac <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 80054a2:	6839      	ldr	r1, [r7, #0]
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f000 fc7b 	bl	8005da0 <USBD_CtlError>
          break;
 80054aa:	e000      	b.n	80054ae <USBD_StdItfReq+0x76>
          break;
 80054ac:	bf00      	nop
      }
      break;
 80054ae:	e004      	b.n	80054ba <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 80054b0:	6839      	ldr	r1, [r7, #0]
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 fc74 	bl	8005da0 <USBD_CtlError>
      break;
 80054b8:	bf00      	nop
  }

  return USBD_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3710      	adds	r7, #16
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80054ce:	2300      	movs	r3, #0
 80054d0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	889b      	ldrh	r3, [r3, #4]
 80054d6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	781b      	ldrb	r3, [r3, #0]
 80054dc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80054e0:	2b20      	cmp	r3, #32
 80054e2:	d004      	beq.n	80054ee <USBD_StdEPReq+0x2a>
 80054e4:	2b40      	cmp	r3, #64	; 0x40
 80054e6:	d002      	beq.n	80054ee <USBD_StdEPReq+0x2a>
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d008      	beq.n	80054fe <USBD_StdEPReq+0x3a>
 80054ec:	e13d      	b.n	800576a <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	6839      	ldr	r1, [r7, #0]
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	4798      	blx	r3
      break;
 80054fc:	e13a      	b.n	8005774 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005506:	2b20      	cmp	r3, #32
 8005508:	d10a      	bne.n	8005520 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	6839      	ldr	r1, [r7, #0]
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	4798      	blx	r3
 8005518:	4603      	mov	r3, r0
 800551a:	73fb      	strb	r3, [r7, #15]

        return ret;
 800551c:	7bfb      	ldrb	r3, [r7, #15]
 800551e:	e12a      	b.n	8005776 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	785b      	ldrb	r3, [r3, #1]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d03e      	beq.n	80055a6 <USBD_StdEPReq+0xe2>
 8005528:	2b03      	cmp	r3, #3
 800552a:	d002      	beq.n	8005532 <USBD_StdEPReq+0x6e>
 800552c:	2b00      	cmp	r3, #0
 800552e:	d070      	beq.n	8005612 <USBD_StdEPReq+0x14e>
 8005530:	e115      	b.n	800575e <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005538:	2b02      	cmp	r3, #2
 800553a:	d002      	beq.n	8005542 <USBD_StdEPReq+0x7e>
 800553c:	2b03      	cmp	r3, #3
 800553e:	d015      	beq.n	800556c <USBD_StdEPReq+0xa8>
 8005540:	e02b      	b.n	800559a <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005542:	7bbb      	ldrb	r3, [r7, #14]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00c      	beq.n	8005562 <USBD_StdEPReq+0x9e>
 8005548:	7bbb      	ldrb	r3, [r7, #14]
 800554a:	2b80      	cmp	r3, #128	; 0x80
 800554c:	d009      	beq.n	8005562 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800554e:	7bbb      	ldrb	r3, [r7, #14]
 8005550:	4619      	mov	r1, r3
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f001 f884 	bl	8006660 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005558:	2180      	movs	r1, #128	; 0x80
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f001 f880 	bl	8006660 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005560:	e020      	b.n	80055a4 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8005562:	6839      	ldr	r1, [r7, #0]
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f000 fc1b 	bl	8005da0 <USBD_CtlError>
              break;
 800556a:	e01b      	b.n	80055a4 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	885b      	ldrh	r3, [r3, #2]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d10e      	bne.n	8005592 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8005574:	7bbb      	ldrb	r3, [r7, #14]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00b      	beq.n	8005592 <USBD_StdEPReq+0xce>
 800557a:	7bbb      	ldrb	r3, [r7, #14]
 800557c:	2b80      	cmp	r3, #128	; 0x80
 800557e:	d008      	beq.n	8005592 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	88db      	ldrh	r3, [r3, #6]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d104      	bne.n	8005592 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8005588:	7bbb      	ldrb	r3, [r7, #14]
 800558a:	4619      	mov	r1, r3
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f001 f867 	bl	8006660 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 fccc 	bl	8005f30 <USBD_CtlSendStatus>

              break;
 8005598:	e004      	b.n	80055a4 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800559a:	6839      	ldr	r1, [r7, #0]
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 fbff 	bl	8005da0 <USBD_CtlError>
              break;
 80055a2:	bf00      	nop
          }
          break;
 80055a4:	e0e0      	b.n	8005768 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80055ac:	2b02      	cmp	r3, #2
 80055ae:	d002      	beq.n	80055b6 <USBD_StdEPReq+0xf2>
 80055b0:	2b03      	cmp	r3, #3
 80055b2:	d015      	beq.n	80055e0 <USBD_StdEPReq+0x11c>
 80055b4:	e026      	b.n	8005604 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80055b6:	7bbb      	ldrb	r3, [r7, #14]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00c      	beq.n	80055d6 <USBD_StdEPReq+0x112>
 80055bc:	7bbb      	ldrb	r3, [r7, #14]
 80055be:	2b80      	cmp	r3, #128	; 0x80
 80055c0:	d009      	beq.n	80055d6 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80055c2:	7bbb      	ldrb	r3, [r7, #14]
 80055c4:	4619      	mov	r1, r3
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f001 f84a 	bl	8006660 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80055cc:	2180      	movs	r1, #128	; 0x80
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f001 f846 	bl	8006660 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80055d4:	e01c      	b.n	8005610 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80055d6:	6839      	ldr	r1, [r7, #0]
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f000 fbe1 	bl	8005da0 <USBD_CtlError>
              break;
 80055de:	e017      	b.n	8005610 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	885b      	ldrh	r3, [r3, #2]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d112      	bne.n	800560e <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80055e8:	7bbb      	ldrb	r3, [r7, #14]
 80055ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d004      	beq.n	80055fc <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80055f2:	7bbb      	ldrb	r3, [r7, #14]
 80055f4:	4619      	mov	r1, r3
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f001 f851 	bl	800669e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 fc97 	bl	8005f30 <USBD_CtlSendStatus>
              }
              break;
 8005602:	e004      	b.n	800560e <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8005604:	6839      	ldr	r1, [r7, #0]
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 fbca 	bl	8005da0 <USBD_CtlError>
              break;
 800560c:	e000      	b.n	8005610 <USBD_StdEPReq+0x14c>
              break;
 800560e:	bf00      	nop
          }
          break;
 8005610:	e0aa      	b.n	8005768 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005618:	2b02      	cmp	r3, #2
 800561a:	d002      	beq.n	8005622 <USBD_StdEPReq+0x15e>
 800561c:	2b03      	cmp	r3, #3
 800561e:	d032      	beq.n	8005686 <USBD_StdEPReq+0x1c2>
 8005620:	e097      	b.n	8005752 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005622:	7bbb      	ldrb	r3, [r7, #14]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d007      	beq.n	8005638 <USBD_StdEPReq+0x174>
 8005628:	7bbb      	ldrb	r3, [r7, #14]
 800562a:	2b80      	cmp	r3, #128	; 0x80
 800562c:	d004      	beq.n	8005638 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800562e:	6839      	ldr	r1, [r7, #0]
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 fbb5 	bl	8005da0 <USBD_CtlError>
                break;
 8005636:	e091      	b.n	800575c <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005638:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800563c:	2b00      	cmp	r3, #0
 800563e:	da0b      	bge.n	8005658 <USBD_StdEPReq+0x194>
 8005640:	7bbb      	ldrb	r3, [r7, #14]
 8005642:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005646:	4613      	mov	r3, r2
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	4413      	add	r3, r2
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	3310      	adds	r3, #16
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	4413      	add	r3, r2
 8005654:	3304      	adds	r3, #4
 8005656:	e00b      	b.n	8005670 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005658:	7bbb      	ldrb	r3, [r7, #14]
 800565a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800565e:	4613      	mov	r3, r2
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	4413      	add	r3, r2
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	4413      	add	r3, r2
 800566e:	3304      	adds	r3, #4
 8005670:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	2200      	movs	r2, #0
 8005676:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2202      	movs	r2, #2
 800567c:	4619      	mov	r1, r3
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 fbf8 	bl	8005e74 <USBD_CtlSendData>
              break;
 8005684:	e06a      	b.n	800575c <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8005686:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800568a:	2b00      	cmp	r3, #0
 800568c:	da11      	bge.n	80056b2 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800568e:	7bbb      	ldrb	r3, [r7, #14]
 8005690:	f003 020f 	and.w	r2, r3, #15
 8005694:	6879      	ldr	r1, [r7, #4]
 8005696:	4613      	mov	r3, r2
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	4413      	add	r3, r2
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	440b      	add	r3, r1
 80056a0:	3318      	adds	r3, #24
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d117      	bne.n	80056d8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80056a8:	6839      	ldr	r1, [r7, #0]
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 fb78 	bl	8005da0 <USBD_CtlError>
                  break;
 80056b0:	e054      	b.n	800575c <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80056b2:	7bbb      	ldrb	r3, [r7, #14]
 80056b4:	f003 020f 	and.w	r2, r3, #15
 80056b8:	6879      	ldr	r1, [r7, #4]
 80056ba:	4613      	mov	r3, r2
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	4413      	add	r3, r2
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	440b      	add	r3, r1
 80056c4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d104      	bne.n	80056d8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80056ce:	6839      	ldr	r1, [r7, #0]
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 fb65 	bl	8005da0 <USBD_CtlError>
                  break;
 80056d6:	e041      	b.n	800575c <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80056d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	da0b      	bge.n	80056f8 <USBD_StdEPReq+0x234>
 80056e0:	7bbb      	ldrb	r3, [r7, #14]
 80056e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80056e6:	4613      	mov	r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	4413      	add	r3, r2
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	3310      	adds	r3, #16
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	4413      	add	r3, r2
 80056f4:	3304      	adds	r3, #4
 80056f6:	e00b      	b.n	8005710 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80056f8:	7bbb      	ldrb	r3, [r7, #14]
 80056fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80056fe:	4613      	mov	r3, r2
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	4413      	add	r3, r2
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	4413      	add	r3, r2
 800570e:	3304      	adds	r3, #4
 8005710:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005712:	7bbb      	ldrb	r3, [r7, #14]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d002      	beq.n	800571e <USBD_StdEPReq+0x25a>
 8005718:	7bbb      	ldrb	r3, [r7, #14]
 800571a:	2b80      	cmp	r3, #128	; 0x80
 800571c:	d103      	bne.n	8005726 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	2200      	movs	r2, #0
 8005722:	601a      	str	r2, [r3, #0]
 8005724:	e00e      	b.n	8005744 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8005726:	7bbb      	ldrb	r3, [r7, #14]
 8005728:	4619      	mov	r1, r3
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 ffd6 	bl	80066dc <USBD_LL_IsStallEP>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d003      	beq.n	800573e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	2201      	movs	r2, #1
 800573a:	601a      	str	r2, [r3, #0]
 800573c:	e002      	b.n	8005744 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	2200      	movs	r2, #0
 8005742:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	2202      	movs	r2, #2
 8005748:	4619      	mov	r1, r3
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 fb92 	bl	8005e74 <USBD_CtlSendData>
              break;
 8005750:	e004      	b.n	800575c <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8005752:	6839      	ldr	r1, [r7, #0]
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 fb23 	bl	8005da0 <USBD_CtlError>
              break;
 800575a:	bf00      	nop
          }
          break;
 800575c:	e004      	b.n	8005768 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800575e:	6839      	ldr	r1, [r7, #0]
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f000 fb1d 	bl	8005da0 <USBD_CtlError>
          break;
 8005766:	bf00      	nop
      }
      break;
 8005768:	e004      	b.n	8005774 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800576a:	6839      	ldr	r1, [r7, #0]
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 fb17 	bl	8005da0 <USBD_CtlError>
      break;
 8005772:	bf00      	nop
  }

  return ret;
 8005774:	7bfb      	ldrb	r3, [r7, #15]
}
 8005776:	4618      	mov	r0, r3
 8005778:	3710      	adds	r7, #16
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
	...

08005780 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800578a:	2300      	movs	r3, #0
 800578c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800578e:	2300      	movs	r3, #0
 8005790:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8005792:	2300      	movs	r3, #0
 8005794:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	885b      	ldrh	r3, [r3, #2]
 800579a:	0a1b      	lsrs	r3, r3, #8
 800579c:	b29b      	uxth	r3, r3
 800579e:	3b01      	subs	r3, #1
 80057a0:	2b06      	cmp	r3, #6
 80057a2:	f200 8128 	bhi.w	80059f6 <USBD_GetDescriptor+0x276>
 80057a6:	a201      	add	r2, pc, #4	; (adr r2, 80057ac <USBD_GetDescriptor+0x2c>)
 80057a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ac:	080057c9 	.word	0x080057c9
 80057b0:	080057e1 	.word	0x080057e1
 80057b4:	08005821 	.word	0x08005821
 80057b8:	080059f7 	.word	0x080059f7
 80057bc:	080059f7 	.word	0x080059f7
 80057c0:	08005997 	.word	0x08005997
 80057c4:	080059c3 	.word	0x080059c3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	7c12      	ldrb	r2, [r2, #16]
 80057d4:	f107 0108 	add.w	r1, r7, #8
 80057d8:	4610      	mov	r0, r2
 80057da:	4798      	blx	r3
 80057dc:	60f8      	str	r0, [r7, #12]
      break;
 80057de:	e112      	b.n	8005a06 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	7c1b      	ldrb	r3, [r3, #16]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d10d      	bne.n	8005804 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80057ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f0:	f107 0208 	add.w	r2, r7, #8
 80057f4:	4610      	mov	r0, r2
 80057f6:	4798      	blx	r3
 80057f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	3301      	adds	r3, #1
 80057fe:	2202      	movs	r2, #2
 8005800:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8005802:	e100      	b.n	8005a06 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800580a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800580c:	f107 0208 	add.w	r2, r7, #8
 8005810:	4610      	mov	r0, r2
 8005812:	4798      	blx	r3
 8005814:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	3301      	adds	r3, #1
 800581a:	2202      	movs	r2, #2
 800581c:	701a      	strb	r2, [r3, #0]
      break;
 800581e:	e0f2      	b.n	8005a06 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	885b      	ldrh	r3, [r3, #2]
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b05      	cmp	r3, #5
 8005828:	f200 80ac 	bhi.w	8005984 <USBD_GetDescriptor+0x204>
 800582c:	a201      	add	r2, pc, #4	; (adr r2, 8005834 <USBD_GetDescriptor+0xb4>)
 800582e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005832:	bf00      	nop
 8005834:	0800584d 	.word	0x0800584d
 8005838:	08005881 	.word	0x08005881
 800583c:	080058b5 	.word	0x080058b5
 8005840:	080058e9 	.word	0x080058e9
 8005844:	0800591d 	.word	0x0800591d
 8005848:	08005951 	.word	0x08005951
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00b      	beq.n	8005870 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	7c12      	ldrb	r2, [r2, #16]
 8005864:	f107 0108 	add.w	r1, r7, #8
 8005868:	4610      	mov	r0, r2
 800586a:	4798      	blx	r3
 800586c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800586e:	e091      	b.n	8005994 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005870:	6839      	ldr	r1, [r7, #0]
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 fa94 	bl	8005da0 <USBD_CtlError>
            err++;
 8005878:	7afb      	ldrb	r3, [r7, #11]
 800587a:	3301      	adds	r3, #1
 800587c:	72fb      	strb	r3, [r7, #11]
          break;
 800587e:	e089      	b.n	8005994 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d00b      	beq.n	80058a4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	7c12      	ldrb	r2, [r2, #16]
 8005898:	f107 0108 	add.w	r1, r7, #8
 800589c:	4610      	mov	r0, r2
 800589e:	4798      	blx	r3
 80058a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80058a2:	e077      	b.n	8005994 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80058a4:	6839      	ldr	r1, [r7, #0]
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 fa7a 	bl	8005da0 <USBD_CtlError>
            err++;
 80058ac:	7afb      	ldrb	r3, [r7, #11]
 80058ae:	3301      	adds	r3, #1
 80058b0:	72fb      	strb	r3, [r7, #11]
          break;
 80058b2:	e06f      	b.n	8005994 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d00b      	beq.n	80058d8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	7c12      	ldrb	r2, [r2, #16]
 80058cc:	f107 0108 	add.w	r1, r7, #8
 80058d0:	4610      	mov	r0, r2
 80058d2:	4798      	blx	r3
 80058d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80058d6:	e05d      	b.n	8005994 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80058d8:	6839      	ldr	r1, [r7, #0]
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 fa60 	bl	8005da0 <USBD_CtlError>
            err++;
 80058e0:	7afb      	ldrb	r3, [r7, #11]
 80058e2:	3301      	adds	r3, #1
 80058e4:	72fb      	strb	r3, [r7, #11]
          break;
 80058e6:	e055      	b.n	8005994 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80058ee:	691b      	ldr	r3, [r3, #16]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d00b      	beq.n	800590c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80058fa:	691b      	ldr	r3, [r3, #16]
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	7c12      	ldrb	r2, [r2, #16]
 8005900:	f107 0108 	add.w	r1, r7, #8
 8005904:	4610      	mov	r0, r2
 8005906:	4798      	blx	r3
 8005908:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800590a:	e043      	b.n	8005994 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800590c:	6839      	ldr	r1, [r7, #0]
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 fa46 	bl	8005da0 <USBD_CtlError>
            err++;
 8005914:	7afb      	ldrb	r3, [r7, #11]
 8005916:	3301      	adds	r3, #1
 8005918:	72fb      	strb	r3, [r7, #11]
          break;
 800591a:	e03b      	b.n	8005994 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005922:	695b      	ldr	r3, [r3, #20]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00b      	beq.n	8005940 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800592e:	695b      	ldr	r3, [r3, #20]
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	7c12      	ldrb	r2, [r2, #16]
 8005934:	f107 0108 	add.w	r1, r7, #8
 8005938:	4610      	mov	r0, r2
 800593a:	4798      	blx	r3
 800593c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800593e:	e029      	b.n	8005994 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005940:	6839      	ldr	r1, [r7, #0]
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 fa2c 	bl	8005da0 <USBD_CtlError>
            err++;
 8005948:	7afb      	ldrb	r3, [r7, #11]
 800594a:	3301      	adds	r3, #1
 800594c:	72fb      	strb	r3, [r7, #11]
          break;
 800594e:	e021      	b.n	8005994 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d00b      	beq.n	8005974 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005962:	699b      	ldr	r3, [r3, #24]
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	7c12      	ldrb	r2, [r2, #16]
 8005968:	f107 0108 	add.w	r1, r7, #8
 800596c:	4610      	mov	r0, r2
 800596e:	4798      	blx	r3
 8005970:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005972:	e00f      	b.n	8005994 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005974:	6839      	ldr	r1, [r7, #0]
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 fa12 	bl	8005da0 <USBD_CtlError>
            err++;
 800597c:	7afb      	ldrb	r3, [r7, #11]
 800597e:	3301      	adds	r3, #1
 8005980:	72fb      	strb	r3, [r7, #11]
          break;
 8005982:	e007      	b.n	8005994 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8005984:	6839      	ldr	r1, [r7, #0]
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 fa0a 	bl	8005da0 <USBD_CtlError>
          err++;
 800598c:	7afb      	ldrb	r3, [r7, #11]
 800598e:	3301      	adds	r3, #1
 8005990:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8005992:	e038      	b.n	8005a06 <USBD_GetDescriptor+0x286>
 8005994:	e037      	b.n	8005a06 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	7c1b      	ldrb	r3, [r3, #16]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d109      	bne.n	80059b2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059a6:	f107 0208 	add.w	r2, r7, #8
 80059aa:	4610      	mov	r0, r2
 80059ac:	4798      	blx	r3
 80059ae:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80059b0:	e029      	b.n	8005a06 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80059b2:	6839      	ldr	r1, [r7, #0]
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 f9f3 	bl	8005da0 <USBD_CtlError>
        err++;
 80059ba:	7afb      	ldrb	r3, [r7, #11]
 80059bc:	3301      	adds	r3, #1
 80059be:	72fb      	strb	r3, [r7, #11]
      break;
 80059c0:	e021      	b.n	8005a06 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	7c1b      	ldrb	r3, [r3, #16]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10d      	bne.n	80059e6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d2:	f107 0208 	add.w	r2, r7, #8
 80059d6:	4610      	mov	r0, r2
 80059d8:	4798      	blx	r3
 80059da:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	3301      	adds	r3, #1
 80059e0:	2207      	movs	r2, #7
 80059e2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80059e4:	e00f      	b.n	8005a06 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80059e6:	6839      	ldr	r1, [r7, #0]
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f9d9 	bl	8005da0 <USBD_CtlError>
        err++;
 80059ee:	7afb      	ldrb	r3, [r7, #11]
 80059f0:	3301      	adds	r3, #1
 80059f2:	72fb      	strb	r3, [r7, #11]
      break;
 80059f4:	e007      	b.n	8005a06 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80059f6:	6839      	ldr	r1, [r7, #0]
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f000 f9d1 	bl	8005da0 <USBD_CtlError>
      err++;
 80059fe:	7afb      	ldrb	r3, [r7, #11]
 8005a00:	3301      	adds	r3, #1
 8005a02:	72fb      	strb	r3, [r7, #11]
      break;
 8005a04:	bf00      	nop
  }

  if (err != 0U)
 8005a06:	7afb      	ldrb	r3, [r7, #11]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d11c      	bne.n	8005a46 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8005a0c:	893b      	ldrh	r3, [r7, #8]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d011      	beq.n	8005a36 <USBD_GetDescriptor+0x2b6>
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	88db      	ldrh	r3, [r3, #6]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00d      	beq.n	8005a36 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	88da      	ldrh	r2, [r3, #6]
 8005a1e:	893b      	ldrh	r3, [r7, #8]
 8005a20:	4293      	cmp	r3, r2
 8005a22:	bf28      	it	cs
 8005a24:	4613      	movcs	r3, r2
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8005a2a:	893b      	ldrh	r3, [r7, #8]
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	68f9      	ldr	r1, [r7, #12]
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 fa1f 	bl	8005e74 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	88db      	ldrh	r3, [r3, #6]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d104      	bne.n	8005a48 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 fa76 	bl	8005f30 <USBD_CtlSendStatus>
 8005a44:	e000      	b.n	8005a48 <USBD_GetDescriptor+0x2c8>
    return;
 8005a46:	bf00      	nop
    }
  }
}
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop

08005a50 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	889b      	ldrh	r3, [r3, #4]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d130      	bne.n	8005ac4 <USBD_SetAddress+0x74>
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	88db      	ldrh	r3, [r3, #6]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d12c      	bne.n	8005ac4 <USBD_SetAddress+0x74>
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	885b      	ldrh	r3, [r3, #2]
 8005a6e:	2b7f      	cmp	r3, #127	; 0x7f
 8005a70:	d828      	bhi.n	8005ac4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	885b      	ldrh	r3, [r3, #2]
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a7c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a84:	2b03      	cmp	r3, #3
 8005a86:	d104      	bne.n	8005a92 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8005a88:	6839      	ldr	r1, [r7, #0]
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 f988 	bl	8005da0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a90:	e01c      	b.n	8005acc <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	7bfa      	ldrb	r2, [r7, #15]
 8005a96:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8005a9a:	7bfb      	ldrb	r3, [r7, #15]
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 fe41 	bl	8006726 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 fa43 	bl	8005f30 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8005aaa:	7bfb      	ldrb	r3, [r7, #15]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d004      	beq.n	8005aba <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2202      	movs	r2, #2
 8005ab4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ab8:	e008      	b.n	8005acc <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ac2:	e003      	b.n	8005acc <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8005ac4:	6839      	ldr	r1, [r7, #0]
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f96a 	bl	8005da0 <USBD_CtlError>
  }
}
 8005acc:	bf00      	nop
 8005ace:	3710      	adds	r7, #16
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b082      	sub	sp, #8
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	885b      	ldrh	r3, [r3, #2]
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	4b41      	ldr	r3, [pc, #260]	; (8005bec <USBD_SetConfig+0x118>)
 8005ae6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005ae8:	4b40      	ldr	r3, [pc, #256]	; (8005bec <USBD_SetConfig+0x118>)
 8005aea:	781b      	ldrb	r3, [r3, #0]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d904      	bls.n	8005afa <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8005af0:	6839      	ldr	r1, [r7, #0]
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f954 	bl	8005da0 <USBD_CtlError>
 8005af8:	e075      	b.n	8005be6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b00:	2b02      	cmp	r3, #2
 8005b02:	d002      	beq.n	8005b0a <USBD_SetConfig+0x36>
 8005b04:	2b03      	cmp	r3, #3
 8005b06:	d023      	beq.n	8005b50 <USBD_SetConfig+0x7c>
 8005b08:	e062      	b.n	8005bd0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8005b0a:	4b38      	ldr	r3, [pc, #224]	; (8005bec <USBD_SetConfig+0x118>)
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d01a      	beq.n	8005b48 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8005b12:	4b36      	ldr	r3, [pc, #216]	; (8005bec <USBD_SetConfig+0x118>)
 8005b14:	781b      	ldrb	r3, [r3, #0]
 8005b16:	461a      	mov	r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2203      	movs	r2, #3
 8005b20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8005b24:	4b31      	ldr	r3, [pc, #196]	; (8005bec <USBD_SetConfig+0x118>)
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	4619      	mov	r1, r3
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f7ff f9f3 	bl	8004f16 <USBD_SetClassConfig>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d104      	bne.n	8005b40 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8005b36:	6839      	ldr	r1, [r7, #0]
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 f931 	bl	8005da0 <USBD_CtlError>
            return;
 8005b3e:	e052      	b.n	8005be6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 f9f5 	bl	8005f30 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8005b46:	e04e      	b.n	8005be6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 f9f1 	bl	8005f30 <USBD_CtlSendStatus>
        break;
 8005b4e:	e04a      	b.n	8005be6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8005b50:	4b26      	ldr	r3, [pc, #152]	; (8005bec <USBD_SetConfig+0x118>)
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d112      	bne.n	8005b7e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8005b60:	4b22      	ldr	r3, [pc, #136]	; (8005bec <USBD_SetConfig+0x118>)
 8005b62:	781b      	ldrb	r3, [r3, #0]
 8005b64:	461a      	mov	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8005b6a:	4b20      	ldr	r3, [pc, #128]	; (8005bec <USBD_SetConfig+0x118>)
 8005b6c:	781b      	ldrb	r3, [r3, #0]
 8005b6e:	4619      	mov	r1, r3
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f7ff f9ef 	bl	8004f54 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 f9da 	bl	8005f30 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8005b7c:	e033      	b.n	8005be6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8005b7e:	4b1b      	ldr	r3, [pc, #108]	; (8005bec <USBD_SetConfig+0x118>)
 8005b80:	781b      	ldrb	r3, [r3, #0]
 8005b82:	461a      	mov	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d01d      	beq.n	8005bc8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	4619      	mov	r1, r3
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f7ff f9dd 	bl	8004f54 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8005b9a:	4b14      	ldr	r3, [pc, #80]	; (8005bec <USBD_SetConfig+0x118>)
 8005b9c:	781b      	ldrb	r3, [r3, #0]
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8005ba4:	4b11      	ldr	r3, [pc, #68]	; (8005bec <USBD_SetConfig+0x118>)
 8005ba6:	781b      	ldrb	r3, [r3, #0]
 8005ba8:	4619      	mov	r1, r3
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f7ff f9b3 	bl	8004f16 <USBD_SetClassConfig>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d104      	bne.n	8005bc0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8005bb6:	6839      	ldr	r1, [r7, #0]
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f000 f8f1 	bl	8005da0 <USBD_CtlError>
            return;
 8005bbe:	e012      	b.n	8005be6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 f9b5 	bl	8005f30 <USBD_CtlSendStatus>
        break;
 8005bc6:	e00e      	b.n	8005be6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f000 f9b1 	bl	8005f30 <USBD_CtlSendStatus>
        break;
 8005bce:	e00a      	b.n	8005be6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8005bd0:	6839      	ldr	r1, [r7, #0]
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f000 f8e4 	bl	8005da0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8005bd8:	4b04      	ldr	r3, [pc, #16]	; (8005bec <USBD_SetConfig+0x118>)
 8005bda:	781b      	ldrb	r3, [r3, #0]
 8005bdc:	4619      	mov	r1, r3
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f7ff f9b8 	bl	8004f54 <USBD_ClrClassConfig>
        break;
 8005be4:	bf00      	nop
    }
  }
}
 8005be6:	3708      	adds	r7, #8
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	20000720 	.word	0x20000720

08005bf0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b082      	sub	sp, #8
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	88db      	ldrh	r3, [r3, #6]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d004      	beq.n	8005c0c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8005c02:	6839      	ldr	r1, [r7, #0]
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 f8cb 	bl	8005da0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8005c0a:	e021      	b.n	8005c50 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	db17      	blt.n	8005c46 <USBD_GetConfig+0x56>
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	dd02      	ble.n	8005c20 <USBD_GetConfig+0x30>
 8005c1a:	2b03      	cmp	r3, #3
 8005c1c:	d00b      	beq.n	8005c36 <USBD_GetConfig+0x46>
 8005c1e:	e012      	b.n	8005c46 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	3308      	adds	r3, #8
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f920 	bl	8005e74 <USBD_CtlSendData>
        break;
 8005c34:	e00c      	b.n	8005c50 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	3304      	adds	r3, #4
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f918 	bl	8005e74 <USBD_CtlSendData>
        break;
 8005c44:	e004      	b.n	8005c50 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8005c46:	6839      	ldr	r1, [r7, #0]
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 f8a9 	bl	8005da0 <USBD_CtlError>
        break;
 8005c4e:	bf00      	nop
}
 8005c50:	bf00      	nop
 8005c52:	3708      	adds	r7, #8
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c68:	3b01      	subs	r3, #1
 8005c6a:	2b02      	cmp	r3, #2
 8005c6c:	d81e      	bhi.n	8005cac <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	88db      	ldrh	r3, [r3, #6]
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d004      	beq.n	8005c80 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8005c76:	6839      	ldr	r1, [r7, #0]
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f000 f891 	bl	8005da0 <USBD_CtlError>
        break;
 8005c7e:	e01a      	b.n	8005cb6 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d005      	beq.n	8005c9c <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	f043 0202 	orr.w	r2, r3, #2
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	330c      	adds	r3, #12
 8005ca0:	2202      	movs	r2, #2
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f000 f8e5 	bl	8005e74 <USBD_CtlSendData>
      break;
 8005caa:	e004      	b.n	8005cb6 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8005cac:	6839      	ldr	r1, [r7, #0]
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 f876 	bl	8005da0 <USBD_CtlError>
      break;
 8005cb4:	bf00      	nop
  }
}
 8005cb6:	bf00      	nop
 8005cb8:	3708      	adds	r7, #8
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	b082      	sub	sp, #8
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
 8005cc6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	885b      	ldrh	r3, [r3, #2]
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d106      	bne.n	8005cde <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 f929 	bl	8005f30 <USBD_CtlSendStatus>
  }
}
 8005cde:	bf00      	nop
 8005ce0:	3708      	adds	r7, #8
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8005ce6:	b580      	push	{r7, lr}
 8005ce8:	b082      	sub	sp, #8
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	6078      	str	r0, [r7, #4]
 8005cee:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	2b02      	cmp	r3, #2
 8005cfa:	d80b      	bhi.n	8005d14 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	885b      	ldrh	r3, [r3, #2]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d10c      	bne.n	8005d1e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 f90f 	bl	8005f30 <USBD_CtlSendStatus>
      }
      break;
 8005d12:	e004      	b.n	8005d1e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8005d14:	6839      	ldr	r1, [r7, #0]
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f842 	bl	8005da0 <USBD_CtlError>
      break;
 8005d1c:	e000      	b.n	8005d20 <USBD_ClrFeature+0x3a>
      break;
 8005d1e:	bf00      	nop
  }
}
 8005d20:	bf00      	nop
 8005d22:	3708      	adds	r7, #8
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	781a      	ldrb	r2, [r3, #0]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	785a      	ldrb	r2, [r3, #1]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	3302      	adds	r3, #2
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	b29a      	uxth	r2, r3
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	3303      	adds	r3, #3
 8005d4e:	781b      	ldrb	r3, [r3, #0]
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	021b      	lsls	r3, r3, #8
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	4413      	add	r3, r2
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	3304      	adds	r3, #4
 8005d62:	781b      	ldrb	r3, [r3, #0]
 8005d64:	b29a      	uxth	r2, r3
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	3305      	adds	r3, #5
 8005d6a:	781b      	ldrb	r3, [r3, #0]
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	021b      	lsls	r3, r3, #8
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	4413      	add	r3, r2
 8005d74:	b29a      	uxth	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	3306      	adds	r3, #6
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	b29a      	uxth	r2, r3
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	3307      	adds	r3, #7
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	021b      	lsls	r3, r3, #8
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	4413      	add	r3, r2
 8005d90:	b29a      	uxth	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	80da      	strh	r2, [r3, #6]

}
 8005d96:	bf00      	nop
 8005d98:	370c      	adds	r7, #12
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bc80      	pop	{r7}
 8005d9e:	4770      	bx	lr

08005da0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b082      	sub	sp, #8
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8005daa:	2180      	movs	r1, #128	; 0x80
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f000 fc57 	bl	8006660 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8005db2:	2100      	movs	r1, #0
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 fc53 	bl	8006660 <USBD_LL_StallEP>
}
 8005dba:	bf00      	nop
 8005dbc:	3708      	adds	r7, #8
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}

08005dc2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8005dc2:	b580      	push	{r7, lr}
 8005dc4:	b086      	sub	sp, #24
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	60f8      	str	r0, [r7, #12]
 8005dca:	60b9      	str	r1, [r7, #8]
 8005dcc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d032      	beq.n	8005e3e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f000 f834 	bl	8005e46 <USBD_GetLen>
 8005dde:	4603      	mov	r3, r0
 8005de0:	3301      	adds	r3, #1
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	005b      	lsls	r3, r3, #1
 8005de6:	b29a      	uxth	r2, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8005dec:	7dfb      	ldrb	r3, [r7, #23]
 8005dee:	1c5a      	adds	r2, r3, #1
 8005df0:	75fa      	strb	r2, [r7, #23]
 8005df2:	461a      	mov	r2, r3
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	4413      	add	r3, r2
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	7812      	ldrb	r2, [r2, #0]
 8005dfc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8005dfe:	7dfb      	ldrb	r3, [r7, #23]
 8005e00:	1c5a      	adds	r2, r3, #1
 8005e02:	75fa      	strb	r2, [r7, #23]
 8005e04:	461a      	mov	r2, r3
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	4413      	add	r3, r2
 8005e0a:	2203      	movs	r2, #3
 8005e0c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8005e0e:	e012      	b.n	8005e36 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	1c5a      	adds	r2, r3, #1
 8005e14:	60fa      	str	r2, [r7, #12]
 8005e16:	7dfa      	ldrb	r2, [r7, #23]
 8005e18:	1c51      	adds	r1, r2, #1
 8005e1a:	75f9      	strb	r1, [r7, #23]
 8005e1c:	4611      	mov	r1, r2
 8005e1e:	68ba      	ldr	r2, [r7, #8]
 8005e20:	440a      	add	r2, r1
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8005e26:	7dfb      	ldrb	r3, [r7, #23]
 8005e28:	1c5a      	adds	r2, r3, #1
 8005e2a:	75fa      	strb	r2, [r7, #23]
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	4413      	add	r3, r2
 8005e32:	2200      	movs	r2, #0
 8005e34:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d1e8      	bne.n	8005e10 <USBD_GetString+0x4e>
    }
  }
}
 8005e3e:	bf00      	nop
 8005e40:	3718      	adds	r7, #24
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}

08005e46 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8005e46:	b480      	push	{r7}
 8005e48:	b085      	sub	sp, #20
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8005e52:	e005      	b.n	8005e60 <USBD_GetLen+0x1a>
  {
    len++;
 8005e54:	7bfb      	ldrb	r3, [r7, #15]
 8005e56:	3301      	adds	r3, #1
 8005e58:	73fb      	strb	r3, [r7, #15]
    buf++;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	3301      	adds	r3, #1
 8005e5e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1f5      	bne.n	8005e54 <USBD_GetLen+0xe>
  }

  return len;
 8005e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3714      	adds	r7, #20
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bc80      	pop	{r7}
 8005e72:	4770      	bx	lr

08005e74 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	4613      	mov	r3, r2
 8005e80:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2202      	movs	r2, #2
 8005e86:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8005e8a:	88fa      	ldrh	r2, [r7, #6]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8005e90:	88fa      	ldrh	r2, [r7, #6]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8005e96:	88fb      	ldrh	r3, [r7, #6]
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	2100      	movs	r1, #0
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f000 fc61 	bl	8006764 <USBD_LL_Transmit>

  return USBD_OK;
 8005ea2:	2300      	movs	r3, #0
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3710      	adds	r7, #16
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	60b9      	str	r1, [r7, #8]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8005eba:	88fb      	ldrh	r3, [r7, #6]
 8005ebc:	68ba      	ldr	r2, [r7, #8]
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	68f8      	ldr	r0, [r7, #12]
 8005ec2:	f000 fc4f 	bl	8006764 <USBD_LL_Transmit>

  return USBD_OK;
 8005ec6:	2300      	movs	r3, #0
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3710      	adds	r7, #16
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}

08005ed0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b084      	sub	sp, #16
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	4613      	mov	r3, r2
 8005edc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2203      	movs	r2, #3
 8005ee2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8005ee6:	88fa      	ldrh	r2, [r7, #6]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8005eee:	88fa      	ldrh	r2, [r7, #6]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8005ef6:	88fb      	ldrh	r3, [r7, #6]
 8005ef8:	68ba      	ldr	r2, [r7, #8]
 8005efa:	2100      	movs	r1, #0
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f000 fc54 	bl	80067aa <USBD_LL_PrepareReceive>

  return USBD_OK;
 8005f02:	2300      	movs	r3, #0
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	4613      	mov	r3, r2
 8005f18:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8005f1a:	88fb      	ldrh	r3, [r7, #6]
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	2100      	movs	r1, #0
 8005f20:	68f8      	ldr	r0, [r7, #12]
 8005f22:	f000 fc42 	bl	80067aa <USBD_LL_PrepareReceive>

  return USBD_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3710      	adds	r7, #16
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b082      	sub	sp, #8
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2204      	movs	r2, #4
 8005f3c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8005f40:	2300      	movs	r3, #0
 8005f42:	2200      	movs	r2, #0
 8005f44:	2100      	movs	r1, #0
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 fc0c 	bl	8006764 <USBD_LL_Transmit>

  return USBD_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3708      	adds	r7, #8
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b082      	sub	sp, #8
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2205      	movs	r2, #5
 8005f62:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005f66:	2300      	movs	r3, #0
 8005f68:	2200      	movs	r2, #0
 8005f6a:	2100      	movs	r1, #0
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 fc1c 	bl	80067aa <USBD_LL_PrepareReceive>

  return USBD_OK;
 8005f72:	2300      	movs	r3, #0
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3708      	adds	r7, #8
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8005f80:	2200      	movs	r2, #0
 8005f82:	4912      	ldr	r1, [pc, #72]	; (8005fcc <MX_USB_DEVICE_Init+0x50>)
 8005f84:	4812      	ldr	r0, [pc, #72]	; (8005fd0 <MX_USB_DEVICE_Init+0x54>)
 8005f86:	f7fe ff6c 	bl	8004e62 <USBD_Init>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d001      	beq.n	8005f94 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8005f90:	f7fa fa0a 	bl	80003a8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8005f94:	490f      	ldr	r1, [pc, #60]	; (8005fd4 <MX_USB_DEVICE_Init+0x58>)
 8005f96:	480e      	ldr	r0, [pc, #56]	; (8005fd0 <MX_USB_DEVICE_Init+0x54>)
 8005f98:	f7fe ff8e 	bl	8004eb8 <USBD_RegisterClass>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d001      	beq.n	8005fa6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8005fa2:	f7fa fa01 	bl	80003a8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8005fa6:	490c      	ldr	r1, [pc, #48]	; (8005fd8 <MX_USB_DEVICE_Init+0x5c>)
 8005fa8:	4809      	ldr	r0, [pc, #36]	; (8005fd0 <MX_USB_DEVICE_Init+0x54>)
 8005faa:	f7fe febf 	bl	8004d2c <USBD_CDC_RegisterInterface>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d001      	beq.n	8005fb8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8005fb4:	f7fa f9f8 	bl	80003a8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8005fb8:	4805      	ldr	r0, [pc, #20]	; (8005fd0 <MX_USB_DEVICE_Init+0x54>)
 8005fba:	f7fe ff96 	bl	8004eea <USBD_Start>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d001      	beq.n	8005fc8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8005fc4:	f7fa f9f0 	bl	80003a8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8005fc8:	bf00      	nop
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	20000138 	.word	0x20000138
 8005fd0:	20000a24 	.word	0x20000a24
 8005fd4:	20000024 	.word	0x20000024
 8005fd8:	20000128 	.word	0x20000128

08005fdc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	4905      	ldr	r1, [pc, #20]	; (8005ff8 <CDC_Init_FS+0x1c>)
 8005fe4:	4805      	ldr	r0, [pc, #20]	; (8005ffc <CDC_Init_FS+0x20>)
 8005fe6:	f7fe feb7 	bl	8004d58 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005fea:	4905      	ldr	r1, [pc, #20]	; (8006000 <CDC_Init_FS+0x24>)
 8005fec:	4803      	ldr	r0, [pc, #12]	; (8005ffc <CDC_Init_FS+0x20>)
 8005fee:	f7fe fecc 	bl	8004d8a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8005ff2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	200010d0 	.word	0x200010d0
 8005ffc:	20000a24 	.word	0x20000a24
 8006000:	20000ce8 	.word	0x20000ce8

08006004 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006004:	b480      	push	{r7}
 8006006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006008:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800600a:	4618      	mov	r0, r3
 800600c:	46bd      	mov	sp, r7
 800600e:	bc80      	pop	{r7}
 8006010:	4770      	bx	lr
	...

08006014 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	4603      	mov	r3, r0
 800601c:	6039      	str	r1, [r7, #0]
 800601e:	71fb      	strb	r3, [r7, #7]
 8006020:	4613      	mov	r3, r2
 8006022:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006024:	79fb      	ldrb	r3, [r7, #7]
 8006026:	2b23      	cmp	r3, #35	; 0x23
 8006028:	d84a      	bhi.n	80060c0 <CDC_Control_FS+0xac>
 800602a:	a201      	add	r2, pc, #4	; (adr r2, 8006030 <CDC_Control_FS+0x1c>)
 800602c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006030:	080060c1 	.word	0x080060c1
 8006034:	080060c1 	.word	0x080060c1
 8006038:	080060c1 	.word	0x080060c1
 800603c:	080060c1 	.word	0x080060c1
 8006040:	080060c1 	.word	0x080060c1
 8006044:	080060c1 	.word	0x080060c1
 8006048:	080060c1 	.word	0x080060c1
 800604c:	080060c1 	.word	0x080060c1
 8006050:	080060c1 	.word	0x080060c1
 8006054:	080060c1 	.word	0x080060c1
 8006058:	080060c1 	.word	0x080060c1
 800605c:	080060c1 	.word	0x080060c1
 8006060:	080060c1 	.word	0x080060c1
 8006064:	080060c1 	.word	0x080060c1
 8006068:	080060c1 	.word	0x080060c1
 800606c:	080060c1 	.word	0x080060c1
 8006070:	080060c1 	.word	0x080060c1
 8006074:	080060c1 	.word	0x080060c1
 8006078:	080060c1 	.word	0x080060c1
 800607c:	080060c1 	.word	0x080060c1
 8006080:	080060c1 	.word	0x080060c1
 8006084:	080060c1 	.word	0x080060c1
 8006088:	080060c1 	.word	0x080060c1
 800608c:	080060c1 	.word	0x080060c1
 8006090:	080060c1 	.word	0x080060c1
 8006094:	080060c1 	.word	0x080060c1
 8006098:	080060c1 	.word	0x080060c1
 800609c:	080060c1 	.word	0x080060c1
 80060a0:	080060c1 	.word	0x080060c1
 80060a4:	080060c1 	.word	0x080060c1
 80060a8:	080060c1 	.word	0x080060c1
 80060ac:	080060c1 	.word	0x080060c1
 80060b0:	080060c1 	.word	0x080060c1
 80060b4:	080060c1 	.word	0x080060c1
 80060b8:	080060c1 	.word	0x080060c1
 80060bc:	080060c1 	.word	0x080060c1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80060c0:	bf00      	nop
  }

  return (USBD_OK);
 80060c2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bc80      	pop	{r7}
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop

080060d0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80060da:	6879      	ldr	r1, [r7, #4]
 80060dc:	4808      	ldr	r0, [pc, #32]	; (8006100 <CDC_Receive_FS+0x30>)
 80060de:	f7fe fe54 	bl	8004d8a <USBD_CDC_SetRxBuffer>
  //RECV_PACKET
  snprintf((char *)rx,sizeof(Len),"%s",Buf);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a07      	ldr	r2, [pc, #28]	; (8006104 <CDC_Receive_FS+0x34>)
 80060e6:	2104      	movs	r1, #4
 80060e8:	4807      	ldr	r0, [pc, #28]	; (8006108 <CDC_Receive_FS+0x38>)
 80060ea:	f000 fc13 	bl	8006914 <sniprintf>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80060ee:	4804      	ldr	r0, [pc, #16]	; (8006100 <CDC_Receive_FS+0x30>)
 80060f0:	f7fe fe8d 	bl	8004e0e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80060f4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3708      	adds	r7, #8
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	20000a24 	.word	0x20000a24
 8006104:	080071d0 	.word	0x080071d0
 8006108:	200009a0 	.word	0x200009a0

0800610c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	460b      	mov	r3, r1
 8006116:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006118:	2300      	movs	r3, #0
 800611a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800611c:	4b0d      	ldr	r3, [pc, #52]	; (8006154 <CDC_Transmit_FS+0x48>)
 800611e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006122:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800612e:	2301      	movs	r3, #1
 8006130:	e00b      	b.n	800614a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006132:	887b      	ldrh	r3, [r7, #2]
 8006134:	461a      	mov	r2, r3
 8006136:	6879      	ldr	r1, [r7, #4]
 8006138:	4806      	ldr	r0, [pc, #24]	; (8006154 <CDC_Transmit_FS+0x48>)
 800613a:	f7fe fe0d 	bl	8004d58 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800613e:	4805      	ldr	r0, [pc, #20]	; (8006154 <CDC_Transmit_FS+0x48>)
 8006140:	f7fe fe36 	bl	8004db0 <USBD_CDC_TransmitPacket>
 8006144:	4603      	mov	r3, r0
 8006146:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8006148:	7bfb      	ldrb	r3, [r7, #15]
}
 800614a:	4618      	mov	r0, r3
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	20000a24 	.word	0x20000a24

08006158 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	4603      	mov	r3, r0
 8006160:	6039      	str	r1, [r7, #0]
 8006162:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	2212      	movs	r2, #18
 8006168:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800616a:	4b03      	ldr	r3, [pc, #12]	; (8006178 <USBD_FS_DeviceDescriptor+0x20>)
}
 800616c:	4618      	mov	r0, r3
 800616e:	370c      	adds	r7, #12
 8006170:	46bd      	mov	sp, r7
 8006172:	bc80      	pop	{r7}
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop
 8006178:	20000154 	.word	0x20000154

0800617c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800617c:	b480      	push	{r7}
 800617e:	b083      	sub	sp, #12
 8006180:	af00      	add	r7, sp, #0
 8006182:	4603      	mov	r3, r0
 8006184:	6039      	str	r1, [r7, #0]
 8006186:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	2204      	movs	r2, #4
 800618c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800618e:	4b03      	ldr	r3, [pc, #12]	; (800619c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006190:	4618      	mov	r0, r3
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	bc80      	pop	{r7}
 8006198:	4770      	bx	lr
 800619a:	bf00      	nop
 800619c:	20000168 	.word	0x20000168

080061a0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	4603      	mov	r3, r0
 80061a8:	6039      	str	r1, [r7, #0]
 80061aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80061ac:	79fb      	ldrb	r3, [r7, #7]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d105      	bne.n	80061be <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80061b2:	683a      	ldr	r2, [r7, #0]
 80061b4:	4907      	ldr	r1, [pc, #28]	; (80061d4 <USBD_FS_ProductStrDescriptor+0x34>)
 80061b6:	4808      	ldr	r0, [pc, #32]	; (80061d8 <USBD_FS_ProductStrDescriptor+0x38>)
 80061b8:	f7ff fe03 	bl	8005dc2 <USBD_GetString>
 80061bc:	e004      	b.n	80061c8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80061be:	683a      	ldr	r2, [r7, #0]
 80061c0:	4904      	ldr	r1, [pc, #16]	; (80061d4 <USBD_FS_ProductStrDescriptor+0x34>)
 80061c2:	4805      	ldr	r0, [pc, #20]	; (80061d8 <USBD_FS_ProductStrDescriptor+0x38>)
 80061c4:	f7ff fdfd 	bl	8005dc2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80061c8:	4b02      	ldr	r3, [pc, #8]	; (80061d4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3708      	adds	r7, #8
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	200014b8 	.word	0x200014b8
 80061d8:	080071d4 	.word	0x080071d4

080061dc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b082      	sub	sp, #8
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	4603      	mov	r3, r0
 80061e4:	6039      	str	r1, [r7, #0]
 80061e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80061e8:	683a      	ldr	r2, [r7, #0]
 80061ea:	4904      	ldr	r1, [pc, #16]	; (80061fc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80061ec:	4804      	ldr	r0, [pc, #16]	; (8006200 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80061ee:	f7ff fde8 	bl	8005dc2 <USBD_GetString>
  return USBD_StrDesc;
 80061f2:	4b02      	ldr	r3, [pc, #8]	; (80061fc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3708      	adds	r7, #8
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	200014b8 	.word	0x200014b8
 8006200:	080071ec 	.word	0x080071ec

08006204 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	4603      	mov	r3, r0
 800620c:	6039      	str	r1, [r7, #0]
 800620e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	221a      	movs	r2, #26
 8006214:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8006216:	f000 f843 	bl	80062a0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800621a:	4b02      	ldr	r3, [pc, #8]	; (8006224 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800621c:	4618      	mov	r0, r3
 800621e:	3708      	adds	r7, #8
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	2000016c 	.word	0x2000016c

08006228 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b082      	sub	sp, #8
 800622c:	af00      	add	r7, sp, #0
 800622e:	4603      	mov	r3, r0
 8006230:	6039      	str	r1, [r7, #0]
 8006232:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8006234:	79fb      	ldrb	r3, [r7, #7]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d105      	bne.n	8006246 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	4907      	ldr	r1, [pc, #28]	; (800625c <USBD_FS_ConfigStrDescriptor+0x34>)
 800623e:	4808      	ldr	r0, [pc, #32]	; (8006260 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006240:	f7ff fdbf 	bl	8005dc2 <USBD_GetString>
 8006244:	e004      	b.n	8006250 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006246:	683a      	ldr	r2, [r7, #0]
 8006248:	4904      	ldr	r1, [pc, #16]	; (800625c <USBD_FS_ConfigStrDescriptor+0x34>)
 800624a:	4805      	ldr	r0, [pc, #20]	; (8006260 <USBD_FS_ConfigStrDescriptor+0x38>)
 800624c:	f7ff fdb9 	bl	8005dc2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006250:	4b02      	ldr	r3, [pc, #8]	; (800625c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8006252:	4618      	mov	r0, r3
 8006254:	3708      	adds	r7, #8
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	200014b8 	.word	0x200014b8
 8006260:	08007200 	.word	0x08007200

08006264 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
 800626a:	4603      	mov	r3, r0
 800626c:	6039      	str	r1, [r7, #0]
 800626e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006270:	79fb      	ldrb	r3, [r7, #7]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d105      	bne.n	8006282 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006276:	683a      	ldr	r2, [r7, #0]
 8006278:	4907      	ldr	r1, [pc, #28]	; (8006298 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800627a:	4808      	ldr	r0, [pc, #32]	; (800629c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800627c:	f7ff fda1 	bl	8005dc2 <USBD_GetString>
 8006280:	e004      	b.n	800628c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006282:	683a      	ldr	r2, [r7, #0]
 8006284:	4904      	ldr	r1, [pc, #16]	; (8006298 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006286:	4805      	ldr	r0, [pc, #20]	; (800629c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006288:	f7ff fd9b 	bl	8005dc2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800628c:	4b02      	ldr	r3, [pc, #8]	; (8006298 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800628e:	4618      	mov	r0, r3
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	200014b8 	.word	0x200014b8
 800629c:	0800720c 	.word	0x0800720c

080062a0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80062a6:	4b0f      	ldr	r3, [pc, #60]	; (80062e4 <Get_SerialNum+0x44>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80062ac:	4b0e      	ldr	r3, [pc, #56]	; (80062e8 <Get_SerialNum+0x48>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80062b2:	4b0e      	ldr	r3, [pc, #56]	; (80062ec <Get_SerialNum+0x4c>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4413      	add	r3, r2
 80062be:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d009      	beq.n	80062da <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80062c6:	2208      	movs	r2, #8
 80062c8:	4909      	ldr	r1, [pc, #36]	; (80062f0 <Get_SerialNum+0x50>)
 80062ca:	68f8      	ldr	r0, [r7, #12]
 80062cc:	f000 f814 	bl	80062f8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80062d0:	2204      	movs	r2, #4
 80062d2:	4908      	ldr	r1, [pc, #32]	; (80062f4 <Get_SerialNum+0x54>)
 80062d4:	68b8      	ldr	r0, [r7, #8]
 80062d6:	f000 f80f 	bl	80062f8 <IntToUnicode>
  }
}
 80062da:	bf00      	nop
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop
 80062e4:	1ffff7e8 	.word	0x1ffff7e8
 80062e8:	1ffff7ec 	.word	0x1ffff7ec
 80062ec:	1ffff7f0 	.word	0x1ffff7f0
 80062f0:	2000016e 	.word	0x2000016e
 80062f4:	2000017e 	.word	0x2000017e

080062f8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b087      	sub	sp, #28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	4613      	mov	r3, r2
 8006304:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8006306:	2300      	movs	r3, #0
 8006308:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800630a:	2300      	movs	r3, #0
 800630c:	75fb      	strb	r3, [r7, #23]
 800630e:	e027      	b.n	8006360 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	0f1b      	lsrs	r3, r3, #28
 8006314:	2b09      	cmp	r3, #9
 8006316:	d80b      	bhi.n	8006330 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	0f1b      	lsrs	r3, r3, #28
 800631c:	b2da      	uxtb	r2, r3
 800631e:	7dfb      	ldrb	r3, [r7, #23]
 8006320:	005b      	lsls	r3, r3, #1
 8006322:	4619      	mov	r1, r3
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	440b      	add	r3, r1
 8006328:	3230      	adds	r2, #48	; 0x30
 800632a:	b2d2      	uxtb	r2, r2
 800632c:	701a      	strb	r2, [r3, #0]
 800632e:	e00a      	b.n	8006346 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	0f1b      	lsrs	r3, r3, #28
 8006334:	b2da      	uxtb	r2, r3
 8006336:	7dfb      	ldrb	r3, [r7, #23]
 8006338:	005b      	lsls	r3, r3, #1
 800633a:	4619      	mov	r1, r3
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	440b      	add	r3, r1
 8006340:	3237      	adds	r2, #55	; 0x37
 8006342:	b2d2      	uxtb	r2, r2
 8006344:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	011b      	lsls	r3, r3, #4
 800634a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800634c:	7dfb      	ldrb	r3, [r7, #23]
 800634e:	005b      	lsls	r3, r3, #1
 8006350:	3301      	adds	r3, #1
 8006352:	68ba      	ldr	r2, [r7, #8]
 8006354:	4413      	add	r3, r2
 8006356:	2200      	movs	r2, #0
 8006358:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800635a:	7dfb      	ldrb	r3, [r7, #23]
 800635c:	3301      	adds	r3, #1
 800635e:	75fb      	strb	r3, [r7, #23]
 8006360:	7dfa      	ldrb	r2, [r7, #23]
 8006362:	79fb      	ldrb	r3, [r7, #7]
 8006364:	429a      	cmp	r2, r3
 8006366:	d3d3      	bcc.n	8006310 <IntToUnicode+0x18>
  }
}
 8006368:	bf00      	nop
 800636a:	371c      	adds	r7, #28
 800636c:	46bd      	mov	sp, r7
 800636e:	bc80      	pop	{r7}
 8006370:	4770      	bx	lr
	...

08006374 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a0d      	ldr	r2, [pc, #52]	; (80063b8 <HAL_PCD_MspInit+0x44>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d113      	bne.n	80063ae <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006386:	4b0d      	ldr	r3, [pc, #52]	; (80063bc <HAL_PCD_MspInit+0x48>)
 8006388:	69db      	ldr	r3, [r3, #28]
 800638a:	4a0c      	ldr	r2, [pc, #48]	; (80063bc <HAL_PCD_MspInit+0x48>)
 800638c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006390:	61d3      	str	r3, [r2, #28]
 8006392:	4b0a      	ldr	r3, [pc, #40]	; (80063bc <HAL_PCD_MspInit+0x48>)
 8006394:	69db      	ldr	r3, [r3, #28]
 8006396:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800639a:	60fb      	str	r3, [r7, #12]
 800639c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800639e:	2200      	movs	r2, #0
 80063a0:	2100      	movs	r1, #0
 80063a2:	2014      	movs	r0, #20
 80063a4:	f7fa fa4d 	bl	8000842 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80063a8:	2014      	movs	r0, #20
 80063aa:	f7fa fa66 	bl	800087a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80063ae:	bf00      	nop
 80063b0:	3710      	adds	r7, #16
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
 80063b6:	bf00      	nop
 80063b8:	40005c00 	.word	0x40005c00
 80063bc:	40021000 	.word	0x40021000

080063c0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b082      	sub	sp, #8
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80063d4:	4619      	mov	r1, r3
 80063d6:	4610      	mov	r0, r2
 80063d8:	f7fe fdcf 	bl	8004f7a <USBD_LL_SetupStage>
}
 80063dc:	bf00      	nop
 80063de:	3708      	adds	r7, #8
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b082      	sub	sp, #8
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	460b      	mov	r3, r1
 80063ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 80063f6:	78fb      	ldrb	r3, [r7, #3]
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	015b      	lsls	r3, r3, #5
 80063fc:	4413      	add	r3, r2
 80063fe:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	78fb      	ldrb	r3, [r7, #3]
 8006406:	4619      	mov	r1, r3
 8006408:	f7fe fe02 	bl	8005010 <USBD_LL_DataOutStage>
}
 800640c:	bf00      	nop
 800640e:	3708      	adds	r7, #8
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}

08006414 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b082      	sub	sp, #8
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	460b      	mov	r3, r1
 800641e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8006426:	78fb      	ldrb	r3, [r7, #3]
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	015b      	lsls	r3, r3, #5
 800642c:	4413      	add	r3, r2
 800642e:	333c      	adds	r3, #60	; 0x3c
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	78fb      	ldrb	r3, [r7, #3]
 8006434:	4619      	mov	r1, r3
 8006436:	f7fe fe5c 	bl	80050f2 <USBD_LL_DataInStage>
}
 800643a:	bf00      	nop
 800643c:	3708      	adds	r7, #8
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006442:	b580      	push	{r7, lr}
 8006444:	b082      	sub	sp, #8
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006450:	4618      	mov	r0, r3
 8006452:	f7fe ff6c 	bl	800532e <USBD_LL_SOF>
}
 8006456:	bf00      	nop
 8006458:	3708      	adds	r7, #8
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}

0800645e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800645e:	b580      	push	{r7, lr}
 8006460:	b084      	sub	sp, #16
 8006462:	af00      	add	r7, sp, #0
 8006464:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006466:	2301      	movs	r3, #1
 8006468:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	2b02      	cmp	r3, #2
 8006470:	d001      	beq.n	8006476 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8006472:	f7f9 ff99 	bl	80003a8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800647c:	7bfa      	ldrb	r2, [r7, #15]
 800647e:	4611      	mov	r1, r2
 8006480:	4618      	mov	r0, r3
 8006482:	f7fe ff1c 	bl	80052be <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800648c:	4618      	mov	r0, r3
 800648e:	f7fe fed5 	bl	800523c <USBD_LL_Reset>
}
 8006492:	bf00      	nop
 8006494:	3710      	adds	r7, #16
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
	...

0800649c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7fe ff16 	bl	80052dc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	699b      	ldr	r3, [r3, #24]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d005      	beq.n	80064c4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80064b8:	4b04      	ldr	r3, [pc, #16]	; (80064cc <HAL_PCD_SuspendCallback+0x30>)
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	4a03      	ldr	r2, [pc, #12]	; (80064cc <HAL_PCD_SuspendCallback+0x30>)
 80064be:	f043 0306 	orr.w	r3, r3, #6
 80064c2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80064c4:	bf00      	nop
 80064c6:	3708      	adds	r7, #8
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}
 80064cc:	e000ed00 	.word	0xe000ed00

080064d0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80064de:	4618      	mov	r0, r3
 80064e0:	f7fe ff10 	bl	8005304 <USBD_LL_Resume>
}
 80064e4:	bf00      	nop
 80064e6:	3708      	adds	r7, #8
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80064f4:	4a28      	ldr	r2, [pc, #160]	; (8006598 <USBD_LL_Init+0xac>)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a26      	ldr	r2, [pc, #152]	; (8006598 <USBD_LL_Init+0xac>)
 8006500:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8006504:	4b24      	ldr	r3, [pc, #144]	; (8006598 <USBD_LL_Init+0xac>)
 8006506:	4a25      	ldr	r2, [pc, #148]	; (800659c <USBD_LL_Init+0xb0>)
 8006508:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800650a:	4b23      	ldr	r3, [pc, #140]	; (8006598 <USBD_LL_Init+0xac>)
 800650c:	2208      	movs	r2, #8
 800650e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8006510:	4b21      	ldr	r3, [pc, #132]	; (8006598 <USBD_LL_Init+0xac>)
 8006512:	2202      	movs	r2, #2
 8006514:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8006516:	4b20      	ldr	r3, [pc, #128]	; (8006598 <USBD_LL_Init+0xac>)
 8006518:	2200      	movs	r2, #0
 800651a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800651c:	4b1e      	ldr	r3, [pc, #120]	; (8006598 <USBD_LL_Init+0xac>)
 800651e:	2200      	movs	r2, #0
 8006520:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8006522:	4b1d      	ldr	r3, [pc, #116]	; (8006598 <USBD_LL_Init+0xac>)
 8006524:	2200      	movs	r2, #0
 8006526:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006528:	481b      	ldr	r0, [pc, #108]	; (8006598 <USBD_LL_Init+0xac>)
 800652a:	f7fb f86f 	bl	800160c <HAL_PCD_Init>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d001      	beq.n	8006538 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8006534:	f7f9 ff38 	bl	80003a8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800653e:	2318      	movs	r3, #24
 8006540:	2200      	movs	r2, #0
 8006542:	2100      	movs	r1, #0
 8006544:	f7fb ff08 	bl	8002358 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800654e:	2358      	movs	r3, #88	; 0x58
 8006550:	2200      	movs	r2, #0
 8006552:	2180      	movs	r1, #128	; 0x80
 8006554:	f7fb ff00 	bl	8002358 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800655e:	23c0      	movs	r3, #192	; 0xc0
 8006560:	2200      	movs	r2, #0
 8006562:	2181      	movs	r1, #129	; 0x81
 8006564:	f7fb fef8 	bl	8002358 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800656e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8006572:	2200      	movs	r2, #0
 8006574:	2101      	movs	r1, #1
 8006576:	f7fb feef 	bl	8002358 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006580:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006584:	2200      	movs	r2, #0
 8006586:	2182      	movs	r1, #130	; 0x82
 8006588:	f7fb fee6 	bl	8002358 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3708      	adds	r7, #8
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	200016b8 	.word	0x200016b8
 800659c:	40005c00 	.word	0x40005c00

080065a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80065a8:	2300      	movs	r3, #0
 80065aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80065ac:	2300      	movs	r3, #0
 80065ae:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80065b6:	4618      	mov	r0, r3
 80065b8:	f7fb f909 	bl	80017ce <HAL_PCD_Start>
 80065bc:	4603      	mov	r3, r0
 80065be:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80065c0:	7bfb      	ldrb	r3, [r7, #15]
 80065c2:	4618      	mov	r0, r3
 80065c4:	f000 f948 	bl	8006858 <USBD_Get_USB_Status>
 80065c8:	4603      	mov	r3, r0
 80065ca:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80065cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3710      	adds	r7, #16
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}

080065d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80065d6:	b580      	push	{r7, lr}
 80065d8:	b084      	sub	sp, #16
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
 80065de:	4608      	mov	r0, r1
 80065e0:	4611      	mov	r1, r2
 80065e2:	461a      	mov	r2, r3
 80065e4:	4603      	mov	r3, r0
 80065e6:	70fb      	strb	r3, [r7, #3]
 80065e8:	460b      	mov	r3, r1
 80065ea:	70bb      	strb	r3, [r7, #2]
 80065ec:	4613      	mov	r3, r2
 80065ee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80065f0:	2300      	movs	r3, #0
 80065f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80065f4:	2300      	movs	r3, #0
 80065f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80065fe:	78bb      	ldrb	r3, [r7, #2]
 8006600:	883a      	ldrh	r2, [r7, #0]
 8006602:	78f9      	ldrb	r1, [r7, #3]
 8006604:	f7fb fa3c 	bl	8001a80 <HAL_PCD_EP_Open>
 8006608:	4603      	mov	r3, r0
 800660a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800660c:	7bfb      	ldrb	r3, [r7, #15]
 800660e:	4618      	mov	r0, r3
 8006610:	f000 f922 	bl	8006858 <USBD_Get_USB_Status>
 8006614:	4603      	mov	r3, r0
 8006616:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8006618:	7bbb      	ldrb	r3, [r7, #14]
}
 800661a:	4618      	mov	r0, r3
 800661c:	3710      	adds	r7, #16
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}

08006622 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006622:	b580      	push	{r7, lr}
 8006624:	b084      	sub	sp, #16
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
 800662a:	460b      	mov	r3, r1
 800662c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800662e:	2300      	movs	r3, #0
 8006630:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006632:	2300      	movs	r3, #0
 8006634:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800663c:	78fa      	ldrb	r2, [r7, #3]
 800663e:	4611      	mov	r1, r2
 8006640:	4618      	mov	r0, r3
 8006642:	f7fb fa7d 	bl	8001b40 <HAL_PCD_EP_Close>
 8006646:	4603      	mov	r3, r0
 8006648:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800664a:	7bfb      	ldrb	r3, [r7, #15]
 800664c:	4618      	mov	r0, r3
 800664e:	f000 f903 	bl	8006858 <USBD_Get_USB_Status>
 8006652:	4603      	mov	r3, r0
 8006654:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 8006656:	7bbb      	ldrb	r3, [r7, #14]
}
 8006658:	4618      	mov	r0, r3
 800665a:	3710      	adds	r7, #16
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	460b      	mov	r3, r1
 800666a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800666c:	2300      	movs	r3, #0
 800666e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006670:	2300      	movs	r3, #0
 8006672:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800667a:	78fa      	ldrb	r2, [r7, #3]
 800667c:	4611      	mov	r1, r2
 800667e:	4618      	mov	r0, r3
 8006680:	f7fb fb27 	bl	8001cd2 <HAL_PCD_EP_SetStall>
 8006684:	4603      	mov	r3, r0
 8006686:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006688:	7bfb      	ldrb	r3, [r7, #15]
 800668a:	4618      	mov	r0, r3
 800668c:	f000 f8e4 	bl	8006858 <USBD_Get_USB_Status>
 8006690:	4603      	mov	r3, r0
 8006692:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8006694:	7bbb      	ldrb	r3, [r7, #14]
}
 8006696:	4618      	mov	r0, r3
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}

0800669e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b084      	sub	sp, #16
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
 80066a6:	460b      	mov	r3, r1
 80066a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80066aa:	2300      	movs	r3, #0
 80066ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80066ae:	2300      	movs	r3, #0
 80066b0:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80066b8:	78fa      	ldrb	r2, [r7, #3]
 80066ba:	4611      	mov	r1, r2
 80066bc:	4618      	mov	r0, r3
 80066be:	f7fb fb62 	bl	8001d86 <HAL_PCD_EP_ClrStall>
 80066c2:	4603      	mov	r3, r0
 80066c4:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80066c6:	7bfb      	ldrb	r3, [r7, #15]
 80066c8:	4618      	mov	r0, r3
 80066ca:	f000 f8c5 	bl	8006858 <USBD_Get_USB_Status>
 80066ce:	4603      	mov	r3, r0
 80066d0:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 80066d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3710      	adds	r7, #16
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80066dc:	b480      	push	{r7}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	460b      	mov	r3, r1
 80066e6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80066ee:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80066f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	da08      	bge.n	800670a <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80066f8:	78fb      	ldrb	r3, [r7, #3]
 80066fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80066fe:	68fa      	ldr	r2, [r7, #12]
 8006700:	015b      	lsls	r3, r3, #5
 8006702:	4413      	add	r3, r2
 8006704:	332a      	adds	r3, #42	; 0x2a
 8006706:	781b      	ldrb	r3, [r3, #0]
 8006708:	e008      	b.n	800671c <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800670a:	78fb      	ldrb	r3, [r7, #3]
 800670c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	015b      	lsls	r3, r3, #5
 8006714:	4413      	add	r3, r2
 8006716:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800671a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800671c:	4618      	mov	r0, r3
 800671e:	3714      	adds	r7, #20
 8006720:	46bd      	mov	sp, r7
 8006722:	bc80      	pop	{r7}
 8006724:	4770      	bx	lr

08006726 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8006726:	b580      	push	{r7, lr}
 8006728:	b084      	sub	sp, #16
 800672a:	af00      	add	r7, sp, #0
 800672c:	6078      	str	r0, [r7, #4]
 800672e:	460b      	mov	r3, r1
 8006730:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006732:	2300      	movs	r3, #0
 8006734:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006736:	2300      	movs	r3, #0
 8006738:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006740:	78fa      	ldrb	r2, [r7, #3]
 8006742:	4611      	mov	r1, r2
 8006744:	4618      	mov	r0, r3
 8006746:	f7fb f976 	bl	8001a36 <HAL_PCD_SetAddress>
 800674a:	4603      	mov	r3, r0
 800674c:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800674e:	7bfb      	ldrb	r3, [r7, #15]
 8006750:	4618      	mov	r0, r3
 8006752:	f000 f881 	bl	8006858 <USBD_Get_USB_Status>
 8006756:	4603      	mov	r3, r0
 8006758:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800675a:	7bbb      	ldrb	r3, [r7, #14]
}
 800675c:	4618      	mov	r0, r3
 800675e:	3710      	adds	r7, #16
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	607a      	str	r2, [r7, #4]
 800676e:	461a      	mov	r2, r3
 8006770:	460b      	mov	r3, r1
 8006772:	72fb      	strb	r3, [r7, #11]
 8006774:	4613      	mov	r3, r2
 8006776:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006778:	2300      	movs	r3, #0
 800677a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800677c:	2300      	movs	r3, #0
 800677e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006786:	893b      	ldrh	r3, [r7, #8]
 8006788:	7af9      	ldrb	r1, [r7, #11]
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	f7fb fa68 	bl	8001c60 <HAL_PCD_EP_Transmit>
 8006790:	4603      	mov	r3, r0
 8006792:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006794:	7dfb      	ldrb	r3, [r7, #23]
 8006796:	4618      	mov	r0, r3
 8006798:	f000 f85e 	bl	8006858 <USBD_Get_USB_Status>
 800679c:	4603      	mov	r3, r0
 800679e:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 80067a0:	7dbb      	ldrb	r3, [r7, #22]
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3718      	adds	r7, #24
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b086      	sub	sp, #24
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	60f8      	str	r0, [r7, #12]
 80067b2:	607a      	str	r2, [r7, #4]
 80067b4:	461a      	mov	r2, r3
 80067b6:	460b      	mov	r3, r1
 80067b8:	72fb      	strb	r3, [r7, #11]
 80067ba:	4613      	mov	r3, r2
 80067bc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80067be:	2300      	movs	r3, #0
 80067c0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80067c2:	2300      	movs	r3, #0
 80067c4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80067cc:	893b      	ldrh	r3, [r7, #8]
 80067ce:	7af9      	ldrb	r1, [r7, #11]
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	f7fb f9f7 	bl	8001bc4 <HAL_PCD_EP_Receive>
 80067d6:	4603      	mov	r3, r0
 80067d8:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80067da:	7dfb      	ldrb	r3, [r7, #23]
 80067dc:	4618      	mov	r0, r3
 80067de:	f000 f83b 	bl	8006858 <USBD_Get_USB_Status>
 80067e2:	4603      	mov	r3, r0
 80067e4:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 80067e6:	7dbb      	ldrb	r3, [r7, #22]
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3718      	adds	r7, #24
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b082      	sub	sp, #8
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	460b      	mov	r3, r1
 80067fa:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006802:	78fa      	ldrb	r2, [r7, #3]
 8006804:	4611      	mov	r1, r2
 8006806:	4618      	mov	r0, r3
 8006808:	f7fb fa16 	bl	8001c38 <HAL_PCD_EP_GetRxCount>
 800680c:	4603      	mov	r3, r0
}
 800680e:	4618      	mov	r0, r3
 8006810:	3708      	adds	r7, #8
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
	...

08006818 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8006820:	4b02      	ldr	r3, [pc, #8]	; (800682c <USBD_static_malloc+0x14>)
}
 8006822:	4618      	mov	r0, r3
 8006824:	370c      	adds	r7, #12
 8006826:	46bd      	mov	sp, r7
 8006828:	bc80      	pop	{r7}
 800682a:	4770      	bx	lr
 800682c:	20000724 	.word	0x20000724

08006830 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]

}
 8006838:	bf00      	nop
 800683a:	370c      	adds	r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	bc80      	pop	{r7}
 8006840:	4770      	bx	lr

08006842 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006842:	b480      	push	{r7}
 8006844:	b083      	sub	sp, #12
 8006846:	af00      	add	r7, sp, #0
 8006848:	6078      	str	r0, [r7, #4]
 800684a:	460b      	mov	r3, r1
 800684c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800684e:	bf00      	nop
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	bc80      	pop	{r7}
 8006856:	4770      	bx	lr

08006858 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8006858:	b480      	push	{r7}
 800685a:	b085      	sub	sp, #20
 800685c:	af00      	add	r7, sp, #0
 800685e:	4603      	mov	r3, r0
 8006860:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006862:	2300      	movs	r3, #0
 8006864:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8006866:	79fb      	ldrb	r3, [r7, #7]
 8006868:	2b03      	cmp	r3, #3
 800686a:	d817      	bhi.n	800689c <USBD_Get_USB_Status+0x44>
 800686c:	a201      	add	r2, pc, #4	; (adr r2, 8006874 <USBD_Get_USB_Status+0x1c>)
 800686e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006872:	bf00      	nop
 8006874:	08006885 	.word	0x08006885
 8006878:	0800688b 	.word	0x0800688b
 800687c:	08006891 	.word	0x08006891
 8006880:	08006897 	.word	0x08006897
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8006884:	2300      	movs	r3, #0
 8006886:	73fb      	strb	r3, [r7, #15]
    break;
 8006888:	e00b      	b.n	80068a2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800688a:	2302      	movs	r3, #2
 800688c:	73fb      	strb	r3, [r7, #15]
    break;
 800688e:	e008      	b.n	80068a2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006890:	2301      	movs	r3, #1
 8006892:	73fb      	strb	r3, [r7, #15]
    break;
 8006894:	e005      	b.n	80068a2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006896:	2302      	movs	r3, #2
 8006898:	73fb      	strb	r3, [r7, #15]
    break;
 800689a:	e002      	b.n	80068a2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800689c:	2302      	movs	r3, #2
 800689e:	73fb      	strb	r3, [r7, #15]
    break;
 80068a0:	bf00      	nop
  }
  return usb_status;
 80068a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3714      	adds	r7, #20
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bc80      	pop	{r7}
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop

080068b0 <__errno>:
 80068b0:	4b01      	ldr	r3, [pc, #4]	; (80068b8 <__errno+0x8>)
 80068b2:	6818      	ldr	r0, [r3, #0]
 80068b4:	4770      	bx	lr
 80068b6:	bf00      	nop
 80068b8:	20000188 	.word	0x20000188

080068bc <__libc_init_array>:
 80068bc:	b570      	push	{r4, r5, r6, lr}
 80068be:	2500      	movs	r5, #0
 80068c0:	4e0c      	ldr	r6, [pc, #48]	; (80068f4 <__libc_init_array+0x38>)
 80068c2:	4c0d      	ldr	r4, [pc, #52]	; (80068f8 <__libc_init_array+0x3c>)
 80068c4:	1ba4      	subs	r4, r4, r6
 80068c6:	10a4      	asrs	r4, r4, #2
 80068c8:	42a5      	cmp	r5, r4
 80068ca:	d109      	bne.n	80068e0 <__libc_init_array+0x24>
 80068cc:	f000 fc68 	bl	80071a0 <_init>
 80068d0:	2500      	movs	r5, #0
 80068d2:	4e0a      	ldr	r6, [pc, #40]	; (80068fc <__libc_init_array+0x40>)
 80068d4:	4c0a      	ldr	r4, [pc, #40]	; (8006900 <__libc_init_array+0x44>)
 80068d6:	1ba4      	subs	r4, r4, r6
 80068d8:	10a4      	asrs	r4, r4, #2
 80068da:	42a5      	cmp	r5, r4
 80068dc:	d105      	bne.n	80068ea <__libc_init_array+0x2e>
 80068de:	bd70      	pop	{r4, r5, r6, pc}
 80068e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068e4:	4798      	blx	r3
 80068e6:	3501      	adds	r5, #1
 80068e8:	e7ee      	b.n	80068c8 <__libc_init_array+0xc>
 80068ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068ee:	4798      	blx	r3
 80068f0:	3501      	adds	r5, #1
 80068f2:	e7f2      	b.n	80068da <__libc_init_array+0x1e>
 80068f4:	08007d20 	.word	0x08007d20
 80068f8:	08007d20 	.word	0x08007d20
 80068fc:	08007d20 	.word	0x08007d20
 8006900:	08007d24 	.word	0x08007d24

08006904 <memset>:
 8006904:	4603      	mov	r3, r0
 8006906:	4402      	add	r2, r0
 8006908:	4293      	cmp	r3, r2
 800690a:	d100      	bne.n	800690e <memset+0xa>
 800690c:	4770      	bx	lr
 800690e:	f803 1b01 	strb.w	r1, [r3], #1
 8006912:	e7f9      	b.n	8006908 <memset+0x4>

08006914 <sniprintf>:
 8006914:	b40c      	push	{r2, r3}
 8006916:	b530      	push	{r4, r5, lr}
 8006918:	4b17      	ldr	r3, [pc, #92]	; (8006978 <sniprintf+0x64>)
 800691a:	1e0c      	subs	r4, r1, #0
 800691c:	b09d      	sub	sp, #116	; 0x74
 800691e:	681d      	ldr	r5, [r3, #0]
 8006920:	da08      	bge.n	8006934 <sniprintf+0x20>
 8006922:	238b      	movs	r3, #139	; 0x8b
 8006924:	f04f 30ff 	mov.w	r0, #4294967295
 8006928:	602b      	str	r3, [r5, #0]
 800692a:	b01d      	add	sp, #116	; 0x74
 800692c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006930:	b002      	add	sp, #8
 8006932:	4770      	bx	lr
 8006934:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006938:	f8ad 3014 	strh.w	r3, [sp, #20]
 800693c:	bf0c      	ite	eq
 800693e:	4623      	moveq	r3, r4
 8006940:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006944:	9304      	str	r3, [sp, #16]
 8006946:	9307      	str	r3, [sp, #28]
 8006948:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800694c:	9002      	str	r0, [sp, #8]
 800694e:	9006      	str	r0, [sp, #24]
 8006950:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006954:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006956:	ab21      	add	r3, sp, #132	; 0x84
 8006958:	a902      	add	r1, sp, #8
 800695a:	4628      	mov	r0, r5
 800695c:	9301      	str	r3, [sp, #4]
 800695e:	f000 f887 	bl	8006a70 <_svfiprintf_r>
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	bfbc      	itt	lt
 8006966:	238b      	movlt	r3, #139	; 0x8b
 8006968:	602b      	strlt	r3, [r5, #0]
 800696a:	2c00      	cmp	r4, #0
 800696c:	d0dd      	beq.n	800692a <sniprintf+0x16>
 800696e:	2200      	movs	r2, #0
 8006970:	9b02      	ldr	r3, [sp, #8]
 8006972:	701a      	strb	r2, [r3, #0]
 8006974:	e7d9      	b.n	800692a <sniprintf+0x16>
 8006976:	bf00      	nop
 8006978:	20000188 	.word	0x20000188

0800697c <_vsiprintf_r>:
 800697c:	b500      	push	{lr}
 800697e:	b09b      	sub	sp, #108	; 0x6c
 8006980:	9100      	str	r1, [sp, #0]
 8006982:	9104      	str	r1, [sp, #16]
 8006984:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006988:	9105      	str	r1, [sp, #20]
 800698a:	9102      	str	r1, [sp, #8]
 800698c:	4905      	ldr	r1, [pc, #20]	; (80069a4 <_vsiprintf_r+0x28>)
 800698e:	9103      	str	r1, [sp, #12]
 8006990:	4669      	mov	r1, sp
 8006992:	f000 f86d 	bl	8006a70 <_svfiprintf_r>
 8006996:	2200      	movs	r2, #0
 8006998:	9b00      	ldr	r3, [sp, #0]
 800699a:	701a      	strb	r2, [r3, #0]
 800699c:	b01b      	add	sp, #108	; 0x6c
 800699e:	f85d fb04 	ldr.w	pc, [sp], #4
 80069a2:	bf00      	nop
 80069a4:	ffff0208 	.word	0xffff0208

080069a8 <vsiprintf>:
 80069a8:	4613      	mov	r3, r2
 80069aa:	460a      	mov	r2, r1
 80069ac:	4601      	mov	r1, r0
 80069ae:	4802      	ldr	r0, [pc, #8]	; (80069b8 <vsiprintf+0x10>)
 80069b0:	6800      	ldr	r0, [r0, #0]
 80069b2:	f7ff bfe3 	b.w	800697c <_vsiprintf_r>
 80069b6:	bf00      	nop
 80069b8:	20000188 	.word	0x20000188

080069bc <__ssputs_r>:
 80069bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069c0:	688e      	ldr	r6, [r1, #8]
 80069c2:	4682      	mov	sl, r0
 80069c4:	429e      	cmp	r6, r3
 80069c6:	460c      	mov	r4, r1
 80069c8:	4690      	mov	r8, r2
 80069ca:	4699      	mov	r9, r3
 80069cc:	d837      	bhi.n	8006a3e <__ssputs_r+0x82>
 80069ce:	898a      	ldrh	r2, [r1, #12]
 80069d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80069d4:	d031      	beq.n	8006a3a <__ssputs_r+0x7e>
 80069d6:	2302      	movs	r3, #2
 80069d8:	6825      	ldr	r5, [r4, #0]
 80069da:	6909      	ldr	r1, [r1, #16]
 80069dc:	1a6f      	subs	r7, r5, r1
 80069de:	6965      	ldr	r5, [r4, #20]
 80069e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80069e4:	fb95 f5f3 	sdiv	r5, r5, r3
 80069e8:	f109 0301 	add.w	r3, r9, #1
 80069ec:	443b      	add	r3, r7
 80069ee:	429d      	cmp	r5, r3
 80069f0:	bf38      	it	cc
 80069f2:	461d      	movcc	r5, r3
 80069f4:	0553      	lsls	r3, r2, #21
 80069f6:	d530      	bpl.n	8006a5a <__ssputs_r+0x9e>
 80069f8:	4629      	mov	r1, r5
 80069fa:	f000 fb37 	bl	800706c <_malloc_r>
 80069fe:	4606      	mov	r6, r0
 8006a00:	b950      	cbnz	r0, 8006a18 <__ssputs_r+0x5c>
 8006a02:	230c      	movs	r3, #12
 8006a04:	f04f 30ff 	mov.w	r0, #4294967295
 8006a08:	f8ca 3000 	str.w	r3, [sl]
 8006a0c:	89a3      	ldrh	r3, [r4, #12]
 8006a0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a12:	81a3      	strh	r3, [r4, #12]
 8006a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a18:	463a      	mov	r2, r7
 8006a1a:	6921      	ldr	r1, [r4, #16]
 8006a1c:	f000 fab6 	bl	8006f8c <memcpy>
 8006a20:	89a3      	ldrh	r3, [r4, #12]
 8006a22:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006a26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a2a:	81a3      	strh	r3, [r4, #12]
 8006a2c:	6126      	str	r6, [r4, #16]
 8006a2e:	443e      	add	r6, r7
 8006a30:	6026      	str	r6, [r4, #0]
 8006a32:	464e      	mov	r6, r9
 8006a34:	6165      	str	r5, [r4, #20]
 8006a36:	1bed      	subs	r5, r5, r7
 8006a38:	60a5      	str	r5, [r4, #8]
 8006a3a:	454e      	cmp	r6, r9
 8006a3c:	d900      	bls.n	8006a40 <__ssputs_r+0x84>
 8006a3e:	464e      	mov	r6, r9
 8006a40:	4632      	mov	r2, r6
 8006a42:	4641      	mov	r1, r8
 8006a44:	6820      	ldr	r0, [r4, #0]
 8006a46:	f000 faac 	bl	8006fa2 <memmove>
 8006a4a:	68a3      	ldr	r3, [r4, #8]
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	1b9b      	subs	r3, r3, r6
 8006a50:	60a3      	str	r3, [r4, #8]
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	441e      	add	r6, r3
 8006a56:	6026      	str	r6, [r4, #0]
 8006a58:	e7dc      	b.n	8006a14 <__ssputs_r+0x58>
 8006a5a:	462a      	mov	r2, r5
 8006a5c:	f000 fb60 	bl	8007120 <_realloc_r>
 8006a60:	4606      	mov	r6, r0
 8006a62:	2800      	cmp	r0, #0
 8006a64:	d1e2      	bne.n	8006a2c <__ssputs_r+0x70>
 8006a66:	6921      	ldr	r1, [r4, #16]
 8006a68:	4650      	mov	r0, sl
 8006a6a:	f000 fab3 	bl	8006fd4 <_free_r>
 8006a6e:	e7c8      	b.n	8006a02 <__ssputs_r+0x46>

08006a70 <_svfiprintf_r>:
 8006a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a74:	461d      	mov	r5, r3
 8006a76:	898b      	ldrh	r3, [r1, #12]
 8006a78:	b09d      	sub	sp, #116	; 0x74
 8006a7a:	061f      	lsls	r7, r3, #24
 8006a7c:	4680      	mov	r8, r0
 8006a7e:	460c      	mov	r4, r1
 8006a80:	4616      	mov	r6, r2
 8006a82:	d50f      	bpl.n	8006aa4 <_svfiprintf_r+0x34>
 8006a84:	690b      	ldr	r3, [r1, #16]
 8006a86:	b96b      	cbnz	r3, 8006aa4 <_svfiprintf_r+0x34>
 8006a88:	2140      	movs	r1, #64	; 0x40
 8006a8a:	f000 faef 	bl	800706c <_malloc_r>
 8006a8e:	6020      	str	r0, [r4, #0]
 8006a90:	6120      	str	r0, [r4, #16]
 8006a92:	b928      	cbnz	r0, 8006aa0 <_svfiprintf_r+0x30>
 8006a94:	230c      	movs	r3, #12
 8006a96:	f8c8 3000 	str.w	r3, [r8]
 8006a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a9e:	e0c8      	b.n	8006c32 <_svfiprintf_r+0x1c2>
 8006aa0:	2340      	movs	r3, #64	; 0x40
 8006aa2:	6163      	str	r3, [r4, #20]
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	9309      	str	r3, [sp, #36]	; 0x24
 8006aa8:	2320      	movs	r3, #32
 8006aaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006aae:	2330      	movs	r3, #48	; 0x30
 8006ab0:	f04f 0b01 	mov.w	fp, #1
 8006ab4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ab8:	9503      	str	r5, [sp, #12]
 8006aba:	4637      	mov	r7, r6
 8006abc:	463d      	mov	r5, r7
 8006abe:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006ac2:	b10b      	cbz	r3, 8006ac8 <_svfiprintf_r+0x58>
 8006ac4:	2b25      	cmp	r3, #37	; 0x25
 8006ac6:	d13e      	bne.n	8006b46 <_svfiprintf_r+0xd6>
 8006ac8:	ebb7 0a06 	subs.w	sl, r7, r6
 8006acc:	d00b      	beq.n	8006ae6 <_svfiprintf_r+0x76>
 8006ace:	4653      	mov	r3, sl
 8006ad0:	4632      	mov	r2, r6
 8006ad2:	4621      	mov	r1, r4
 8006ad4:	4640      	mov	r0, r8
 8006ad6:	f7ff ff71 	bl	80069bc <__ssputs_r>
 8006ada:	3001      	adds	r0, #1
 8006adc:	f000 80a4 	beq.w	8006c28 <_svfiprintf_r+0x1b8>
 8006ae0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ae2:	4453      	add	r3, sl
 8006ae4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ae6:	783b      	ldrb	r3, [r7, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f000 809d 	beq.w	8006c28 <_svfiprintf_r+0x1b8>
 8006aee:	2300      	movs	r3, #0
 8006af0:	f04f 32ff 	mov.w	r2, #4294967295
 8006af4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006af8:	9304      	str	r3, [sp, #16]
 8006afa:	9307      	str	r3, [sp, #28]
 8006afc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b00:	931a      	str	r3, [sp, #104]	; 0x68
 8006b02:	462f      	mov	r7, r5
 8006b04:	2205      	movs	r2, #5
 8006b06:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006b0a:	4850      	ldr	r0, [pc, #320]	; (8006c4c <_svfiprintf_r+0x1dc>)
 8006b0c:	f000 fa30 	bl	8006f70 <memchr>
 8006b10:	9b04      	ldr	r3, [sp, #16]
 8006b12:	b9d0      	cbnz	r0, 8006b4a <_svfiprintf_r+0xda>
 8006b14:	06d9      	lsls	r1, r3, #27
 8006b16:	bf44      	itt	mi
 8006b18:	2220      	movmi	r2, #32
 8006b1a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b1e:	071a      	lsls	r2, r3, #28
 8006b20:	bf44      	itt	mi
 8006b22:	222b      	movmi	r2, #43	; 0x2b
 8006b24:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b28:	782a      	ldrb	r2, [r5, #0]
 8006b2a:	2a2a      	cmp	r2, #42	; 0x2a
 8006b2c:	d015      	beq.n	8006b5a <_svfiprintf_r+0xea>
 8006b2e:	462f      	mov	r7, r5
 8006b30:	2000      	movs	r0, #0
 8006b32:	250a      	movs	r5, #10
 8006b34:	9a07      	ldr	r2, [sp, #28]
 8006b36:	4639      	mov	r1, r7
 8006b38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b3c:	3b30      	subs	r3, #48	; 0x30
 8006b3e:	2b09      	cmp	r3, #9
 8006b40:	d94d      	bls.n	8006bde <_svfiprintf_r+0x16e>
 8006b42:	b1b8      	cbz	r0, 8006b74 <_svfiprintf_r+0x104>
 8006b44:	e00f      	b.n	8006b66 <_svfiprintf_r+0xf6>
 8006b46:	462f      	mov	r7, r5
 8006b48:	e7b8      	b.n	8006abc <_svfiprintf_r+0x4c>
 8006b4a:	4a40      	ldr	r2, [pc, #256]	; (8006c4c <_svfiprintf_r+0x1dc>)
 8006b4c:	463d      	mov	r5, r7
 8006b4e:	1a80      	subs	r0, r0, r2
 8006b50:	fa0b f000 	lsl.w	r0, fp, r0
 8006b54:	4318      	orrs	r0, r3
 8006b56:	9004      	str	r0, [sp, #16]
 8006b58:	e7d3      	b.n	8006b02 <_svfiprintf_r+0x92>
 8006b5a:	9a03      	ldr	r2, [sp, #12]
 8006b5c:	1d11      	adds	r1, r2, #4
 8006b5e:	6812      	ldr	r2, [r2, #0]
 8006b60:	9103      	str	r1, [sp, #12]
 8006b62:	2a00      	cmp	r2, #0
 8006b64:	db01      	blt.n	8006b6a <_svfiprintf_r+0xfa>
 8006b66:	9207      	str	r2, [sp, #28]
 8006b68:	e004      	b.n	8006b74 <_svfiprintf_r+0x104>
 8006b6a:	4252      	negs	r2, r2
 8006b6c:	f043 0302 	orr.w	r3, r3, #2
 8006b70:	9207      	str	r2, [sp, #28]
 8006b72:	9304      	str	r3, [sp, #16]
 8006b74:	783b      	ldrb	r3, [r7, #0]
 8006b76:	2b2e      	cmp	r3, #46	; 0x2e
 8006b78:	d10c      	bne.n	8006b94 <_svfiprintf_r+0x124>
 8006b7a:	787b      	ldrb	r3, [r7, #1]
 8006b7c:	2b2a      	cmp	r3, #42	; 0x2a
 8006b7e:	d133      	bne.n	8006be8 <_svfiprintf_r+0x178>
 8006b80:	9b03      	ldr	r3, [sp, #12]
 8006b82:	3702      	adds	r7, #2
 8006b84:	1d1a      	adds	r2, r3, #4
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	9203      	str	r2, [sp, #12]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	bfb8      	it	lt
 8006b8e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b92:	9305      	str	r3, [sp, #20]
 8006b94:	4d2e      	ldr	r5, [pc, #184]	; (8006c50 <_svfiprintf_r+0x1e0>)
 8006b96:	2203      	movs	r2, #3
 8006b98:	7839      	ldrb	r1, [r7, #0]
 8006b9a:	4628      	mov	r0, r5
 8006b9c:	f000 f9e8 	bl	8006f70 <memchr>
 8006ba0:	b138      	cbz	r0, 8006bb2 <_svfiprintf_r+0x142>
 8006ba2:	2340      	movs	r3, #64	; 0x40
 8006ba4:	1b40      	subs	r0, r0, r5
 8006ba6:	fa03 f000 	lsl.w	r0, r3, r0
 8006baa:	9b04      	ldr	r3, [sp, #16]
 8006bac:	3701      	adds	r7, #1
 8006bae:	4303      	orrs	r3, r0
 8006bb0:	9304      	str	r3, [sp, #16]
 8006bb2:	7839      	ldrb	r1, [r7, #0]
 8006bb4:	2206      	movs	r2, #6
 8006bb6:	4827      	ldr	r0, [pc, #156]	; (8006c54 <_svfiprintf_r+0x1e4>)
 8006bb8:	1c7e      	adds	r6, r7, #1
 8006bba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006bbe:	f000 f9d7 	bl	8006f70 <memchr>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d038      	beq.n	8006c38 <_svfiprintf_r+0x1c8>
 8006bc6:	4b24      	ldr	r3, [pc, #144]	; (8006c58 <_svfiprintf_r+0x1e8>)
 8006bc8:	bb13      	cbnz	r3, 8006c10 <_svfiprintf_r+0x1a0>
 8006bca:	9b03      	ldr	r3, [sp, #12]
 8006bcc:	3307      	adds	r3, #7
 8006bce:	f023 0307 	bic.w	r3, r3, #7
 8006bd2:	3308      	adds	r3, #8
 8006bd4:	9303      	str	r3, [sp, #12]
 8006bd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bd8:	444b      	add	r3, r9
 8006bda:	9309      	str	r3, [sp, #36]	; 0x24
 8006bdc:	e76d      	b.n	8006aba <_svfiprintf_r+0x4a>
 8006bde:	fb05 3202 	mla	r2, r5, r2, r3
 8006be2:	2001      	movs	r0, #1
 8006be4:	460f      	mov	r7, r1
 8006be6:	e7a6      	b.n	8006b36 <_svfiprintf_r+0xc6>
 8006be8:	2300      	movs	r3, #0
 8006bea:	250a      	movs	r5, #10
 8006bec:	4619      	mov	r1, r3
 8006bee:	3701      	adds	r7, #1
 8006bf0:	9305      	str	r3, [sp, #20]
 8006bf2:	4638      	mov	r0, r7
 8006bf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bf8:	3a30      	subs	r2, #48	; 0x30
 8006bfa:	2a09      	cmp	r2, #9
 8006bfc:	d903      	bls.n	8006c06 <_svfiprintf_r+0x196>
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d0c8      	beq.n	8006b94 <_svfiprintf_r+0x124>
 8006c02:	9105      	str	r1, [sp, #20]
 8006c04:	e7c6      	b.n	8006b94 <_svfiprintf_r+0x124>
 8006c06:	fb05 2101 	mla	r1, r5, r1, r2
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	4607      	mov	r7, r0
 8006c0e:	e7f0      	b.n	8006bf2 <_svfiprintf_r+0x182>
 8006c10:	ab03      	add	r3, sp, #12
 8006c12:	9300      	str	r3, [sp, #0]
 8006c14:	4622      	mov	r2, r4
 8006c16:	4b11      	ldr	r3, [pc, #68]	; (8006c5c <_svfiprintf_r+0x1ec>)
 8006c18:	a904      	add	r1, sp, #16
 8006c1a:	4640      	mov	r0, r8
 8006c1c:	f3af 8000 	nop.w
 8006c20:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006c24:	4681      	mov	r9, r0
 8006c26:	d1d6      	bne.n	8006bd6 <_svfiprintf_r+0x166>
 8006c28:	89a3      	ldrh	r3, [r4, #12]
 8006c2a:	065b      	lsls	r3, r3, #25
 8006c2c:	f53f af35 	bmi.w	8006a9a <_svfiprintf_r+0x2a>
 8006c30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c32:	b01d      	add	sp, #116	; 0x74
 8006c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c38:	ab03      	add	r3, sp, #12
 8006c3a:	9300      	str	r3, [sp, #0]
 8006c3c:	4622      	mov	r2, r4
 8006c3e:	4b07      	ldr	r3, [pc, #28]	; (8006c5c <_svfiprintf_r+0x1ec>)
 8006c40:	a904      	add	r1, sp, #16
 8006c42:	4640      	mov	r0, r8
 8006c44:	f000 f882 	bl	8006d4c <_printf_i>
 8006c48:	e7ea      	b.n	8006c20 <_svfiprintf_r+0x1b0>
 8006c4a:	bf00      	nop
 8006c4c:	08007ced 	.word	0x08007ced
 8006c50:	08007cf3 	.word	0x08007cf3
 8006c54:	08007cf7 	.word	0x08007cf7
 8006c58:	00000000 	.word	0x00000000
 8006c5c:	080069bd 	.word	0x080069bd

08006c60 <_printf_common>:
 8006c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c64:	4691      	mov	r9, r2
 8006c66:	461f      	mov	r7, r3
 8006c68:	688a      	ldr	r2, [r1, #8]
 8006c6a:	690b      	ldr	r3, [r1, #16]
 8006c6c:	4606      	mov	r6, r0
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	bfb8      	it	lt
 8006c72:	4613      	movlt	r3, r2
 8006c74:	f8c9 3000 	str.w	r3, [r9]
 8006c78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c7c:	460c      	mov	r4, r1
 8006c7e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c82:	b112      	cbz	r2, 8006c8a <_printf_common+0x2a>
 8006c84:	3301      	adds	r3, #1
 8006c86:	f8c9 3000 	str.w	r3, [r9]
 8006c8a:	6823      	ldr	r3, [r4, #0]
 8006c8c:	0699      	lsls	r1, r3, #26
 8006c8e:	bf42      	ittt	mi
 8006c90:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006c94:	3302      	addmi	r3, #2
 8006c96:	f8c9 3000 	strmi.w	r3, [r9]
 8006c9a:	6825      	ldr	r5, [r4, #0]
 8006c9c:	f015 0506 	ands.w	r5, r5, #6
 8006ca0:	d107      	bne.n	8006cb2 <_printf_common+0x52>
 8006ca2:	f104 0a19 	add.w	sl, r4, #25
 8006ca6:	68e3      	ldr	r3, [r4, #12]
 8006ca8:	f8d9 2000 	ldr.w	r2, [r9]
 8006cac:	1a9b      	subs	r3, r3, r2
 8006cae:	42ab      	cmp	r3, r5
 8006cb0:	dc29      	bgt.n	8006d06 <_printf_common+0xa6>
 8006cb2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006cb6:	6822      	ldr	r2, [r4, #0]
 8006cb8:	3300      	adds	r3, #0
 8006cba:	bf18      	it	ne
 8006cbc:	2301      	movne	r3, #1
 8006cbe:	0692      	lsls	r2, r2, #26
 8006cc0:	d42e      	bmi.n	8006d20 <_printf_common+0xc0>
 8006cc2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006cc6:	4639      	mov	r1, r7
 8006cc8:	4630      	mov	r0, r6
 8006cca:	47c0      	blx	r8
 8006ccc:	3001      	adds	r0, #1
 8006cce:	d021      	beq.n	8006d14 <_printf_common+0xb4>
 8006cd0:	6823      	ldr	r3, [r4, #0]
 8006cd2:	68e5      	ldr	r5, [r4, #12]
 8006cd4:	f003 0306 	and.w	r3, r3, #6
 8006cd8:	2b04      	cmp	r3, #4
 8006cda:	bf18      	it	ne
 8006cdc:	2500      	movne	r5, #0
 8006cde:	f8d9 2000 	ldr.w	r2, [r9]
 8006ce2:	f04f 0900 	mov.w	r9, #0
 8006ce6:	bf08      	it	eq
 8006ce8:	1aad      	subeq	r5, r5, r2
 8006cea:	68a3      	ldr	r3, [r4, #8]
 8006cec:	6922      	ldr	r2, [r4, #16]
 8006cee:	bf08      	it	eq
 8006cf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	bfc4      	itt	gt
 8006cf8:	1a9b      	subgt	r3, r3, r2
 8006cfa:	18ed      	addgt	r5, r5, r3
 8006cfc:	341a      	adds	r4, #26
 8006cfe:	454d      	cmp	r5, r9
 8006d00:	d11a      	bne.n	8006d38 <_printf_common+0xd8>
 8006d02:	2000      	movs	r0, #0
 8006d04:	e008      	b.n	8006d18 <_printf_common+0xb8>
 8006d06:	2301      	movs	r3, #1
 8006d08:	4652      	mov	r2, sl
 8006d0a:	4639      	mov	r1, r7
 8006d0c:	4630      	mov	r0, r6
 8006d0e:	47c0      	blx	r8
 8006d10:	3001      	adds	r0, #1
 8006d12:	d103      	bne.n	8006d1c <_printf_common+0xbc>
 8006d14:	f04f 30ff 	mov.w	r0, #4294967295
 8006d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d1c:	3501      	adds	r5, #1
 8006d1e:	e7c2      	b.n	8006ca6 <_printf_common+0x46>
 8006d20:	2030      	movs	r0, #48	; 0x30
 8006d22:	18e1      	adds	r1, r4, r3
 8006d24:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d28:	1c5a      	adds	r2, r3, #1
 8006d2a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d2e:	4422      	add	r2, r4
 8006d30:	3302      	adds	r3, #2
 8006d32:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d36:	e7c4      	b.n	8006cc2 <_printf_common+0x62>
 8006d38:	2301      	movs	r3, #1
 8006d3a:	4622      	mov	r2, r4
 8006d3c:	4639      	mov	r1, r7
 8006d3e:	4630      	mov	r0, r6
 8006d40:	47c0      	blx	r8
 8006d42:	3001      	adds	r0, #1
 8006d44:	d0e6      	beq.n	8006d14 <_printf_common+0xb4>
 8006d46:	f109 0901 	add.w	r9, r9, #1
 8006d4a:	e7d8      	b.n	8006cfe <_printf_common+0x9e>

08006d4c <_printf_i>:
 8006d4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d50:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006d54:	460c      	mov	r4, r1
 8006d56:	7e09      	ldrb	r1, [r1, #24]
 8006d58:	b085      	sub	sp, #20
 8006d5a:	296e      	cmp	r1, #110	; 0x6e
 8006d5c:	4617      	mov	r7, r2
 8006d5e:	4606      	mov	r6, r0
 8006d60:	4698      	mov	r8, r3
 8006d62:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d64:	f000 80b3 	beq.w	8006ece <_printf_i+0x182>
 8006d68:	d822      	bhi.n	8006db0 <_printf_i+0x64>
 8006d6a:	2963      	cmp	r1, #99	; 0x63
 8006d6c:	d036      	beq.n	8006ddc <_printf_i+0x90>
 8006d6e:	d80a      	bhi.n	8006d86 <_printf_i+0x3a>
 8006d70:	2900      	cmp	r1, #0
 8006d72:	f000 80b9 	beq.w	8006ee8 <_printf_i+0x19c>
 8006d76:	2958      	cmp	r1, #88	; 0x58
 8006d78:	f000 8083 	beq.w	8006e82 <_printf_i+0x136>
 8006d7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d80:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006d84:	e032      	b.n	8006dec <_printf_i+0xa0>
 8006d86:	2964      	cmp	r1, #100	; 0x64
 8006d88:	d001      	beq.n	8006d8e <_printf_i+0x42>
 8006d8a:	2969      	cmp	r1, #105	; 0x69
 8006d8c:	d1f6      	bne.n	8006d7c <_printf_i+0x30>
 8006d8e:	6820      	ldr	r0, [r4, #0]
 8006d90:	6813      	ldr	r3, [r2, #0]
 8006d92:	0605      	lsls	r5, r0, #24
 8006d94:	f103 0104 	add.w	r1, r3, #4
 8006d98:	d52a      	bpl.n	8006df0 <_printf_i+0xa4>
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	6011      	str	r1, [r2, #0]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	da03      	bge.n	8006daa <_printf_i+0x5e>
 8006da2:	222d      	movs	r2, #45	; 0x2d
 8006da4:	425b      	negs	r3, r3
 8006da6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006daa:	486f      	ldr	r0, [pc, #444]	; (8006f68 <_printf_i+0x21c>)
 8006dac:	220a      	movs	r2, #10
 8006dae:	e039      	b.n	8006e24 <_printf_i+0xd8>
 8006db0:	2973      	cmp	r1, #115	; 0x73
 8006db2:	f000 809d 	beq.w	8006ef0 <_printf_i+0x1a4>
 8006db6:	d808      	bhi.n	8006dca <_printf_i+0x7e>
 8006db8:	296f      	cmp	r1, #111	; 0x6f
 8006dba:	d020      	beq.n	8006dfe <_printf_i+0xb2>
 8006dbc:	2970      	cmp	r1, #112	; 0x70
 8006dbe:	d1dd      	bne.n	8006d7c <_printf_i+0x30>
 8006dc0:	6823      	ldr	r3, [r4, #0]
 8006dc2:	f043 0320 	orr.w	r3, r3, #32
 8006dc6:	6023      	str	r3, [r4, #0]
 8006dc8:	e003      	b.n	8006dd2 <_printf_i+0x86>
 8006dca:	2975      	cmp	r1, #117	; 0x75
 8006dcc:	d017      	beq.n	8006dfe <_printf_i+0xb2>
 8006dce:	2978      	cmp	r1, #120	; 0x78
 8006dd0:	d1d4      	bne.n	8006d7c <_printf_i+0x30>
 8006dd2:	2378      	movs	r3, #120	; 0x78
 8006dd4:	4865      	ldr	r0, [pc, #404]	; (8006f6c <_printf_i+0x220>)
 8006dd6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006dda:	e055      	b.n	8006e88 <_printf_i+0x13c>
 8006ddc:	6813      	ldr	r3, [r2, #0]
 8006dde:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006de2:	1d19      	adds	r1, r3, #4
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	6011      	str	r1, [r2, #0]
 8006de8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006dec:	2301      	movs	r3, #1
 8006dee:	e08c      	b.n	8006f0a <_printf_i+0x1be>
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006df6:	6011      	str	r1, [r2, #0]
 8006df8:	bf18      	it	ne
 8006dfa:	b21b      	sxthne	r3, r3
 8006dfc:	e7cf      	b.n	8006d9e <_printf_i+0x52>
 8006dfe:	6813      	ldr	r3, [r2, #0]
 8006e00:	6825      	ldr	r5, [r4, #0]
 8006e02:	1d18      	adds	r0, r3, #4
 8006e04:	6010      	str	r0, [r2, #0]
 8006e06:	0628      	lsls	r0, r5, #24
 8006e08:	d501      	bpl.n	8006e0e <_printf_i+0xc2>
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	e002      	b.n	8006e14 <_printf_i+0xc8>
 8006e0e:	0668      	lsls	r0, r5, #25
 8006e10:	d5fb      	bpl.n	8006e0a <_printf_i+0xbe>
 8006e12:	881b      	ldrh	r3, [r3, #0]
 8006e14:	296f      	cmp	r1, #111	; 0x6f
 8006e16:	bf14      	ite	ne
 8006e18:	220a      	movne	r2, #10
 8006e1a:	2208      	moveq	r2, #8
 8006e1c:	4852      	ldr	r0, [pc, #328]	; (8006f68 <_printf_i+0x21c>)
 8006e1e:	2100      	movs	r1, #0
 8006e20:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e24:	6865      	ldr	r5, [r4, #4]
 8006e26:	2d00      	cmp	r5, #0
 8006e28:	60a5      	str	r5, [r4, #8]
 8006e2a:	f2c0 8095 	blt.w	8006f58 <_printf_i+0x20c>
 8006e2e:	6821      	ldr	r1, [r4, #0]
 8006e30:	f021 0104 	bic.w	r1, r1, #4
 8006e34:	6021      	str	r1, [r4, #0]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d13d      	bne.n	8006eb6 <_printf_i+0x16a>
 8006e3a:	2d00      	cmp	r5, #0
 8006e3c:	f040 808e 	bne.w	8006f5c <_printf_i+0x210>
 8006e40:	4665      	mov	r5, ip
 8006e42:	2a08      	cmp	r2, #8
 8006e44:	d10b      	bne.n	8006e5e <_printf_i+0x112>
 8006e46:	6823      	ldr	r3, [r4, #0]
 8006e48:	07db      	lsls	r3, r3, #31
 8006e4a:	d508      	bpl.n	8006e5e <_printf_i+0x112>
 8006e4c:	6923      	ldr	r3, [r4, #16]
 8006e4e:	6862      	ldr	r2, [r4, #4]
 8006e50:	429a      	cmp	r2, r3
 8006e52:	bfde      	ittt	le
 8006e54:	2330      	movle	r3, #48	; 0x30
 8006e56:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e5a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e5e:	ebac 0305 	sub.w	r3, ip, r5
 8006e62:	6123      	str	r3, [r4, #16]
 8006e64:	f8cd 8000 	str.w	r8, [sp]
 8006e68:	463b      	mov	r3, r7
 8006e6a:	aa03      	add	r2, sp, #12
 8006e6c:	4621      	mov	r1, r4
 8006e6e:	4630      	mov	r0, r6
 8006e70:	f7ff fef6 	bl	8006c60 <_printf_common>
 8006e74:	3001      	adds	r0, #1
 8006e76:	d14d      	bne.n	8006f14 <_printf_i+0x1c8>
 8006e78:	f04f 30ff 	mov.w	r0, #4294967295
 8006e7c:	b005      	add	sp, #20
 8006e7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e82:	4839      	ldr	r0, [pc, #228]	; (8006f68 <_printf_i+0x21c>)
 8006e84:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006e88:	6813      	ldr	r3, [r2, #0]
 8006e8a:	6821      	ldr	r1, [r4, #0]
 8006e8c:	1d1d      	adds	r5, r3, #4
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	6015      	str	r5, [r2, #0]
 8006e92:	060a      	lsls	r2, r1, #24
 8006e94:	d50b      	bpl.n	8006eae <_printf_i+0x162>
 8006e96:	07ca      	lsls	r2, r1, #31
 8006e98:	bf44      	itt	mi
 8006e9a:	f041 0120 	orrmi.w	r1, r1, #32
 8006e9e:	6021      	strmi	r1, [r4, #0]
 8006ea0:	b91b      	cbnz	r3, 8006eaa <_printf_i+0x15e>
 8006ea2:	6822      	ldr	r2, [r4, #0]
 8006ea4:	f022 0220 	bic.w	r2, r2, #32
 8006ea8:	6022      	str	r2, [r4, #0]
 8006eaa:	2210      	movs	r2, #16
 8006eac:	e7b7      	b.n	8006e1e <_printf_i+0xd2>
 8006eae:	064d      	lsls	r5, r1, #25
 8006eb0:	bf48      	it	mi
 8006eb2:	b29b      	uxthmi	r3, r3
 8006eb4:	e7ef      	b.n	8006e96 <_printf_i+0x14a>
 8006eb6:	4665      	mov	r5, ip
 8006eb8:	fbb3 f1f2 	udiv	r1, r3, r2
 8006ebc:	fb02 3311 	mls	r3, r2, r1, r3
 8006ec0:	5cc3      	ldrb	r3, [r0, r3]
 8006ec2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	2900      	cmp	r1, #0
 8006eca:	d1f5      	bne.n	8006eb8 <_printf_i+0x16c>
 8006ecc:	e7b9      	b.n	8006e42 <_printf_i+0xf6>
 8006ece:	6813      	ldr	r3, [r2, #0]
 8006ed0:	6825      	ldr	r5, [r4, #0]
 8006ed2:	1d18      	adds	r0, r3, #4
 8006ed4:	6961      	ldr	r1, [r4, #20]
 8006ed6:	6010      	str	r0, [r2, #0]
 8006ed8:	0628      	lsls	r0, r5, #24
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	d501      	bpl.n	8006ee2 <_printf_i+0x196>
 8006ede:	6019      	str	r1, [r3, #0]
 8006ee0:	e002      	b.n	8006ee8 <_printf_i+0x19c>
 8006ee2:	066a      	lsls	r2, r5, #25
 8006ee4:	d5fb      	bpl.n	8006ede <_printf_i+0x192>
 8006ee6:	8019      	strh	r1, [r3, #0]
 8006ee8:	2300      	movs	r3, #0
 8006eea:	4665      	mov	r5, ip
 8006eec:	6123      	str	r3, [r4, #16]
 8006eee:	e7b9      	b.n	8006e64 <_printf_i+0x118>
 8006ef0:	6813      	ldr	r3, [r2, #0]
 8006ef2:	1d19      	adds	r1, r3, #4
 8006ef4:	6011      	str	r1, [r2, #0]
 8006ef6:	681d      	ldr	r5, [r3, #0]
 8006ef8:	6862      	ldr	r2, [r4, #4]
 8006efa:	2100      	movs	r1, #0
 8006efc:	4628      	mov	r0, r5
 8006efe:	f000 f837 	bl	8006f70 <memchr>
 8006f02:	b108      	cbz	r0, 8006f08 <_printf_i+0x1bc>
 8006f04:	1b40      	subs	r0, r0, r5
 8006f06:	6060      	str	r0, [r4, #4]
 8006f08:	6863      	ldr	r3, [r4, #4]
 8006f0a:	6123      	str	r3, [r4, #16]
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f12:	e7a7      	b.n	8006e64 <_printf_i+0x118>
 8006f14:	6923      	ldr	r3, [r4, #16]
 8006f16:	462a      	mov	r2, r5
 8006f18:	4639      	mov	r1, r7
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	47c0      	blx	r8
 8006f1e:	3001      	adds	r0, #1
 8006f20:	d0aa      	beq.n	8006e78 <_printf_i+0x12c>
 8006f22:	6823      	ldr	r3, [r4, #0]
 8006f24:	079b      	lsls	r3, r3, #30
 8006f26:	d413      	bmi.n	8006f50 <_printf_i+0x204>
 8006f28:	68e0      	ldr	r0, [r4, #12]
 8006f2a:	9b03      	ldr	r3, [sp, #12]
 8006f2c:	4298      	cmp	r0, r3
 8006f2e:	bfb8      	it	lt
 8006f30:	4618      	movlt	r0, r3
 8006f32:	e7a3      	b.n	8006e7c <_printf_i+0x130>
 8006f34:	2301      	movs	r3, #1
 8006f36:	464a      	mov	r2, r9
 8006f38:	4639      	mov	r1, r7
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	47c0      	blx	r8
 8006f3e:	3001      	adds	r0, #1
 8006f40:	d09a      	beq.n	8006e78 <_printf_i+0x12c>
 8006f42:	3501      	adds	r5, #1
 8006f44:	68e3      	ldr	r3, [r4, #12]
 8006f46:	9a03      	ldr	r2, [sp, #12]
 8006f48:	1a9b      	subs	r3, r3, r2
 8006f4a:	42ab      	cmp	r3, r5
 8006f4c:	dcf2      	bgt.n	8006f34 <_printf_i+0x1e8>
 8006f4e:	e7eb      	b.n	8006f28 <_printf_i+0x1dc>
 8006f50:	2500      	movs	r5, #0
 8006f52:	f104 0919 	add.w	r9, r4, #25
 8006f56:	e7f5      	b.n	8006f44 <_printf_i+0x1f8>
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d1ac      	bne.n	8006eb6 <_printf_i+0x16a>
 8006f5c:	7803      	ldrb	r3, [r0, #0]
 8006f5e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f62:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f66:	e76c      	b.n	8006e42 <_printf_i+0xf6>
 8006f68:	08007cfe 	.word	0x08007cfe
 8006f6c:	08007d0f 	.word	0x08007d0f

08006f70 <memchr>:
 8006f70:	b510      	push	{r4, lr}
 8006f72:	b2c9      	uxtb	r1, r1
 8006f74:	4402      	add	r2, r0
 8006f76:	4290      	cmp	r0, r2
 8006f78:	4603      	mov	r3, r0
 8006f7a:	d101      	bne.n	8006f80 <memchr+0x10>
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	e003      	b.n	8006f88 <memchr+0x18>
 8006f80:	781c      	ldrb	r4, [r3, #0]
 8006f82:	3001      	adds	r0, #1
 8006f84:	428c      	cmp	r4, r1
 8006f86:	d1f6      	bne.n	8006f76 <memchr+0x6>
 8006f88:	4618      	mov	r0, r3
 8006f8a:	bd10      	pop	{r4, pc}

08006f8c <memcpy>:
 8006f8c:	b510      	push	{r4, lr}
 8006f8e:	1e43      	subs	r3, r0, #1
 8006f90:	440a      	add	r2, r1
 8006f92:	4291      	cmp	r1, r2
 8006f94:	d100      	bne.n	8006f98 <memcpy+0xc>
 8006f96:	bd10      	pop	{r4, pc}
 8006f98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fa0:	e7f7      	b.n	8006f92 <memcpy+0x6>

08006fa2 <memmove>:
 8006fa2:	4288      	cmp	r0, r1
 8006fa4:	b510      	push	{r4, lr}
 8006fa6:	eb01 0302 	add.w	r3, r1, r2
 8006faa:	d807      	bhi.n	8006fbc <memmove+0x1a>
 8006fac:	1e42      	subs	r2, r0, #1
 8006fae:	4299      	cmp	r1, r3
 8006fb0:	d00a      	beq.n	8006fc8 <memmove+0x26>
 8006fb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fb6:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006fba:	e7f8      	b.n	8006fae <memmove+0xc>
 8006fbc:	4283      	cmp	r3, r0
 8006fbe:	d9f5      	bls.n	8006fac <memmove+0xa>
 8006fc0:	1881      	adds	r1, r0, r2
 8006fc2:	1ad2      	subs	r2, r2, r3
 8006fc4:	42d3      	cmn	r3, r2
 8006fc6:	d100      	bne.n	8006fca <memmove+0x28>
 8006fc8:	bd10      	pop	{r4, pc}
 8006fca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006fce:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006fd2:	e7f7      	b.n	8006fc4 <memmove+0x22>

08006fd4 <_free_r>:
 8006fd4:	b538      	push	{r3, r4, r5, lr}
 8006fd6:	4605      	mov	r5, r0
 8006fd8:	2900      	cmp	r1, #0
 8006fda:	d043      	beq.n	8007064 <_free_r+0x90>
 8006fdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006fe0:	1f0c      	subs	r4, r1, #4
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	bfb8      	it	lt
 8006fe6:	18e4      	addlt	r4, r4, r3
 8006fe8:	f000 f8d0 	bl	800718c <__malloc_lock>
 8006fec:	4a1e      	ldr	r2, [pc, #120]	; (8007068 <_free_r+0x94>)
 8006fee:	6813      	ldr	r3, [r2, #0]
 8006ff0:	4610      	mov	r0, r2
 8006ff2:	b933      	cbnz	r3, 8007002 <_free_r+0x2e>
 8006ff4:	6063      	str	r3, [r4, #4]
 8006ff6:	6014      	str	r4, [r2, #0]
 8006ff8:	4628      	mov	r0, r5
 8006ffa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ffe:	f000 b8c6 	b.w	800718e <__malloc_unlock>
 8007002:	42a3      	cmp	r3, r4
 8007004:	d90b      	bls.n	800701e <_free_r+0x4a>
 8007006:	6821      	ldr	r1, [r4, #0]
 8007008:	1862      	adds	r2, r4, r1
 800700a:	4293      	cmp	r3, r2
 800700c:	bf01      	itttt	eq
 800700e:	681a      	ldreq	r2, [r3, #0]
 8007010:	685b      	ldreq	r3, [r3, #4]
 8007012:	1852      	addeq	r2, r2, r1
 8007014:	6022      	streq	r2, [r4, #0]
 8007016:	6063      	str	r3, [r4, #4]
 8007018:	6004      	str	r4, [r0, #0]
 800701a:	e7ed      	b.n	8006ff8 <_free_r+0x24>
 800701c:	4613      	mov	r3, r2
 800701e:	685a      	ldr	r2, [r3, #4]
 8007020:	b10a      	cbz	r2, 8007026 <_free_r+0x52>
 8007022:	42a2      	cmp	r2, r4
 8007024:	d9fa      	bls.n	800701c <_free_r+0x48>
 8007026:	6819      	ldr	r1, [r3, #0]
 8007028:	1858      	adds	r0, r3, r1
 800702a:	42a0      	cmp	r0, r4
 800702c:	d10b      	bne.n	8007046 <_free_r+0x72>
 800702e:	6820      	ldr	r0, [r4, #0]
 8007030:	4401      	add	r1, r0
 8007032:	1858      	adds	r0, r3, r1
 8007034:	4282      	cmp	r2, r0
 8007036:	6019      	str	r1, [r3, #0]
 8007038:	d1de      	bne.n	8006ff8 <_free_r+0x24>
 800703a:	6810      	ldr	r0, [r2, #0]
 800703c:	6852      	ldr	r2, [r2, #4]
 800703e:	4401      	add	r1, r0
 8007040:	6019      	str	r1, [r3, #0]
 8007042:	605a      	str	r2, [r3, #4]
 8007044:	e7d8      	b.n	8006ff8 <_free_r+0x24>
 8007046:	d902      	bls.n	800704e <_free_r+0x7a>
 8007048:	230c      	movs	r3, #12
 800704a:	602b      	str	r3, [r5, #0]
 800704c:	e7d4      	b.n	8006ff8 <_free_r+0x24>
 800704e:	6820      	ldr	r0, [r4, #0]
 8007050:	1821      	adds	r1, r4, r0
 8007052:	428a      	cmp	r2, r1
 8007054:	bf01      	itttt	eq
 8007056:	6811      	ldreq	r1, [r2, #0]
 8007058:	6852      	ldreq	r2, [r2, #4]
 800705a:	1809      	addeq	r1, r1, r0
 800705c:	6021      	streq	r1, [r4, #0]
 800705e:	6062      	str	r2, [r4, #4]
 8007060:	605c      	str	r4, [r3, #4]
 8007062:	e7c9      	b.n	8006ff8 <_free_r+0x24>
 8007064:	bd38      	pop	{r3, r4, r5, pc}
 8007066:	bf00      	nop
 8007068:	20000944 	.word	0x20000944

0800706c <_malloc_r>:
 800706c:	b570      	push	{r4, r5, r6, lr}
 800706e:	1ccd      	adds	r5, r1, #3
 8007070:	f025 0503 	bic.w	r5, r5, #3
 8007074:	3508      	adds	r5, #8
 8007076:	2d0c      	cmp	r5, #12
 8007078:	bf38      	it	cc
 800707a:	250c      	movcc	r5, #12
 800707c:	2d00      	cmp	r5, #0
 800707e:	4606      	mov	r6, r0
 8007080:	db01      	blt.n	8007086 <_malloc_r+0x1a>
 8007082:	42a9      	cmp	r1, r5
 8007084:	d903      	bls.n	800708e <_malloc_r+0x22>
 8007086:	230c      	movs	r3, #12
 8007088:	6033      	str	r3, [r6, #0]
 800708a:	2000      	movs	r0, #0
 800708c:	bd70      	pop	{r4, r5, r6, pc}
 800708e:	f000 f87d 	bl	800718c <__malloc_lock>
 8007092:	4a21      	ldr	r2, [pc, #132]	; (8007118 <_malloc_r+0xac>)
 8007094:	6814      	ldr	r4, [r2, #0]
 8007096:	4621      	mov	r1, r4
 8007098:	b991      	cbnz	r1, 80070c0 <_malloc_r+0x54>
 800709a:	4c20      	ldr	r4, [pc, #128]	; (800711c <_malloc_r+0xb0>)
 800709c:	6823      	ldr	r3, [r4, #0]
 800709e:	b91b      	cbnz	r3, 80070a8 <_malloc_r+0x3c>
 80070a0:	4630      	mov	r0, r6
 80070a2:	f000 f863 	bl	800716c <_sbrk_r>
 80070a6:	6020      	str	r0, [r4, #0]
 80070a8:	4629      	mov	r1, r5
 80070aa:	4630      	mov	r0, r6
 80070ac:	f000 f85e 	bl	800716c <_sbrk_r>
 80070b0:	1c43      	adds	r3, r0, #1
 80070b2:	d124      	bne.n	80070fe <_malloc_r+0x92>
 80070b4:	230c      	movs	r3, #12
 80070b6:	4630      	mov	r0, r6
 80070b8:	6033      	str	r3, [r6, #0]
 80070ba:	f000 f868 	bl	800718e <__malloc_unlock>
 80070be:	e7e4      	b.n	800708a <_malloc_r+0x1e>
 80070c0:	680b      	ldr	r3, [r1, #0]
 80070c2:	1b5b      	subs	r3, r3, r5
 80070c4:	d418      	bmi.n	80070f8 <_malloc_r+0x8c>
 80070c6:	2b0b      	cmp	r3, #11
 80070c8:	d90f      	bls.n	80070ea <_malloc_r+0x7e>
 80070ca:	600b      	str	r3, [r1, #0]
 80070cc:	18cc      	adds	r4, r1, r3
 80070ce:	50cd      	str	r5, [r1, r3]
 80070d0:	4630      	mov	r0, r6
 80070d2:	f000 f85c 	bl	800718e <__malloc_unlock>
 80070d6:	f104 000b 	add.w	r0, r4, #11
 80070da:	1d23      	adds	r3, r4, #4
 80070dc:	f020 0007 	bic.w	r0, r0, #7
 80070e0:	1ac3      	subs	r3, r0, r3
 80070e2:	d0d3      	beq.n	800708c <_malloc_r+0x20>
 80070e4:	425a      	negs	r2, r3
 80070e6:	50e2      	str	r2, [r4, r3]
 80070e8:	e7d0      	b.n	800708c <_malloc_r+0x20>
 80070ea:	684b      	ldr	r3, [r1, #4]
 80070ec:	428c      	cmp	r4, r1
 80070ee:	bf16      	itet	ne
 80070f0:	6063      	strne	r3, [r4, #4]
 80070f2:	6013      	streq	r3, [r2, #0]
 80070f4:	460c      	movne	r4, r1
 80070f6:	e7eb      	b.n	80070d0 <_malloc_r+0x64>
 80070f8:	460c      	mov	r4, r1
 80070fa:	6849      	ldr	r1, [r1, #4]
 80070fc:	e7cc      	b.n	8007098 <_malloc_r+0x2c>
 80070fe:	1cc4      	adds	r4, r0, #3
 8007100:	f024 0403 	bic.w	r4, r4, #3
 8007104:	42a0      	cmp	r0, r4
 8007106:	d005      	beq.n	8007114 <_malloc_r+0xa8>
 8007108:	1a21      	subs	r1, r4, r0
 800710a:	4630      	mov	r0, r6
 800710c:	f000 f82e 	bl	800716c <_sbrk_r>
 8007110:	3001      	adds	r0, #1
 8007112:	d0cf      	beq.n	80070b4 <_malloc_r+0x48>
 8007114:	6025      	str	r5, [r4, #0]
 8007116:	e7db      	b.n	80070d0 <_malloc_r+0x64>
 8007118:	20000944 	.word	0x20000944
 800711c:	20000948 	.word	0x20000948

08007120 <_realloc_r>:
 8007120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007122:	4607      	mov	r7, r0
 8007124:	4614      	mov	r4, r2
 8007126:	460e      	mov	r6, r1
 8007128:	b921      	cbnz	r1, 8007134 <_realloc_r+0x14>
 800712a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800712e:	4611      	mov	r1, r2
 8007130:	f7ff bf9c 	b.w	800706c <_malloc_r>
 8007134:	b922      	cbnz	r2, 8007140 <_realloc_r+0x20>
 8007136:	f7ff ff4d 	bl	8006fd4 <_free_r>
 800713a:	4625      	mov	r5, r4
 800713c:	4628      	mov	r0, r5
 800713e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007140:	f000 f826 	bl	8007190 <_malloc_usable_size_r>
 8007144:	42a0      	cmp	r0, r4
 8007146:	d20f      	bcs.n	8007168 <_realloc_r+0x48>
 8007148:	4621      	mov	r1, r4
 800714a:	4638      	mov	r0, r7
 800714c:	f7ff ff8e 	bl	800706c <_malloc_r>
 8007150:	4605      	mov	r5, r0
 8007152:	2800      	cmp	r0, #0
 8007154:	d0f2      	beq.n	800713c <_realloc_r+0x1c>
 8007156:	4631      	mov	r1, r6
 8007158:	4622      	mov	r2, r4
 800715a:	f7ff ff17 	bl	8006f8c <memcpy>
 800715e:	4631      	mov	r1, r6
 8007160:	4638      	mov	r0, r7
 8007162:	f7ff ff37 	bl	8006fd4 <_free_r>
 8007166:	e7e9      	b.n	800713c <_realloc_r+0x1c>
 8007168:	4635      	mov	r5, r6
 800716a:	e7e7      	b.n	800713c <_realloc_r+0x1c>

0800716c <_sbrk_r>:
 800716c:	b538      	push	{r3, r4, r5, lr}
 800716e:	2300      	movs	r3, #0
 8007170:	4c05      	ldr	r4, [pc, #20]	; (8007188 <_sbrk_r+0x1c>)
 8007172:	4605      	mov	r5, r0
 8007174:	4608      	mov	r0, r1
 8007176:	6023      	str	r3, [r4, #0]
 8007178:	f7f9 f982 	bl	8000480 <_sbrk>
 800717c:	1c43      	adds	r3, r0, #1
 800717e:	d102      	bne.n	8007186 <_sbrk_r+0x1a>
 8007180:	6823      	ldr	r3, [r4, #0]
 8007182:	b103      	cbz	r3, 8007186 <_sbrk_r+0x1a>
 8007184:	602b      	str	r3, [r5, #0]
 8007186:	bd38      	pop	{r3, r4, r5, pc}
 8007188:	20001924 	.word	0x20001924

0800718c <__malloc_lock>:
 800718c:	4770      	bx	lr

0800718e <__malloc_unlock>:
 800718e:	4770      	bx	lr

08007190 <_malloc_usable_size_r>:
 8007190:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007194:	1f18      	subs	r0, r3, #4
 8007196:	2b00      	cmp	r3, #0
 8007198:	bfbc      	itt	lt
 800719a:	580b      	ldrlt	r3, [r1, r0]
 800719c:	18c0      	addlt	r0, r0, r3
 800719e:	4770      	bx	lr

080071a0 <_init>:
 80071a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071a2:	bf00      	nop
 80071a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071a6:	bc08      	pop	{r3}
 80071a8:	469e      	mov	lr, r3
 80071aa:	4770      	bx	lr

080071ac <_fini>:
 80071ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ae:	bf00      	nop
 80071b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071b2:	bc08      	pop	{r3}
 80071b4:	469e      	mov	lr, r3
 80071b6:	4770      	bx	lr
