--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1618 paths analyzed, 143 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.085ns.
--------------------------------------------------------------------------------
Slack:                  4.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.165 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y86.SR      net (fanout=8)        0.878   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y86.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (1.617ns logic, 3.406ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  4.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.165 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y86.SR      net (fanout=8)        0.878   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y86.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (1.617ns logic, 3.406ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  4.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.165 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y86.SR      net (fanout=8)        0.878   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y86.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (1.617ns logic, 3.406ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  4.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.165 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y86.SR      net (fanout=8)        0.878   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y86.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (1.617ns logic, 3.406ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  4.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.170 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y93.SR      net (fanout=8)        0.827   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y93.CLK     Tsrck                 0.524   df/count<31>
                                                       df/count_28
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (1.617ns logic, 3.355ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  4.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.170 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y93.SR      net (fanout=8)        0.827   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y93.CLK     Tsrck                 0.524   df/count<31>
                                                       df/count_31
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (1.617ns logic, 3.355ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  4.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.170 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y93.SR      net (fanout=8)        0.827   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y93.CLK     Tsrck                 0.524   df/count<31>
                                                       df/count_30
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (1.617ns logic, 3.355ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  4.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.170 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y93.SR      net (fanout=8)        0.827   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y93.CLK     Tsrck                 0.524   df/count<31>
                                                       df/count_29
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (1.617ns logic, 3.355ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  5.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.166 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y87.SR      net (fanout=8)        0.738   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y87.CLK     Tsrck                 0.524   df/count<7>
                                                       df/count_7
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (1.617ns logic, 3.266ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  5.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.166 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y87.SR      net (fanout=8)        0.738   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y87.CLK     Tsrck                 0.524   df/count<7>
                                                       df/count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (1.617ns logic, 3.266ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  5.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.166 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y87.SR      net (fanout=8)        0.738   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y87.CLK     Tsrck                 0.524   df/count<7>
                                                       df/count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (1.617ns logic, 3.266ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  5.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.169 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y92.SR      net (fanout=8)        0.688   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y92.CLK     Tsrck                 0.524   df/count<27>
                                                       df/count_25
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (1.617ns logic, 3.216ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  5.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.169 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y92.SR      net (fanout=8)        0.688   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y92.CLK     Tsrck                 0.524   df/count<27>
                                                       df/count_27
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (1.617ns logic, 3.216ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  5.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.169 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y92.SR      net (fanout=8)        0.688   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y92.CLK     Tsrck                 0.524   df/count<27>
                                                       df/count_24
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (1.617ns logic, 3.216ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  5.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.169 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y92.SR      net (fanout=8)        0.688   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y92.CLK     Tsrck                 0.524   df/count<27>
                                                       df/count_26
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (1.617ns logic, 3.216ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  5.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.168 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y90.SR      net (fanout=8)        0.578   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y90.CLK     Tsrck                 0.524   df/count<19>
                                                       df/count_19
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.617ns logic, 3.106ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  5.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.168 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y90.SR      net (fanout=8)        0.578   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y90.CLK     Tsrck                 0.524   df/count<19>
                                                       df/count_18
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.617ns logic, 3.106ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  5.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.168 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y90.SR      net (fanout=8)        0.578   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y90.CLK     Tsrck                 0.524   df/count<19>
                                                       df/count_17
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.617ns logic, 3.106ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  5.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.168 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y90.SR      net (fanout=8)        0.578   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y90.CLK     Tsrck                 0.524   df/count<19>
                                                       df/count_16
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.617ns logic, 3.106ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  5.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y88.SR      net (fanout=8)        0.588   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y88.CLK     Tsrck                 0.524   df/count<11>
                                                       df/count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (1.617ns logic, 3.116ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  5.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y88.SR      net (fanout=8)        0.588   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y88.CLK     Tsrck                 0.524   df/count<11>
                                                       df/count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (1.617ns logic, 3.116ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  5.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y88.SR      net (fanout=8)        0.588   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y88.CLK     Tsrck                 0.524   df/count<11>
                                                       df/count_10
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (1.617ns logic, 3.116ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  5.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y88.A2      net (fanout=2)        1.136   df/count<11>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y88.SR      net (fanout=8)        0.588   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y88.CLK     Tsrck                 0.524   df/count<11>
                                                       df/count_11
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (1.617ns logic, 3.116ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  5.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.165 - 0.191)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y87.DQ      Tcko                  0.518   df/count<7>
                                                       df/count_7
    SLICE_X89Y88.A1      net (fanout=2)        0.817   df/count<7>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y86.SR      net (fanout=8)        0.878   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y86.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (1.617ns logic, 3.087ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  5.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.165 - 0.191)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y87.DQ      Tcko                  0.518   df/count<7>
                                                       df/count_7
    SLICE_X89Y88.A1      net (fanout=2)        0.817   df/count<7>
    SLICE_X89Y88.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X89Y89.A2      net (fanout=1)        1.103   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X89Y89.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X89Y89.B5      net (fanout=3)        0.289   df/count[31]_GND_5_o_equal_2_o
    SLICE_X89Y89.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o_01
    SLICE_X88Y86.SR      net (fanout=8)        0.878   df/count[31]_GND_5_o_equal_2_o_0
    SLICE_X88Y86.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (1.617ns logic, 3.087ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y100.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.085|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1618 paths, 0 nets, and 103 connections

Design statistics:
   Minimum period:   5.085ns{1}   (Maximum frequency: 196.657MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 27 22:44:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 783 MB



