Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: UARTTransmiter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UARTTransmiter.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UARTTransmiter"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : UARTTransmiter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ShiftRegSIPOIzq.v" in library work
Compiling verilog file "ShiftRegPISOIzq.v" in library work
Module <ShiftRegSIPOIzq> compiled
Compiling verilog file "FSMFLancos.v" in library work
Module <ShiftRegPISOIzq> compiled
Compiling verilog file "DetectorFlancos.v" in library work
Module <FSMFLancos> compiled
Compiling verilog file "Conta6b.v" in library work
Module <DetectorFlancos> compiled
Compiling verilog file "Conta3b.v" in library work
Module <Conta6b> compiled
Compiling verilog file "SPISegmentoControlado.v" in library work
Module <Conta3b> compiled
Compiling verilog file "Reg8b.v" in library work
Module <SPISegmentoControlado> compiled
Compiling verilog file "FSMPrincipalSPI.v" in library work
Module <Reg8b> compiled
Compiling verilog file "Conta2b.v" in library work
Module <FSMPrincipalSPI> compiled
Compiling verilog file "SPIController.v" in library work
Module <Conta2b> compiled
Compiling verilog file "async.v" in library work
Module <SPIController> compiled
Module <async_transmitter> compiled
Module <async_receiver> compiled
Module <ASSERTION_ERROR> compiled
Compiling verilog file "asd.v" in library work
Module <BaudTickGen> compiled
Compiling verilog file "UARTTransmiter.v" in library work
Module <Conta18b> compiled
Module <UARTTransmiter> compiled
No errors in compilation
Analysis of file <"UARTTransmiter.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <UARTTransmiter> in library <work>.

Analyzing hierarchy for module <Conta18b> in library <work> with parameters.
	LARGO = "00000000000000000000000000010010"

Analyzing hierarchy for module <async_transmitter> in library <work> with parameters.
	Baud = "00000000000000011100001000000000"
	ClkFrequency = "00000010111110101111000010000000"

Analyzing hierarchy for module <SPIController> in library <work>.

Analyzing hierarchy for module <BaudTickGen> in library <work> with parameters.
	AccWidth = "00000000000000000000000000010001"
	Baud = "00000000000000011100001000000000"
	ClkFrequency = "00000010111110101111000010000000"
	Inc = "00000000000000000000000100101110"
	Oversampling = "00000000000000000000000000000001"
	ShiftLimiter = "00000000000000000000000000000011"

Analyzing hierarchy for module <Reg8b> in library <work> with parameters.
	n = "00000000000000000000000000001000"

Analyzing hierarchy for module <Conta2b> in library <work> with parameters.
	LARGO = "00000000000000000000000000000010"

Analyzing hierarchy for module <SPISegmentoControlado> in library <work>.

Analyzing hierarchy for module <FSMPrincipalSPI> in library <work> with parameters.
	S0 = "00"
	S1 = "01"
	S2 = "10"
	S3 = "11"

Analyzing hierarchy for module <FSMFLancos> in library <work> with parameters.
	S0 = "000"
	S1 = "001"
	S2 = "010"
	S3 = "011"
	S4 = "100"
	S5 = "101"
	S6 = "110"
	S7 = "111"

Analyzing hierarchy for module <DetectorFlancos> in library <work>.

Analyzing hierarchy for module <Conta3b> in library <work> with parameters.
	LARGO = "00000000000000000000000000000011"

Analyzing hierarchy for module <Conta6b> in library <work> with parameters.
	LARGO = "00000000000000000000000000000110"

Analyzing hierarchy for module <ShiftRegPISOIzq> in library <work> with parameters.
	LARGO = "00000000000000000000000000001000"

Analyzing hierarchy for module <ShiftRegSIPOIzq> in library <work> with parameters.
	LARGO = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <UARTTransmiter>.
Module <UARTTransmiter> is correct for synthesis.
 
Analyzing module <Conta18b> in library <work>.
	LARGO = 32'sb00000000000000000000000000010010
Module <Conta18b> is correct for synthesis.
 
Analyzing module <async_transmitter> in library <work>.
	Baud = 32'sb00000000000000011100001000000000
	ClkFrequency = 32'sb00000010111110101111000010000000
Module <async_transmitter> is correct for synthesis.
 
Analyzing module <BaudTickGen> in library <work>.
	AccWidth = 32'sb00000000000000000000000000010001
	Baud = 32'sb00000000000000011100001000000000
	ClkFrequency = 32'sb00000010111110101111000010000000
	Inc = 32'sb00000000000000000000000100101110
	Oversampling = 32'sb00000000000000000000000000000001
	ShiftLimiter = 32'sb00000000000000000000000000000011
Module <BaudTickGen> is correct for synthesis.
 
Analyzing module <SPIController> in library <work>.
Module <SPIController> is correct for synthesis.
 
Analyzing module <Reg8b> in library <work>.
	n = 32'sb00000000000000000000000000001000
Module <Reg8b> is correct for synthesis.
 
Analyzing module <Conta2b> in library <work>.
	LARGO = 32'sb00000000000000000000000000000010
Module <Conta2b> is correct for synthesis.
 
Analyzing module <SPISegmentoControlado> in library <work>.
Module <SPISegmentoControlado> is correct for synthesis.
 
Analyzing module <FSMFLancos> in library <work>.
	S0 = 3'b000
	S1 = 3'b001
	S2 = 3'b010
	S3 = 3'b011
	S4 = 3'b100
	S5 = 3'b101
	S6 = 3'b110
	S7 = 3'b111
Module <FSMFLancos> is correct for synthesis.
 
Analyzing module <DetectorFlancos> in library <work>.
Module <DetectorFlancos> is correct for synthesis.
 
Analyzing module <Conta3b> in library <work>.
	LARGO = 32'sb00000000000000000000000000000011
Module <Conta3b> is correct for synthesis.
 
Analyzing module <Conta6b> in library <work>.
	LARGO = 32'sb00000000000000000000000000000110
Module <Conta6b> is correct for synthesis.
 
Analyzing module <ShiftRegPISOIzq> in library <work>.
	LARGO = 32'sb00000000000000000000000000001000
Module <ShiftRegPISOIzq> is correct for synthesis.
 
Analyzing module <ShiftRegSIPOIzq> in library <work>.
	LARGO = 32'sb00000000000000000000000000001000
Module <ShiftRegSIPOIzq> is correct for synthesis.
 
Analyzing module <FSMPrincipalSPI> in library <work>.
	S0 = 2'b00
	S1 = 2'b01
	S2 = 2'b10
	S3 = 2'b11
Module <FSMPrincipalSPI> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Conta18b>.
    Related source file is "asd.v".
    Found 18-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <Conta18b> synthesized.


Synthesizing Unit <BaudTickGen>.
    Related source file is "async.v".
    Found 18-bit register for signal <Acc>.
    Found 17-bit adder carry out for signal <Acc$addsub0000> created at line 192.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <BaudTickGen> synthesized.


Synthesizing Unit <Reg8b>.
    Related source file is "Reg8b.v".
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Reg8b> synthesized.


Synthesizing Unit <Conta2b>.
    Related source file is "Conta2b.v".
    Found 2-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <Conta2b> synthesized.


Synthesizing Unit <FSMPrincipalSPI>.
    Related source file is "FSMPrincipalSPI.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <E_Presente> of Case statement line 38 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <E_Presente> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <E_Presente>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSMPrincipalSPI> synthesized.


Synthesizing Unit <FSMFLancos>.
    Related source file is "FSMFLancos.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <E_Presente> of Case statement line 39 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <E_Presente> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_1> for signal <E_Presente>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSMFLancos> synthesized.


Synthesizing Unit <DetectorFlancos>.
    Related source file is "DetectorFlancos.v".
    Found 1-bit register for signal <edge_c>.
    Found 1-bit 4-to-1 multiplexer for signal <edge_c_next>.
    Found 2-bit register for signal <filter_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DetectorFlancos> synthesized.


Synthesizing Unit <Conta3b>.
    Related source file is "Conta3b.v".
    Found 3-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <Conta3b> synthesized.


Synthesizing Unit <Conta6b>.
    Related source file is "Conta6b.v".
    Found 6-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <Conta6b> synthesized.


Synthesizing Unit <ShiftRegPISOIzq>.
    Related source file is "ShiftRegPISOIzq.v".
    Found 1-bit register for signal <DatOut>.
    Found 7-bit register for signal <tmp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ShiftRegPISOIzq> synthesized.


Synthesizing Unit <ShiftRegSIPOIzq>.
    Related source file is "ShiftRegSIPOIzq.v".
    Found 8-bit register for signal <DatOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ShiftRegSIPOIzq> synthesized.


Synthesizing Unit <async_transmitter>.
    Related source file is "async.v".
    Found finite state machine <FSM_2> for signal <TxD_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <TxD_shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <async_transmitter> synthesized.


Synthesizing Unit <SPISegmentoControlado>.
    Related source file is "SPISegmentoControlado.v".
WARNING:Xst:646 - Signal <cuenta1<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit comparator equal for signal <EdgDone>.
    Found 6-bit comparator less for signal <Ena_Reg_MISO$cmp_lt0000> created at line 38.
    Summary:
	inferred   2 Comparator(s).
Unit <SPISegmentoControlado> synthesized.


Synthesizing Unit <SPIController>.
    Related source file is "SPIController.v".
Unit <SPIController> synthesized.


Synthesizing Unit <UARTTransmiter>.
    Related source file is "UARTTransmiter.v".
    Found 8-bit adder for signal <BuffOut2>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <UARTTransmiter> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 17-bit adder carry out                                : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 3
 18-bit register                                       : 1
 2-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 2
 6-bit comparator equal                                : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <TX/TxD_state/FSM> on signal <TxD_state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0100  | 0001
 1000  | 0010
 1001  | 0011
 1010  | 0100
 1011  | 0101
 1100  | 0110
 1101  | 0111
 1110  | 1000
 1111  | 1001
 0010  | 1010
 0011  | 1011
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <SPI/Controlado/FSMEdge/E_Presente/FSM> on signal <E_Presente[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00100000
 101   | 00010000
 110   | 10000000
 111   | 01000000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SPI/Controlador/E_Presente/FSM> on signal <E_Presente[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 2
 17-bit adder carry out                                : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 56
 Flip-Flops                                            : 56
# Comparators                                          : 2
 6-bit comparator equal                                : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Acc_0> of sequential type is unconnected in block <BaudTickGen>.

Optimizing unit <UARTTransmiter> ...

Optimizing unit <BaudTickGen> ...

Optimizing unit <Reg8b> ...

Optimizing unit <ShiftRegPISOIzq> ...

Optimizing unit <ShiftRegSIPOIzq> ...

Optimizing unit <async_transmitter> ...

Optimizing unit <SPISegmentoControlado> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UARTTransmiter, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UARTTransmiter.ngr
Top Level Output File Name         : UARTTransmiter
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 205
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 28
#      LUT2                        : 22
#      LUT3                        : 20
#      LUT3_D                      : 1
#      LUT4                        : 42
#      LUT4_D                      : 3
#      LUT4_L                      : 6
#      MUXCY                       : 33
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 98
#      FD                          : 16
#      FDC                         : 33
#      FDCE                        : 19
#      FDCE_1                      : 9
#      FDE                         : 8
#      FDE_1                       : 7
#      FDP                         : 1
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       91  out of   4656     1%  
 Number of Slice Flip Flops:             98  out of   9312     1%  
 Number of 4 input LUTs:                132  out of   9312     1%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 98    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------+------------------------------------+-------+
Control Signal                                   | Buffer(FF name)                    | Load  |
-------------------------------------------------+------------------------------------+-------+
rst                                              | IBUF                               | 35    |
_or0000(_or000018_f5:O)                          | NONE(Cinco/cuenta_0)               | 18    |
SPI/Controlado/_or0000(SPI/Controlado/_or00001:O)| NONE(SPI/Controlado/Cont1/cuenta_0)| 9     |
-------------------------------------------------+------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.098ns (Maximum Frequency: 82.658MHz)
   Minimum input arrival time before clock: 4.624ns
   Maximum output required time after clock: 6.240ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.098ns (frequency: 82.658MHz)
  Total number of paths / destination ports: 1180 / 145
-------------------------------------------------------------------------
Delay:               6.049ns (Levels of Logic = 3)
  Source:            Cinco/cuenta_16 (FF)
  Destination:       TX/TxD_shift_7 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: Cinco/cuenta_16 to TX/TxD_shift_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  Cinco/cuenta_16 (Cinco/cuenta_16)
     LUT4:I0->O            2   0.704   0.526  _or0000116 (_or0000116)
     LUT3:I1->O           10   0.704   0.886  _or0000139 (N2)
     LUT4:I3->O            8   0.704   0.757  TX/TxD_shift_not0001 (TX/TxD_shift_not0001)
     FDE:CE                    0.555          TX/TxD_shift_0
    ----------------------------------------
    Total                      6.049ns (3.258ns logic, 2.791ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.624ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       SPI/Controlado/Amp_Reg/tmp_0 (FF)
  Destination Clock: clk falling

  Data Path: rst to SPI/Controlado/Amp_Reg/tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   1.218   1.439  rst_IBUF (rst_IBUF)
     LUT3:I0->O            7   0.704   0.708  SPI/Controlado/Amp_Reg/tmp_and00001 (SPI/Controlado/Amp_Reg/tmp_and0000)
     FDE_1:CE                  0.555          SPI/Controlado/Amp_Reg/tmp_0
    ----------------------------------------
    Total                      4.624ns (2.477ns logic, 2.147ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 14 / 5
-------------------------------------------------------------------------
Offset:              6.240ns (Levels of Logic = 3)
  Source:            TX/TxD_state_FSM_FFd3 (FF)
  Destination:       TxD (PAD)
  Source Clock:      clk rising

  Data Path: TX/TxD_state_FSM_FFd3 to TxD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.591   0.932  TX/TxD_state_FSM_FFd3 (TX/TxD_state_FSM_FFd3)
     LUT4:I0->O            1   0.704   0.000  TX/TxD2 (TX/TxD1)
     MUXF5:I0->O           1   0.321   0.420  TX/TxD_f5 (TxD_OBUF)
     OBUF:I->O                 3.272          TxD_OBUF (TxD)
    ----------------------------------------
    Total                      6.240ns (4.888ns logic, 1.352ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.88 secs
 
--> 

Total memory usage is 262056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

