vhdl work "FPGA_Inputs_Pkg.vhd"
vhdl work "ASCIIConvert.vhd"
verilog work "BenchASCII.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
