void T_1 F_1 ( void )\r\n{\r\nF_2 ( L_1 , V_1 ) ;\r\nF_3 ( & V_2 ) ;\r\nF_4 ( & V_3 , 1 ) ;\r\nF_4 ( & V_4 , 0 ) ;\r\nV_5 = 0 ;\r\nF_2 ( L_2 , V_1 ) ;\r\n}\r\nstatic T_2 F_5 ( struct V_6 * V_7 , void T_3 * V_8 , T_2 V_9 )\r\n{\r\nT_2 V_10 ;\r\nint V_11 ;\r\nvoid T_3 * V_12 ;\r\nunsigned long V_13 ;\r\nunsigned long V_14 ;\r\nunsigned long V_15 ;\r\nF_6 ( L_3 , V_1 , V_8 , V_9 ) ;\r\nif ( V_7 -> V_16 == 0x02 ) {\r\nV_15 = V_17 ;\r\nV_14 = ( unsigned long ) V_7 -> V_18 . V_19 . V_20 ;\r\nV_14 = V_14 >> 1 ;\r\nV_15 |= ( V_14 << 8 ) ;\r\nV_15 |= ( unsigned long ) V_9 ;\r\n} else if ( V_7 -> V_16 == 0x04 ) {\r\nV_15 = V_21 ;\r\nV_14 = ( unsigned long ) V_9 ;\r\nV_14 = V_14 << 8 ;\r\nV_15 |= V_14 ;\r\n} else {\r\nF_7 ( L_4 ) ;\r\nreturn V_22 ;\r\n}\r\nV_13 = F_8 ( V_15 ) ;\r\nV_12 = V_8 + V_23 ;\r\nF_9 ( V_13 , V_12 ) ;\r\nV_15 = 0x00000000 ;\r\nV_13 = F_8 ( V_15 ) ;\r\nV_12 = V_8 + V_24 ;\r\nF_9 ( V_13 , V_12 ) ;\r\nV_15 = V_25 ;\r\nV_13 = F_8 ( V_15 ) ;\r\nV_12 = V_8 + V_26 + V_27 ;\r\nF_9 ( V_13 , V_12 ) ;\r\nV_11 = V_28 ;\r\nwhile ( V_11 ) {\r\nF_10 ( 10 ) ;\r\nV_12 = V_8 + V_26 ;\r\nV_13 = F_11 ( V_12 ) ;\r\nV_15 = F_8 ( V_13 ) ;\r\nif ( ! ( V_15 & V_25 ) )\r\nbreak;\r\nV_11 -- ;\r\n}\r\nif ( V_11 == 0 ) {\r\nF_2 ( L_5 , V_1 ) ;\r\nreturn V_22 ;\r\n}\r\nV_11 = V_28 ;\r\nwhile ( V_11 ) {\r\nF_10 ( 10 ) ;\r\nV_12 = V_8 + V_29 ;\r\nV_13 = F_11 ( V_12 ) ;\r\nV_15 = F_8 ( V_13 ) ;\r\nif ( F_12 ( V_15 ) )\r\nbreak;\r\nV_11 -- ;\r\n}\r\nif ( V_11 == 0 ) {\r\nF_2 ( L_6 ) ;\r\nreturn V_22 ;\r\n}\r\nV_12 = V_8 + V_24 ;\r\nV_13 = F_11 ( V_12 ) ;\r\nV_15 = F_8 ( V_13 ) ;\r\nV_10 = ( T_2 ) V_15 ;\r\nF_6 ( L_7 , V_1 , V_9 , V_10 ) ;\r\nreturn ( V_10 ) ;\r\n}\r\nstatic T_2 F_13 ( struct V_6 * V_7 , void T_3 * V_8 , T_2 V_9 , T_2 V_30 )\r\n{\r\nT_2 V_31 ;\r\nvoid T_3 * V_12 ;\r\nunsigned long V_13 ;\r\nunsigned long V_14 ;\r\nunsigned long V_15 ;\r\nint V_11 ;\r\nF_6 ( L_8 , V_1 , V_8 , V_9 , V_30 ) ;\r\nV_31 = 0 ;\r\nV_15 = 0x00000000 ;\r\nif ( V_7 -> V_16 == 0x02 ) {\r\nV_15 = V_32 ;\r\nV_14 = ( unsigned long ) V_7 -> V_18 . V_19 . V_20 ;\r\nV_14 = V_14 >> 1 ;\r\nV_15 |= ( V_14 << 8 ) ;\r\nV_15 |= ( unsigned long ) V_9 ;\r\n} else if ( V_7 -> V_16 == 0x04 ) {\r\nV_15 = V_33 ;\r\nV_14 = ( unsigned long ) V_9 ;\r\nV_14 = V_14 << 8 ;\r\nV_15 |= V_14 ;\r\n} else {\r\nF_7 ( L_4 ) ;\r\nreturn V_22 ;\r\n}\r\nV_13 = F_8 ( V_15 ) ;\r\nV_12 = V_8 + V_23 ;\r\nF_9 ( V_13 , V_12 ) ;\r\nV_15 = 0x00000000 | ( unsigned long ) V_30 ;\r\nV_13 = F_8 ( V_15 ) ;\r\nV_12 = V_8 + V_24 ;\r\nF_9 ( V_13 , V_12 ) ;\r\nV_15 = V_25 ;\r\nV_13 = F_8 ( V_15 ) ;\r\nV_12 = V_8 + V_26 + V_27 ;\r\nF_9 ( V_13 , V_12 ) ;\r\nV_11 = V_28 ;\r\nwhile ( V_11 ) {\r\nF_10 ( 10 ) ;\r\nV_12 = V_8 + V_26 ;\r\nV_13 = F_11 ( V_12 ) ;\r\nV_15 = F_8 ( V_13 ) ;\r\nif ( ! ( V_15 & V_25 ) )\r\nbreak;\r\nV_11 -- ;\r\n}\r\nif ( V_11 == 0 ) {\r\nF_2 ( L_9 , V_1 ) ;\r\nV_31 = V_22 ;\r\n}\r\nV_11 = V_28 ;\r\nwhile ( V_11 ) {\r\nF_10 ( 10 ) ;\r\nV_12 = V_8 + V_29 ;\r\nV_13 = F_11 ( V_12 ) ;\r\nV_15 = F_8 ( V_13 ) ;\r\nif ( F_12 ( V_15 ) )\r\nbreak;\r\nV_11 -- ;\r\n}\r\nif ( V_11 == 0 ) {\r\nF_2 ( L_10 ) ;\r\nV_31 = V_22 ;\r\n}\r\nF_6 ( L_11 , V_1 , V_31 ) ;\r\nreturn ( V_31 ) ;\r\n}\r\nstatic T_2 F_14 ( struct V_6 * V_7 , T_2 V_34 )\r\n{\r\nT_4 V_35 ;\r\nT_4 V_36 ;\r\nT_2 V_15 ;\r\nV_35 = V_7 -> V_18 . V_37 . V_38 ;\r\nV_36 = V_7 -> V_18 . V_37 . V_39 ;\r\nV_15 = F_15 ( V_35 + V_34 ) ;\r\nreturn V_15 ;\r\n}\r\nstatic void F_16 ( struct V_6 * V_7 , T_2 V_34 , T_2 V_15 )\r\n{\r\nT_4 V_35 ;\r\nT_4 V_40 ;\r\nV_35 = V_7 -> V_18 . V_37 . V_38 ;\r\nV_40 = V_35 + ( T_4 ) V_34 ;\r\nF_17 ( V_15 , V_40 ) ;\r\n}\r\nstatic T_2 F_18 ( struct V_6 * V_41 , T_2 V_34 )\r\n{\r\nT_2 V_15 = 0x00 ;\r\nF_2 ( L_12 ) ;\r\nif ( V_41 -> V_42 )\r\nF_19 ( V_41 -> V_42 , V_43 + V_34 , & V_15 ) ;\r\nreturn V_15 ;\r\n}\r\nstatic T_2 F_20 ( struct V_6 * V_41 , T_2 V_34 , T_2 V_15 )\r\n{\r\nT_2 V_31 = - V_44 ;\r\nF_2 ( L_13 ) ;\r\nif ( V_41 -> V_42 ) {\r\nF_21 ( V_41 -> V_42 , V_43 + V_34 , V_15 ) ;\r\nV_31 = 0 ;\r\n}\r\nreturn V_31 ;\r\n}\r\nstatic T_2 F_22 ( struct V_6 * V_45 , void T_3 * V_46 , T_2 V_34 )\r\n{\r\nT_2 V_31 ;\r\nswitch ( V_45 -> V_16 ) {\r\ncase 0 :\r\nV_31 = F_14 ( V_45 , V_34 ) ;\r\nbreak;\r\ncase 1 :\r\nV_31 = F_18 ( V_45 , V_34 ) ;\r\nbreak;\r\ncase 2 :\r\ncase 4 :\r\nV_31 = F_5 ( V_45 , V_46 , V_34 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_44 ;\r\n}\r\nreturn V_31 ;\r\n}\r\nstatic T_2 F_23 ( struct V_6 * V_45 , void T_3 * V_46 , T_2 V_34 , T_2 V_15 )\r\n{\r\nT_2 V_31 = 0 ;\r\nswitch ( V_45 -> V_16 ) {\r\ncase 0 :\r\nF_16 ( V_45 , V_34 , V_15 ) ;\r\nbreak;\r\ncase 1 :\r\nV_31 = F_20 ( V_45 , V_34 , V_15 ) ;\r\nbreak;\r\ncase 2 :\r\ncase 4 :\r\nV_31 = F_13 ( V_45 , V_46 , V_34 , V_15 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_44 ;\r\n}\r\nreturn V_31 ;\r\n}\r\nstatic T_2 F_24 ( T_2 V_30 , T_2 V_9 )\r\n{\r\nT_2 V_31 ;\r\nswitch ( V_30 ) {\r\ncase V_47 :\r\ncase V_48 :\r\ncase V_49 :\r\ncase V_50 :\r\ncase V_51 :\r\ncase V_52 :\r\ncase V_53 :\r\nV_31 = 0x0F ;\r\nbreak;\r\ncase V_54 :\r\ncase V_55 :\r\ncase V_56 :\r\ncase V_57 :\r\ncase V_58 :\r\nV_31 = V_9 ;\r\nbreak;\r\ncase V_59 :\r\ncase V_60 :\r\ncase V_61 :\r\ncase V_62 :\r\ncase V_63 :\r\nV_31 = V_9 + V_64 - 1 ;\r\nbreak;\r\ndefault:\r\nF_7 ( L_14 , V_30 ) ;\r\nV_31 = V_22 ;\r\n}\r\nreturn V_31 ;\r\n}\r\nstatic T_2 F_25 ( T_2 V_30 , T_2 V_9 )\r\n{\r\nT_2 V_31 ;\r\nswitch ( V_30 ) {\r\ncase V_65 :\r\nV_31 = 0x0F ;\r\nbreak;\r\ncase V_66 :\r\ncase V_67 :\r\nV_31 = V_9 ;\r\nbreak;\r\ncase V_68 :\r\nV_31 = V_9 + V_69 ;\r\nbreak;\r\ncase V_70 :\r\nV_31 = V_9 + V_64 - 1 ;\r\nbreak;\r\ncase V_71 :\r\nV_31 = 0x28 ;\r\nbreak;\r\ncase V_72 :\r\nV_31 = 0x25 ;\r\nbreak;\r\ncase V_73 :\r\nV_31 = 0x27 ;\r\nbreak;\r\ndefault:\r\nV_31 = V_22 ;\r\n}\r\nreturn V_31 ;\r\n}\r\nint F_26 ( struct V_74 * V_75 , T_2 V_30 , T_2 * V_76 )\r\n{\r\nvoid T_3 * V_77 = NULL ;\r\nstruct V_6 * V_7 ;\r\nstruct V_78 * V_79 ;\r\nT_2 V_9 , V_10 ;\r\nint V_31 = 0 ;\r\nint V_80 ;\r\nF_6 ( L_15 , V_1 , V_75 , V_30 , V_76 ) ;\r\nif ( ( V_75 == NULL )\r\n|| ( ( V_76 == NULL ) && ( V_30 != V_67 ) && ( V_30 != V_70 ) ) ) {\r\nV_31 = - V_81 ;\r\nF_7 ( L_16 , V_1 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nif ( V_30 == V_70 ) {\r\nV_80 = F_27 ( V_75 -> V_82 ) ;\r\nif ( V_80 < 0 ) {\r\nV_31 = - V_81 ;\r\nF_7 ( L_17 , V_1 , V_31 ) ;\r\nreturn V_31 ;\r\n} else\r\nV_9 = ( T_2 ) V_80 ;\r\n} else\r\nV_9 = V_75 -> V_83 ;\r\nV_9 = F_25 ( V_30 , V_9 ) ;\r\nif ( V_9 == V_22 ) {\r\nV_31 = - V_81 ;\r\nF_7 ( L_18 , V_1 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nV_7 = V_75 -> V_41 ;\r\nF_28 () ;\r\nif ( ( V_7 -> V_16 == 2 ) || ( V_7 -> V_16 == 4 ) )\r\nV_77 = F_29 ( V_7 -> V_18 . V_19 . V_84 , V_85 ) ;\r\nV_31 = F_30 ( V_86 , V_7 , V_77 , & V_10 ) ;\r\nif ( ! V_31 ) {\r\nswitch ( V_30 ) {\r\ncase V_67 :\r\nV_75 -> V_41 -> V_10 = V_10 ;\r\nV_75 -> V_10 = F_22 ( V_7 , V_77 , V_9 ) ;\r\nV_31 = F_30 ( V_86 , V_7 , V_77 ,\r\n& V_10 ) ;\r\nif ( ! V_31 )\r\nV_75 -> V_87 = F_22 ( V_7 , V_77 , V_9 + V_69 ) ;\r\nbreak;\r\ncase V_66 :\r\n* V_76 = F_22 ( V_7 , V_77 , V_9 ) ;\r\nbreak;\r\ncase V_68 :\r\n* V_76 = F_22 ( V_7 , V_77 , V_9 ) ;\r\nbreak;\r\ncase V_65 :\r\n* V_76 = V_10 ;\r\nbreak;\r\ncase V_70 :\r\nV_75 -> V_88 = F_22 ( V_7 , V_77 , V_9 ) ;\r\nbreak;\r\ncase V_72 :\r\n* V_76 = F_22 ( V_7 , V_77 , V_9 ) ;\r\nbreak;\r\ncase V_73 :\r\n* V_76 = F_22 ( V_7 , V_77 , V_9 ) ;\r\nbreak;\r\ncase V_71 :\r\n* V_76 = F_22 ( V_7 , V_77 , V_9 ) ;\r\nbreak;\r\ncase V_89 :\r\nF_31 (pslotlist, &ibmphp_slot_head) {\r\nV_75 = F_32 ( V_79 , struct V_74 , V_90 ) ;\r\nV_9 = V_75 -> V_83 ;\r\nV_31 = F_30 ( V_86 , V_7 ,\r\nV_77 , & V_10 ) ;\r\nif ( ! V_31 ) {\r\nV_75 -> V_10 = F_22 ( V_7 , V_77 , V_9 ) ;\r\nV_31 = F_30 ( V_86 ,\r\nV_7 , V_77 , & V_10 ) ;\r\nif ( ! V_31 )\r\nV_75 -> V_87 =\r\nF_22 ( V_7 , V_77 ,\r\nV_9 + V_69 ) ;\r\n} else {\r\nF_7 ( L_19 , V_1 ) ;\r\nV_31 = - V_81 ;\r\nbreak;\r\n}\r\n}\r\nbreak;\r\ndefault:\r\nV_31 = - V_81 ;\r\nbreak;\r\n}\r\n}\r\nif ( ( V_7 -> V_16 == 2 ) || ( V_7 -> V_16 == 4 ) )\r\nF_33 ( V_77 ) ;\r\nF_34 () ;\r\nF_6 ( L_20 , V_1 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nint F_35 ( struct V_74 * V_75 , T_2 V_30 )\r\n{\r\nvoid T_3 * V_77 = NULL ;\r\nstruct V_6 * V_7 ;\r\nT_2 V_9 , V_10 ;\r\nint V_80 ;\r\nT_2 V_91 ;\r\nint V_31 = 0 ;\r\nint V_92 ;\r\nF_6 ( L_21 , V_1 , V_75 , V_30 ) ;\r\nif ( V_75 == NULL ) {\r\nV_31 = - V_81 ;\r\nF_7 ( L_22 , V_1 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nif ( ( V_30 == V_59 ) || ( V_30 == V_60 ) ||\r\n( V_30 == V_61 ) || ( V_30 == V_62 ) ||\r\n( V_30 == V_63 ) ) {\r\nV_80 = F_27 ( V_75 -> V_82 ) ;\r\nif ( V_80 < 0 ) {\r\nV_31 = - V_81 ;\r\nF_7 ( L_17 , V_1 , V_31 ) ;\r\nreturn V_31 ;\r\n} else\r\nV_9 = ( T_2 ) V_80 ;\r\n} else\r\nV_9 = V_75 -> V_83 ;\r\nV_9 = F_24 ( V_30 , V_9 ) ;\r\nif ( V_9 == V_22 ) {\r\nV_31 = - V_81 ;\r\nF_7 ( L_22 , V_1 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nV_7 = V_75 -> V_41 ;\r\nF_28 () ;\r\nif ( ( V_7 -> V_16 == 2 ) || ( V_7 -> V_16 == 4 ) ) {\r\nV_77 = F_29 ( V_7 -> V_18 . V_19 . V_84 , V_85 ) ;\r\nF_2 ( L_23 , V_1 ,\r\nV_7 -> V_93 , ( V_94 ) ( V_7 -> V_18 . V_19 . V_84 ) , ( V_94 ) V_77 ,\r\nV_7 -> V_18 . V_19 . V_20 ) ;\r\n}\r\nV_31 = F_30 ( V_86 , V_7 , V_77 , & V_10 ) ;\r\nif ( ! V_31 ) {\r\nF_23 ( V_7 , V_77 , V_9 , V_30 ) ;\r\nV_92 = V_28 ;\r\nV_91 = 0 ;\r\nwhile ( ! V_91 ) {\r\nV_31 = F_30 ( V_86 , V_7 , V_77 ,\r\n& V_10 ) ;\r\nif ( ! V_31 ) {\r\nif ( F_36 ( V_30 ) ) {\r\nif ( F_37 ( V_10 ) == V_95 )\r\nV_91 = 1 ;\r\n} else\r\nV_91 = 1 ;\r\n}\r\nif ( ! V_91 ) {\r\nF_10 ( 1000 ) ;\r\nif ( V_92 < 1 ) {\r\nV_91 = 1 ;\r\nF_7 ( L_24 , V_1 ) ;\r\nV_31 = - V_96 ;\r\n} else\r\nV_92 -- ;\r\n}\r\n}\r\nV_7 -> V_10 = V_10 ;\r\n}\r\nif ( ( V_7 -> V_16 == 2 ) || ( V_7 -> V_16 == 4 ) )\r\nF_33 ( V_77 ) ;\r\nF_34 () ;\r\nF_6 ( L_20 , V_1 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nstatic void F_28 ( void )\r\n{\r\nF_38 ( & V_2 ) ;\r\n}\r\nvoid F_34 ( void )\r\n{\r\nF_39 ( & V_2 ) ;\r\n}\r\nvoid F_40 ( void )\r\n{\r\nF_41 ( & V_3 ) ;\r\nV_5 = 1 ;\r\n}\r\nvoid F_42 ( void )\r\n{\r\nF_2 ( L_1 , V_1 ) ;\r\nF_43 ( & V_3 ) ;\r\nV_5 = 0 ;\r\nF_2 ( L_2 , V_1 ) ;\r\n}\r\nstatic int F_44 ( void * V_15 )\r\n{\r\nstruct V_74 V_97 ;\r\nstruct V_74 * V_75 = NULL ;\r\nstruct V_78 * V_79 ;\r\nint V_31 ;\r\nint V_98 = V_99 ;\r\nT_2 V_100 = 0x00 ;\r\nT_2 V_101 = 0x00 ;\r\nint V_102 = 0 ;\r\nT_2 V_103 = 0x00 ;\r\nF_2 ( L_1 , V_1 ) ;\r\nwhile ( ! F_45 () ) {\r\nF_41 ( & V_3 ) ;\r\nswitch ( V_98 ) {\r\ncase V_99 :\r\nV_100 = V_101 ;\r\nV_103 = 0x00 ;\r\nF_31 (pslotlist, &ibmphp_slot_head) {\r\nif ( V_103 >= F_46 () )\r\nbreak;\r\nV_75 = F_32 ( V_79 , struct V_74 , V_90 ) ;\r\nif ( V_75 -> V_41 -> V_104 == V_103 ) {\r\nV_103 ++ ;\r\nif ( F_47 ( V_75 -> V_41 ) ) {\r\nV_31 = F_26 ( V_75 ,\r\nV_71 ,\r\n& V_101 ) ;\r\nif ( V_100 != V_101 )\r\nF_48 ( V_100 ,\r\nV_101 ,\r\nV_75 -> V_41 ) ;\r\n}\r\n}\r\n}\r\n++ V_102 ;\r\nV_98 = V_105 ;\r\nbreak;\r\ncase V_106 :\r\nF_31 (pslotlist, &ibmphp_slot_head) {\r\nV_75 = F_32 ( V_79 , struct V_74 , V_90 ) ;\r\nmemcpy ( ( void * ) & V_97 , ( void * ) V_75 ,\r\nsizeof ( struct V_74 ) ) ;\r\nV_31 = F_26 ( V_75 , V_67 , NULL ) ;\r\nif ( ( V_97 . V_10 != V_75 -> V_10 )\r\n|| ( V_97 . V_87 != V_75 -> V_87 ) )\r\nF_49 ( V_75 , & V_97 ) ;\r\n}\r\nV_103 = 0x00 ;\r\nF_31 (pslotlist, &ibmphp_slot_head) {\r\nif ( V_103 >= F_46 () )\r\nbreak;\r\nV_75 = F_32 ( V_79 , struct V_74 , V_90 ) ;\r\nif ( V_75 -> V_41 -> V_104 == V_103 ) {\r\nV_103 ++ ;\r\nif ( F_47 ( V_75 -> V_41 ) )\r\nV_31 = F_26 ( V_75 ,\r\nV_71 ,\r\n& V_101 ) ;\r\n}\r\n}\r\n++ V_102 ;\r\nV_98 = V_105 ;\r\nbreak;\r\ncase V_105 :\r\nF_43 ( & V_3 ) ;\r\nF_10 ( V_107 * 1000 ) ;\r\nif ( F_45 () )\r\ngoto V_108;\r\nF_41 ( & V_3 ) ;\r\nif ( V_102 >= V_109 ) {\r\nV_102 = 0 ;\r\nV_98 = V_106 ;\r\n} else\r\nV_98 = V_99 ;\r\nbreak;\r\n}\r\nF_43 ( & V_3 ) ;\r\nV_108:\r\nF_10 ( 100 ) ;\r\n}\r\nF_43 ( & V_4 ) ;\r\nF_2 ( L_2 , V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_49 ( struct V_74 * V_75 , struct V_74 * V_110 )\r\n{\r\nT_2 V_10 ;\r\nint V_31 = 0 ;\r\nT_2 V_111 = 0 ;\r\nT_2 V_112 = 0 ;\r\nF_2 ( L_25 , V_75 , V_110 ) ;\r\nif ( ( V_75 -> V_10 & 0x01 ) != ( V_110 -> V_10 & 0x01 ) )\r\nV_112 = 1 ;\r\nif ( ( V_75 -> V_10 & 0x04 ) != ( V_110 -> V_10 & 0x04 ) )\r\nV_112 = 1 ;\r\nif ( ( ( V_75 -> V_10 & 0x08 ) != ( V_110 -> V_10 & 0x08 ) )\r\n|| ( ( V_75 -> V_10 & 0x10 ) != ( V_110 -> V_10 & 0x10 ) ) )\r\nV_112 = 1 ;\r\nif ( ( V_75 -> V_10 & 0x20 ) != ( V_110 -> V_10 & 0x20 ) )\r\nif ( ( V_110 -> V_10 & 0x20 ) && ( F_50 ( V_110 -> V_10 ) == V_113 ) && ( F_51 ( V_110 -> V_10 ) ) )\r\nV_111 = 1 ;\r\nif ( ( V_75 -> V_10 & 0x80 ) != ( V_110 -> V_10 & 0x80 ) ) {\r\nV_112 = 1 ;\r\nif ( V_75 -> V_10 & 0x80 ) {\r\nif ( F_52 ( V_75 -> V_10 ) ) {\r\nF_10 ( 1000 ) ;\r\nV_31 = F_26 ( V_75 , V_66 , & V_10 ) ;\r\nif ( F_52 ( V_10 ) )\r\nV_112 = 1 ;\r\nelse\r\nV_75 -> V_10 &= ~ V_114 ;\r\n}\r\n}\r\nelse if ( ( F_52 ( V_110 -> V_10 ) == V_115 )\r\n&& ( F_50 ( V_110 -> V_10 ) == V_113 ) && ( F_51 ( V_110 -> V_10 ) ) ) {\r\nV_111 = 1 ;\r\n}\r\n}\r\nif ( ( V_75 -> V_87 & 0x08 ) != ( V_110 -> V_87 & 0x08 ) )\r\nV_112 = 1 ;\r\nif ( V_111 ) {\r\nF_2 ( L_26 ) ;\r\nV_75 -> V_116 = 0 ;\r\nV_31 = F_53 ( V_75 ) ;\r\n}\r\nif ( V_112 || V_111 )\r\nF_54 ( V_75 ) ;\r\nF_2 ( L_27 , V_1 , V_31 , V_111 , V_112 ) ;\r\nreturn V_31 ;\r\n}\r\nstatic int F_48 ( T_2 V_117 , T_2 V_118 , struct V_6 * V_41 )\r\n{\r\nstruct V_74 V_97 , * V_75 ;\r\nT_2 V_11 ;\r\nT_2 V_119 ;\r\nint V_31 = 0 ;\r\nF_2 ( L_28 , V_1 , V_117 , V_118 ) ;\r\nfor ( V_11 = V_41 -> V_120 ; V_11 <= V_41 -> V_121 ; V_11 ++ ) {\r\nV_119 = 0x01 << V_11 ;\r\nif ( ( V_119 & V_117 ) != ( V_119 & V_118 ) ) {\r\nV_75 = F_55 ( V_11 ) ;\r\nif ( V_75 ) {\r\nmemcpy ( ( void * ) & V_97 , ( void * ) V_75 , sizeof ( struct V_74 ) ) ;\r\nV_31 = F_26 ( V_75 , V_67 , NULL ) ;\r\nF_2 ( L_29 , V_1 , V_11 ) ;\r\nF_49 ( V_75 , & V_97 ) ;\r\n} else {\r\nV_31 = - V_81 ;\r\nF_7 ( L_30 , V_1 , V_11 ) ;\r\n}\r\n}\r\n}\r\nF_2 ( L_20 , V_1 , V_31 ) ;\r\nreturn V_31 ;\r\n}\r\nint T_1 F_56 ( void )\r\n{\r\nF_2 ( L_1 , V_1 ) ;\r\nV_122 = F_57 ( F_44 , NULL , L_31 ) ;\r\nif ( F_58 ( V_122 ) ) {\r\nF_7 ( L_32 , V_1 ) ;\r\nreturn F_59 ( V_122 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid T_5 F_60 ( void )\r\n{\r\nF_2 ( L_1 , V_1 ) ;\r\nF_61 ( V_122 ) ;\r\nF_2 ( L_33 ) ;\r\nF_40 () ;\r\nF_2 ( L_34 ) ;\r\nF_2 ( L_35 ) ;\r\nF_41 ( & V_4 ) ;\r\nF_2 ( L_36 ) ;\r\nF_2 ( L_37 ) ;\r\nF_34 () ;\r\nF_2 ( L_38 ) ;\r\nF_42 () ;\r\nF_2 ( L_39 ) ;\r\nF_43 ( & V_4 ) ;\r\nF_2 ( L_40 ) ;\r\nF_2 ( L_2 , V_1 ) ;\r\n}\r\nstatic int F_30 ( int V_92 , struct V_6 * V_7 , void T_3 * V_77 ,\r\nT_2 * V_76 )\r\n{\r\nint V_31 = 0 ;\r\nT_2 V_91 = 0 ;\r\nF_6 ( L_41 , V_92 ) ;\r\nwhile ( ! V_91 ) {\r\n* V_76 = F_22 ( V_7 , V_77 , V_123 ) ;\r\nif ( * V_76 == V_22 ) {\r\nV_31 = V_22 ;\r\nV_91 = 1 ;\r\n}\r\nif ( F_62 ( * V_76 ) == V_124 )\r\nV_91 = 1 ;\r\nif ( ! V_91 ) {\r\nF_10 ( 1000 ) ;\r\nif ( V_92 < 1 ) {\r\nV_91 = 1 ;\r\nF_7 ( L_42 ) ;\r\nV_31 = V_22 ;\r\n} else\r\nV_92 -- ;\r\n}\r\n}\r\nF_6 ( L_43 , V_31 , * V_76 ) ;\r\nreturn V_31 ;\r\n}
