# Summary on Skill-lab session from 8/7/24 to 13/7/24 on "Basics of VLSI design and Cadence Software"
<details>
  <summary>Day1</summary>
<details>
  <summary>Session-1</summary>
  1) Addition, multiplication and shift are three basic operations in any basic VLSI design. </br>
  2) PMOS and NMOS introduction. </br>
  3) Inverter design using PMOS and NMOS.</br>
  4) Carry Look Ahead Adder truth table.</br>
  5) Voltage transfer characteristics and transient analysis.</br>
  6) AND = NAND and then connected to NOT gate is correct but NAND = AND and then connected to NOT gate is completely wrong.</br>
</details>
<details>
<summary>Session-2 and 3</summary>
  1) CMOS implementation on Cadence Software on linux (ubuntu).</br>
  2) We log in to network page using ssh keys and ip address. Enter password and then type `csh` and 'source cshrc_617'. Shift to appropriate directory and then type 'virtuoso &'.</br>
  3) Tutorials on youtube are available. 
</details>
</details>

<details>
  <summary>Day2</summary>
<details>
  <summary>Session-1</summary>
  1) Some server errors, how to get to know the status of a server? How to ping it?</br>
  2) CMOS inverter on Cadence software.</br>
  3) https://youtu.be/64c4djOzam8?feature=shared
</details>
  <details>
  <summary>Session-2 and 3</summary>
  1) Full adder realization using CMOS technology.</br>
  2) Realizing the circuit and how many transistors are required.</br>
  3) How do you reduce the number of transistors? From the truth table, find something which is common, you can remove redundancy.</br>
  4) In total, 38 transistors are required to realise the 1 bit full adder. </br>
</details>
</details>
<details>
  <summary>Day3</summary>
<details>
  <summary>Session-1</summary>
  1) Complete basics of CMOS technology, its equivalent layout design, manufacturing process and much more.</br>
  2) Working of pmos, nmos and equations related to it.</br>
  3) Manufacturing of silicon wafers using ingots, testing of silicon dyes, then defected ones are rejected.
</details>
  <details>
  <summary>Session-2 and 3</summary>
    1) Inverter Layout tutorial: https://www.youtube.com/watch?v=-PUA56qGOoY </br>
    2) NAND gate layout tutorial: https://youtu.be/Kp09HhWcKlg?si=K48R7tG1EpJhAKtr  </br>
</details>
</details>

<details>
  <summary>Day4</summary>
<details>
  <summary>Session-1</summary>
  1) Realisation of Half-adder using already ready made NAND gate layout. </br>
  2) Realisation of Full-Adder using Half Adder layouts.</br>
</details>
<details>
<summary>Session-2 and 3</summary>
  1) Multiplexer Design. </br>
  2) Multiplexer circuit design using CMOS tech. </br>
  3) Realisation using Cadence Software. </br>
</details>
</details>
<details>
  <summary>Day5</summary>
<details>
  <summary>Session-1</summary>
  1) Power optimization techniques for VLSI design. </br>
  2) Design of SRAM. </br>
</details>
<details>
<summary>Session-2 and 3</summary>
  1) https://youtu.be/EkY2MJ_qMJc?si=HGUdJeJijfH-8TLo  </br>
  2) https://youtu.be/V_Hfqq8ylVo?si=2xfiXLZ7MxcYR7_U  </br>
  3) https://youtu.be/CTPxV2ImV6s?si=OTLIgExo9quMKHvW  </br>
  4) https://youtu.be/661dmRnVp9M?si=ByLDIp_dXsdGY_aO  </br>
  5) https://youtu.be/6Ys0v3U90q4?si=nmH69HHUPZ8ran3m  </br>
  6) In Summary: Design of SRAM, Optimizing SRAM design, CMOS inverter (parasitic extraction and post-layout simulation). </br>
</details>
