// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingMaxPool_Batch_1_StreamingMaxPool_Pre (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [39:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [39:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_state5;
reg    out_V_V_TDATA_blk_n;
wire    ap_CS_fsm_state8;
wire   [2:0] i_fu_858_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln153_fu_888_p2;
wire    ap_CS_fsm_state3;
wire   [2:0] yp_fu_894_p2;
reg   [2:0] yp_reg_1440;
wire   [4:0] add_ln154_fu_906_p2;
reg   [4:0] add_ln154_reg_1448;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln155_fu_912_p2;
reg   [0:0] icmp_ln155_reg_1453;
wire   [0:0] icmp_ln154_fu_900_p2;
wire   [0:0] and_ln155_fu_938_p2;
reg   [0:0] and_ln155_reg_1459;
wire   [2:0] select_ln165_fu_950_p3;
reg   [2:0] select_ln165_reg_1464;
reg   [2:0] buf_0_V_addr_2_reg_1469;
reg   [2:0] buf_1_V_addr_2_reg_1474;
reg   [2:0] buf_2_V_addr_2_reg_1479;
reg   [2:0] buf_3_V_addr_2_reg_1484;
reg   [2:0] buf_4_V_addr_2_reg_1489;
reg   [2:0] buf_5_V_addr_2_reg_1494;
reg   [2:0] buf_6_V_addr_2_reg_1499;
reg   [2:0] buf_7_V_addr_2_reg_1504;
reg   [2:0] buf_8_V_addr_2_reg_1509;
reg   [2:0] buf_9_V_addr_2_reg_1514;
reg   [2:0] buf_10_V_addr_2_reg_1519;
reg   [2:0] buf_11_V_addr_2_reg_1524;
reg   [2:0] buf_12_V_addr_2_reg_1529;
reg   [2:0] buf_13_V_addr_2_reg_1534;
reg   [2:0] buf_14_V_addr_2_reg_1539;
reg   [2:0] buf_15_V_addr_2_reg_1544;
reg   [2:0] buf_16_V_addr_2_reg_1549;
reg   [2:0] buf_17_V_addr_2_reg_1554;
reg   [2:0] buf_18_V_addr_2_reg_1559;
reg   [2:0] buf_19_V_addr_2_reg_1564;
wire   [1:0] kx_fu_1326_p3;
wire   [4:0] select_ln155_1_fu_1340_p3;
wire   [2:0] outpix_fu_1353_p2;
reg   [2:0] outpix_reg_1642;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln173_fu_1347_p2;
reg   [2:0] buf_0_V_address0;
reg    buf_0_V_ce0;
reg    buf_0_V_we0;
reg   [1:0] buf_0_V_d0;
wire   [1:0] buf_0_V_q0;
reg   [2:0] buf_1_V_address0;
reg    buf_1_V_ce0;
reg    buf_1_V_we0;
reg   [1:0] buf_1_V_d0;
wire   [1:0] buf_1_V_q0;
reg   [2:0] buf_2_V_address0;
reg    buf_2_V_ce0;
reg    buf_2_V_we0;
reg   [1:0] buf_2_V_d0;
wire   [1:0] buf_2_V_q0;
reg   [2:0] buf_3_V_address0;
reg    buf_3_V_ce0;
reg    buf_3_V_we0;
reg   [1:0] buf_3_V_d0;
wire   [1:0] buf_3_V_q0;
reg   [2:0] buf_4_V_address0;
reg    buf_4_V_ce0;
reg    buf_4_V_we0;
reg   [1:0] buf_4_V_d0;
wire   [1:0] buf_4_V_q0;
reg   [2:0] buf_5_V_address0;
reg    buf_5_V_ce0;
reg    buf_5_V_we0;
reg   [1:0] buf_5_V_d0;
wire   [1:0] buf_5_V_q0;
reg   [2:0] buf_6_V_address0;
reg    buf_6_V_ce0;
reg    buf_6_V_we0;
reg   [1:0] buf_6_V_d0;
wire   [1:0] buf_6_V_q0;
reg   [2:0] buf_7_V_address0;
reg    buf_7_V_ce0;
reg    buf_7_V_we0;
reg   [1:0] buf_7_V_d0;
wire   [1:0] buf_7_V_q0;
reg   [2:0] buf_8_V_address0;
reg    buf_8_V_ce0;
reg    buf_8_V_we0;
reg   [1:0] buf_8_V_d0;
wire   [1:0] buf_8_V_q0;
reg   [2:0] buf_9_V_address0;
reg    buf_9_V_ce0;
reg    buf_9_V_we0;
reg   [1:0] buf_9_V_d0;
wire   [1:0] buf_9_V_q0;
reg   [2:0] buf_10_V_address0;
reg    buf_10_V_ce0;
reg    buf_10_V_we0;
reg   [1:0] buf_10_V_d0;
wire   [1:0] buf_10_V_q0;
reg   [2:0] buf_11_V_address0;
reg    buf_11_V_ce0;
reg    buf_11_V_we0;
reg   [1:0] buf_11_V_d0;
wire   [1:0] buf_11_V_q0;
reg   [2:0] buf_12_V_address0;
reg    buf_12_V_ce0;
reg    buf_12_V_we0;
reg   [1:0] buf_12_V_d0;
wire   [1:0] buf_12_V_q0;
reg   [2:0] buf_13_V_address0;
reg    buf_13_V_ce0;
reg    buf_13_V_we0;
reg   [1:0] buf_13_V_d0;
wire   [1:0] buf_13_V_q0;
reg   [2:0] buf_14_V_address0;
reg    buf_14_V_ce0;
reg    buf_14_V_we0;
reg   [1:0] buf_14_V_d0;
wire   [1:0] buf_14_V_q0;
reg   [2:0] buf_15_V_address0;
reg    buf_15_V_ce0;
reg    buf_15_V_we0;
reg   [1:0] buf_15_V_d0;
wire   [1:0] buf_15_V_q0;
reg   [2:0] buf_16_V_address0;
reg    buf_16_V_ce0;
reg    buf_16_V_we0;
reg   [1:0] buf_16_V_d0;
wire   [1:0] buf_16_V_q0;
reg   [2:0] buf_17_V_address0;
reg    buf_17_V_ce0;
reg    buf_17_V_we0;
reg   [1:0] buf_17_V_d0;
wire   [1:0] buf_17_V_q0;
reg   [2:0] buf_18_V_address0;
reg    buf_18_V_ce0;
reg    buf_18_V_we0;
reg   [1:0] buf_18_V_d0;
wire   [1:0] buf_18_V_q0;
reg   [2:0] buf_19_V_address0;
reg    buf_19_V_ce0;
reg    buf_19_V_we0;
reg   [1:0] buf_19_V_d0;
wire   [1:0] buf_19_V_q0;
reg   [2:0] i_0_reg_773;
wire   [0:0] icmp_ln146_fu_852_p2;
reg   [2:0] yp_0_reg_784;
reg   [4:0] indvar_flatten53_reg_795;
reg   [4:0] indvar_flatten_reg_806;
reg   [2:0] xp_0_reg_818;
reg   [1:0] kx_0_reg_829;
reg   [2:0] outpix_0_reg_841;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln149_fu_864_p1;
wire   [63:0] zext_ln165_fu_958_p1;
wire   [63:0] zext_ln178_fu_1359_p1;
wire   [0:0] icmp_ln895_fu_987_p2;
wire   [1:0] trunc_ln647_fu_982_p1;
wire   [0:0] icmp_ln895_1_fu_1004_p2;
wire   [1:0] p_Result_1_fu_993_p4;
wire   [0:0] icmp_ln895_2_fu_1021_p2;
wire   [1:0] p_Result_s_fu_1010_p4;
wire   [0:0] icmp_ln895_3_fu_1038_p2;
wire   [1:0] p_Result_3_fu_1027_p4;
wire   [0:0] icmp_ln895_4_fu_1055_p2;
wire   [1:0] p_Result_4_fu_1044_p4;
wire   [0:0] icmp_ln895_5_fu_1072_p2;
wire   [1:0] p_Result_5_fu_1061_p4;
wire   [0:0] icmp_ln895_6_fu_1089_p2;
wire   [1:0] p_Result_6_fu_1078_p4;
wire   [0:0] icmp_ln895_7_fu_1106_p2;
wire   [1:0] p_Result_7_fu_1095_p4;
wire   [0:0] icmp_ln895_8_fu_1123_p2;
wire   [1:0] p_Result_8_fu_1112_p4;
wire   [0:0] icmp_ln895_9_fu_1140_p2;
wire   [1:0] p_Result_9_fu_1129_p4;
wire   [0:0] icmp_ln895_10_fu_1157_p2;
wire   [1:0] p_Result_2_fu_1146_p4;
wire   [0:0] icmp_ln895_11_fu_1174_p2;
wire   [1:0] p_Result_10_fu_1163_p4;
wire   [0:0] icmp_ln895_12_fu_1191_p2;
wire   [1:0] p_Result_11_fu_1180_p4;
wire   [0:0] icmp_ln895_13_fu_1208_p2;
wire   [1:0] p_Result_12_fu_1197_p4;
wire   [0:0] icmp_ln895_14_fu_1225_p2;
wire   [1:0] p_Result_13_fu_1214_p4;
wire   [0:0] icmp_ln895_15_fu_1242_p2;
wire   [1:0] p_Result_14_fu_1231_p4;
wire   [0:0] icmp_ln895_16_fu_1259_p2;
wire   [1:0] p_Result_15_fu_1248_p4;
wire   [0:0] icmp_ln895_17_fu_1276_p2;
wire   [1:0] p_Result_16_fu_1265_p4;
wire   [0:0] icmp_ln895_18_fu_1293_p2;
wire   [1:0] p_Result_17_fu_1282_p4;
wire   [0:0] icmp_ln895_19_fu_1310_p2;
wire   [1:0] p_Result_18_fu_1299_p4;
wire   [0:0] icmp_ln157_fu_932_p2;
wire   [0:0] xor_ln155_fu_926_p2;
wire   [2:0] select_ln155_fu_918_p3;
wire   [2:0] xp_fu_944_p2;
wire   [0:0] or_ln157_fu_1322_p2;
wire   [1:0] add_ln157_fu_1316_p2;
wire   [4:0] add_ln155_1_fu_1334_p2;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
end

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_0_V_address0),
    .ce0(buf_0_V_ce0),
    .we0(buf_0_V_we0),
    .d0(buf_0_V_d0),
    .q0(buf_0_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_V_address0),
    .ce0(buf_1_V_ce0),
    .we0(buf_1_V_we0),
    .d0(buf_1_V_d0),
    .q0(buf_1_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_V_address0),
    .ce0(buf_2_V_ce0),
    .we0(buf_2_V_we0),
    .d0(buf_2_V_d0),
    .q0(buf_2_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_3_V_address0),
    .ce0(buf_3_V_ce0),
    .we0(buf_3_V_we0),
    .d0(buf_3_V_d0),
    .q0(buf_3_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_4_V_address0),
    .ce0(buf_4_V_ce0),
    .we0(buf_4_V_we0),
    .d0(buf_4_V_d0),
    .q0(buf_4_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_5_V_address0),
    .ce0(buf_5_V_ce0),
    .we0(buf_5_V_we0),
    .d0(buf_5_V_d0),
    .q0(buf_5_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_6_V_address0),
    .ce0(buf_6_V_ce0),
    .we0(buf_6_V_we0),
    .d0(buf_6_V_d0),
    .q0(buf_6_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_7_V_address0),
    .ce0(buf_7_V_ce0),
    .we0(buf_7_V_we0),
    .d0(buf_7_V_d0),
    .q0(buf_7_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_8_V_address0),
    .ce0(buf_8_V_ce0),
    .we0(buf_8_V_we0),
    .d0(buf_8_V_d0),
    .q0(buf_8_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_9_V_address0),
    .ce0(buf_9_V_ce0),
    .we0(buf_9_V_we0),
    .d0(buf_9_V_d0),
    .q0(buf_9_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_10_V_address0),
    .ce0(buf_10_V_ce0),
    .we0(buf_10_V_we0),
    .d0(buf_10_V_d0),
    .q0(buf_10_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_11_V_address0),
    .ce0(buf_11_V_ce0),
    .we0(buf_11_V_we0),
    .d0(buf_11_V_d0),
    .q0(buf_11_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_12_V_address0),
    .ce0(buf_12_V_ce0),
    .we0(buf_12_V_we0),
    .d0(buf_12_V_d0),
    .q0(buf_12_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_13_V_address0),
    .ce0(buf_13_V_ce0),
    .we0(buf_13_V_we0),
    .d0(buf_13_V_d0),
    .q0(buf_13_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_14_V_address0),
    .ce0(buf_14_V_ce0),
    .we0(buf_14_V_we0),
    .d0(buf_14_V_d0),
    .q0(buf_14_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_15_V_address0),
    .ce0(buf_15_V_ce0),
    .we0(buf_15_V_we0),
    .d0(buf_15_V_d0),
    .q0(buf_15_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_16_V_address0),
    .ce0(buf_16_V_ce0),
    .we0(buf_16_V_we0),
    .d0(buf_16_V_d0),
    .q0(buf_16_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_17_V_address0),
    .ce0(buf_17_V_ce0),
    .we0(buf_17_V_we0),
    .d0(buf_17_V_d0),
    .q0(buf_17_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_18_V_address0),
    .ce0(buf_18_V_ce0),
    .we0(buf_18_V_we0),
    .d0(buf_18_V_d0),
    .q0(buf_18_V_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_bkb #(
    .DataWidth( 2 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
buf_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_19_V_address0),
    .ce0(buf_19_V_ce0),
    .we0(buf_19_V_we0),
    .d0(buf_19_V_d0),
    .q0(buf_19_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_0_reg_773 <= i_fu_858_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_773 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_fu_888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        indvar_flatten53_reg_795 <= 5'd0;
    end else if (((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        indvar_flatten53_reg_795 <= add_ln154_reg_1448;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_fu_888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        indvar_flatten_reg_806 <= 5'd0;
    end else if (((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        indvar_flatten_reg_806 <= select_ln155_1_fu_1340_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_fu_888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        kx_0_reg_829 <= 2'd0;
    end else if (((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        kx_0_reg_829 <= kx_fu_1326_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        outpix_0_reg_841 <= 3'd0;
    end else if (((out_V_V_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        outpix_0_reg_841 <= outpix_reg_1642;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_fu_888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        xp_0_reg_818 <= 3'd0;
    end else if (((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        xp_0_reg_818 <= select_ln165_reg_1464;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        yp_0_reg_784 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln173_fu_1347_p2 == 1'd1))) begin
        yp_0_reg_784 <= yp_reg_1440;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln154_reg_1448 <= add_ln154_fu_906_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln154_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln155_reg_1459 <= and_ln155_fu_938_p2;
        buf_0_V_addr_2_reg_1469 <= zext_ln165_fu_958_p1;
        buf_10_V_addr_2_reg_1519 <= zext_ln165_fu_958_p1;
        buf_11_V_addr_2_reg_1524 <= zext_ln165_fu_958_p1;
        buf_12_V_addr_2_reg_1529 <= zext_ln165_fu_958_p1;
        buf_13_V_addr_2_reg_1534 <= zext_ln165_fu_958_p1;
        buf_14_V_addr_2_reg_1539 <= zext_ln165_fu_958_p1;
        buf_15_V_addr_2_reg_1544 <= zext_ln165_fu_958_p1;
        buf_16_V_addr_2_reg_1549 <= zext_ln165_fu_958_p1;
        buf_17_V_addr_2_reg_1554 <= zext_ln165_fu_958_p1;
        buf_18_V_addr_2_reg_1559 <= zext_ln165_fu_958_p1;
        buf_19_V_addr_2_reg_1564 <= zext_ln165_fu_958_p1;
        buf_1_V_addr_2_reg_1474 <= zext_ln165_fu_958_p1;
        buf_2_V_addr_2_reg_1479 <= zext_ln165_fu_958_p1;
        buf_3_V_addr_2_reg_1484 <= zext_ln165_fu_958_p1;
        buf_4_V_addr_2_reg_1489 <= zext_ln165_fu_958_p1;
        buf_5_V_addr_2_reg_1494 <= zext_ln165_fu_958_p1;
        buf_6_V_addr_2_reg_1499 <= zext_ln165_fu_958_p1;
        buf_7_V_addr_2_reg_1504 <= zext_ln165_fu_958_p1;
        buf_8_V_addr_2_reg_1509 <= zext_ln165_fu_958_p1;
        buf_9_V_addr_2_reg_1514 <= zext_ln165_fu_958_p1;
        icmp_ln155_reg_1453 <= icmp_ln155_fu_912_p2;
        select_ln165_reg_1464 <= select_ln165_fu_950_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        outpix_reg_1642 <= outpix_fu_1353_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        yp_reg_1440 <= yp_fu_894_p2;
    end
end

always @ (*) begin
    if ((((icmp_ln153_fu_888_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln153_fu_888_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_0_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_0_V_address0 = buf_0_V_addr_2_reg_1469;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_0_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_0_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_0_V_ce0 = 1'b1;
    end else begin
        buf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_0_V_d0 = trunc_ln647_fu_982_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_0_V_d0 = 2'd0;
    end else begin
        buf_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_fu_987_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_0_V_we0 = 1'b1;
    end else begin
        buf_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_10_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_10_V_address0 = buf_10_V_addr_2_reg_1519;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_10_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_10_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_10_V_ce0 = 1'b1;
    end else begin
        buf_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_10_V_d0 = {{in_V_V_TDATA[21:20]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_10_V_d0 = 2'd0;
    end else begin
        buf_10_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_10_fu_1157_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_10_V_we0 = 1'b1;
    end else begin
        buf_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_11_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_11_V_address0 = buf_11_V_addr_2_reg_1524;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_11_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_11_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_11_V_ce0 = 1'b1;
    end else begin
        buf_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_11_V_d0 = {{in_V_V_TDATA[23:22]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_11_V_d0 = 2'd0;
    end else begin
        buf_11_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_11_fu_1174_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_11_V_we0 = 1'b1;
    end else begin
        buf_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_12_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_12_V_address0 = buf_12_V_addr_2_reg_1529;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_12_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_12_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_12_V_ce0 = 1'b1;
    end else begin
        buf_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_12_V_d0 = {{in_V_V_TDATA[25:24]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_12_V_d0 = 2'd0;
    end else begin
        buf_12_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_12_fu_1191_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_12_V_we0 = 1'b1;
    end else begin
        buf_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_13_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_13_V_address0 = buf_13_V_addr_2_reg_1534;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_13_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_13_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_13_V_ce0 = 1'b1;
    end else begin
        buf_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_13_V_d0 = {{in_V_V_TDATA[27:26]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_13_V_d0 = 2'd0;
    end else begin
        buf_13_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_13_fu_1208_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_13_V_we0 = 1'b1;
    end else begin
        buf_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_14_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_14_V_address0 = buf_14_V_addr_2_reg_1539;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_14_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_14_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_14_V_ce0 = 1'b1;
    end else begin
        buf_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_14_V_d0 = {{in_V_V_TDATA[29:28]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_14_V_d0 = 2'd0;
    end else begin
        buf_14_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_14_fu_1225_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_14_V_we0 = 1'b1;
    end else begin
        buf_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_15_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_15_V_address0 = buf_15_V_addr_2_reg_1544;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_15_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_15_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_15_V_ce0 = 1'b1;
    end else begin
        buf_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_15_V_d0 = {{in_V_V_TDATA[31:30]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_15_V_d0 = 2'd0;
    end else begin
        buf_15_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_15_fu_1242_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_15_V_we0 = 1'b1;
    end else begin
        buf_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_16_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_16_V_address0 = buf_16_V_addr_2_reg_1549;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_16_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_16_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_16_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_16_V_ce0 = 1'b1;
    end else begin
        buf_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_16_V_d0 = {{in_V_V_TDATA[33:32]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_16_V_d0 = 2'd0;
    end else begin
        buf_16_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_16_fu_1259_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_16_V_we0 = 1'b1;
    end else begin
        buf_16_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_17_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_17_V_address0 = buf_17_V_addr_2_reg_1554;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_17_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_17_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_17_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_17_V_ce0 = 1'b1;
    end else begin
        buf_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_17_V_d0 = {{in_V_V_TDATA[35:34]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_17_V_d0 = 2'd0;
    end else begin
        buf_17_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_17_fu_1276_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_17_V_we0 = 1'b1;
    end else begin
        buf_17_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_18_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_18_V_address0 = buf_18_V_addr_2_reg_1559;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_18_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_18_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_18_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_18_V_ce0 = 1'b1;
    end else begin
        buf_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_18_V_d0 = {{in_V_V_TDATA[37:36]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_18_V_d0 = 2'd0;
    end else begin
        buf_18_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_18_fu_1293_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_18_V_we0 = 1'b1;
    end else begin
        buf_18_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_19_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_19_V_address0 = buf_19_V_addr_2_reg_1564;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_19_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_19_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_19_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_19_V_ce0 = 1'b1;
    end else begin
        buf_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_19_V_d0 = {{in_V_V_TDATA[39:38]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_19_V_d0 = 2'd0;
    end else begin
        buf_19_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_19_fu_1310_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_19_V_we0 = 1'b1;
    end else begin
        buf_19_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_1_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_V_address0 = buf_1_V_addr_2_reg_1474;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_1_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_1_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_1_V_ce0 = 1'b1;
    end else begin
        buf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_V_d0 = {{in_V_V_TDATA[3:2]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_1_V_d0 = 2'd0;
    end else begin
        buf_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_1_fu_1004_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_1_V_we0 = 1'b1;
    end else begin
        buf_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_2_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_V_address0 = buf_2_V_addr_2_reg_1479;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_2_V_ce0 = 1'b1;
    end else begin
        buf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_V_d0 = {{in_V_V_TDATA[5:4]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_2_V_d0 = 2'd0;
    end else begin
        buf_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_2_fu_1021_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_2_V_we0 = 1'b1;
    end else begin
        buf_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_3_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_V_address0 = buf_3_V_addr_2_reg_1484;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_3_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_3_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_3_V_ce0 = 1'b1;
    end else begin
        buf_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_V_d0 = {{in_V_V_TDATA[7:6]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_3_V_d0 = 2'd0;
    end else begin
        buf_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_3_fu_1038_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_3_V_we0 = 1'b1;
    end else begin
        buf_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_4_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_V_address0 = buf_4_V_addr_2_reg_1489;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_4_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_4_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_4_V_ce0 = 1'b1;
    end else begin
        buf_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_V_d0 = {{in_V_V_TDATA[9:8]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_4_V_d0 = 2'd0;
    end else begin
        buf_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_4_fu_1055_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_4_V_we0 = 1'b1;
    end else begin
        buf_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_5_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_5_V_address0 = buf_5_V_addr_2_reg_1494;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_5_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_5_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_5_V_ce0 = 1'b1;
    end else begin
        buf_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_5_V_d0 = {{in_V_V_TDATA[11:10]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_5_V_d0 = 2'd0;
    end else begin
        buf_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_5_fu_1072_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_5_V_we0 = 1'b1;
    end else begin
        buf_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_6_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_6_V_address0 = buf_6_V_addr_2_reg_1499;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_6_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_6_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_6_V_ce0 = 1'b1;
    end else begin
        buf_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_6_V_d0 = {{in_V_V_TDATA[13:12]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_6_V_d0 = 2'd0;
    end else begin
        buf_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_6_fu_1089_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_6_V_we0 = 1'b1;
    end else begin
        buf_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_7_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_7_V_address0 = buf_7_V_addr_2_reg_1504;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_7_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_7_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_7_V_ce0 = 1'b1;
    end else begin
        buf_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_7_V_d0 = {{in_V_V_TDATA[15:14]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_7_V_d0 = 2'd0;
    end else begin
        buf_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_7_fu_1106_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_7_V_we0 = 1'b1;
    end else begin
        buf_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_8_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_8_V_address0 = buf_8_V_addr_2_reg_1509;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_8_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_8_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_8_V_ce0 = 1'b1;
    end else begin
        buf_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_8_V_d0 = {{in_V_V_TDATA[17:16]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_8_V_d0 = 2'd0;
    end else begin
        buf_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_8_fu_1123_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_8_V_we0 = 1'b1;
    end else begin
        buf_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buf_9_V_address0 = zext_ln178_fu_1359_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_9_V_address0 = buf_9_V_addr_2_reg_1514;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_9_V_address0 = zext_ln165_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_9_V_address0 = zext_ln149_fu_864_p1;
    end else begin
        buf_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | ((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_9_V_ce0 = 1'b1;
    end else begin
        buf_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_9_V_d0 = {{in_V_V_TDATA[19:18]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_9_V_d0 = 2'd0;
    end else begin
        buf_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln146_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln895_9_fu_1140_p2 == 1'd1) & (in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln173_fu_1347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_9_V_we0 = 1'b1;
    end else begin
        buf_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((out_V_V_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln146_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln153_fu_888_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln154_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((in_V_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln173_fu_1347_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((out_V_V_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln154_fu_906_p2 = (indvar_flatten53_reg_795 + 5'd1);

assign add_ln155_1_fu_1334_p2 = (indvar_flatten_reg_806 + 5'd1);

assign add_ln157_fu_1316_p2 = (kx_0_reg_829 + 2'd1);

assign and_ln155_fu_938_p2 = (xor_ln155_fu_926_p2 & icmp_ln157_fu_932_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign i_fu_858_p2 = (i_0_reg_773 + 3'd1);

assign icmp_ln146_fu_852_p2 = ((i_0_reg_773 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_888_p2 = ((yp_0_reg_784 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_900_p2 = ((indvar_flatten53_reg_795 == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_912_p2 = ((indvar_flatten_reg_806 == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_932_p2 = ((kx_0_reg_829 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_1347_p2 = ((outpix_0_reg_841 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln895_10_fu_1157_p2 = ((p_Result_2_fu_1146_p4 > buf_10_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_11_fu_1174_p2 = ((p_Result_10_fu_1163_p4 > buf_11_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_12_fu_1191_p2 = ((p_Result_11_fu_1180_p4 > buf_12_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_13_fu_1208_p2 = ((p_Result_12_fu_1197_p4 > buf_13_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_14_fu_1225_p2 = ((p_Result_13_fu_1214_p4 > buf_14_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_15_fu_1242_p2 = ((p_Result_14_fu_1231_p4 > buf_15_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_16_fu_1259_p2 = ((p_Result_15_fu_1248_p4 > buf_16_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_17_fu_1276_p2 = ((p_Result_16_fu_1265_p4 > buf_17_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_18_fu_1293_p2 = ((p_Result_17_fu_1282_p4 > buf_18_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_19_fu_1310_p2 = ((p_Result_18_fu_1299_p4 > buf_19_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_1004_p2 = ((p_Result_1_fu_993_p4 > buf_1_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_1021_p2 = ((p_Result_s_fu_1010_p4 > buf_2_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_1038_p2 = ((p_Result_3_fu_1027_p4 > buf_3_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_1055_p2 = ((p_Result_4_fu_1044_p4 > buf_4_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_1072_p2 = ((p_Result_5_fu_1061_p4 > buf_5_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_1089_p2 = ((p_Result_6_fu_1078_p4 > buf_6_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_1106_p2 = ((p_Result_7_fu_1095_p4 > buf_7_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_8_fu_1123_p2 = ((p_Result_8_fu_1112_p4 > buf_8_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_9_fu_1140_p2 = ((p_Result_9_fu_1129_p4 > buf_9_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_987_p2 = ((trunc_ln647_fu_982_p1 > buf_0_V_q0) ? 1'b1 : 1'b0);

assign kx_fu_1326_p3 = ((or_ln157_fu_1322_p2[0:0] === 1'b1) ? 2'd1 : add_ln157_fu_1316_p2);

assign or_ln157_fu_1322_p2 = (icmp_ln155_reg_1453 | and_ln155_reg_1459);

assign out_V_V_TDATA = {{{{{{{{{{{{{{{{{{{{buf_19_V_q0}, {buf_18_V_q0}}, {buf_17_V_q0}}, {buf_16_V_q0}}, {buf_15_V_q0}}, {buf_14_V_q0}}, {buf_13_V_q0}}, {buf_12_V_q0}}, {buf_11_V_q0}}, {buf_10_V_q0}}, {buf_9_V_q0}}, {buf_8_V_q0}}, {buf_7_V_q0}}, {buf_6_V_q0}}, {buf_5_V_q0}}, {buf_4_V_q0}}, {buf_3_V_q0}}, {buf_2_V_q0}}, {buf_1_V_q0}}, {buf_0_V_q0}};

assign outpix_fu_1353_p2 = (outpix_0_reg_841 + 3'd1);

assign p_Result_10_fu_1163_p4 = {{in_V_V_TDATA[23:22]}};

assign p_Result_11_fu_1180_p4 = {{in_V_V_TDATA[25:24]}};

assign p_Result_12_fu_1197_p4 = {{in_V_V_TDATA[27:26]}};

assign p_Result_13_fu_1214_p4 = {{in_V_V_TDATA[29:28]}};

assign p_Result_14_fu_1231_p4 = {{in_V_V_TDATA[31:30]}};

assign p_Result_15_fu_1248_p4 = {{in_V_V_TDATA[33:32]}};

assign p_Result_16_fu_1265_p4 = {{in_V_V_TDATA[35:34]}};

assign p_Result_17_fu_1282_p4 = {{in_V_V_TDATA[37:36]}};

assign p_Result_18_fu_1299_p4 = {{in_V_V_TDATA[39:38]}};

assign p_Result_1_fu_993_p4 = {{in_V_V_TDATA[3:2]}};

assign p_Result_2_fu_1146_p4 = {{in_V_V_TDATA[21:20]}};

assign p_Result_3_fu_1027_p4 = {{in_V_V_TDATA[7:6]}};

assign p_Result_4_fu_1044_p4 = {{in_V_V_TDATA[9:8]}};

assign p_Result_5_fu_1061_p4 = {{in_V_V_TDATA[11:10]}};

assign p_Result_6_fu_1078_p4 = {{in_V_V_TDATA[13:12]}};

assign p_Result_7_fu_1095_p4 = {{in_V_V_TDATA[15:14]}};

assign p_Result_8_fu_1112_p4 = {{in_V_V_TDATA[17:16]}};

assign p_Result_9_fu_1129_p4 = {{in_V_V_TDATA[19:18]}};

assign p_Result_s_fu_1010_p4 = {{in_V_V_TDATA[5:4]}};

assign select_ln155_1_fu_1340_p3 = ((icmp_ln155_reg_1453[0:0] === 1'b1) ? 5'd1 : add_ln155_1_fu_1334_p2);

assign select_ln155_fu_918_p3 = ((icmp_ln155_fu_912_p2[0:0] === 1'b1) ? 3'd0 : xp_0_reg_818);

assign select_ln165_fu_950_p3 = ((and_ln155_fu_938_p2[0:0] === 1'b1) ? xp_fu_944_p2 : select_ln155_fu_918_p3);

assign trunc_ln647_fu_982_p1 = in_V_V_TDATA[1:0];

assign xor_ln155_fu_926_p2 = (icmp_ln155_fu_912_p2 ^ 1'd1);

assign xp_fu_944_p2 = (3'd1 + select_ln155_fu_918_p3);

assign yp_fu_894_p2 = (yp_0_reg_784 + 3'd1);

assign zext_ln149_fu_864_p1 = i_0_reg_773;

assign zext_ln165_fu_958_p1 = select_ln165_fu_950_p3;

assign zext_ln178_fu_1359_p1 = outpix_0_reg_841;

endmodule //StreamingMaxPool_Batch_1_StreamingMaxPool_Pre
