# Generated by Yosys 0.8+237 (git sha1 df0598f, clang 3.8.0-2ubuntu4 -fPIC -Os)

.model icosoc
.inputs CLKIN pmod3_3 pmod3_2 pmod2_10 pmod2_9 pmod2_8 pmod2_7 pmod2_4 pmod2_3 pmod2_2 pmod2_1 pmod1_10 pmod1_9 pmod1_8 pmod1_7 pmod1_4 pmod1_3 pmod1_2 pmod1_1 SPI_FLASH_MISO RASPI_11 RASPI_12 RASPI_15 RASPI_16 RASPI_19 RASPI_21 RASPI_26 RASPI_35 RASPI_36 RASPI_38 RASPI_40 SRAM_D0 SRAM_D1 SRAM_D2 SRAM_D3 SRAM_D4 SRAM_D5 SRAM_D6 SRAM_D7 SRAM_D8 SRAM_D9 SRAM_D10 SRAM_D11 SRAM_D12 SRAM_D13 SRAM_D14 SRAM_D15
.outputs LED1 LED2 LED3 pmod3_3 pmod3_2 pmod2_10 pmod2_9 pmod2_8 pmod2_7 pmod2_4 pmod2_3 pmod2_2 pmod2_1 pmod1_10 pmod1_9 pmod1_8 pmod1_7 pmod1_4 pmod1_3 pmod1_2 pmod1_1 C16 pmod4_1 pmod4_2 pmod4_3 pmod4_4 SPI_FLASH_CS SPI_FLASH_SCLK SPI_FLASH_MOSI RASPI_11 RASPI_12 RASPI_15 RASPI_16 RASPI_19 RASPI_21 RASPI_26 RASPI_35 RASPI_36 SRAM_A0 SRAM_A1 SRAM_A2 SRAM_A3 SRAM_A4 SRAM_A5 SRAM_A6 SRAM_A7 SRAM_A8 SRAM_A9 SRAM_A10 SRAM_A11 SRAM_A12 SRAM_A13 SRAM_A14 SRAM_A15 SRAM_A16 SRAM_A17 SRAM_A18 SRAM_D0 SRAM_D1 SRAM_D2 SRAM_D3 SRAM_D4 SRAM_D5 SRAM_D6 SRAM_D7 SRAM_D8 SRAM_D9 SRAM_D10 SRAM_D11 SRAM_D12 SRAM_D13 SRAM_D14 SRAM_D15 SRAM_CE SRAM_WE SRAM_OE SRAM_LB SRAM_UB HRAM_CK
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$57322$n3372 I1=$abc$57322$n3376 I2=cpu.mem_16bit_buffer[1] I3=$abc$57322$n3362 O=cpu.mem_rdata_latched[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$57322$n3363 I1=cpu.mem_la_secondword I2=$false I3=$false O=$abc$57322$n3362
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.clear_prefetched_high_word I1=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:342$1376_Y I2=$false I3=$false O=$abc$57322$n3363
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.mem_la_secondword I1=$abc$57322$cpu.next_pc[1] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=cpu.prefetched_high_word O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:342$1376_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cpu.mem_do_prefetch I1=cpu.mem_do_rinst I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=cpu.reg_out[1] I1=cpu.reg_next_pc[1] I2=cpu.latched_branch I3=cpu.latched_store O=$abc$57322$cpu.next_pc[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$1\clear_prefetched_high_word[0:0] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1253$1794_Y_inv I2=$abc$57322$n3370 I3=$abc$57322$n3371 O=cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=cpu.prefetched_high_word I1=cpu.clear_prefetched_high_word_q I2=$false I3=$false O=$abc$57322$techmap\cpu.$1\clear_prefetched_high_word[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.latched_branch I1=cpu.irq_state[0] I2=cpu.irq_state[1] I3=$false O=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1253$1794_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=resetn_counter[4] I1=resetn_counter[3] I2=resetn_counter[2] I3=resetn_counter[1] O=$abc$57322$n3370
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=resetn_counter[0] I1=resetn_counter[7] I2=resetn_counter[6] I3=resetn_counter[5] O=$abc$57322$n3371
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[1] I1=mem_rdata[1] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3372
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.clear_prefetched_high_word I1=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:342$1376_Y I2=cpu.mem_do_rinst I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:343$1379_Y O=cpu.mem_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=mem_ready I1=cpu.mem_valid I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:343$1379_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_la_secondword I1=$abc$57322$cpu.next_pc[1] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[17] I1=mem_rdata[17] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3376
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$0\is_lui_auipc_jal[0:0] I1=$abc$57322$n3378 I2=$false I3=$false O=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.is_beq_bne_blt_bge_bltu_bgeu I1=cpu.is_sb_sh_sw I2=$abc$57322$techmap\cpu.$procmux$4066_CMP_inv I3=$false O=$abc$57322$n3378
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.instr_jalr I1=cpu.is_lb_lh_lw_lbu_lhu I2=cpu.is_alu_reg_imm I3=$false O=$abc$57322$techmap\cpu.$procmux$4066_CMP_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.instr_lui I2=cpu.instr_auipc I3=$false O=$abc$57322$techmap\cpu.$0\is_lui_auipc_jal[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=mod_ser0.ctrl_done I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$rtlil.cc:1817:NotGate$56874
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$n3370 I1=$abc$57322$n3371 I2=$false I3=$false O=cpu.resetn
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_done I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$rtlil.cc:1817:NotGate$57140
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$n3385 I1=$abc$57322$n3386 I2=$false I3=$false O=$abc$57322$auto$rtlil.cc:1817:NotGate$57142
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_ipos[2] I1=raspi_interface.fifo_send.in_ipos[3] I2=raspi_interface.fifo_send.in_ipos[4] I3=raspi_interface.fifo_send.in_ipos[5] O=$abc$57322$n3385
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_ipos[1] I1=raspi_interface.fifo_send.in_ipos[0] I2=raspi_interface.fifo_send.in_ipos[6] I3=raspi_interface.fifo_send.in_ipos[7] O=$abc$57322$n3386
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$n3388 I1=$abc$57322$n3389 I2=$false I3=$false O=$abc$57322$auto$rtlil.cc:1817:NotGate$57158
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[2] I1=raspi_interface.fifo_recv.in_ipos[3] I2=raspi_interface.fifo_recv.in_ipos[4] I3=raspi_interface.fifo_recv.in_ipos[5] O=$abc$57322$n3388
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[1] I1=raspi_interface.fifo_recv.in_ipos[0] I2=raspi_interface.fifo_recv.in_ipos[6] I3=raspi_interface.fifo_recv.in_ipos[7] O=$abc$57322$n3389
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10150[1] I1=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[2] I2=cpu.latched_rd[2] I3=$abc$57322$n3515 O=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$10158
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111011111111
.gate SB_LUT4 I0=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[1] I1=cpu.latched_rd[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10150[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3916.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13216_Y[1]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I2=$abc$57322$n3445 I3=$abc$57322$n3498 O=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$57322$n3394 I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1] I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0] O=$abc$57322$techmap$techmap\cpu.$procmux$3916.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13216_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3961_Y_inv I1=cpu.mem_rdata_latched[12] I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I3=$false O=$abc$57322$n3394
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[2] I1=cpu.mem_rdata_latched[3] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv I3=$false O=$abc$57322$techmap\cpu.$procmux$3961_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[5] I1=cpu.mem_rdata_latched[6] I2=cpu.mem_rdata_latched[4] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$57322$n3398 I1=$abc$57322$n3399 I2=cpu.mem_16bit_buffer[5] I3=$abc$57322$n3362 O=cpu.mem_rdata_latched[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=cpu.mem_rdata_q[5] I1=mem_rdata[5] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3398
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[21] I1=mem_rdata[21] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3399
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3401 I1=$abc$57322$n3402 I2=cpu.mem_16bit_buffer[6] I3=$abc$57322$n3362 O=cpu.mem_rdata_latched[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=cpu.mem_rdata_q[6] I1=mem_rdata[6] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[22] I1=mem_rdata[22] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3402
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3404 I1=$abc$57322$n3405 I2=cpu.mem_16bit_buffer[4] I3=$abc$57322$n3362 O=cpu.mem_rdata_latched[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=cpu.mem_rdata_q[4] I1=mem_rdata[4] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3404
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[20] I1=mem_rdata[20] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3407 I1=$abc$57322$n3408 I2=cpu.mem_16bit_buffer[2] I3=$abc$57322$n3362 O=cpu.mem_rdata_latched[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=cpu.mem_rdata_q[2] I1=mem_rdata[2] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3407
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[18] I1=mem_rdata[18] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3408
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3410 I1=$abc$57322$n3411 I2=cpu.mem_16bit_buffer[3] I3=$abc$57322$n3362 O=cpu.mem_rdata_latched[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=cpu.mem_rdata_q[3] I1=mem_rdata[3] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3410
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[19] I1=mem_rdata[19] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3411
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1] I1=$abc$57322$n3417 I2=$false I3=$false O=$abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_16bit_buffer[8] I1=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:358$1425_Y[8]_inv I2=$abc$57322$n3362 I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[24]_inv I1=$abc$57322$cpu.mem_rdata_latched_noshuffle[8]_inv I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=$false O=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:358$1425_Y[8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.mem_rdata_q[8] I1=mem_rdata[8] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.mem_rdata_q[24] I1=mem_rdata[24] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[24]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.mem_rdata_latched[7] I1=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I3=$abc$57322$cpu.mem_rdata_latched[9]_inv O=$abc$57322$n3417
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$n3419 I1=$abc$57322$n3420 I2=cpu.mem_16bit_buffer[10] I3=$abc$57322$n3362 O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[10] I1=mem_rdata[10] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3419
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[26] I1=mem_rdata[26] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3420
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3422 I1=$abc$57322$n3423 I2=cpu.mem_16bit_buffer[11] I3=$abc$57322$n3362 O=$abc$57322$techmap\cpu.$procmux$3934_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[11] I1=mem_rdata[11] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3422
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[27] I1=mem_rdata[27] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3425 I1=$abc$57322$n3426 I2=cpu.mem_16bit_buffer[7] I3=$abc$57322$n3362 O=cpu.mem_rdata_latched[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=cpu.mem_rdata_q[7] I1=mem_rdata[7] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3425
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[23] I1=mem_rdata[23] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3426
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3428 I1=$abc$57322$n3429 I2=cpu.mem_16bit_buffer[9] I3=$abc$57322$n3362 O=$abc$57322$cpu.mem_rdata_latched[9]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[9] I1=mem_rdata[9] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3428
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[25] I1=mem_rdata[25] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3429
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[15]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I2=$abc$57322$cpu.mem_rdata_latched[14]_inv I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$n3432 I1=$abc$57322$n3433 I2=cpu.mem_16bit_buffer[14] I3=$abc$57322$n3362 O=$abc$57322$cpu.mem_rdata_latched[14]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[14] I1=mem_rdata[14] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3432
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[30] I1=mem_rdata[30] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3433
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3435 I1=$abc$57322$n3436 I2=cpu.mem_16bit_buffer[13] I3=$abc$57322$n3362 O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[13] I1=mem_rdata[13] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3435
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[29] I1=mem_rdata[29] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3436
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3438 I1=$abc$57322$n3439 I2=cpu.mem_16bit_buffer[15] I3=$abc$57322$n3362 O=$abc$57322$cpu.mem_rdata_latched[15]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[15] I1=mem_rdata[15] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3438
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[31] I1=mem_rdata[31] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3439
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3441 I1=$abc$57322$n3442 I2=cpu.mem_16bit_buffer[12] I3=$abc$57322$n3362 O=cpu.mem_rdata_latched[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=mem_rdata[12] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3441
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[28] I1=mem_rdata[28] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3442
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[14]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[14]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I2=$abc$57322$cpu.mem_rdata_latched[15]_inv I3=$false O=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[1] I1=$abc$57322$n3466 I2=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[1] I3=$abc$57322$n3446 O=$abc$57322$n3445
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$57322$n3447 I1=cpu.resetn I2=cpu.mem_do_rinst I3=$false O=$abc$57322$n3446
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:347$1396_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:346$1390_Y I2=$false I3=$false O=$abc$57322$n3447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I1=cpu.mem_rdata_latched[1] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:347$1396_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$57322$n3450 I1=$abc$57322$n3451 I2=cpu.mem_16bit_buffer[0] I3=$abc$57322$n3362 O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[0] I1=mem_rdata[0] I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I3=cpu.mem_xfer O=$abc$57322$n3450
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[16] I1=mem_rdata[16] I2=cpu.mem_xfer I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv O=$abc$57322$n3451
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.mem_do_rinst I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1828$1975_Y_inv I2=$abc$57322$n3453 I3=$false O=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:346$1390_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu.mem_do_rinst I1=cpu.mem_xfer I2=cpu.mem_state[1] I3=cpu.mem_state[0] O=$abc$57322$n3453
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=cpu.mem_do_rdata I1=cpu.mem_do_wdata I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1828$1975_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3916.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[1] I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25246[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1] I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 O=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1] I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3916.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3938_Y[3]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I2=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6298 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25246[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I1=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I2=cpu.mem_rdata_latched[12] I3=$false O=$abc$57322$techmap\cpu.$procmux$3938_Y[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[14]_inv I1=$abc$57322$cpu.mem_rdata_latched[15]_inv I2=$false I3=$false O=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6298
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I2=$abc$57322$n3464 I3=$abc$57322$n3417 O=$abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[14]_inv I1=$abc$57322$cpu.mem_rdata_latched[15]_inv I2=$false I3=$false O=$abc$57322$n3464
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.mem_rdata_latched[1] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$0\instr_retirq[0:0] I1=$abc$57322$cpu.mem_rdata_latched[16]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$n3466
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18259[1] I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18296[0]_inv I2=$abc$57322$n3469 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv O=$abc$57322$techmap\cpu.$0\instr_retirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I1=cpu.mem_rdata_latched[2] I2=cpu.mem_rdata_latched[1] I3=cpu.mem_rdata_latched[3] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18296[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[27]_inv I1=$abc$57322$cpu.mem_rdata_latched[29]_inv I2=$abc$57322$n3476 I3=$abc$57322$n3481 O=$abc$57322$n3469
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[27]_inv I1=$abc$57322$n3422 I2=cpu.mem_la_secondword I3=$false O=$abc$57322$cpu.mem_rdata_latched[27]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_q[27] I1=mem_rdata[27] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[27]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[29]_inv I1=$abc$57322$n3435 I2=cpu.mem_la_secondword I3=$false O=$abc$57322$cpu.mem_rdata_latched[29]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_q[29] I1=mem_rdata[29] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[29]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$n3477 I1=$abc$57322$n3478 I2=$abc$57322$n3479 I3=$abc$57322$n3480 O=$abc$57322$n3476
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.mem_rdata_q[31] I1=mem_rdata[31] I2=cpu.mem_la_secondword I3=cpu.mem_xfer O=$abc$57322$n3477
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[15] I1=mem_rdata[15] I2=cpu.mem_xfer I3=cpu.mem_la_secondword O=$abc$57322$n3478
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[30] I1=mem_rdata[30] I2=cpu.mem_la_secondword I3=cpu.mem_xfer O=$abc$57322$n3479
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[14] I1=mem_rdata[14] I2=cpu.mem_xfer I3=cpu.mem_la_secondword O=$abc$57322$n3480
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3482 I1=$abc$57322$n3483 I2=$abc$57322$n3484 I3=$abc$57322$n3485 O=$abc$57322$n3481
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.mem_rdata_q[25] I1=mem_rdata[25] I2=cpu.mem_la_secondword I3=cpu.mem_xfer O=$abc$57322$n3482
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[9] I1=mem_rdata[9] I2=cpu.mem_xfer I3=cpu.mem_la_secondword O=$abc$57322$n3483
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[28] I1=mem_rdata[28] I2=cpu.mem_la_secondword I3=cpu.mem_xfer O=$abc$57322$n3484
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=mem_rdata[12] I2=cpu.mem_xfer I3=cpu.mem_la_secondword O=$abc$57322$n3485
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[26]_inv I1=$abc$57322$n3419 I2=cpu.mem_la_secondword I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18259[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_q[26] I1=mem_rdata[26] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[26]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I1=cpu.mem_rdata_latched[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[16]_inv I1=$abc$57322$n3450 I2=cpu.mem_la_secondword I3=$false O=$abc$57322$cpu.mem_rdata_latched[16]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_q[16] I1=mem_rdata[16] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[16]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1] I1=$abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I2=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0] I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[1] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6308 I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I1=$abc$57322$cpu.mem_rdata_latched[15]_inv I2=$false I3=$false O=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6308
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 I1=cpu.decoded_rs1[1] I2=$false I3=$false O=$abc$57322$n3498
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:347$1396_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:346$1390_Y I2=cpu.resetn I3=cpu.mem_do_rinst O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[1] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13217_Y[2] I1=$abc$57322$n3502 I2=cpu.decoded_rs1[2] I3=$abc$57322$n3511 O=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$0\instr_retirq[0:0] I1=$abc$57322$cpu.mem_rdata_latched[17]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$abc$57322$n3503 O=$abc$57322$n3502
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=$abc$57322$n3504 I3=$abc$57322$cpu.mem_rdata_latched[9]_inv O=$abc$57322$n3503
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I1=$abc$57322$n3505 I2=$abc$57322$n3506 I3=$false O=$abc$57322$n3504
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3938_Y[3]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I3=$false O=$abc$57322$n3505
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I1=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6298 I2=$false I3=$false O=$abc$57322$n3506
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[17]_inv I1=$abc$57322$n3372 I2=cpu.mem_la_secondword I3=$false O=$abc$57322$cpu.mem_rdata_latched[17]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_q[17] I1=mem_rdata[17] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[17]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I1=$abc$57322$n3394 I2=$abc$57322$cpu.mem_rdata_latched[9]_inv I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 O=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13217_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:347$1396_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:346$1390_Y I2=cpu.resetn I3=cpu.mem_do_rinst O=$abc$57322$n3511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10150[0] I1=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[3] I2=cpu.latched_rd[3] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$10160[2]_inv O=$abc$57322$n3515
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$abc$57322$n3446 I1=cpu.decoded_rs1[3] I2=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13217_Y[3] I3=$abc$57322$n3518 O=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I1=$abc$57322$n3394 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 O=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13217_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$57322$n3519 I1=$abc$57322$n3523 I2=$abc$57322$n3511 I3=$abc$57322$n3504 O=$abc$57322$n3518
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$0\instr_retirq[0:0] I1=$abc$57322$cpu.mem_rdata_latched[18]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$n3519
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[18]_inv I1=$abc$57322$n3407 I2=cpu.mem_la_secondword I3=$false O=$abc$57322$cpu.mem_rdata_latched[18]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_q[18] I1=mem_rdata[18] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[18]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I3=$false O=$abc$57322$n3523
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[0] I1=cpu.latched_rd[0] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10150[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$n3527 I1=$abc$57322$n3529 I2=$abc$57322$n3530 I3=$abc$57322$n3526 O=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 I1=cpu.decoded_rs1[0] I2=$false I3=$false O=$abc$57322$n3526
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3961_Y_inv I1=cpu.mem_rdata_latched[12] I2=$abc$57322$n3528 I3=$false O=$abc$57322$n3527
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I2=cpu.mem_rdata_latched[7] I3=$false O=$abc$57322$n3528
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I1=$abc$57322$n3505 I2=$abc$57322$n3506 I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:880$1545_Y[0] O=$abc$57322$n3529
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$57322$n3532 I1=$abc$57322$techmap\cpu.$0\instr_retirq[0:0] I2=$abc$57322$n3531 I3=$abc$57322$n3511 O=$abc$57322$n3530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I3=cpu.mem_rdata_latched[7] O=$abc$57322$n3531
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[15]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I2=$false I3=$false O=$abc$57322$n3532
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[4] I1=cpu.latched_rd[4] I2=cpu.latched_rd[5] I3=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[5] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$10160[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3929.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13216_Y[4] I1=$abc$57322$n3539 I2=cpu.decoded_rs1[4] I3=$abc$57322$n3446 O=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$techmap\cpu.$procmux$3961_Y_inv I2=$abc$57322$cpu.mem_rdata_latched[15]_inv I3=$abc$57322$n3536 O=$abc$57322$techmap$techmap\cpu.$procmux$3929.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13216_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$57322$n3538 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I2=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14070[1] O=$abc$57322$n3536
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[14]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14070[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[1] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I2=$abc$57322$cpu.mem_rdata_latched[15]_inv I3=$false O=$abc$57322$n3538
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$0\instr_retirq[0:0] I1=$abc$57322$cpu.mem_rdata_latched[19]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$n3539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[19]_inv I1=$abc$57322$n3410 I2=cpu.mem_la_secondword I3=$false O=$abc$57322$cpu.mem_rdata_latched[19]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_q[19] I1=mem_rdata[19] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[19]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.decoded_rs1[5] I1=$abc$57322$n3544 I2=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 I3=$false O=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18296[0]_inv I2=$abc$57322$n3469 I3=$false O=$abc$57322$n3544
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$n3563 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10664[3] I2=$abc$57322$n3546 I3=cpu.cpu_state[6] O=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$57322$n3560 I1=$abc$57322$n3548 I2=cpu.mem_do_prefetch I3=$abc$57322$n3547 O=$abc$57322$n3546
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n3447 I1=cpu.resetn I2=$false I3=$false O=$abc$57322$n3547
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3554 I1=$abc$57322$n3558 I2=$abc$57322$n3549 I3=$false O=$abc$57322$n3548
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$n3552 I1=cpu.resetn I2=$abc$57322$n3550 I3=$false O=$abc$57322$n3549
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$57322$n3551 I1=cpu.resetn I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1828$1975_Y_inv I3=$false O=$abc$57322$n3550
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.resetn I1=cpu.reg_pc[0] I2=cpu.mem_do_rinst I3=$false O=$abc$57322$n3551
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1828$1975_Y_inv I1=cpu.irq_active I2=cpu.irq_mask[2] I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[2] O=$abc$57322$n3552
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cpu.reg_op1[1] I1=cpu.reg_op1[0] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$57322$n3555 I1=$abc$57322$n3556 I2=$false I3=$false O=$abc$57322$n3554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_active I1=cpu.irq_mask[2] I2=$abc$57322$n3551 I3=$false O=$abc$57322$n3555
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[0]_inv I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[2] I2=$false I3=$false O=$abc$57322$n3556
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.mem_wordsize[1] I1=cpu.mem_wordsize[0] I2=cpu.reg_op1[0] I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$n3559 I1=$abc$57322$n3555 I2=$false I3=$false O=$abc$57322$n3558
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1828$1975_Y_inv I1=cpu.resetn I2=$false I3=$false O=$abc$57322$n3559
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n3561 I1=$abc$57322$n3562 I2=$false I3=$false O=$abc$57322$n3560
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.irq_active I1=cpu.irq_mask[2] I2=$abc$57322$n3559 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[0]_inv O=$abc$57322$n3561
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$n3551 I1=$abc$57322$n3559 I2=$abc$57322$n3556 I3=$false O=$abc$57322$n3562
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$n3594 I1=$abc$57322$n3566 I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 I3=$false O=$abc$57322$n3563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n3554 I1=$abc$57322$n3559 I2=$false I3=$false O=$abc$57322$n3564
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3561 I1=$abc$57322$n3562 I2=$abc$57322$n3567 I3=$false O=$abc$57322$n3566
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$57322$n3559 I1=$abc$57322$n3551 I2=$false I3=$false O=$abc$57322$n3567
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.resetn I1=cpu.cpu_state[2] I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$18469_inv I1=cpu.is_lb_lh_lw_lbu_lhu I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10664[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n3571 I1=$abc$57322$n3579 I2=$abc$57322$n3584 I3=$abc$57322$n3587 O=$abc$57322$auto$simplemap.cc:168:logic_reduce$18469_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$0\is_lui_auipc_jal[0:0] I1=$abc$57322$n3576 I2=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6276_inv I3=$abc$57322$n3578 O=$abc$57322$n3571
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cpu.instr_rdinstrh I1=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv I3=$false O=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6276_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.instr_timer I1=cpu.instr_maskirq I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.instr_retirq I1=cpu.instr_setq I2=cpu.instr_getq I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=cpu.instr_rdinstr I1=cpu.instr_rdcycleh I2=cpu.instr_rdcycle I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=cpu.instr_sb I1=cpu.instr_lb I2=cpu.instr_bltu I3=$abc$57322$n3577 O=$abc$57322$n3576
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cpu.instr_andi I1=cpu.instr_ori I2=cpu.instr_sw I3=cpu.instr_sh O=$abc$57322$n3577
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.instr_bgeu I1=cpu.instr_bge I2=cpu.instr_bne I3=cpu.instr_beq O=$abc$57322$n3578
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n3580 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[0]_inv I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I3=$false O=$abc$57322$n3579
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.instr_lhu I1=cpu.instr_lh I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$false O=$abc$57322$n3580
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.instr_sll I1=cpu.instr_slli I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.instr_slti I1=cpu.instr_sltiu I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.instr_xor I1=cpu.instr_xori I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.instr_jalr I1=cpu.instr_addi I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[1]_inv I3=$abc$57322$n3586 O=$abc$57322$n3584
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.instr_slt I1=cpu.instr_sltu I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.instr_lw I1=cpu.instr_lbu I2=cpu.instr_add I3=cpu.instr_sub O=$abc$57322$n3586
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n3588 I1=$abc$57322$n3589 I2=$false I3=$false O=$abc$57322$n3587
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.instr_sra I1=cpu.instr_srl I2=cpu.instr_srai I3=cpu.instr_srli O=$abc$57322$n3588
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.instr_blt I1=cpu.instr_waitirq I2=cpu.instr_and I3=cpu.instr_or O=$abc$57322$n3589
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n3546 I1=cpu.cpu_state[5] I2=$abc$57322$n3591 I3=$false O=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$57322$n3592 I1=$abc$57322$n3595 I2=$abc$57322$n3596 I3=cpu.is_sb_sh_sw O=$abc$57322$n3591
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$n3593 I1=$abc$57322$n3560 I2=$false I3=$false O=$abc$57322$n3592
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3567 I1=$abc$57322$n3594 I2=$false I3=$false O=$abc$57322$n3593
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n3552 I1=cpu.resetn I2=$abc$57322$n3564 I3=$abc$57322$n3558 O=$abc$57322$n3594
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10664[3] I1=cpu.cpu_state[2] I2=$false I3=$false O=$abc$57322$n3595
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6284_inv I1=cpu.resetn I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$n3596
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$18469_inv I1=cpu.is_slli_srli_srai I2=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6276_inv I3=$false O=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6284_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.is_lui_auipc_jal I1=cpu.is_jalr_addi_slti_sltiu_xori_ori_andi I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$n3595 I1=$abc$57322$n3596 I2=cpu.is_sll_srl_sra I3=$false O=$abc$57322$n3601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.reg_sh[2] I1=$abc$57322$n3603 I2=cpu.cpu_state[4] I3=$false O=$abc$57322$n3602
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=cpu.reg_sh[0] I1=cpu.reg_sh[1] I2=cpu.reg_sh[3] I3=cpu.reg_sh[4] O=$abc$57322$n3603
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n3592 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0] I2=cpu.is_beq_bne_blt_bge_bltu_bgeu I3=cpu.cpu_state[3] O=$abc$57322$n3608
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$n3447 I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu.is_sll_srl_sra I1=cpu.is_sb_sh_sw I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$9051[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[15] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[14] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[13] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[12] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[11] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[9] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[8] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=cpu.cpu_state[6] I1=cpu.cpu_state[5] I2=$abc$57322$n3592 I3=$false O=$abc$57322$n3626
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$11899[2]_inv I1=cpu.instr_jal I2=cpu.decoder_trigger I3=$false O=$abc$57322$techmap\cpu.$procmux$3083_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$11899[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1451$1872_Y I1=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1453$1875_Y I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:1451$1871_Y_inv I1=cpu.irq_delay I2=cpu.irq_active I3=cpu.decoder_trigger O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1451$1872_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$57322$n3635 I1=$abc$57322$n3642 I2=$abc$57322$n3659 I3=$abc$57322$n3664 O=$abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:1451$1871_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[28] I1=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[16] I2=$abc$57322$n3636 I3=$abc$57322$n3641 O=$abc$57322$n3635
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.irq_mask[11] I1=cpu.irq_pending[11] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[12] I3=$abc$57322$n3638 O=$abc$57322$n3636
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.irq_mask[12] I1=cpu.irq_pending[12] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[27] I1=cpu.irq_pending[27] I2=cpu.irq_mask[24] I3=cpu.irq_pending[24] O=$abc$57322$n3638
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=cpu.irq_mask[28] I1=cpu.irq_pending[28] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[16] I1=cpu.irq_pending[16] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[22] I1=cpu.irq_pending[22] I2=cpu.irq_mask[5] I3=cpu.irq_pending[5] O=$abc$57322$n3641
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$57322$n3643 I1=$abc$57322$n3646 I2=$abc$57322$n3651 I3=$abc$57322$n3654 O=$abc$57322$n3642
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu.irq_mask[1] I1=cpu.irq_pending[1] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[7] I3=$abc$57322$n3645 O=$abc$57322$n3643
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.irq_mask[7] I1=cpu.irq_pending[7] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[29] I1=cpu.irq_pending[29] I2=cpu.irq_mask[14] I3=cpu.irq_pending[14] O=$abc$57322$n3645
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[23] I1=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[17] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[10] I3=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[26] O=$abc$57322$n3646
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.irq_mask[23] I1=cpu.irq_pending[23] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[17] I1=cpu.irq_pending[17] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[10] I1=cpu.irq_pending[10] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[26] I1=cpu.irq_pending[26] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[0] I1=cpu.irq_pending[0] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[3] I3=$abc$57322$n3653 O=$abc$57322$n3651
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.irq_mask[3] I1=cpu.irq_pending[3] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[15] I1=cpu.irq_pending[15] I2=cpu.irq_mask[8] I3=cpu.irq_pending[8] O=$abc$57322$n3653
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[6] I1=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[19] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[31] I3=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[21] O=$abc$57322$n3654
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.irq_mask[6] I1=cpu.irq_pending[6] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[19] I1=cpu.irq_pending[19] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[31] I1=cpu.irq_pending[31] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[21] I1=cpu.irq_pending[21] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[13] I1=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[18] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[4] I3=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[2] O=$abc$57322$n3659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.irq_mask[13] I1=cpu.irq_pending[13] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[18] I1=cpu.irq_pending[18] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[4] I1=cpu.irq_pending[4] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[2] I1=cpu.irq_pending[2] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[9] I1=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[30] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[25] I3=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[20] O=$abc$57322$n3664
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.irq_mask[9] I1=cpu.irq_pending[9] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[30] I1=cpu.irq_pending[30] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[25] I1=cpu.irq_pending[25] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_mask[20] I1=cpu.irq_pending[20] I2=$false I3=$false O=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.irq_state[1] I2=$false I3=$false O=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1453$1875_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.do_waitirq I1=cpu.decoder_trigger I2=cpu.instr_waitirq I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$57322$n3679 I1=$abc$57322$n3681 I2=$abc$57322$n3558 I3=$abc$57322$n3672 O=$abc$57322$n3671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$57322$n3676 I1=$abc$57322$n3678 I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37604 I3=$abc$57322$n3675 O=$abc$57322$n3672
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv I1=$abc$57322$n3674 I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37604
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.resetn I1=cpu.cpu_state[1] I2=$false I3=$false O=$abc$57322$n3674
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.decoder_trigger I1=$abc$57322$n3567 I2=$abc$57322$n3566 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3] O=$abc$57322$n3675
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$57322$n3554 I1=$abc$57322$n3558 I2=$abc$57322$n3552 I3=$abc$57322$n3677 O=$abc$57322$n3676
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$57322$n3562 I1=$abc$57322$n3550 I2=$false I3=$false O=$abc$57322$n3677
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6276_inv I1=cpu.cpu_state[2] I2=$false I3=$false O=$abc$57322$n3678
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$20706[2]_inv I1=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 I2=$false I3=$false O=$abc$57322$n3679
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_active I1=cpu.irq_mask[1] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$18469_inv I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$20706[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.reg_sh[2] I1=cpu.cpu_state[4] I2=$abc$57322$n3603 I3=$false O=$abc$57322$n3681
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$n3683 I1=$abc$57322$n3686 I2=$abc$57322$n3685 I3=$abc$57322$n3689 O=$abc$57322$n3682
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv I1=$abc$57322$n3674 I2=$abc$57322$n3679 I3=$abc$57322$n3684 O=$abc$57322$n3683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$57322$n3561 I1=$abc$57322$n3562 I2=$abc$57322$n3567 I3=$abc$57322$n3552 O=$abc$57322$n3684
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n3562 I1=$abc$57322$n3679 I2=$abc$57322$n3681 I3=$abc$57322$n3564 O=$abc$57322$n3685
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv I1=$abc$57322$n3674 I2=$abc$57322$n3688 I3=$abc$57322$n3564 O=$abc$57322$n3686
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=cpu.is_beq_bne_blt_bge_bltu_bgeu I1=cpu.cpu_state[3] I2=$false I3=$false O=$abc$57322$n3688
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n3693 I1=$abc$57322$n3562 I2=$abc$57322$n3674 I3=$abc$57322$n3690 O=$abc$57322$n3689
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$57322$n3688 I1=$abc$57322$n3560 I2=$abc$57322$n3691 I3=cpu.resetn O=$abc$57322$n3690
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$n3551 I1=$abc$57322$n3692 I2=$abc$57322$n3559 I3=$abc$57322$n3681 O=$abc$57322$n3691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$57322$n3556 I1=cpu.irq_active I2=cpu.irq_mask[2] I3=$false O=$abc$57322$n3692
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoder_trigger I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3] I3=$false O=$abc$57322$n3693
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$n3674 I2=$abc$57322$n3695 I3=$abc$57322$n3561 O=$abc$57322$n3694
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3] I1=$abc$57322$n3696 I2=$abc$57322$n3678 I3=$false O=$abc$57322$n3695
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv I1=cpu.cpu_state[1] I2=$false I3=$false O=$abc$57322$n3696
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3594 I1=$abc$57322$n3699 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv I3=$abc$57322$n3558 O=$abc$57322$n3697
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011101111
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.instr_waitirq I2=cpu.decoder_trigger I3=$false O=$abc$57322$n3699
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$n3560 I1=$abc$57322$n3548 I2=$abc$57322$n3705 I3=$false O=$abc$57322$n3704
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$57322$n3558 I1=cpu.is_beq_bne_blt_bge_bltu_bgeu I2=$abc$57322$n3549 I3=cpu.cpu_state[3] O=$abc$57322$n3705
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=cpu.irq_mask[1] I1=cpu.irq_active I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$18469_inv I3=cpu.cpu_state[2] O=$abc$57322$n3709
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=cpu.instr_lw I1=cpu.instr_lbu I2=cpu.instr_lhu I3=$false O=$abc$57322$techmap\cpu.$0\is_lbu_lhu_lw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=cpu.instr_slt I1=cpu.instr_blt I2=cpu.instr_slti I3=$false O=$abc$57322$techmap\cpu.$0\is_slti_blt_slt[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$0\is_lui_auipc_jal[0:0] I1=$abc$57322$n3713 I2=$false I3=$false O=$abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:828$1509_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu.instr_jalr I1=cpu.instr_addi I2=cpu.instr_add I3=cpu.instr_sub O=$abc$57322$n3713
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[0] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3721 I1=debugger.mem_pointer[0] I2=$abc$57322$n3720 I3=$abc$57322$auto$wreduce.cc:445:run$6438[0] O=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$19236[0]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$19236[1]_inv I2=$abc$57322$n3721 I3=$false O=$abc$57322$n3720
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$57322$n3722 I1=$abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv I2=$false I3=$false O=$abc$57322$n3721
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$n3723 I1=debugger.state[0] I2=debugger.state[1] I3=$false O=$abc$57322$n3722
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$debugger.dump_ready I1=debugger.bytes_counter[0] I2=debugger.bytes_counter[1] I3=$false O=$abc$57322$n3723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_full I1=raspi_interface.send_epnum[0] I2=$false I3=$false O=$abc$57322$debugger.dump_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=send_ep2_valid I1=debugger.dump_valid I2=$false I3=$false O=raspi_interface.send_epnum[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=debugger.state[0] I1=debugger.state[1] I2=$false I3=$false O=$abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=debugger.mem_pointer[4] I1=debugger.mem_pointer[5] I2=debugger.mem_pointer[6] I3=debugger.mem_pointer[7] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$19236[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=debugger.mem_pointer[0] I1=debugger.mem_pointer[1] I2=debugger.mem_pointer[2] I3=debugger.mem_pointer[3] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$19236[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[5] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3721 I1=debugger.mem_pointer[5] I2=$abc$57322$n3720 I3=$abc$57322$auto$wreduce.cc:445:run$6438[5] O=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[2] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3721 I1=debugger.mem_pointer[2] I2=$abc$57322$n3720 I3=$abc$57322$auto$wreduce.cc:445:run$6438[2] O=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[6] I1=debugger.mem_pointer[6] I2=$abc$57322$n3735 I3=$false O=$abc$57322$n3734
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[4] I1=debugger.mem_pointer[4] I2=debugger.mem_pointer[3] I3=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[3] O=$abc$57322$n3735
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[3] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3721 I1=debugger.mem_pointer[3] I2=$abc$57322$n3720 I3=$abc$57322$auto$wreduce.cc:445:run$6438[3] O=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[4] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3721 I1=debugger.mem_pointer[4] I2=$abc$57322$n3720 I3=$abc$57322$auto$wreduce.cc:445:run$6438[4] O=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[6] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3721 I1=debugger.mem_pointer[6] I2=$abc$57322$n3720 I3=$abc$57322$auto$wreduce.cc:445:run$6438[6] O=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=debugger.mem_pointer[4] I1=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[4] I2=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[3] I3=debugger.mem_pointer[3] O=$abc$57322$n3742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[7] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3721 I1=debugger.mem_pointer[7] I2=$abc$57322$n3720 I3=$abc$57322$auto$wreduce.cc:445:run$6438[7] O=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[1] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3722 I1=$abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv I2=debugger.mem_pointer[0] I3=debugger.mem_pointer[1] O=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100010000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4598.$and$/usr/local/bin/../share/yosys/techmap.v:434$13449_Y[1] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:351$1415_Y_inv I2=cpu.trap I3=cpu.resetn O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.mem_la_secondword I1=cpu.mem_la_firstword_xfer I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:350$1406_Y O=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:351$1415_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$57322$n3363 I1=$abc$57322$n3756 I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:350$1406_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.mem_do_rdata I1=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I2=cpu.mem_state[0] I3=cpu.mem_state[1] O=$abc$57322$n3756
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=cpu.mem_xfer I1=$abc$57322$techmap\cpu.$procmux$4921_Y I2=$false I3=$false O=cpu.mem_la_firstword_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_la_firstword_reg I1=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv I2=cpu.last_mem_valid I3=$false O=$abc$57322$techmap\cpu.$procmux$4921_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.mem_state[1] I1=cpu.mem_state[0] I2=cpu.mem_do_wdata I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$4598.$and$/usr/local/bin/../share/yosys/techmap.v:434$13449_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.reg_op1[4] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[2] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$cpu.mem_la_addr[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.reg_op1[11] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[9] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$cpu.mem_la_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[1] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$cpu.mem_la_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[2] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[0] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$cpu.mem_la_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[5] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[3] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$cpu.mem_la_addr[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.reg_op1[9] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[7] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$cpu.mem_la_addr[9]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.reg_op1[8] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[6] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$cpu.mem_la_addr[8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.reg_op1[10] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[8] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$cpu.mem_la_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[7] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[5] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$cpu.mem_la_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[6] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[4] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$cpu.mem_la_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_addr[5] I1=$abc$57322$cpu.mem_la_addr[5]_inv I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I3=$false O=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_addr[8] I1=$abc$57322$cpu.mem_la_addr[8]_inv I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I3=$false O=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$57322$n3594 I1=$abc$57322$n3566 I2=$abc$57322$n4817 I3=$abc$57322$n3787 O=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3] I1=cpu.instr_jal I2=$abc$57322$n3674 I3=$false O=$abc$57322$n3787
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$n3789 I1=$abc$57322$n3796 I2=$abc$57322$n3807 I3=$abc$57322$n3811 O=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$21557
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$57322$n3790 I1=$abc$57322$n3793 I2=$abc$57322$n3794 I3=$abc$57322$n3795 O=$abc$57322$n3789
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$n3791 I1=$abc$57322$n3792 I2=mod_pwm0.counter[8] I3=mod_pwm0.off_cnt[8] O=$abc$57322$n3790
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000001
.gate SB_LUT4 I0=mod_pwm0.counter[21] I1=mod_pwm0.off_cnt[21] I2=$false I3=$false O=$abc$57322$n3791
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=mod_pwm0.counter[11] I1=mod_pwm0.off_cnt[11] I2=$false I3=$false O=$abc$57322$n3792
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=mod_pwm0.counter[2] I1=mod_pwm0.off_cnt[2] I2=mod_pwm0.counter[9] I3=mod_pwm0.off_cnt[9] O=$abc$57322$n3793
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[14] I1=mod_pwm0.off_cnt[14] I2=mod_pwm0.counter[28] I3=mod_pwm0.off_cnt[28] O=$abc$57322$n3794
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[1] I1=mod_pwm0.off_cnt[1] I2=mod_pwm0.counter[17] I3=mod_pwm0.off_cnt[17] O=$abc$57322$n3795
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$n3797 I1=$abc$57322$n3800 I2=$abc$57322$n3805 I3=$abc$57322$n3806 O=$abc$57322$n3796
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mod_pwm0.counter[0] I1=mod_pwm0.off_cnt[0] I2=$abc$57322$n3798 I3=$abc$57322$n3799 O=$abc$57322$n3797
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=mod_pwm0.off_cnt[21] I1=mod_pwm0.counter[21] I2=mod_pwm0.off_cnt[11] I3=mod_pwm0.counter[11] O=$abc$57322$n3798
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=mod_pwm0.counter[23] I1=mod_pwm0.off_cnt[23] I2=mod_pwm0.counter[29] I3=mod_pwm0.off_cnt[29] O=$abc$57322$n3799
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$n3801 I1=$abc$57322$n3802 I2=$abc$57322$n3803 I3=$abc$57322$n3804 O=$abc$57322$n3800
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mod_pwm0.counter[7] I1=mod_pwm0.off_cnt[7] I2=mod_pwm0.counter[13] I3=mod_pwm0.off_cnt[13] O=$abc$57322$n3801
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[5] I1=mod_pwm0.off_cnt[5] I2=mod_pwm0.counter[24] I3=mod_pwm0.off_cnt[24] O=$abc$57322$n3802
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[15] I1=mod_pwm0.off_cnt[15] I2=mod_pwm0.counter[18] I3=mod_pwm0.off_cnt[18] O=$abc$57322$n3803
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[4] I1=mod_pwm0.off_cnt[4] I2=mod_pwm0.counter[31] I3=mod_pwm0.off_cnt[31] O=$abc$57322$n3804
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[16] I1=mod_pwm0.off_cnt[16] I2=mod_pwm0.counter[27] I3=mod_pwm0.off_cnt[27] O=$abc$57322$n3805
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[3] I1=mod_pwm0.off_cnt[3] I2=mod_pwm0.counter[12] I3=mod_pwm0.off_cnt[12] O=$abc$57322$n3806
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[30] I1=mod_pwm0.off_cnt[30] I2=$abc$57322$n3808 I3=$abc$57322$n3810 O=$abc$57322$n3807
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=mod_pwm0.counter[22] I1=mod_pwm0.off_cnt[22] I2=$abc$57322$n3809 I3=$false O=$abc$57322$n3808
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=mod_pwm0.counter[19] I1=mod_pwm0.off_cnt[19] I2=mod_pwm0.counter[25] I3=mod_pwm0.off_cnt[25] O=$abc$57322$n3809
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[6] I1=mod_pwm0.off_cnt[6] I2=mod_pwm0.counter[20] I3=mod_pwm0.off_cnt[20] O=$abc$57322$n3810
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[10] I1=mod_pwm0.off_cnt[10] I2=mod_pwm0.counter[26] I3=mod_pwm0.off_cnt[26] O=$abc$57322$n3811
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$n3813 I1=$abc$57322$n3816 I2=$false I3=$false O=$abc$57322$techmap\raspi_interface.fifo_recv.$ne$../../common/icosoc_crossclkfifo.v:61$2108_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22741[1] I1=raspi_interface.fifo_recv.in_ipos[2] I2=raspi_interface.fifo_recv.in_opos[2] I3=$abc$57322$n3815 O=$abc$57322$n3813
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[1] I1=raspi_interface.fifo_recv.in_opos[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22741[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[5] I1=raspi_interface.fifo_recv.in_opos[5] I2=raspi_interface.fifo_recv.in_ipos[6] I3=raspi_interface.fifo_recv.in_opos[6] O=$abc$57322$n3815
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[3] I1=raspi_interface.fifo_recv.in_opos[3] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22741[0]_inv I3=$abc$57322$n3818 O=$abc$57322$n3816
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[0] I1=raspi_interface.fifo_recv.in_opos[0] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22741[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[4] I1=raspi_interface.fifo_recv.in_opos[4] I2=raspi_interface.fifo_recv.in_ipos[7] I3=raspi_interface.fifo_recv.in_opos[7] O=$abc$57322$n3818
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$36558[0]_inv I1=$abc$57322$n3820 I2=cpu.mem_do_rinst I3=$abc$57322$n3823 O=$abc$57322$techmap$techmap\cpu.$procmux$4598.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13451_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=cpu.mem_la_read I1=cpu.mem_do_rdata I2=$abc$57322$n3822 I3=$false O=$abc$57322$n3820
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:351$1415_Y_inv I1=cpu.resetn I2=$false I3=$false O=cpu.mem_la_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.mem_state[1] I1=cpu.mem_xfer I2=cpu.mem_state[0] I3=$false O=$abc$57322$n3822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.mem_do_wdata I1=cpu.mem_xfer I2=cpu.mem_state[0] I3=cpu.mem_state[1] O=$abc$57322$n3823
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011110101
.gate SB_LUT4 I0=cpu.mem_state[1] I1=cpu.mem_state[0] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$36558[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_do_wdata I1=$abc$57322$n3756 I2=$abc$57322$n3826 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$4598.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13450_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.mem_do_rinst I1=$abc$57322$n3827 I2=cpu.mem_state[1] I3=cpu.mem_state[0] O=$abc$57322$n3826
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=cpu.mem_do_rinst I1=cpu.mem_do_rdata I2=cpu.mem_la_read I3=cpu.mem_xfer O=$abc$57322$n3827
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=cpu.mem_do_rdata I1=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I2=cpu.mem_valid I3=cpu.mem_do_wdata O=$abc$57322$n3831
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=mem_ready I1=cpu.mem_valid I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4066_CMP_inv I1=cpu.mem_rdata_q[20] I2=$abc$57322$n3835 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13829_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[7] I1=cpu.is_sb_sh_sw I2=cpu.instr_jal I3=cpu.decoded_imm_uj[0] O=$abc$57322$n3835
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[1] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25789_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13830_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[21] I1=$abc$57322$techmap\cpu.$procmux$4066_CMP_inv I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25786[0] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25789_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu.is_sb_sh_sw I1=cpu.is_beq_bne_blt_bge_bltu_bgeu I2=cpu.mem_rdata_q[8] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25786[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[2] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25796_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13831_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[22] I1=$abc$57322$techmap\cpu.$procmux$4066_CMP_inv I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25793[0] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25796_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu.is_sb_sh_sw I1=cpu.is_beq_bne_blt_bge_bltu_bgeu I2=cpu.mem_rdata_q[9] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25793[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[3] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25803_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13832_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[23] I1=$abc$57322$techmap\cpu.$procmux$4066_CMP_inv I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25800[0] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25803_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu.is_sb_sh_sw I1=cpu.is_beq_bne_blt_bge_bltu_bgeu I2=cpu.mem_rdata_q[10] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25800[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=cpu.is_beq_bne_blt_bge_bltu_bgeu I1=cpu.is_sb_sh_sw I2=cpu.mem_rdata_q[11] I3=$abc$57322$n3846 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13833_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[4] I2=$abc$57322$techmap\cpu.$procmux$4066_CMP_inv I3=cpu.mem_rdata_q[24] O=$abc$57322$n3846
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[5] I2=$abc$57322$n3378 I3=cpu.mem_rdata_q[25] O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13834_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[6] I2=$abc$57322$n3378 I3=cpu.mem_rdata_q[26] O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13835_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[7] I2=$abc$57322$n3378 I3=cpu.mem_rdata_q[27] O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13836_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[8] I2=$abc$57322$n3378 I3=cpu.mem_rdata_q[28] O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13837_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[9] I2=$abc$57322$n3378 I3=cpu.mem_rdata_q[29] O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13838_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[10] I2=$abc$57322$n3378 I3=cpu.mem_rdata_q[30] O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13839_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu.is_sb_sh_sw I1=$abc$57322$techmap\cpu.$procmux$4066_CMP_inv I2=cpu.mem_rdata_q[31] I3=$abc$57322$n3854 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13840_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[11] I2=cpu.is_beq_bne_blt_bge_bltu_bgeu I3=cpu.mem_rdata_q[7] O=$abc$57322$n3854
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[12] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3857 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13841_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4066_CMP_inv I1=cpu.mem_rdata_q[31] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[12] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3857
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.is_sb_sh_sw I1=cpu.is_beq_bne_blt_bge_bltu_bgeu I2=cpu.mem_rdata_q[31] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=cpu.decoded_imm_uj[13] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3860 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13842_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[13] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3860
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[14] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3862 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13843_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[14] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3862
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[15] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3864 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13844_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[15] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3864
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[16] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3866 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13845_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[16] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3866
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[17] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3868 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13846_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[17] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3868
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[18] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3870 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13847_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[18] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3870
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[19] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3872 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13848_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[19] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3872
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[20] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3874 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13849_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[20] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3874
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[21] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3876 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13850_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[21] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3876
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[22] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3878 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13851_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[22] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3878
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[23] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3880 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13852_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[23] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3880
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[24] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3882 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13853_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[24] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3882
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[25] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3884 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13854_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[25] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3884
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[26] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3886 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13855_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[26] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3886
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[27] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3888 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13856_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[27] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3888
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[28] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3890 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13857_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[28] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3890
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[29] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3892 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13858_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[29] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3892
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.decoded_imm_uj[30] I1=cpu.instr_jal I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1] I3=$abc$57322$n3894 O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13859_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=cpu.mem_rdata_q[30] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0] O=$abc$57322$n3894
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.instr_jal I1=cpu.decoded_imm_uj[31] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25999 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13860_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.instr_auipc I2=$abc$57322$n3378 I3=cpu.mem_rdata_q[31] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$25999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$57322$procmux$5939.B_AND_S[0] I1=$abc$57322$procmux$5939.B_AND_S[32] I2=$abc$57322$n3923 I3=$abc$57322$procmux$5939.B_AND_S[48] O=$0\mem_rdata[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$abc$57322$n3905 I1=$abc$57322$n3899 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] I3=$false O=$abc$57322$procmux$5939.B_AND_S[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$57322$n3900 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I2=$false I3=$false O=$abc$57322$n3899
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=recv_ep2_ready I1=$abc$57322$n3901 I2=$false I3=$false O=$abc$57322$n3900
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[1] I1=raspi_interface.fifo_recv.out_data_d[8] I2=raspi_interface.fifo_recv.out_data_d[10] I3=$abc$57322$techmap$techmap\raspi_interface.$shl$../../common/icosoc_raspif.v:77$2032.$2\buffer[3:0][1] O=$abc$57322$n3901
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$57322$n3903 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[7] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[6] I3=$false O=$abc$57322$techmap$techmap\raspi_interface.$shl$../../common/icosoc_raspif.v:77$2032.$2\buffer[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[5] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[4] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[3] I3=$false O=$abc$57322$n3903
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.mem_wstrb[0] I1=cpu.mem_wstrb[1] I2=cpu.mem_wstrb[2] I3=cpu.mem_wstrb[3] O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=mem_rdata[0] I1=raspi_interface.fifo_recv.out_data[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$false O=$abc$57322$n3905
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[0] I2=$false I3=$false O=raspi_interface.fifo_recv.out_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_addr[30] I1=cpu.mem_addr[31] I2=cpu.mem_addr[28] I3=cpu.mem_addr[29] O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=mem_rdata[0] I1=sram_din[0] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1680:Not$6580 I1=$abc$57322$eq$icosoc.v:468$61_Y I2=$false I3=$false O=$abc$57322$logic_and$icosoc.v:468$64_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n3911 I1=$abc$57322$auto$alumacc.cc:491:replace_alu$6570[29] I2=$false I3=$false O=$abc$57322$auto$rtlil.cc:1680:Not$6580
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3] I1=$abc$57322$n3915 I2=$abc$57322$n3919 I3=$abc$57322$eq$icosoc.v:468$61_Y O=$abc$57322$n3911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu.mem_addr[17] I1=cpu.mem_addr[16] I2=$abc$57322$n3913 I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.mem_addr[23] I1=cpu.mem_addr[22] I2=$abc$57322$n3914 I3=$false O=$abc$57322$n3913
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.mem_addr[21] I1=cpu.mem_addr[20] I2=cpu.mem_addr[19] I3=cpu.mem_addr[18] O=$abc$57322$n3914
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.mem_addr[3] I1=cpu.mem_addr[8] I2=$abc$57322$n3916 I3=$abc$57322$n3918 O=$abc$57322$n3915
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.mem_addr[13] I1=cpu.mem_addr[14] I2=cpu.mem_addr[15] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$8466[0]_inv O=$abc$57322$n3916
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cpu.mem_addr[27] I1=cpu.mem_addr[26] I2=cpu.mem_addr[25] I3=cpu.mem_addr[24] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$8466[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.mem_addr[9] I1=cpu.mem_addr[10] I2=cpu.mem_addr[11] I3=cpu.mem_addr[12] O=$abc$57322$n3918
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cpu.mem_addr[2] I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$8295[1]_inv I2=$false I3=$false O=$abc$57322$n3919
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.mem_addr[4] I1=cpu.mem_addr[5] I2=cpu.mem_addr[6] I3=cpu.mem_addr[7] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$8295[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.mem_addr[28] I1=cpu.mem_addr[30] I2=cpu.mem_addr[31] I3=cpu.mem_addr[29] O=$abc$57322$eq$icosoc.v:468$61_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sram_state[1] I1=sram_state[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$false O=$abc$57322$procmux$5540_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6408[0]_inv I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3] I2=$abc$57322$n3930 I3=$abc$57322$n3935 O=$abc$57322$n3923
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=SPI_FLASH_MISO I1=$abc$57322$n3929 I2=$abc$57322$n3925 I3=$false O=$abc$57322$auto$wreduce.cc:445:run$6408[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$8275_inv I1=LED1 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3] I3=spiflash_data[0] O=$abc$57322$n3925
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.mem_addr[0] I1=cpu.mem_addr[1] I2=$abc$57322$n3919 I3=cpu.mem_addr[3] O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$n3919 I1=$abc$57322$n3928 I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:168:logic_reduce$8275_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_addr[3] I1=cpu.mem_addr[0] I2=cpu.mem_addr[1] I3=$false O=$abc$57322$n3928
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$8295[1]_inv I1=$abc$57322$n3928 I2=cpu.mem_addr[2] I3=$false O=$abc$57322$n3929
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_rdat[0] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I2=$abc$57322$n3931 I3=$false O=$abc$57322$n3930
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I1=mod_pwm0.ctrl_rdat[0] I2=$abc$57322$n3932 I3=mod_ser0.ctrl_rdat[0] O=$abc$57322$n3931
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.mem_addr[17] I1=$abc$57322$n3913 I2=cpu.mem_addr[16] I3=$false O=$abc$57322$n3932
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$n3913 I1=cpu.mem_addr[17] I2=cpu.mem_addr[16] I3=$false O=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.mem_addr[16] I1=cpu.mem_addr[17] I2=$abc$57322$n3913 I3=$false O=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32373[2] I2=$false I3=$false O=$abc$57322$n3935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_addr[28] I1=cpu.mem_addr[30] I2=cpu.mem_addr[31] I3=cpu.mem_addr[29] O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32373[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=mem_rdata[0] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7678[0]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7670[0] I1=mod_ser0_ctrl_wdat[0] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7675 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7678[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$n3935 I1=$abc$57322$n3946 I2=$abc$57322$procmux$5939.B_AND_S[33] I3=$abc$57322$n3940 O=$0\mem_rdata[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$57322$n3899 I1=$abc$57322$n3943 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] I3=$abc$57322$procmux$5939.B_AND_S[49] O=$abc$57322$n3940
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=mem_rdata[1] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7678[1]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7670[1] I1=mod_ser0_ctrl_wdat[1] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7675 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7678[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[1] I1=raspi_interface.fifo_recv.out_data[1] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$false O=$abc$57322$n3943
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[1] I2=$false I3=$false O=raspi_interface.fifo_recv.out_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=mem_rdata[1] I1=sram_din[1] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_rdat[1] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I2=$abc$57322$n3947 I3=$abc$57322$n3949 O=$abc$57322$n3946
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3] I1=spiflash_data[1] I2=$abc$57322$auto$wreduce.cc:445:run$6407[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3] O=$abc$57322$n3947
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=spiflash_mosi I1=$abc$57322$n3929 I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$8275_inv I3=LED2 O=$abc$57322$auto$wreduce.cc:445:run$6407[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I1=mod_pwm0.ctrl_rdat[1] I2=$abc$57322$n3932 I3=mod_ser0.ctrl_rdat[1] O=$abc$57322$n3949
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n3935 I1=$abc$57322$procmux$5953_Y[2]_inv I2=$abc$57322$procmux$5939.B_AND_S[34] I3=$abc$57322$n3952 O=$0\mem_rdata[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=mem_rdata[2] I1=sram_din[2] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3899 I1=$abc$57322$n3955 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] I3=$abc$57322$procmux$5939.B_AND_S[50] O=$abc$57322$n3952
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=mem_rdata[2] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7678[2]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7670[2] I1=mod_ser0_ctrl_wdat[2] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7675 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7678[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[2] I1=raspi_interface.fifo_recv.out_data[2] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$false O=$abc$57322$n3955
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[2] I2=$false I3=$false O=raspi_interface.fifo_recv.out_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_rdat[2] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I2=$abc$57322$n3958 I3=$abc$57322$n3960 O=$abc$57322$procmux$5953_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3] I1=spiflash_data[2] I2=$abc$57322$auto$wreduce.cc:445:run$6407[2]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3] O=$abc$57322$n3958
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$n3929 I1=spiflash_sclk I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$8275_inv I3=LED3 O=$abc$57322$auto$wreduce.cc:445:run$6407[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I1=mod_pwm0.ctrl_rdat[2] I2=$abc$57322$n3932 I3=mod_ser0.ctrl_rdat[2] O=$abc$57322$n3960
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$procmux$5939.B_AND_S[35] I1=$abc$57322$n3967 I2=$abc$57322$n3963 I3=$false O=$0\mem_rdata[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=mem_rdata[3] I1=sram_din[3] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3899 I1=$abc$57322$n3966 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] I3=$abc$57322$procmux$5939.B_AND_S[51] O=$abc$57322$n3963
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=mem_rdata[3] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7678[3]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7670[3] I1=mod_ser0_ctrl_wdat[3] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7675 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7678[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[3] I2=mem_rdata[3] I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv O=$abc$57322$n3966
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=$abc$57322$n3971 I1=spiflash_data[3] I2=$abc$57322$n3968 I3=$abc$57322$n3935 O=$abc$57322$n3967
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[3] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I2=$abc$57322$n3969 I3=$abc$57322$n3970 O=$abc$57322$n3968
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3] I1=$abc$57322$n3929 I2=spiflash_cs I3=$false O=$abc$57322$n3969
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=mod_ser0.ctrl_rdat[3] I1=$abc$57322$n3932 I2=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I3=mod_ledstrip.ctrl_rdat[3] O=$abc$57322$n3970
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3] I2=$false I3=$false O=$abc$57322$n3971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$procmux$5939.B_AND_S[36] I1=$abc$57322$n3978 I2=$abc$57322$n3974 I3=$false O=$0\mem_rdata[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=mem_rdata[4] I1=sram_din[4] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3899 I1=$abc$57322$n3977 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] I3=$abc$57322$procmux$5939.B_AND_S[52] O=$abc$57322$n3974
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=mem_rdata[4] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7692[0]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mod_ser0_ctrl_wdat[4] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7684[0] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7675 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7692[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[4] I2=mem_rdata[4] I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv O=$abc$57322$n3977
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I1=mod_pwm0.ctrl_rdat[4] I2=$abc$57322$n3979 I3=$abc$57322$n3935 O=$abc$57322$n3978
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=spiflash_data[4] I1=$abc$57322$n3971 I2=$abc$57322$n3980 I3=$false O=$abc$57322$n3979
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_ser0.ctrl_rdat[4] I1=$abc$57322$n3932 I2=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I3=mod_ledstrip.ctrl_rdat[4] O=$abc$57322$n3980
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n3986 I1=$abc$57322$procmux$5939.B_AND_S[53] I2=$abc$57322$n3982 I3=$false O=$0\mem_rdata[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$57322$n3899 I1=$abc$57322$n3984 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] I3=$abc$57322$procmux$5939.B_AND_S[37] O=$abc$57322$n3982
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=mem_rdata[5] I1=sram_din[5] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[5] I1=raspi_interface.fifo_recv.out_data[5] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$false O=$abc$57322$n3984
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[5] I2=$false I3=$false O=raspi_interface.fifo_recv.out_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I1=mod_pwm0.ctrl_rdat[5] I2=$abc$57322$n3987 I3=$abc$57322$n3935 O=$abc$57322$n3986
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=spiflash_data[5] I1=$abc$57322$n3971 I2=$abc$57322$n3988 I3=$false O=$abc$57322$n3987
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_ser0.ctrl_rdat[5] I1=$abc$57322$n3932 I2=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I3=mod_ledstrip.ctrl_rdat[5] O=$abc$57322$n3988
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=mem_rdata[5] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7692[1]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7684[1] I1=mod_ser0_ctrl_wdat[5] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7675 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7692[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$procmux$5939.B_AND_S[38] I1=$abc$57322$n3998 I2=$abc$57322$n3993 I3=$false O=$0\mem_rdata[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=mem_rdata[6] I1=sram_din[6] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3899 I1=$abc$57322$n3996 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] I3=$abc$57322$procmux$5939.B_AND_S[54] O=$abc$57322$n3993
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=mem_rdata[6] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7692[2]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7684[2] I1=mod_ser0_ctrl_wdat[6] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7675 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7692[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[6] I1=raspi_interface.fifo_recv.out_data[6] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$false O=$abc$57322$n3996
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[6] I2=$false I3=$false O=raspi_interface.fifo_recv.out_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3971 I1=spiflash_data[6] I2=$abc$57322$n3999 I3=$abc$57322$n3935 O=$abc$57322$n3998
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=mod_ser0.ctrl_rdat[6] I1=$abc$57322$n3932 I2=$abc$57322$n4000 I3=$false O=$abc$57322$n3999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[6] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I2=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I3=mod_ledstrip.ctrl_rdat[6] O=$abc$57322$n4000
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$procmux$5939.B_AND_S[39] I1=$abc$57322$n4008 I2=$abc$57322$n4003 I3=$false O=$0\mem_rdata[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=mem_rdata[7] I1=sram_din[7] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3899 I1=$abc$57322$n4006 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] I3=$abc$57322$procmux$5939.B_AND_S[55] O=$abc$57322$n4003
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=mem_rdata[7] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7692[3]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7684[3] I1=mod_ser0_ctrl_wdat[7] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7675 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7692[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[7] I1=raspi_interface.fifo_recv.out_data[7] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$false O=$abc$57322$n4006
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[7] I2=$false I3=$false O=raspi_interface.fifo_recv.out_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I1=mod_pwm0.ctrl_rdat[7] I2=$abc$57322$n4009 I3=$abc$57322$n3935 O=$abc$57322$n4008
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=spiflash_data[7] I1=$abc$57322$n3971 I2=$abc$57322$n4010 I3=$false O=$abc$57322$n4009
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_ser0.ctrl_rdat[7] I1=$abc$57322$n3932 I2=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I3=mod_ledstrip.ctrl_rdat[7] O=$abc$57322$n4010
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n4012 I1=$abc$57322$n4016 I2=$false I3=$false O=$0\mem_rdata[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[8] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5939.B_AND_S[40] I3=$abc$57322$procmux$5939.B_AND_S[8] O=$abc$57322$n4012
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[8] I1=sram_din[8] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[8] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5939.B_AND_S[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I1=$abc$57322$n3935 I2=$false I3=$false O=$abc$57322$n4015
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_rdat[8] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I2=$abc$57322$n3935 I3=$abc$57322$procmux$5939.B_AND_S[56] O=$abc$57322$n4016
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mem_rdata[8] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7706[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mod_ser0_ctrl_wdat[8] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7698[0] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7703 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7706[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$n4020 I1=$abc$57322$n4023 I2=$false I3=$false O=$0\mem_rdata[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[9] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5939.B_AND_S[41] I3=$abc$57322$procmux$5939.B_AND_S[9] O=$abc$57322$n4020
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[9] I1=sram_din[9] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[9] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5939.B_AND_S[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_rdat[9] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I2=$abc$57322$n3935 I3=$abc$57322$procmux$5939.B_AND_S[57] O=$abc$57322$n4023
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mem_rdata[9] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7706[1] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7698[1] I1=mod_ser0_ctrl_wdat[9] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7703 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7706[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$procmux$5939.B_AND_S[42] I1=$abc$57322$procmux$5939.B_AND_S[58] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$27852[0]_inv I3=$false O=$0\mem_rdata[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=mem_rdata[10] I1=sram_din[10] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3935 I1=$abc$57322$procmux$5953_Y[10]_inv I2=$abc$57322$procmux$5939.B_AND_S[10] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$27852[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=mem_rdata[10] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5939.B_AND_S[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[10] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I2=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I3=mod_ledstrip.ctrl_rdat[10] O=$abc$57322$procmux$5953_Y[10]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=mem_rdata[10] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7706[2] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7698[2] I1=mod_ser0_ctrl_wdat[10] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7703 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7706[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$n4034 I1=$abc$57322$n4037 I2=$false I3=$false O=$0\mem_rdata[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[11] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5939.B_AND_S[43] I3=$abc$57322$procmux$5939.B_AND_S[11] O=$abc$57322$n4034
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[11] I1=sram_din[11] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[11] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5939.B_AND_S[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_rdat[11] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I2=$abc$57322$n3935 I3=$abc$57322$procmux$5939.B_AND_S[59] O=$abc$57322$n4037
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mem_rdata[11] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7706[3] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7698[3] I1=mod_ser0_ctrl_wdat[11] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7703 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7706[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$n4041 I1=$abc$57322$n4044 I2=$false I3=$false O=$0\mem_rdata[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[12] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5939.B_AND_S[44] I3=$abc$57322$procmux$5939.B_AND_S[12] O=$abc$57322$n4041
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[12] I1=sram_din[12] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[12] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5939.B_AND_S[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_rdat[12] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I2=$abc$57322$n3935 I3=$abc$57322$procmux$5939.B_AND_S[60] O=$abc$57322$n4044
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mem_rdata[12] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7720[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7712[0] I1=mod_ser0_ctrl_wdat[12] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7703 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7720[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$n4048 I1=$abc$57322$n4051 I2=$false I3=$false O=$0\mem_rdata[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[13] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5939.B_AND_S[45] I3=$abc$57322$procmux$5939.B_AND_S[13] O=$abc$57322$n4048
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[13] I1=sram_din[13] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[13] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5939.B_AND_S[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_rdat[13] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I2=$abc$57322$n3935 I3=$abc$57322$procmux$5939.B_AND_S[61] O=$abc$57322$n4051
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mem_rdata[13] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7720[1] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7712[1] I1=mod_ser0_ctrl_wdat[13] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7703 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7720[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$n4055 I1=$abc$57322$n4058 I2=$false I3=$false O=$0\mem_rdata[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[14] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5939.B_AND_S[46] I3=$abc$57322$procmux$5939.B_AND_S[14] O=$abc$57322$n4055
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[14] I1=sram_din[14] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[14] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5939.B_AND_S[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_rdat[14] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I2=$abc$57322$n3935 I3=$abc$57322$procmux$5939.B_AND_S[62] O=$abc$57322$n4058
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mem_rdata[14] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7720[2] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7712[2] I1=mod_ser0_ctrl_wdat[14] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7703 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7720[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$n4062 I1=$abc$57322$n4065 I2=$false I3=$false O=$0\mem_rdata[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[15] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5939.B_AND_S[47] I3=$abc$57322$procmux$5939.B_AND_S[15] O=$abc$57322$n4062
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[15] I1=sram_din[15] I2=$abc$57322$procmux$5540_Y[1] I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5939.B_AND_S[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[15] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5939.B_AND_S[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_rdat[15] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I2=$abc$57322$n3935 I3=$abc$57322$procmux$5939.B_AND_S[63] O=$abc$57322$n4065
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mem_rdata[15] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7720[3] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5939.B_AND_S[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7712[3] I1=mod_ser0_ctrl_wdat[15] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7703 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7720[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$procmux$5340.B_AND_S[0] I1=$abc$57322$n4069 I2=$false I3=$false O=$0\mem_rdata[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[16] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[32] I3=$abc$57322$procmux$5340.B_AND_S[48] O=$abc$57322$n4069
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[16] I1=sram_din[0] I2=$abc$57322$n4071 I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5340.B_AND_S[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I1=sram_state[1] I2=$false I3=$false O=$abc$57322$n4071
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=mem_rdata[16] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7734[0]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7726[0] I1=mod_ser0_ctrl_wdat[16] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7731 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7734[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[16] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$procmux$5361_Y[1]_inv I1=$abc$57322$logic_and$icosoc.v:468$64_Y I2=$abc$57322$n4076 I3=$false O=$0\mem_rdata[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[17] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[1] I3=$abc$57322$procmux$5340.B_AND_S[49] O=$abc$57322$n4076
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[17] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mem_rdata[17] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7734[1]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7726[1] I1=mod_ser0_ctrl_wdat[17] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7731 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7734[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[17] I1=sram_din[1] I2=$abc$57322$n4071 I3=$false O=$abc$57322$procmux$5361_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$procmux$5361_Y[2]_inv I1=$abc$57322$logic_and$icosoc.v:468$64_Y I2=$abc$57322$n4082 I3=$false O=$0\mem_rdata[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[18] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[2] I3=$abc$57322$procmux$5340.B_AND_S[50] O=$abc$57322$n4082
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[18] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mem_rdata[18] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7734[2]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7726[2] I1=mod_ser0_ctrl_wdat[18] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7731 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7734[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[18] I1=sram_din[2] I2=$abc$57322$n4071 I3=$false O=$abc$57322$procmux$5361_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$procmux$5340.B_AND_S[3] I1=$abc$57322$n4088 I2=$false I3=$false O=$0\mem_rdata[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[19] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[35] I3=$abc$57322$procmux$5340.B_AND_S[51] O=$abc$57322$n4088
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[19] I1=sram_din[3] I2=$abc$57322$n4071 I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5340.B_AND_S[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[19] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7734[3]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7726[3] I1=mod_ser0_ctrl_wdat[19] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7731 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7734[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[19] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$procmux$5340.B_AND_S[4] I1=$abc$57322$n4094 I2=$false I3=$false O=$0\mem_rdata[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[20] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[36] I3=$abc$57322$procmux$5340.B_AND_S[52] O=$abc$57322$n4094
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[20] I1=sram_din[4] I2=$abc$57322$n4071 I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5340.B_AND_S[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[20] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7748[0]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mod_ser0_ctrl_wdat[20] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7740[0] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7731 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7748[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=mem_rdata[20] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$procmux$5340.B_AND_S[5] I1=$abc$57322$n4100 I2=$false I3=$false O=$0\mem_rdata[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[21] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[37] I3=$abc$57322$procmux$5340.B_AND_S[53] O=$abc$57322$n4100
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[21] I1=sram_din[5] I2=$abc$57322$n4071 I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5340.B_AND_S[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[21] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7748[1]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7740[1] I1=mod_ser0_ctrl_wdat[21] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7731 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7748[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[21] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$procmux$5361_Y[6]_inv I1=$abc$57322$logic_and$icosoc.v:468$64_Y I2=$abc$57322$n4106 I3=$false O=$0\mem_rdata[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[22] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[6] I3=$abc$57322$procmux$5340.B_AND_S[54] O=$abc$57322$n4106
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[22] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mem_rdata[22] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7748[2]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7740[2] I1=mod_ser0_ctrl_wdat[22] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7731 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7748[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[22] I1=sram_din[6] I2=$abc$57322$n4071 I3=$false O=$abc$57322$procmux$5361_Y[6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$procmux$5340.B_AND_S[7] I1=$abc$57322$n4112 I2=$false I3=$false O=$0\mem_rdata[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[23] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[39] I3=$abc$57322$procmux$5340.B_AND_S[55] O=$abc$57322$n4112
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[23] I1=sram_din[7] I2=$abc$57322$n4071 I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5340.B_AND_S[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[23] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7748[3]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7740[3] I1=mod_ser0_ctrl_wdat[23] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7731 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7748[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[23] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$procmux$5361_Y[8]_inv I1=$abc$57322$logic_and$icosoc.v:468$64_Y I2=$abc$57322$n4118 I3=$false O=$0\mem_rdata[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[24] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[8] I3=$abc$57322$procmux$5340.B_AND_S[56] O=$abc$57322$n4118
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[24] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mem_rdata[24] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7762[0]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mod_ser0_ctrl_wdat[24] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7754[0] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7759 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7762[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=mem_rdata[24] I1=sram_din[8] I2=$abc$57322$n4071 I3=$false O=$abc$57322$procmux$5361_Y[8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$procmux$5361_Y[9]_inv I1=$abc$57322$logic_and$icosoc.v:468$64_Y I2=$abc$57322$n4124 I3=$false O=$0\mem_rdata[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[25] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[9] I3=$abc$57322$procmux$5340.B_AND_S[57] O=$abc$57322$n4124
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[25] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mem_rdata[25] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7762[1]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7754[1] I1=mod_ser0_ctrl_wdat[25] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7759 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7762[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[25] I1=sram_din[9] I2=$abc$57322$n4071 I3=$false O=$abc$57322$procmux$5361_Y[9]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$procmux$5340.B_AND_S[10] I1=$abc$57322$n4130 I2=$false I3=$false O=$0\mem_rdata[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[26] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[42] I3=$abc$57322$procmux$5340.B_AND_S[58] O=$abc$57322$n4130
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[26] I1=sram_din[10] I2=$abc$57322$n4071 I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5340.B_AND_S[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[26] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7762[2]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7754[2] I1=mod_ser0_ctrl_wdat[26] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7759 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7762[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[26] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$procmux$5340.B_AND_S[11] I1=$abc$57322$n4136 I2=$false I3=$false O=$0\mem_rdata[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[27] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[43] I3=$abc$57322$procmux$5340.B_AND_S[59] O=$abc$57322$n4136
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[27] I1=sram_din[11] I2=$abc$57322$n4071 I3=$abc$57322$logic_and$icosoc.v:468$64_Y O=$abc$57322$procmux$5340.B_AND_S[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=mem_rdata[27] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7762[3]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7754[3] I1=mod_ser0_ctrl_wdat[27] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7759 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7762[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[27] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$procmux$5361_Y[12]_inv I1=$abc$57322$logic_and$icosoc.v:468$64_Y I2=$abc$57322$n4142 I3=$false O=$0\mem_rdata[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[28] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[12] I3=$abc$57322$procmux$5340.B_AND_S[60] O=$abc$57322$n4142
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[28] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mem_rdata[28] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7776[0]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7768[0] I1=mod_ser0_ctrl_wdat[28] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7759 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7776[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[28] I1=sram_din[12] I2=$abc$57322$n4071 I3=$false O=$abc$57322$procmux$5361_Y[12]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$procmux$5361_Y[13]_inv I1=$abc$57322$logic_and$icosoc.v:468$64_Y I2=$abc$57322$n4148 I3=$false O=$0\mem_rdata[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[29] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[13] I3=$abc$57322$procmux$5340.B_AND_S[61] O=$abc$57322$n4148
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[29] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mem_rdata[29] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7776[1]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7768[1] I1=mod_ser0_ctrl_wdat[29] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7759 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7776[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[29] I1=sram_din[13] I2=$abc$57322$n4071 I3=$false O=$abc$57322$procmux$5361_Y[13]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$procmux$5361_Y[14]_inv I1=$abc$57322$logic_and$icosoc.v:468$64_Y I2=$abc$57322$n4154 I3=$false O=$0\mem_rdata[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[30] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[14] I3=$abc$57322$procmux$5340.B_AND_S[62] O=$abc$57322$n4154
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[30] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mem_rdata[30] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7776[2]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7768[2] I1=mod_ser0_ctrl_wdat[30] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7759 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7776[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[30] I1=sram_din[14] I2=$abc$57322$n4071 I3=$false O=$abc$57322$procmux$5361_Y[14]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$procmux$5361_Y[15]_inv I1=$abc$57322$logic_and$icosoc.v:468$64_Y I2=$abc$57322$n4160 I3=$false O=$0\mem_rdata[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=mod_pwm0.ctrl_rdat[31] I1=$abc$57322$n4015 I2=$abc$57322$procmux$5340.B_AND_S[15] I3=$abc$57322$procmux$5340.B_AND_S[63] O=$abc$57322$n4160
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=mem_rdata[31] I1=$abc$57322$n3900 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5340.B_AND_S[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=mem_rdata[31] I1=$abc$57322$auto$rtlil.cc:1754:Mux$7776[3]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$rtlil.cc:1680:Not$6580 O=$abc$57322$procmux$5340.B_AND_S[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7768[3] I1=mod_ser0_ctrl_wdat[31] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7759 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$7776[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mem_rdata[31] I1=sram_din[15] I2=$abc$57322$n4071 I3=$false O=$abc$57322$procmux$5361_Y[15]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.irq_state[0] I1=$abc$57322$n4166 I2=cpu.irq_active I3=cpu.cpu_state[1] O=$abc$57322$techmap$techmap\cpu.$procmux$3547.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13251_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=cpu.instr_retirq I1=cpu.cpu_state[2] I2=$false I3=$false O=$abc$57322$n4166
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.cpu_state[1] I1=$abc$57322$techmap\cpu.$procmux$3083_Y I2=$abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0] I3=$abc$57322$n4206 O=$abc$57322$techmap$techmap\cpu.$procmux$3063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$57322$cpu.alu_out_0_inv I1=cpu.is_beq_bne_blt_bge_bltu_bgeu I2=cpu.cpu_state[3] I3=$false O=$abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.instr_bne I1=cpu.instr_beq I2=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:1215$1770_Y_inv I3=$abc$57322$n4203 O=$abc$57322$cpu.alu_out_0_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$n4171 I1=$abc$57322$n4180 I2=$abc$57322$n4197 I3=$abc$57322$n4200 O=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:1215$1770_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[25] I1=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[16] I2=$abc$57322$n4172 I3=$abc$57322$n4177 O=$abc$57322$n4171
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[24] I1=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[8] I2=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[28] I3=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[1] O=$abc$57322$n4172
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.reg_op1[24] I1=cpu.reg_op2[24] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[8] I1=cpu.reg_op2[8] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[28] I1=cpu.reg_op2[28] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[1] I1=cpu.reg_op2[1] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[5] I1=cpu.reg_op2[5] I2=cpu.reg_op1[15] I3=cpu.reg_op2[15] O=$abc$57322$n4177
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=cpu.reg_op1[25] I1=cpu.reg_op2[25] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[16] I1=cpu.reg_op2[16] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$n4181 I1=$abc$57322$n4186 I2=$abc$57322$n4191 I3=$abc$57322$n4194 O=$abc$57322$n4180
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[26] I1=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[31] I2=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[21] I3=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[20] O=$abc$57322$n4181
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.reg_op1[26] I1=cpu.reg_op2[26] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[31] I1=cpu.reg_op2[31] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[21] I1=cpu.reg_op2[21] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[20] I1=cpu.reg_op2[20] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[30] I1=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[2] I2=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[27] I3=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[11] O=$abc$57322$n4186
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.reg_op1[30] I1=cpu.reg_op2[30] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[2] I1=cpu.reg_op2[2] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[27] I1=cpu.reg_op2[27] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[11] I1=cpu.reg_op2[11] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[22] I1=cpu.reg_op1[9] I2=cpu.reg_op2[9] I3=$abc$57322$n4192 O=$abc$57322$n4191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=cpu.reg_op1[18] I1=cpu.reg_op2[18] I2=cpu.reg_op1[29] I3=cpu.reg_op2[29] O=$abc$57322$n4192
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=cpu.reg_op1[22] I1=cpu.reg_op2[22] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[6] I1=cpu.reg_op1[23] I2=cpu.reg_op2[23] I3=$abc$57322$n4196 O=$abc$57322$n4194
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=cpu.reg_op1[6] I1=cpu.reg_op2[6] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[10] I1=cpu.reg_op2[10] I2=cpu.reg_op1[13] I3=cpu.reg_op2[13] O=$abc$57322$n4196
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[14] I1=cpu.reg_op1[17] I2=cpu.reg_op2[17] I3=$abc$57322$n4198 O=$abc$57322$n4197
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=cpu.reg_op1[3] I1=cpu.reg_op2[3] I2=cpu.reg_op1[12] I3=cpu.reg_op2[12] O=$abc$57322$n4198
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=cpu.reg_op1[14] I1=cpu.reg_op2[14] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[4] I1=cpu.reg_op1[19] I2=cpu.reg_op2[19] I3=$abc$57322$n4202 O=$abc$57322$n4200
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=cpu.reg_op1[4] I1=cpu.reg_op2[4] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.reg_op1[0] I1=cpu.reg_op2[0] I2=cpu.reg_op1[7] I3=cpu.reg_op2[7] O=$abc$57322$n4202
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=cpu.instr_bge I1=cpu.is_slti_blt_slt I2=$abc$57322$n4204 I3=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:1217$1771_Y_inv O=$abc$57322$n4203
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=cpu.is_slti_blt_slt I1=$abc$57322$n3578 I2=cpu.instr_bgeu I3=$abc$57322$auto$alumacc.cc:491:replace_alu$6632[31] O=$abc$57322$n4204
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:415:extract_cmp_alu$6542[31] I1=$abc$57322$auto$alumacc.cc:491:replace_alu$6622[31] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.C[31] I3=$false O=$abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:1217$1771_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=cpu.instr_jalr I1=$abc$57322$n3688 I2=$abc$57322$techmap$techmap\cpu.$procmux$3063.$and$/usr/local/bin/../share/yosys/techmap.v:434$13263_Y I3=$false O=$abc$57322$n4206
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu.instr_retirq I1=cpu.latched_branch I2=cpu.cpu_state[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3063.$and$/usr/local/bin/../share/yosys/techmap.v:434$13263_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$57322$n3696 I1=cpu.decoded_rd[0] I2=$abc$57322$n4209 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12985_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.cpu_state[1] I2=$abc$57322$n4210 I3=cpu.latched_rd[0] O=$abc$57322$n4209
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n3688 I1=cpu.cpu_state[2] I2=$false I3=$false O=$abc$57322$n4210
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$n4210 I1=cpu.latched_rd[1] I2=$abc$57322$n3696 I3=cpu.decoded_rd[1] O=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12986_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$57322$n4210 I1=cpu.latched_rd[2] I2=$abc$57322$n3696 I3=cpu.decoded_rd[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12987_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$57322$n4210 I1=cpu.latched_rd[3] I2=$abc$57322$n3696 I3=cpu.decoded_rd[3] O=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12988_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$57322$n4210 I1=cpu.latched_rd[4] I2=$abc$57322$n3696 I3=cpu.decoded_rd[4] O=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12989_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=cpu.decoded_rd[5] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv I2=cpu.cpu_state[1] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29651 O=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12990_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=cpu.instr_setq I1=$abc$57322$n3688 I2=cpu.latched_rd[5] I3=cpu.cpu_state[2] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29651
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$20706[2]_inv I1=cpu.irq_pending[1] I2=cpu.cpu_state[2] I3=$abc$57322$techmap$techmap\cpu.$procmux$2370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13250_Y O=$abc$57322$techmap$techmap\cpu.$procmux$2370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13251_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=cpu.irq_mask[1] I1=cpu.irq_state[1] I2=cpu.cpu_state[1] I3=cpu.irq_pending[1] O=$abc$57322$techmap$techmap\cpu.$procmux$2370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13250_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=debugger.dump_en_r I1=$abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv I2=$abc$57322$n3722 I3=$abc$57322$n4220 O=$abc$57322$techmap$techmap\debugger.$procmux$5313.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13450_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=debugger.state[1] I1=debugger.state[0] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv I3=$false O=$abc$57322$n4220
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$19205[1]_inv I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$19205[0]_inv I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=debugger.stop_counter[4] I1=debugger.stop_counter[5] I2=debugger.stop_counter[6] I3=debugger.stop_counter[7] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$19205[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=debugger.stop_counter[0] I1=debugger.stop_counter[1] I2=debugger.stop_counter[2] I3=debugger.stop_counter[3] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$19205[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n3723 I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv I2=debugger.state[0] I3=debugger.state[1] O=$abc$57322$techmap$techmap\debugger.$procmux$5313.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13451_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111000000
.gate SB_LUT4 I0=$abc$57322$n4226 I1=$abc$57322$n4228 I2=$false I3=$false O=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19043_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$techmap\debugger.$procmux$5272_Y[7] I1=$abc$57322$n4227 I2=debugger.stop_counter[7] I3=$abc$57322$n3722 O=$abc$57322$n4226
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv I1=$abc$57322$n3723 I2=debugger.state[1] I3=$false O=$abc$57322$n4227
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$n4229 I1=$abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv I2=$false I3=$false O=$abc$57322$n4228
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=debugger.state[0] I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv I2=$false I3=$false O=$abc$57322$n4229
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n4231 I1=$abc$57322$n4228 I2=$false I3=$false O=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19042_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$techmap\debugger.$procmux$5272_Y[6] I1=$abc$57322$n4227 I2=debugger.stop_counter[6] I3=$abc$57322$n3722 O=$abc$57322$n4231
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$57322$n4233 I1=$abc$57322$n4228 I2=$false I3=$false O=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19041_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$techmap\debugger.$procmux$5272_Y[5] I1=$abc$57322$n4227 I2=debugger.stop_counter[5] I3=$abc$57322$n3722 O=$abc$57322$n4233
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$57322$n3722 I1=$abc$57322$techmap\debugger.$procmux$5272_Y[4] I2=$abc$57322$n4235 I3=$false O=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19040_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$n3723 I1=debugger.stop_counter[4] I2=$abc$57322$n4227 I3=$abc$57322$n4228 O=$abc$57322$n4235
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$57322$techmap\debugger.$procmux$5272_Y[3] I1=debugger.stop_counter[3] I2=$abc$57322$n3722 I3=$abc$57322$n4237 O=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19039_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$57322$n4238 I1=$abc$57322$n4228 I2=$false I3=$false O=$abc$57322$n4237
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n3723 I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv I2=debugger.state[0] I3=debugger.state[1] O=$abc$57322$n4238
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$techmap\debugger.$procmux$5272_Y[2] I1=debugger.stop_counter[2] I2=$abc$57322$n3722 I3=$abc$57322$n4237 O=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19038_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$57322$n3722 I1=debugger.stop_counter[0] I2=$abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv I3=debugger.stop_counter[1] O=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19037_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011110001
.gate SB_LUT4 I0=$abc$57322$techmap\debugger.$procmux$5272_Y[0] I1=$abc$57322$n4227 I2=$abc$57322$n4242 I3=$abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv O=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19036_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=debugger.stop_counter[0] I1=$abc$57322$n3722 I2=$abc$57322$n4229 I3=$false O=$abc$57322$n4242
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$57322$n3929 I1=$abc$57322$n4244 I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I1=$abc$57322$n4245 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3] I3=$false O=$abc$57322$n4244
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32373[2] I2=$false I3=$false O=$abc$57322$n4245
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n4244 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3] I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32383 I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32465
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$57322$n4244 I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32526
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv I1=$abc$57322$n4251 I2=$abc$57322$n4252 I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I1=spiflash_state[0] I2=cpu.resetn I3=$abc$57322$n4245 O=$abc$57322$n4251
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$n4244 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3] I2=cpu.resetn I3=$false O=$abc$57322$n4252
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=spiflash_state[0] I1=spiflash_state[1] I2=spiflash_state[2] I3=spiflash_state[3] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n4251 I1=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33492 I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33593
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3] I1=$abc$57322$n4244 I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33492
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu.resetn I1=pll2_locked I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33763
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=cpu.resetn I1=resetn_counter[0] I2=pll2_locked I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33793
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.trap I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.mem_la_read I1=$abc$57322$n4261 I2=$abc$57322$n4260 I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$57322$n3363 I1=cpu.mem_la_read I2=$abc$57322$n3822 I3=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967 O=$abc$57322$n4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=cpu.mem_la_secondword I1=mem_rdata[1] I2=mem_rdata[0] I3=cpu.mem_do_rdata O=$abc$57322$n4261
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$57322$n3820 I1=cpu.clear_prefetched_high_word I2=cpu.trap I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35395
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$57322$n3822 I1=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967 I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu.resetn I1=cpu.trap I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35445
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967 I1=$abc$57322$techmap$techmap\cpu.$procmux$4598.$and$/usr/local/bin/../share/yosys/techmap.v:434$13449_Y[1] I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4598.$and$/usr/local/bin/../share/yosys/techmap.v:434$13449_Y[1] I1=$abc$57322$n3756 I2=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967 I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36550
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=mem_ready I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$36558[0]_inv I2=cpu.trap I3=cpu.resetn O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36574
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001111111111
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36590
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu.decoder_pseudo_trigger I1=cpu.decoder_trigger I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37619 I1=cpu.cpu_state[2] I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37409
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 I1=cpu.cpu_state[3] I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=cpu.cpu_state[1] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37409 I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37418
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$3\set_mem_do_rdata[0:0] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37543
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=cpu.mem_do_prefetch I1=$abc$57322$n3547 I2=cpu.mem_do_rdata I3=$false O=$abc$57322$techmap\cpu.$3\set_mem_do_rdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu.cpu_state[1] I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29506_inv I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.cpu_state[5] I1=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6286_inv I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29506_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.cpu_state[0] I1=cpu.cpu_state[2] I2=cpu.cpu_state[3] I3=cpu.cpu_state[4] O=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6286_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv I1=cpu.cpu_state[1] I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37649
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$2\set_mem_do_wdata[0:0] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0] I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37678
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I1=cpu.cpu_state[5] I2=$false I3=$false O=$abc$57322$techmap\cpu.$2\set_mem_do_wdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_do_prefetch I1=$abc$57322$n3547 I2=cpu.mem_do_wdata I3=$false O=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$2\set_mem_do_rdata[0:0] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0] I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37687
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$3\set_mem_do_rdata[0:0] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I2=$false I3=$false O=$abc$57322$techmap\cpu.$2\set_mem_do_rdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37698[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0] I1=$abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0] I2=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37904 I3=cpu.cpu_state[4] O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37722
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=cpu.cpu_state[1] I1=cpu.cpu_state[2] I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37904
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$57322$n3696 I1=$abc$57322$n3699 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0] I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37818
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37543 I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[1] I1=cpu.irq_state[1] I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu.cpu_state[2] I1=cpu.instr_maskirq I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu.reg_sh[0] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] I2=cpu.cpu_state[4] I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39527
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.reg_sh[2] I1=$abc$57322$n3603 I2=$abc$57322$auto$alumacc.cc:491:replace_alu$6561[4] I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] I1=cpu.cpu_state[4] I2=cpu.reg_sh[2] I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$39531
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=cpu.count_instr[0] I1=$abc$57322$n3674 I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$42073
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$n4298 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$11899[2]_inv I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu.decoder_trigger I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3] I2=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 I3=$false O=$abc$57322$n4298
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=cpu.count_cycle[0] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45740
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu.resetn I1=debugger.state[1] I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45764
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n4302 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I2=$abc$57322$techmap\mod_ser0.$procmux$5056_Y[8] I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=mod_ser0.rxd_q I1=mod_ser0.rxd I2=cpu.resetn I3=$false O=$abc$57322$n4302
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=mod_ser0.rx_cnt[0] I1=mod_ser0.rx_cnt[1] I2=$abc$57322$n4304 I3=$abc$57322$n4305 O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=mod_ser0.rx_cnt[6] I1=mod_ser0.rx_cnt[7] I2=mod_ser0.rx_cnt[8] I3=mod_ser0.rx_cnt[9] O=$abc$57322$n4304
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=mod_ser0.rx_cnt[2] I1=mod_ser0.rx_cnt[3] I2=mod_ser0.rx_cnt[4] I3=mod_ser0.rx_cnt[5] O=$abc$57322$n4305
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=mod_ser0.rx_state[0] I1=mod_ser0.rx_state[1] I2=mod_ser0.rx_state[2] I3=mod_ser0.rx_state[3] O=$abc$57322$techmap\mod_ser0.$procmux$5056_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I1=cpu.resetn I2=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973 I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45996
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=mod_ser0.rx_cnt[0] I1=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973 I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46121
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$n4310 I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.$procmux$5056_Y[8] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I2=$false I3=$false O=$abc$57322$n4310
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$46516[1]_inv I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=mod_ser0.tx_cnt[3] I1=mod_ser0.tx_cnt[4] I2=$abc$57322$n4313 I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=mod_ser0.tx_cnt[6] I1=mod_ser0.tx_cnt[7] I2=mod_ser0.tx_cnt[8] I3=$abc$57322$n4314 O=$abc$57322$n4313
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=mod_ser0.tx_cnt[0] I1=mod_ser0.tx_cnt[1] I2=mod_ser0.tx_cnt[2] I3=mod_ser0.tx_cnt[5] O=$abc$57322$n4314
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46509[2]_inv I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$46516[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$20605[1]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$20605[0]_inv I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46509[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=mod_ser0.send_fifo.used_slots[3] I1=mod_ser0.send_fifo.used_slots[2] I2=mod_ser0.send_fifo.used_slots[1] I3=mod_ser0.send_fifo.used_slots[0] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$20605[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=mod_ser0.send_fifo.used_slots[7] I1=mod_ser0.send_fifo.used_slots[6] I2=mod_ser0.send_fifo.used_slots[5] I3=mod_ser0.send_fifo.used_slots[4] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$20605[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=mod_ser0.tx_state[0] I1=mod_ser0.tx_state[1] I2=mod_ser0.tx_state[2] I3=mod_ser0.tx_state[3] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$abc$57322$n4321 I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$46516[1]_inv I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I2=$false I3=$false O=$abc$57322$n4321
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=mod_ser0.tx_state[0] I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I2=$abc$57322$n4321 I3=cpu.resetn O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46848
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I1=mod_ser0.tx_cnt[0] I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46804 I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46948
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$57322$n4321 I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46804
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$n4326 I1=$abc$57322$n4333 I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=SRAM_A1 I1=$abc$57322$n4327 I2=$false I3=$false O=$abc$57322$n4326
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21340[1]_inv I1=$abc$57322$n4331 I2=$false I3=$false O=$abc$57322$n4327
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[3]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[2]_inv I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21340[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SRAM_A11 I1=SRAM_A12 I2=SRAM_A13 I3=SRAM_A14 O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SRAM_A7 I1=SRAM_A8 I2=SRAM_A9 I3=SRAM_A10 O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=mod_ser0_ctrl_addr[0] I1=mod_ser0_ctrl_addr[1] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[1]_inv I3=SRAM_A2 O=$abc$57322$n4331
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SRAM_A3 I1=SRAM_A4 I2=SRAM_A5 I3=SRAM_A6 O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$47091[1] I1=mod_pwm0.ctrl_done I2=$false I3=$false O=$abc$57322$n4333
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=mod_pwm0_ctrl_wr[3] I1=mod_pwm0_ctrl_wr[2] I2=mod_pwm0_ctrl_wr[1] I3=mod_pwm0_ctrl_wr[0] O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$47091[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n4336 I1=$abc$57322$n4333 I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4327 I1=SRAM_A1 I2=$false I3=$false O=$abc$57322$n4336
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n4338 I1=$abc$57322$n4333 I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_ser0_ctrl_addr[0] I1=mod_ser0_ctrl_addr[1] I2=$abc$57322$n4339 I3=SRAM_A1 O=$abc$57322$n4338
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SRAM_A2 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[1]_inv I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21340[1]_inv I3=$false O=$abc$57322$n4339
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$51015[2] I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$21557 I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$51013
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$57322$n4342 I1=$abc$57322$n4358 I2=$abc$57322$n4363 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21633[4]_inv O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$51015[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$n4343 I1=$abc$57322$n4351 I2=$abc$57322$n4356 I3=$abc$57322$n4357 O=$abc$57322$n4342
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$n4344 I1=$abc$57322$n4348 I2=$abc$57322$n4349 I3=$abc$57322$n4350 O=$abc$57322$n4343
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mod_pwm0.counter[1] I1=mod_pwm0.on_cnt[1] I2=$abc$57322$n4345 I3=$abc$57322$n4347 O=$abc$57322$n4344
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=mod_pwm0.counter[17] I1=mod_pwm0.on_cnt[17] I2=$abc$57322$n4346 I3=$false O=$abc$57322$n4345
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=mod_pwm0.on_cnt[21] I1=mod_pwm0.counter[21] I2=mod_pwm0.counter[31] I3=mod_pwm0.on_cnt[31] O=$abc$57322$n4346
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=mod_pwm0.counter[29] I1=mod_pwm0.on_cnt[29] I2=mod_pwm0.counter[0] I3=mod_pwm0.on_cnt[0] O=$abc$57322$n4347
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=mod_pwm0.counter[7] I1=mod_pwm0.on_cnt[7] I2=mod_pwm0.counter[13] I3=mod_pwm0.on_cnt[13] O=$abc$57322$n4348
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[5] I1=mod_pwm0.on_cnt[5] I2=mod_pwm0.counter[15] I3=mod_pwm0.on_cnt[15] O=$abc$57322$n4349
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[27] I1=mod_pwm0.on_cnt[27] I2=mod_pwm0.counter[30] I3=mod_pwm0.on_cnt[30] O=$abc$57322$n4350
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$n4352 I1=$abc$57322$n4354 I2=$abc$57322$n4355 I3=$false O=$abc$57322$n4351
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=mod_pwm0.counter[20] I1=mod_pwm0.on_cnt[20] I2=$abc$57322$n4353 I3=$false O=$abc$57322$n4352
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=mod_pwm0.counter[3] I1=mod_pwm0.on_cnt[3] I2=mod_pwm0.counter[6] I3=mod_pwm0.on_cnt[6] O=$abc$57322$n4353
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[11] I1=mod_pwm0.on_cnt[11] I2=mod_pwm0.counter[14] I3=mod_pwm0.on_cnt[14] O=$abc$57322$n4354
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[4] I1=mod_pwm0.on_cnt[4] I2=mod_pwm0.counter[28] I3=mod_pwm0.on_cnt[28] O=$abc$57322$n4355
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[10] I1=mod_pwm0.on_cnt[10] I2=mod_pwm0.counter[19] I3=mod_pwm0.on_cnt[19] O=$abc$57322$n4356
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[12] I1=mod_pwm0.on_cnt[12] I2=mod_pwm0.counter[22] I3=mod_pwm0.on_cnt[22] O=$abc$57322$n4357
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$n4359 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21633[12]_inv I2=$abc$57322$n4362 I3=$false O=$abc$57322$n4358
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=mod_pwm0.counter[18] I1=mod_pwm0.on_cnt[18] I2=$abc$57322$n4360 I3=$false O=$abc$57322$n4359
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=mod_pwm0.on_cnt[29] I1=mod_pwm0.counter[29] I2=mod_pwm0.counter[23] I3=mod_pwm0.on_cnt[23] O=$abc$57322$n4360
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=mod_pwm0.counter[24] I1=mod_pwm0.on_cnt[24] I2=mod_pwm0.counter[25] I3=mod_pwm0.on_cnt[25] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21633[12]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[16] I1=mod_pwm0.on_cnt[16] I2=mod_pwm0.counter[26] I3=mod_pwm0.on_cnt[26] O=$abc$57322$n4362
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_pwm0.counter[21] I1=mod_pwm0.on_cnt[21] I2=mod_pwm0.counter[2] I3=mod_pwm0.on_cnt[2] O=$abc$57322$n4363
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=mod_pwm0.counter[8] I1=mod_pwm0.on_cnt[8] I2=mod_pwm0.counter[9] I3=mod_pwm0.on_cnt[9] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$21633[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57140 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$51036[0] I2=$abc$57322$techmap\mod_ledstrip.$eq$../../mod_gpio/mod_gpio.v:41$1301_Y I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=SRAM_A1 I1=mod_ser0_ctrl_addr[0] I2=mod_ser0_ctrl_addr[1] I3=$abc$57322$n4339 O=$abc$57322$techmap\mod_ledstrip.$eq$../../mod_gpio/mod_gpio.v:41$1301_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=mod_ledstrip_ctrl_wr[3] I1=mod_ledstrip_ctrl_wr[2] I2=mod_ledstrip_ctrl_wr[1] I3=mod_ledstrip_ctrl_wr[0] O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$51036[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57140 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$51036[0] I2=$abc$57322$n4338 I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=mod_ser0.recv_fifo.do_shift_in I1=mod_ser0.recv_fifo.do_shift_out I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23306[0]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23306[1]_inv I2=mod_ser0.recv_shift_in I3=$false O=mod_ser0.recv_fifo.do_shift_in
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_ser0.recv_fifo.free_slots[3] I1=mod_ser0.recv_fifo.free_slots[2] I2=mod_ser0.recv_fifo.free_slots[1] I3=mod_ser0.recv_fifo.free_slots[0] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23306[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=mod_ser0.recv_fifo.free_slots[7] I1=mod_ser0.recv_fifo.free_slots[6] I2=mod_ser0.recv_fifo.free_slots[5] I3=mod_ser0.recv_fifo.free_slots[4] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23306[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23295[1]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23295[0]_inv I2=mod_ser0.recv_shift_out I3=$false O=mod_ser0.recv_fifo.do_shift_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_ser0.recv_fifo.used_slots[7] I1=mod_ser0.recv_fifo.used_slots[6] I2=mod_ser0.recv_fifo.used_slots[5] I3=mod_ser0.recv_fifo.used_slots[4] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23295[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=mod_ser0.recv_fifo.used_slots[3] I1=mod_ser0.recv_fifo.used_slots[2] I2=mod_ser0.recv_fifo.used_slots[1] I3=mod_ser0.recv_fifo.used_slots[0] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23295[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.resetn I1=mod_ser0.recv_fifo.do_shift_in I2=mod_ser0.recv_fifo.do_shift_out I3=mod_ser0.recv_fifo.free_slots[0] O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52281
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111010101011101
.gate SB_LUT4 I0=cpu.resetn I1=mod_ser0.recv_fifo.do_shift_in I2=mod_ser0.recv_fifo.used_slots[0] I3=mod_ser0.recv_fifo.do_shift_out O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52409
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101011111010101
.gate SB_LUT4 I0=mod_ser0.send_fifo.do_shift_out I1=mod_ser0.send_fifo.do_shift_in I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46509[2]_inv I1=mod_ser0.send_shift_out I2=$false I3=$false O=mod_ser0.send_fifo.do_shift_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23572[0]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23572[1]_inv I2=mod_ser0.send_shift_in I3=$false O=mod_ser0.send_fifo.do_shift_in
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_ser0.send_free_slots[3] I1=mod_ser0.send_free_slots[2] I2=mod_ser0.send_free_slots[1] I3=mod_ser0.send_free_slots[0] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23572[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=mod_ser0.send_free_slots[7] I1=mod_ser0.send_free_slots[6] I2=mod_ser0.send_free_slots[5] I3=mod_ser0.send_free_slots[4] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$23572[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.resetn I1=mod_ser0.send_fifo.do_shift_out I2=mod_ser0.send_free_slots[0] I3=mod_ser0.send_fifo.do_shift_in O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52591
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101011111010101
.gate SB_LUT4 I0=cpu.resetn I1=mod_ser0.send_fifo.do_shift_out I2=mod_ser0.send_fifo.do_shift_in I3=mod_ser0.send_fifo.used_slots[0] O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52719
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111010101011101
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$8275_inv I1=$abc$57322$n4244 I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52868
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$procmux$5889_Y I1=$abc$57322$n4387 I2=cpu.resetn I3=$false O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] I3=$false O=$abc$57322$n4387
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_full I1=send_ep2_valid I2=$false I3=$false O=$abc$57322$procmux$5889_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n4390 I1=$abc$57322$auto$rtlil.cc:1680:Not$6580 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I3=cpu.resetn O=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=cpu.mem_addr[29] I1=cpu.mem_addr[28] I2=cpu.mem_addr[31] I3=cpu.mem_addr[30] O=$abc$57322$n4390
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$8033[0] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$8033[1]_inv I2=$abc$57322$n4415 I3=$abc$57322$n4426 O=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8041
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[1] I1=cpu.latched_rd[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$8033[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$57322$n4394 I1=cpu.mem_rdata_latched[3] I2=$abc$57322$n4401 I3=$abc$57322$n4405 O=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[15]_inv I1=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I2=$abc$57322$n4398 I3=$abc$57322$n4395 O=$abc$57322$n4394
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I1=$abc$57322$n4396 I2=$abc$57322$n4397 I3=$false O=$abc$57322$n4395
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=$false I3=$false O=$abc$57322$n4396
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3464 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I3=$false O=$abc$57322$n4397
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$n4396 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18539 I2=$false I3=$false O=$abc$57322$n4398
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18536[0] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I1=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18536[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[21]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I2=$abc$57322$n3446 I3=$false O=$abc$57322$n4401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[21]_inv I1=$abc$57322$n3398 I2=cpu.mem_la_secondword I3=$false O=$abc$57322$cpu.mem_rdata_latched[21]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_q[21] I1=mem_rdata[21] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[21]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$n3511 I1=cpu.decoded_rs2[1] I2=$false I3=$false O=$abc$57322$n4405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[0] I1=cpu.latched_rd[0] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$8033[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$n4409 I1=$abc$57322$n4408 I2=$abc$57322$n4410 I3=$abc$57322$n4414 O=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$57322$n4395 I1=cpu.mem_rdata_latched[2] I2=$false I3=$false O=$abc$57322$n4408
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[15]_inv I1=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I2=$abc$57322$n4398 I3=$abc$57322$auto$wreduce.cc:445:run$6413[0] O=$abc$57322$n4409
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[20]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I2=$abc$57322$n3446 I3=$false O=$abc$57322$n4410
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[20]_inv I1=$abc$57322$n3404 I2=cpu.mem_la_secondword I3=$false O=$abc$57322$cpu.mem_rdata_latched[20]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_q[20] I1=mem_rdata[20] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[20]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$n3511 I1=cpu.decoded_rs2[0] I2=$false I3=$false O=$abc$57322$n4414
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[3] I1=cpu.latched_rd[3] I2=cpu.latched_rd[5] I3=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[5] O=$abc$57322$n4415
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$n4417 I1=$abc$57322$n4418 I2=cpu.decoded_rs2[3] I3=$abc$57322$n3446 O=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$57322$n4395 I1=cpu.mem_rdata_latched[5] I2=$false I3=$false O=$abc$57322$n4417
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[15]_inv I1=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I2=$abc$57322$n4419 I3=$abc$57322$n4398 O=$abc$57322$n4418
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[23]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I2=$false I3=$false O=$abc$57322$n4419
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[23]_inv I1=$abc$57322$n3425 I2=cpu.mem_la_secondword I3=$false O=$abc$57322$cpu.mem_rdata_latched[23]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_q[23] I1=mem_rdata[23] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[23]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.decoded_rs2[5] I1=$abc$57322$techmap$techmap\cpu.$procmux$4079.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12981_Y[5] I2=$abc$57322$n3446 I3=$false O=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$n4396 I1=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I2=$abc$57322$techmap$techmap\cpu.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$13262_Y I3=cpu.mem_rdata_latched[12] O=$abc$57322$techmap$techmap\cpu.$procmux$4079.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12981_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$13262_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[4] I1=cpu.latched_rd[4] I2=cpu.latched_rd[2] I3=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[2] O=$abc$57322$n4426
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=cpu.decoded_rs2[4] I1=$abc$57322$techmap\cpu.$procmux$4094_Y[4]_inv I2=$abc$57322$n3446 I3=$false O=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[24]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I2=$abc$57322$n4395 I3=cpu.mem_rdata_latched[6] O=$abc$57322$techmap\cpu.$procmux$4094_Y[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[24]_inv I1=$abc$57322$cpu.mem_rdata_latched_noshuffle[8]_inv I2=cpu.mem_la_secondword I3=$false O=$abc$57322$cpu.mem_rdata_latched[24]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$n4394 I1=cpu.mem_rdata_latched[4] I2=$abc$57322$n4431 I3=$abc$57322$n4435 O=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[22]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I2=$abc$57322$n3446 I3=$false O=$abc$57322$n4431
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched_noshuffle[22]_inv I1=$abc$57322$n3401 I2=cpu.mem_la_secondword I3=$false O=$abc$57322$cpu.mem_rdata_latched[22]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_q[22] I1=mem_rdata[22] I2=cpu.mem_xfer I3=$false O=$abc$57322$cpu.mem_rdata_latched_noshuffle[22]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$n3511 I1=cpu.decoded_rs2[2] I2=$false I3=$false O=$abc$57322$n4435
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18318[0]_inv I1=$abc$57322$techmap\cpu.$procmux$4812_Y[2]_inv I2=cpu.mem_rdata_latched[4] I3=$false O=$abc$57322$techmap\cpu.$0\instr_auipc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[3] I1=cpu.mem_rdata_latched[2] I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18318[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[5] I1=cpu.mem_rdata_latched[6] I2=$false I3=$false O=$abc$57322$techmap\cpu.$procmux$4812_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$n4440 I1=$abc$57322$n4441 I2=$abc$57322$n4442 I3=$abc$57322$n4443 O=$abc$57322$techmap\mod_ser0.recv_fifo.$0\use_pass_dout[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mod_ser0.recv_fifo.wptr[3] I1=mod_ser0.recv_fifo.rptr[3] I2=mod_ser0.recv_fifo.wptr[5] I3=mod_ser0.recv_fifo.rptr[5] O=$abc$57322$n4440
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_ser0.recv_fifo.wptr[4] I1=mod_ser0.recv_fifo.rptr[4] I2=mod_ser0.recv_fifo.wptr[7] I3=mod_ser0.recv_fifo.rptr[7] O=$abc$57322$n4441
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_ser0.recv_fifo.wptr[0] I1=mod_ser0.recv_fifo.rptr[0] I2=mod_ser0.recv_fifo.wptr[2] I3=mod_ser0.recv_fifo.rptr[2] O=$abc$57322$n4442
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_ser0.recv_fifo.wptr[1] I1=mod_ser0.recv_fifo.rptr[1] I2=mod_ser0.recv_fifo.wptr[6] I3=mod_ser0.recv_fifo.rptr[6] O=$abc$57322$n4443
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$n4445 I1=$abc$57322$n4446 I2=$abc$57322$n4447 I3=$abc$57322$n4448 O=$abc$57322$techmap\mod_ser0.send_fifo.$0\use_pass_dout[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mod_ser0.send_fifo.wptr[3] I1=mod_ser0.send_fifo.rptr[3] I2=mod_ser0.send_fifo.wptr[4] I3=mod_ser0.send_fifo.rptr[4] O=$abc$57322$n4445
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_ser0.send_fifo.wptr[5] I1=mod_ser0.send_fifo.rptr[5] I2=mod_ser0.send_fifo.wptr[6] I3=mod_ser0.send_fifo.rptr[6] O=$abc$57322$n4446
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_ser0.send_fifo.wptr[1] I1=mod_ser0.send_fifo.rptr[1] I2=mod_ser0.send_fifo.wptr[2] I3=mod_ser0.send_fifo.rptr[2] O=$abc$57322$n4447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=mod_ser0.send_fifo.wptr[0] I1=mod_ser0.send_fifo.rptr[0] I2=mod_ser0.send_fifo.wptr[7] I3=mod_ser0.send_fifo.rptr[7] O=$abc$57322$n4448
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=cpu.instr_jalr I1=cpu.instr_retirq I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1486$1892_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.latched_branch I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$n3674 I3=$false O=$abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y I1=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1453$1875_Y I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.latched_branch I1=cpu.latched_store I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.resetn I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1253$1794_Y_inv I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1253$1796_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:1060$1732_Y_inv I1=cpu.is_alu_reg_reg I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\is_sll_srl_sra[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.mem_rdata_q[13] I1=cpu.mem_rdata_q[12] I2=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1060$1725_Y O=$abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:1060$1732_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1028$1628_Y I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18058 I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1060$1725_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[29] I1=cpu.mem_rdata_q[31] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$17972[0]_inv I3=cpu.mem_rdata_q[30] O=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1028$1628_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[28] I1=cpu.mem_rdata_q[26] I2=cpu.mem_rdata_q[25] I3=cpu.mem_rdata_q[27] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$17972[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.mem_rdata_q[13] I1=cpu.mem_rdata_q[14] I2=cpu.mem_rdata_q[12] I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18058
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[26] I1=cpu.mem_rdata_q[25] I2=cpu.mem_rdata_q[27] I3=$abc$57322$n4461 O=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[28] I1=cpu.mem_rdata_q[29] I2=cpu.mem_rdata_q[31] I3=cpu.mem_rdata_q[30] O=$abc$57322$n4461
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.mem_rdata_q[13] I1=cpu.mem_rdata_q[12] I2=cpu.is_alu_reg_imm I3=cpu.instr_jalr O=$abc$57322$techmap\cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:1060$1732_Y_inv I1=cpu.is_alu_reg_imm I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\is_slli_srli_srai[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.mem_rdata_q[26] I1=$abc$57322$n4465 I2=cpu.mem_rdata_q[27] I3=$false O=$abc$57322$techmap\cpu.$0\instr_timer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1051$1704_Y I1=$abc$57322$n4461 I2=cpu.mem_rdata_q[25] I3=$false O=$abc$57322$n4465
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$n4467 I1=$abc$57322$n4468 I2=$false I3=$false O=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1051$1704_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[2] I1=cpu.mem_rdata_q[0] I2=cpu.mem_rdata_q[1] I3=$false O=$abc$57322$n4467
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[4] I1=cpu.mem_rdata_q[5] I2=cpu.mem_rdata_q[6] I3=cpu.mem_rdata_q[3] O=$abc$57322$n4468
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[27] I1=cpu.mem_rdata_q[26] I2=$abc$57322$n4465 I3=$false O=$abc$57322$techmap\cpu.$0\instr_maskirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[26] I1=cpu.mem_rdata_q[27] I2=$abc$57322$n4465 I3=$false O=$abc$57322$techmap\cpu.$0\instr_setq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y I1=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1051$1704_Y I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\instr_getq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[20] I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$17633[5]_inv I2=$abc$57322$n4473 I3=cpu.mem_rdata_q[21] O=$abc$57322$techmap\cpu.$0\instr_rdinstrh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$n4474 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$17644[3]_inv I2=$false I3=$false O=$abc$57322$n4473
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n4475 I1=$abc$57322$n4477 I2=$abc$57322$n4467 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18023 O=$abc$57322$n4474
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[29] I1=$abc$57322$n4476 I2=cpu.mem_rdata_q[30] I3=$false O=$abc$57322$n4475
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[28] I1=cpu.mem_rdata_q[4] I2=cpu.mem_rdata_q[5] I3=cpu.mem_rdata_q[6] O=$abc$57322$n4476
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[19] I1=cpu.mem_rdata_q[3] I2=$abc$57322$n4478 I3=cpu.mem_rdata_q[31] O=$abc$57322$n4477
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[15] I1=cpu.mem_rdata_q[16] I2=cpu.mem_rdata_q[17] I3=cpu.mem_rdata_q[18] O=$abc$57322$n4478
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_q[14] I2=cpu.mem_rdata_q[13] I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18023
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.mem_rdata_q[26] I1=cpu.mem_rdata_q[24] I2=cpu.mem_rdata_q[25] I3=cpu.mem_rdata_q[27] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$17644[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[22] I1=cpu.mem_rdata_q[23] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$17633[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.mem_rdata_q[20] I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$17633[5]_inv I2=$abc$57322$n4483 I3=cpu.mem_rdata_q[21] O=$abc$57322$techmap\cpu.$0\instr_rdinstr[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$n4474 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$17695[3]_inv I2=$false I3=$false O=$abc$57322$n4483
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[26] I1=cpu.mem_rdata_q[24] I2=cpu.mem_rdata_q[25] I3=cpu.mem_rdata_q[27] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$17695[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.mem_rdata_q[21] I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$17633[5]_inv I2=$abc$57322$n4473 I3=$false O=$abc$57322$techmap\cpu.$0\instr_rdcycleh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[21] I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$17633[5]_inv I2=$abc$57322$n4483 I3=$false O=$abc$57322$techmap\cpu.$0\instr_rdcycle[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$n4488 I1=cpu.mem_rdata_q[12] I2=cpu.mem_rdata_q[14] I3=cpu.mem_rdata_q[13] O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1039$1669_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y I1=cpu.is_alu_reg_reg I2=$false I3=$false O=$abc$57322$n4488
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=$abc$57322$n4488 I2=cpu.mem_rdata_q[14] I3=cpu.mem_rdata_q[13] O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1038$1665_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1060$1725_Y I1=cpu.is_alu_reg_reg I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1037$1661_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n4488 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18058 I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1036$1657_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_q[13] I2=cpu.mem_rdata_q[14] I3=$abc$57322$n4488 O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1035$1653_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[14] I1=cpu.mem_rdata_q[12] I2=$abc$57322$n4488 I3=cpu.mem_rdata_q[13] O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1034$1649_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$n4488 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18023 I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1033$1645_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n4488 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18080 I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1032$1641_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[14] I1=cpu.mem_rdata_q[13] I2=cpu.mem_rdata_q[12] I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18080
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1028$1628_Y I1=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1030$1631_Y I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1031$1637_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_q[14] I2=cpu.mem_rdata_q[13] I3=cpu.is_alu_reg_reg O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1030$1631_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_q[14] I2=cpu.mem_rdata_q[13] I3=$abc$57322$n4488 O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1030$1633_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1060$1725_Y I1=cpu.is_alu_reg_imm I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\instr_srai[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18058 I2=cpu.is_alu_reg_imm I3=$false O=$abc$57322$techmap\cpu.$0\instr_srli[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18080 I2=cpu.is_alu_reg_imm I3=$false O=$abc$57322$techmap\cpu.$0\instr_slli[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.is_alu_reg_imm I1=cpu.mem_rdata_q[12] I2=cpu.mem_rdata_q[14] I3=cpu.mem_rdata_q[13] O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1024$1617_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.is_alu_reg_imm I2=cpu.mem_rdata_q[14] I3=cpu.mem_rdata_q[13] O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1023$1615_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_q[13] I2=cpu.mem_rdata_q[14] I3=cpu.is_alu_reg_imm O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1022$1613_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[14] I1=cpu.mem_rdata_q[12] I2=cpu.is_alu_reg_imm I3=cpu.mem_rdata_q[13] O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1021$1611_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18023 I1=cpu.is_alu_reg_imm I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1020$1609_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_q[14] I2=cpu.mem_rdata_q[13] I3=cpu.is_alu_reg_imm O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1019$1607_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18023 I1=cpu.is_sb_sh_sw I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\instr_sw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18080 I1=cpu.is_sb_sh_sw I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\instr_sh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_q[14] I2=cpu.mem_rdata_q[13] I3=cpu.is_sb_sh_sw O=$abc$57322$techmap\cpu.$0\instr_sb[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18058 I1=cpu.is_lb_lh_lw_lbu_lhu I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\instr_lhu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_q[13] I2=cpu.mem_rdata_q[14] I3=cpu.is_lb_lh_lw_lbu_lhu O=$abc$57322$techmap\cpu.$0\instr_lbu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18023 I1=cpu.is_lb_lh_lw_lbu_lhu I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\instr_lw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18080 I1=cpu.is_lb_lh_lw_lbu_lhu I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\instr_lh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_q[14] I2=cpu.mem_rdata_q[13] I3=cpu.is_lb_lh_lw_lbu_lhu O=$abc$57322$techmap\cpu.$0\instr_lb[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cpu.is_beq_bne_blt_bge_bltu_bgeu I1=cpu.mem_rdata_q[12] I2=cpu.mem_rdata_q[14] I3=cpu.mem_rdata_q[13] O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1007$1589_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.is_beq_bne_blt_bge_bltu_bgeu I2=cpu.mem_rdata_q[14] I3=cpu.mem_rdata_q[13] O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1006$1587_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18058 I1=cpu.is_beq_bne_blt_bge_bltu_bgeu I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1005$1585_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_q[13] I2=cpu.mem_rdata_q[14] I3=cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1004$1583_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18080 I1=cpu.is_beq_bne_blt_bge_bltu_bgeu I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1003$1581_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_q[14] I2=cpu.mem_rdata_q[13] I3=cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1002$1579_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18296[0]_inv I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18251[1]_inv I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18251[0]_inv O=$abc$57322$techmap\cpu.$0\instr_waitirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[29]_inv I1=$abc$57322$n3476 I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18251[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[27]_inv I1=$abc$57322$n3481 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18259[1] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18251[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=RASPI_38 I1=raspi_interface.raspi_din[8] I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=send_ep2_valid I1=debugger.dump_valid I2=raspi_interface.fifo_send.in_full I3=$abc$57322$n4528 O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\raspi_interface.$shl$../../common/icosoc_raspif.v:77$2032.$2\buffer[3:0][1] I1=$abc$57322$n4529 I2=$false I3=$false O=$abc$57322$n4528
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=send_ep2_valid I1=debugger.dump_valid I2=$abc$57322$n4530 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[2] O=$abc$57322$n4529
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_full I1=raspi_interface.fifo_recv.out_data_d[8] I2=raspi_interface.fifo_recv.out_data_d[9] I3=raspi_interface.fifo_recv.out_nempty O=$abc$57322$n4530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_nempty I1=raspi_interface.fifo_recv.out_data_d[10] I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=raspi_interface.raspi_din[8] I1=raspi_interface.fifo_recv.in_full I2=RASPI_38 I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sram_wrlb I1=sram_wrub I2=$false I3=$false O=SRAM_OE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[7] I1=$abc$57322$raspi_interface.fifo_send.next_opos[7] I2=$abc$57322$n4535 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$6472[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=raspi_interface.raspi_dout[8] I1=RASPI_38 I2=$false I3=$false O=$abc$57322$n4535
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$n7034 I1=raspi_interface.fifo_send.out_nempty I2=$false I3=$false O=raspi_interface.raspi_dout[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$n4547 I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[7] I2=$false I3=$false O=$abc$57322$raspi_interface.fifo_send.next_opos[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n4548 I1=$abc$57322$n4549 I2=$false I3=$false O=$abc$57322$n4547
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[2] I1=raspi_interface.fifo_send.out_opos[3] I2=raspi_interface.fifo_send.out_opos[4] I3=raspi_interface.fifo_send.out_opos[5] O=$abc$57322$n4548
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[7] I1=raspi_interface.fifo_send.out_opos[0] I2=raspi_interface.fifo_send.out_opos[1] I3=raspi_interface.fifo_send.out_opos[6] O=$abc$57322$n4549
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv I1=$abc$57322$auto$wreduce.cc:445:run$6450[7] I2=raspi_interface.fifo_recv.out_opos[7] I3=$abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y O=$abc$57322$auto$rtlil.cc:1754:Mux$6478[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$57322$n3901 I1=recv_ep2_ready I2=$abc$57322$n4552 I3=raspi_interface.fifo_recv.out_nempty O=$abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$n4528 I1=$abc$57322$n4553 I2=$abc$57322$auto$alumacc.cc:491:replace_alu$6547[7] I3=$false O=$abc$57322$n4552
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_data_d[9] I1=raspi_interface.fifo_recv.out_data_d[8] I2=raspi_interface.fifo_recv.out_data_d[10] I3=$abc$57322$techmap$techmap\raspi_interface.$shl$../../common/icosoc_raspif.v:77$2032.$2\buffer[3:0][1] O=$abc$57322$n4553
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001110000000000
.gate SB_LUT4 I0=$abc$57322$n4555 I1=$abc$57322$n4556 I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[2] I1=raspi_interface.fifo_recv.out_opos[3] I2=raspi_interface.fifo_recv.out_opos[4] I3=raspi_interface.fifo_recv.out_opos[5] O=$abc$57322$n4555
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[7] I1=raspi_interface.fifo_recv.out_opos[0] I2=raspi_interface.fifo_recv.out_opos[1] I3=raspi_interface.fifo_recv.out_opos[6] O=$abc$57322$n4556
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4863.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12965_Y[0]_inv I1=$abc$57322$n4570 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I3=$false O=$abc$57322$n4559
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4846_Y[0]_inv I1=$abc$57322$n4566 I2=$abc$57322$n4561 I3=$abc$57322$n4562 O=$abc$57322$techmap$techmap\cpu.$procmux$4863.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12965_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6298 I1=$abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1] I2=cpu.mem_rdata_latched[2] I3=$false O=$abc$57322$n4561
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$57322$n4563 I1=$abc$57322$n4564 I2=cpu.mem_rdata_latched[12] I3=$false O=$abc$57322$n4562
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$n3417 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1] I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I3=$abc$57322$n3464 O=$abc$57322$n4563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18544 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I2=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6308 I3=$false O=$abc$57322$n4564
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18544
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I1=cpu.mem_rdata_latched[12] I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1] O=$abc$57322$n4566
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I1=$abc$57322$cpu.mem_rdata_latched[14]_inv I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.mem_rdata_q[25] I1=$abc$57322$cpu.mem_rdata_latched[25]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4846_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$n3482 I1=$abc$57322$n3483 I2=$false I3=$false O=$abc$57322$cpu.mem_rdata_latched[25]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$n3447 I1=cpu.resetn I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$n4570
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I1=$abc$57322$n4570 I2=$false I3=$false O=$abc$57322$n4571
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n4576 I1=$abc$57322$n4574 I2=$false I3=$false O=$abc$57322$n4573
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I1=$abc$57322$n4575 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 O=$abc$57322$n4574
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3961_Y_inv I1=$abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv I2=cpu.mem_rdata_latched[12] I3=$false O=$abc$57322$n4575
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0] I1=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6308 I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv I3=$false O=$abc$57322$n4576
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I1=$abc$57322$n4578 I2=cpu.mem_rdata_latched[12] I3=$false O=$abc$57322$n4577
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I2=$false I3=$false O=$abc$57322$n4578
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n3547 I1=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I2=$false I3=$false O=$abc$57322$n4579
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n4584 I1=$abc$57322$n4582 I2=$abc$57322$n4573 I3=$abc$57322$techmap\cpu.$procmux$4846_Y[1]_inv O=$abc$57322$n4581
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I1=$abc$57322$n4583 I2=$false I3=$false O=$abc$57322$n4582
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n3447 I1=cpu.resetn I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=$abc$57322$n4583
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$n4566 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=$false I3=$false O=$abc$57322$n4584
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.mem_rdata_q[26] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18259[1] I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4846_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0] I1=$abc$57322$cpu.mem_rdata_latched[15]_inv I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14037
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[15]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14084
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1] I1=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6298 I2=cpu.mem_rdata_latched[5] I3=$abc$57322$n4562 O=$abc$57322$n4593
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$57322$n4582 I1=$abc$57322$n4604 I2=$abc$57322$techmap\cpu.$procmux$4846_Y[2]_inv I3=$abc$57322$n4595 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4863.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12965_Y[2]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=$abc$57322$n4601 I3=$abc$57322$n4579 O=$abc$57322$n4595
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[6] I1=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6298 I2=$abc$57322$techmap$techmap\cpu.$procmux$4747.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[3] I3=$abc$57322$n4597 O=$abc$57322$techmap$techmap\cpu.$procmux$4863.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12965_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[3] I1=$abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1] I2=$abc$57322$n4598 I3=$false O=$abc$57322$n4597
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$57322$n4564 I1=cpu.mem_rdata_latched[12] I2=$abc$57322$n4566 I3=$abc$57322$techmap\cpu.$procmux$4846_Y[2]_inv O=$abc$57322$n4598
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101110110000
.gate SB_LUT4 I0=cpu.mem_rdata_q[27] I1=$abc$57322$cpu.mem_rdata_latched[27]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4846_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$n4563 I1=cpu.mem_rdata_latched[12] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$4747.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv I1=$abc$57322$techmap$techmap\cpu.$procmux$3916.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[1] I2=$abc$57322$n4602 I3=$false O=$abc$57322$n4601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14037 I1=cpu.mem_rdata_latched[3] I2=$abc$57322$n4603 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 O=$abc$57322$n4602
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1] I1=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6298 I2=$abc$57322$techmap\cpu.$procmux$4846_Y[2]_inv I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] O=$abc$57322$n4603
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I1=$abc$57322$n4575 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I3=$abc$57322$n4576 O=$abc$57322$n4604
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$57322$n4584 I1=$abc$57322$n4582 I2=$abc$57322$n4573 I3=$abc$57322$techmap\cpu.$procmux$4846_Y[3]_inv O=$abc$57322$n4606
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=cpu.mem_rdata_q[28] I1=$abc$57322$cpu.mem_rdata_latched[28]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4846_Y[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$n3484 I1=$abc$57322$n3485 I2=$false I3=$false O=$abc$57322$cpu.mem_rdata_latched[28]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6298 I2=$abc$57322$techmap$techmap\cpu.$procmux$4747.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[3] I3=$abc$57322$n4612 O=$abc$57322$n4611
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$n4564 I1=cpu.mem_rdata_latched[12] I2=$abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1] I3=cpu.mem_rdata_latched[4] O=$abc$57322$n4612
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4571 I1=$abc$57322$n4573 I2=$abc$57322$techmap\cpu.$procmux$4846_Y[4]_inv I3=$abc$57322$n4614 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4846_Y[4]_inv I1=$abc$57322$n4584 I2=$abc$57322$n4615 I3=$abc$57322$n4579 O=$abc$57322$n4614
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I1=$abc$57322$n4616 I2=$abc$57322$n4618 I3=$abc$57322$n4617 O=$abc$57322$n4615
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I1=cpu.mem_rdata_latched[12] I2=$abc$57322$n4396 I3=$false O=$abc$57322$n4616
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I3=$false O=$abc$57322$n4617
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[14]_inv I1=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6308 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I3=cpu.mem_rdata_latched[12] O=$abc$57322$n4618
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[29] I1=$abc$57322$cpu.mem_rdata_latched[29]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4846_Y[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$n4625 I1=$abc$57322$n4579 I2=$abc$57322$n4621 I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$57322$n4622 I1=$abc$57322$n4574 I2=$abc$57322$n4571 I3=$abc$57322$techmap\cpu.$procmux$4846_Y[5]_inv O=$abc$57322$n4621
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1] I2=$false I3=$false O=$abc$57322$n4622
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_rdata_q[30] I1=$abc$57322$cpu.mem_rdata_latched[30]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4846_Y[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$n3479 I1=$abc$57322$n3480 I2=$false I3=$false O=$abc$57322$cpu.mem_rdata_latched[30]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4846_Y[5]_inv I1=$abc$57322$n4576 I2=$abc$57322$n4626 I3=$false O=$abc$57322$n4625
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$n4627 I1=$abc$57322$n4396 I2=$abc$57322$n4628 I3=$abc$57322$n4618 O=$abc$57322$n4626
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4812_Y[2]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18539 I2=$false I3=$false O=$abc$57322$n4627
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4846_Y[5]_inv I1=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I2=cpu.mem_rdata_latched[12] I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] O=$abc$57322$n4628
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000011011111
.gate SB_LUT4 I0=$abc$57322$n4571 I1=$abc$57322$n4632 I2=$abc$57322$techmap\cpu.$procmux$4831_Y[0]_inv I3=$abc$57322$n4630 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$abc$57322$n4570 I1=$abc$57322$n3506 I2=cpu.mem_rdata_latched[3] I3=$false O=$abc$57322$n4630
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[8] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1] I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4831_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I3=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6298 O=$abc$57322$n4632
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010111100000011
.gate SB_LUT4 I0=cpu.mem_rdata_q[9] I1=$abc$57322$cpu.mem_rdata_latched[9]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4831_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4831_Y[1]_inv I1=cpu.mem_rdata_latched[4] I2=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6298 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 O=$abc$57322$techmap$techmap\cpu.$procmux$4835.$and$/usr/local/bin/../share/yosys/techmap.v:434$13042_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$57322$n4640 I1=$abc$57322$n4641 I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=cpu.mem_rdata_q[10] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I2=$abc$57322$n4571 I3=cpu.mem_xfer O=$abc$57322$n4640
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$57322$n4642 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I2=$abc$57322$n4644 I3=$abc$57322$n4579 O=$abc$57322$n4641
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$57322$n3506 I1=$abc$57322$n4643 I2=$false I3=$false O=$abc$57322$n4642
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14084 I1=cpu.mem_xfer I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$n4643
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$57322$n4632 I1=cpu.mem_xfer I2=cpu.mem_rdata_q[10] I3=$false O=$abc$57322$n4644
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$n4646 I1=$abc$57322$n4647 I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=cpu.mem_rdata_q[11] I1=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I2=$abc$57322$n4571 I3=cpu.mem_xfer O=$abc$57322$n4646
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$57322$n4642 I1=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I2=$abc$57322$n4648 I3=$abc$57322$n4579 O=$abc$57322$n4647
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$57322$n4632 I1=cpu.mem_xfer I2=cpu.mem_rdata_q[11] I3=$false O=$abc$57322$n4648
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$n4622 I1=$abc$57322$n4574 I2=$abc$57322$n4571 I3=$abc$57322$techmap\cpu.$procmux$4780_Y[0]_inv O=$abc$57322$n4650
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=cpu.mem_rdata_q[12] I1=cpu.mem_rdata_latched[12] I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4780_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4780_Y[0]_inv I1=$abc$57322$n4576 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I3=$abc$57322$n3506 O=$abc$57322$n4654
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=cpu.mem_rdata_latched[2] I1=$abc$57322$n4563 I2=$abc$57322$n4657 I3=$abc$57322$n4656 O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$27151[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18539 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I2=cpu.mem_rdata_latched[5] I3=cpu.mem_rdata_latched[6] O=$abc$57322$n4656
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4780_Y[0]_inv I1=cpu.mem_rdata_latched[12] I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18536[0] I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 O=$abc$57322$n4657
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$57322$n4571 I1=$abc$57322$n4659 I2=$abc$57322$techmap\cpu.$procmux$4780_Y[1]_inv I3=$abc$57322$n4660 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I2=$abc$57322$n4584 I3=$abc$57322$n4574 O=$abc$57322$n4659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$n4663 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=$abc$57322$n4661 I3=$abc$57322$n4579 O=$abc$57322$n4660
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[3] I1=$abc$57322$n4662 I2=$abc$57322$n4578 I3=$false O=$abc$57322$n4661
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$57322$n4563 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=$false I3=$false O=$abc$57322$n4662
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18539 I1=cpu.mem_rdata_latched[6] I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18544 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 O=$abc$57322$n4663
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=cpu.mem_rdata_q[13] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4780_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$n4579 I1=$abc$57322$n4563 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I3=$false O=$abc$57322$n4667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[14] I1=$abc$57322$cpu.mem_rdata_latched[14]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4780_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3961_Y_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I2=$false I3=$false O=$abc$57322$n4673
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n4622 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I2=$abc$57322$n4579 I3=$abc$57322$n4675 O=$abc$57322$n4674
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I2=$abc$57322$n4576 I3=$false O=$abc$57322$n4675
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4763_Y[0]_inv I1=cpu.mem_rdata_latched[5] I2=$abc$57322$n4667 I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu.mem_rdata_q[15] I1=$abc$57322$cpu.mem_rdata_latched[15]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4763_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4763_Y[1]_inv I1=cpu.mem_rdata_latched[6] I2=$abc$57322$n4667 I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu.mem_rdata_q[16] I1=$abc$57322$cpu.mem_rdata_latched[16]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4763_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4763_Y[2]_inv I1=cpu.mem_rdata_latched[12] I2=$abc$57322$n4667 I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu.mem_rdata_q[17] I1=$abc$57322$cpu.mem_rdata_latched[17]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4763_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4763_Y[3]_inv I1=cpu.mem_rdata_latched[12] I2=$abc$57322$n4667 I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu.mem_rdata_q[18] I1=$abc$57322$cpu.mem_rdata_latched[18]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4763_Y[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4763_Y[4]_inv I1=cpu.mem_rdata_latched[12] I2=$abc$57322$n4667 I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu.mem_rdata_q[19] I1=$abc$57322$cpu.mem_rdata_latched[19]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4763_Y[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$n4687 I1=$abc$57322$n4694 I2=$abc$57322$n4695 I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=cpu.mem_rdata_q[20] I1=$abc$57322$cpu.mem_rdata_latched[20]_inv I2=$abc$57322$n7056 I3=cpu.mem_xfer O=$abc$57322$n4687
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$57322$n4673 I1=$abc$57322$n4690 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14037 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 O=$abc$57322$n4689
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv I1=cpu.mem_rdata_latched[12] I2=$false I3=$false O=$abc$57322$n4690
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4747.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[3] I1=$abc$57322$n4583 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I3=$false O=$abc$57322$n4694
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$n4564 I1=$abc$57322$n4583 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I3=cpu.mem_rdata_latched[2] O=$abc$57322$n4695
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$n4667 I1=cpu.mem_rdata_latched[12] I2=$abc$57322$n4697 I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$57322$n4698 I1=$abc$57322$techmap\cpu.$procmux$4731_Y[1]_inv I2=$abc$57322$n7056 I3=$false O=$abc$57322$n4697
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$57322$n4564 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=cpu.mem_rdata_latched[3] I3=$false O=$abc$57322$n4698
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.mem_rdata_q[21] I1=$abc$57322$cpu.mem_rdata_latched[21]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4731_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$n4583 I1=$abc$57322$n4702 I2=$abc$57322$n4701 I3=$abc$57322$n4694 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=cpu.mem_rdata_q[22] I1=$abc$57322$cpu.mem_rdata_latched[22]_inv I2=$abc$57322$n7056 I3=cpu.mem_xfer O=$abc$57322$n4701
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[6] I1=$abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I2=$abc$57322$n4703 I3=cpu.mem_rdata_latched[4] O=$abc$57322$n4702
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14037 I2=$abc$57322$n4564 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 O=$abc$57322$n4703
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4706 I1=$abc$57322$n4579 I2=$abc$57322$n4705 I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=cpu.mem_rdata_q[23] I1=$abc$57322$cpu.mem_rdata_latched[23]_inv I2=$abc$57322$n7056 I3=cpu.mem_xfer O=$abc$57322$n4705
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I1=$abc$57322$techmap$techmap\cpu.$procmux$4747.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[3] I2=$abc$57322$n4708 I3=$abc$57322$n4707 O=$abc$57322$n4706
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv I2=$abc$57322$n4703 I3=cpu.mem_rdata_latched[5] O=$abc$57322$n4707
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14037 I3=$false O=$abc$57322$n4708
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$n4583 I1=$abc$57322$n4711 I2=$abc$57322$n4694 I3=$abc$57322$n4710 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=cpu.mem_rdata_q[24] I1=$abc$57322$cpu.mem_rdata_latched[24]_inv I2=$abc$57322$n7056 I3=cpu.mem_xfer O=$abc$57322$n4710
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I1=$abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I2=$abc$57322$n4712 I3=$false O=$abc$57322$n4711
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=$abc$57322$n4703 I3=cpu.mem_rdata_latched[6] O=$abc$57322$n4712
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$n4618 I1=$abc$57322$techmap\cpu.$procmux$4716_Y_inv I2=$abc$57322$n4632 I3=$abc$57322$n4571 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100110011
.gate SB_LUT4 I0=cpu.mem_rdata_q[7] I1=cpu.mem_rdata_latched[7] I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4716_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4689.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv I1=$abc$57322$techmap\cpu.$procmux$4674_Y_inv I2=$abc$57322$n4571 I3=$false O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$n4622 I1=$abc$57322$n4573 I2=$abc$57322$techmap\cpu.$procmux$4674_Y_inv I3=$abc$57322$n4718 O=$abc$57322$techmap$techmap\cpu.$procmux$4689.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I1=$abc$57322$techmap\cpu.$procmux$4674_Y_inv I2=$abc$57322$n4616 I3=$abc$57322$n4618 O=$abc$57322$n4718
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=cpu.mem_rdata_q[31] I1=$abc$57322$cpu.mem_rdata_latched[31]_inv I2=cpu.mem_xfer I3=$false O=$abc$57322$techmap\cpu.$procmux$4674_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$n3477 I1=$abc$57322$n3478 I2=$false I3=$false O=$abc$57322$cpu.mem_rdata_latched[31]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.mem_addr[2] I1=$abc$57322$cpu.mem_la_addr[2] I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I3=$false O=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_addr[3] I1=$abc$57322$cpu.mem_la_addr[3] I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I3=$false O=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_addr[4] I1=$abc$57322$cpu.mem_la_addr[4]_inv I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I3=$false O=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_addr[6] I1=$abc$57322$cpu.mem_la_addr[6] I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I3=$false O=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_addr[7] I1=$abc$57322$cpu.mem_la_addr[7] I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I3=$false O=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_addr[9] I1=$abc$57322$cpu.mem_la_addr[9]_inv I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I3=$false O=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_addr[10] I1=$abc$57322$cpu.mem_la_addr[10] I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I3=$false O=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_addr[11] I1=$abc$57322$cpu.mem_la_addr[11] I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I3=$false O=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4619_Y[0]_inv I1=$abc$57322$n3756 I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\mem_wstrb[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.mem_la_read I1=cpu.mem_wstrb[0] I2=$abc$57322$cpu.mem_la_wstrb[0]_inv I3=$abc$57322$n4731 O=$abc$57322$techmap\cpu.$procmux$4619_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=cpu.resetn I1=$abc$57322$techmap$techmap\cpu.$procmux$4598.$and$/usr/local/bin/../share/yosys/techmap.v:434$13449_Y[1] I2=$false I3=$false O=$abc$57322$n4731
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.reg_op1[1] I1=cpu.reg_op1[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y I3=$false O=$abc$57322$cpu.mem_la_wstrb[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.reg_op1[1] I2=cpu.mem_wordsize[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4619_Y[1]_inv I1=$abc$57322$n3756 I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\mem_wstrb[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.mem_la_read I1=cpu.mem_wstrb[1] I2=$abc$57322$cpu.mem_la_wstrb[1]_inv I3=$abc$57322$n4731 O=$abc$57322$techmap\cpu.$procmux$4619_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=cpu.reg_op1[1] I1=cpu.reg_op1[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y I3=$false O=$abc$57322$cpu.mem_la_wstrb[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4619_Y[2]_inv I1=$abc$57322$n3756 I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\mem_wstrb[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.mem_la_read I1=cpu.mem_wstrb[2] I2=$abc$57322$cpu.mem_la_wstrb[2]_inv I3=$abc$57322$n4731 O=$abc$57322$techmap\cpu.$procmux$4619_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.reg_op1[0] I2=cpu.reg_op1[1] I3=cpu.mem_wordsize[1] O=$abc$57322$cpu.mem_la_wstrb[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111100001010
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4619_Y[3]_inv I1=$abc$57322$n3756 I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\mem_wstrb[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.mem_la_read I1=cpu.mem_wstrb[3] I2=$abc$57322$cpu.mem_la_wstrb[3]_inv I3=$abc$57322$n4731 O=$abc$57322$techmap\cpu.$procmux$4619_Y[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.reg_op1[0] I2=cpu.reg_op1[1] I3=cpu.mem_wordsize[1] O=$abc$57322$cpu.mem_la_wstrb[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111100001010
.gate SB_LUT4 I0=cpu.mem_la_secondword I1=mem_rdata[0] I2=mem_rdata[1] I3=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967 O=$abc$57322$techmap\cpu.$procmux$4580_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$57322$n4662 I1=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:835$1515_Y I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\instr_lui[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=cpu.mem_rdata_latched[6] I1=cpu.mem_rdata_latched[5] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18318[0]_inv I3=cpu.mem_rdata_latched[4] O=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:835$1515_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$n4622 I1=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:837$1517_Y I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\instr_jal[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18228[1]_inv I2=cpu.mem_rdata_latched[2] I3=cpu.mem_rdata_latched[3] O=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:837$1517_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[4] I1=cpu.mem_rdata_latched[6] I2=cpu.mem_rdata_latched[5] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18228[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18318[0]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18228[1]_inv I2=$abc$57322$n4750 I3=$false O=$abc$57322$techmap\cpu.$0\instr_jalr[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$57322$n4690 I1=$abc$57322$n4673 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I3=$false O=$abc$57322$n4750
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$n3505 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:880$1545_Y[0] I2=$abc$57322$n4752 I3=$false O=$abc$57322$techmap\cpu.$0\decoded_rd[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4754 I1=$abc$57322$n4753 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I3=$abc$57322$n4755 O=$abc$57322$n4752
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv I1=$abc$57322$techmap\cpu.$procmux$3961_Y_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I3=cpu.mem_rdata_latched[12] O=$abc$57322$n4753
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3961_Y_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I2=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6308 I3=cpu.mem_rdata_latched[7] O=$abc$57322$n4754
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6413[0] I1=$abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I2=$abc$57322$n4756 I3=$false O=$abc$57322$n4755
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I2=cpu.mem_rdata_latched[7] I3=$abc$57322$n3538 O=$abc$57322$n4756
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I1=cpu.mem_rdata_latched[3] I2=$abc$57322$n4758 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1] O=$abc$57322$techmap\cpu.$0\decoded_rd[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$abc$57322$n3505 I1=$abc$57322$n4759 I2=$false I3=$false O=$abc$57322$n4758
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6308 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I2=$abc$57322$techmap$techmap\cpu.$procmux$3965.$and$/usr/local/bin/../share/yosys/techmap.v:434$13249_Y I3=$abc$57322$n4761 O=$abc$57322$n4759
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3961_Y_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3965.$and$/usr/local/bin/../share/yosys/techmap.v:434$13249_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I2=$abc$57322$cpu.mem_rdata_latched[15]_inv I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv O=$abc$57322$n4761
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=cpu.mem_rdata_latched[4] I1=$abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] I2=$abc$57322$n4758 I3=$abc$57322$cpu.mem_rdata_latched[9]_inv O=$abc$57322$techmap\cpu.$0\decoded_rd[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I1=$abc$57322$n4759 I2=$abc$57322$n3505 I3=$abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] O=$abc$57322$techmap\cpu.$0\decoded_rd[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110001
.gate SB_LUT4 I0=$abc$57322$n4759 I1=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I2=$false I3=$false O=$abc$57322$techmap\cpu.$0\decoded_rd[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1] I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$cpu.mem_rdata_latched[14]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$cpu.mem_rdata_latched[15]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$cpu.mem_rdata_latched[16]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$cpu.mem_rdata_latched[17]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$cpu.mem_rdata_latched[18]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$cpu.mem_rdata_latched[19]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.is_beq_bne_blt_bge_bltu_bgeu I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[1]_inv I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[0]_inv I3=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 O=$abc$57322$techmap\cpu.$procmux$4058_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14037 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] O=$abc$57322$techmap\cpu.$0\is_lb_lh_lw_lbu_lhu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[2] I1=cpu.mem_rdata_latched[3] I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14084 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I2=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:844$1529_Y I3=$false O=$abc$57322$techmap\cpu.$0\is_sb_sh_sw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[6] I1=cpu.mem_rdata_latched[4] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv I3=cpu.mem_rdata_latched[5] O=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:844$1529_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18228[1]_inv I2=$abc$57322$n3506 I3=$false O=$abc$57322$techmap\cpu.$procmux$4017_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[4] I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv I2=$abc$57322$techmap\cpu.$procmux$4812_Y[2]_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv O=$abc$57322$techmap\cpu.$0\is_alu_reg_imm[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$57322$n4780 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I3=$abc$57322$n4781 O=$abc$57322$techmap$techmap\cpu.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$techmap\cpu.$procmux$4812_Y[2]_inv I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv I3=$abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv O=$abc$57322$n4780
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$n4782 I1=$abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1] I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14037 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 O=$abc$57322$n4781
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18536[0] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14073 I2=$false I3=$false O=$abc$57322$n4782
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n4398 I1=$abc$57322$techmap$techmap\cpu.$procmux$3965.$and$/usr/local/bin/../share/yosys/techmap.v:434$13249_Y I2=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:846$1531_Y I3=$false O=$abc$57322$techmap\cpu.$0\is_alu_reg_reg[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=cpu.mem_rdata_latched[6] I1=cpu.mem_rdata_latched[5] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv I3=cpu.mem_rdata_latched[4] O=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:846$1531_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$cpu.mem_rdata_latched[20]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3934_Y[3] I1=$abc$57322$cpu.mem_rdata_latched[24]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.mem_rdata_latched[12] I1=$abc$57322$cpu.mem_rdata_latched[31]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[9]_inv I1=$abc$57322$cpu.mem_rdata_latched[28]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1] I1=$abc$57322$cpu.mem_rdata_latched[29]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.mem_rdata_latched[2] I1=$abc$57322$cpu.mem_rdata_latched[25]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[3] I1=$abc$57322$cpu.mem_rdata_latched[21]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[4] I1=$abc$57322$cpu.mem_rdata_latched[22]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[5] I1=$abc$57322$cpu.mem_rdata_latched[23]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[7] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18259[1] I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.mem_rdata_latched[6] I1=$abc$57322$cpu.mem_rdata_latched[27]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1] I1=$abc$57322$cpu.mem_rdata_latched[30]_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv I3=$false O=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[0] I2=$abc$57322$n4798 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[0] I1=cpu.alu_out_q[0] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4798
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.latched_branch I1=cpu.latched_store I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.latched_store I2=cpu.latched_branch I3=$false O=$abc$57322$n4800
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0] I2=$abc$57322$n4802 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[0] I1=$abc$57322$n4803 I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[0] O=$abc$57322$n4802
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n4804 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv I2=$false I3=$false O=$abc$57322$n4803
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3139_Y I1=$abc$57322$n3699 I2=$false I3=$false O=$abc$57322$n4804
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$2701_Y I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3] I2=$false I3=$false O=$abc$57322$techmap\cpu.$procmux$3139_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16798[2]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16803[0]_inv I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[7]_inv I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[6]_inv O=$abc$57322$techmap\cpu.$procmux$2701_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[5]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[4]_inv I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16798[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[20] I1=cpu.irq_pending[21] I2=cpu.irq_pending[22] I3=cpu.irq_pending[23] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.irq_pending[16] I1=cpu.irq_pending[17] I2=cpu.irq_pending[18] I3=cpu.irq_pending[19] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[1]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[0]_inv I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[3]_inv I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[2]_inv O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16803[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu.irq_pending[4] I1=cpu.irq_pending[5] I2=cpu.irq_pending[6] I3=cpu.irq_pending[7] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.irq_pending[0] I1=cpu.irq_pending[1] I2=cpu.irq_pending[2] I3=cpu.irq_pending[3] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.irq_pending[12] I1=cpu.irq_pending[13] I2=cpu.irq_pending[14] I3=cpu.irq_pending[15] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.irq_pending[8] I1=cpu.irq_pending[9] I2=cpu.irq_pending[10] I3=cpu.irq_pending[11] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.irq_pending[28] I1=cpu.irq_pending[29] I2=cpu.irq_pending[30] I3=cpu.irq_pending[31] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.irq_pending[24] I1=cpu.irq_pending[25] I2=cpu.irq_pending[26] I3=cpu.irq_pending[27] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.decoder_trigger I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3] I2=$abc$57322$n4818 I3=$false O=$abc$57322$n4817
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$2701_Y I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv I3=$false O=$abc$57322$n4818
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu.reg_next_pc[1] I1=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[1]_inv I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$abc$57322$n4800 O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=cpu.reg_out[1] I1=cpu.alu_out_q[1] I2=cpu.latched_stalu I3=$false O=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1] I2=$abc$57322$n4822 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[1] I1=$abc$57322$techmap\cpu.$procmux$3083_Y I2=$abc$57322$n4823 I3=$false O=$abc$57322$n4822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv I1=$abc$57322$n4804 I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1] I3=cpu.compressed_instr O=$abc$57322$n4823
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110111001111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[2] I2=$abc$57322$n4825 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[2] I1=cpu.alu_out_q[2] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[2] I2=$abc$57322$n4827 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[2] O=$abc$57322$n4827
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[3] I2=$abc$57322$n4829 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[3] I1=cpu.alu_out_q[3] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4829
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[3] I2=$abc$57322$n4831 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[3] O=$abc$57322$n4831
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_next_pc[4] I1=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[4]_inv I2=cpu.irq_state[0] I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=cpu.reg_out[4] I1=cpu.alu_out_q[4] I2=cpu.latched_stalu I3=$false O=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[4] I2=$abc$57322$n4835 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[4] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4] O=$abc$57322$n4835
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[5] I2=$abc$57322$n4837 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[5] I1=cpu.alu_out_q[5] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4837
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[5] I2=$abc$57322$n4839 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[5] O=$abc$57322$n4839
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[6] I2=$abc$57322$n4841 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[6] I1=cpu.alu_out_q[6] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4841
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[6] I2=$abc$57322$n4843 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[6] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6] O=$abc$57322$n4843
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[7] I2=$abc$57322$n4845 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[7] I1=cpu.alu_out_q[7] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4845
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[7] I2=$abc$57322$n4847 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[7] O=$abc$57322$n4847
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[8] I2=$abc$57322$n4849 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[8] I1=cpu.alu_out_q[8] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4849
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[8] I2=$abc$57322$n4851 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[8] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8] O=$abc$57322$n4851
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[9] I2=$abc$57322$n4853 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[9] I1=cpu.alu_out_q[9] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4853
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[9] I2=$abc$57322$n4855 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[9] O=$abc$57322$n4855
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[10] I2=$abc$57322$n4857 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[10] I1=cpu.alu_out_q[10] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4857
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[10] I2=$abc$57322$n4859 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[10] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10] O=$abc$57322$n4859
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[11] I2=$abc$57322$n4861 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[11] I1=cpu.alu_out_q[11] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[11] I2=$abc$57322$n4863 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[11] O=$abc$57322$n4863
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[12] I2=$abc$57322$n4865 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[12] I1=cpu.alu_out_q[12] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4865
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[12] I2=$abc$57322$n4867 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[12] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12] O=$abc$57322$n4867
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[13] I2=$abc$57322$n4869 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[13] I1=cpu.alu_out_q[13] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4869
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[13] I2=$abc$57322$n4871 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[13] O=$abc$57322$n4871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[14] I2=$abc$57322$n4873 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[14] I1=cpu.alu_out_q[14] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4873
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[14] I2=$abc$57322$n4875 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[14] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14] O=$abc$57322$n4875
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[15] I2=$abc$57322$n4877 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[15] I1=cpu.alu_out_q[15] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4877
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[15] I2=$abc$57322$n4879 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[15] O=$abc$57322$n4879
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[16] I2=$abc$57322$n4881 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[16] I1=cpu.alu_out_q[16] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4881
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[16] I2=$abc$57322$n4883 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[16] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16] O=$abc$57322$n4883
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[17] I2=$abc$57322$n4885 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[17] I1=cpu.alu_out_q[17] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4885
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[17] I2=$abc$57322$n4887 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[17] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17] O=$abc$57322$n4887
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[18] I2=$abc$57322$n4889 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[18] I1=cpu.alu_out_q[18] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4889
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[18] I2=$abc$57322$n4891 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[18] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18] O=$abc$57322$n4891
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[19] I2=$abc$57322$n4893 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[19] I1=cpu.alu_out_q[19] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4893
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[19] I2=$abc$57322$n4895 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[19] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19] O=$abc$57322$n4895
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[20] I2=$abc$57322$n4897 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[20] I1=cpu.alu_out_q[20] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4897
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[20] I2=$abc$57322$n4899 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[20] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20] O=$abc$57322$n4899
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[21] I2=$abc$57322$n4901 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[21] I1=cpu.alu_out_q[21] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4901
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[21] I2=$abc$57322$n4903 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[21] O=$abc$57322$n4903
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[22] I2=$abc$57322$n4905 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[22] I1=cpu.alu_out_q[22] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4905
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[22] I2=$abc$57322$n4907 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[22] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22] O=$abc$57322$n4907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[23] I2=$abc$57322$n4909 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[23] I1=cpu.alu_out_q[23] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[23] I2=$abc$57322$n4911 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[23] O=$abc$57322$n4911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[24] I2=$abc$57322$n4913 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[24] I1=cpu.alu_out_q[24] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4913
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[24] I2=$abc$57322$n4915 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[24] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24] O=$abc$57322$n4915
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[25] I2=$abc$57322$n4917 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[25] I1=cpu.alu_out_q[25] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4917
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[25] I2=$abc$57322$n4919 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[25] O=$abc$57322$n4919
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[26] I2=$abc$57322$n4921 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[26] I1=cpu.alu_out_q[26] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4921
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[26] I2=$abc$57322$n4923 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[26] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26] O=$abc$57322$n4923
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[27] I2=$abc$57322$n4925 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[27] I1=cpu.alu_out_q[27] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4925
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[27] I2=$abc$57322$n4927 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[27] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27] O=$abc$57322$n4927
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[28] I2=$abc$57322$n4929 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[28] I1=cpu.alu_out_q[28] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4929
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[28] I2=$abc$57322$n4931 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[28] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28] O=$abc$57322$n4931
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[29] I2=$abc$57322$n4933 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[29] I1=cpu.alu_out_q[29] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4933
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[29] I2=$abc$57322$n4935 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[29] O=$abc$57322$n4935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[30] I2=$abc$57322$n4937 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[30] I1=cpu.alu_out_q[30] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4937
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3083_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[30] I2=$abc$57322$n4939 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[30] I2=$abc$57322$n4817 I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30] O=$abc$57322$n4939
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n4800 I1=cpu.reg_next_pc[31] I2=$abc$57322$n4941 I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu.reg_out[31] I1=cpu.alu_out_q[31] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y O=$abc$57322$n4941
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n4803 I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[31] I2=$abc$57322$n4943 I3=$false O=$abc$57322$techmap\cpu.$procmux$3668_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$n4817 I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[31] I2=$abc$57322$techmap\cpu.$procmux$3083_Y I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[31] O=$abc$57322$n4943
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[0] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[0] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_rs1[0] I1=cpu.decoded_rs1[1] I2=$abc$57322$n4946 I3=$false O=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.decoded_rs1[2] I1=cpu.decoded_rs1[3] I2=cpu.decoded_rs1[4] I3=cpu.decoded_rs1[5] O=$abc$57322$n4946
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[1] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[1] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[2] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[2] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[3] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[3] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[4] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[4] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[5] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[5] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[6] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[6] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[7] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[7] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[8] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[8] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[9] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[9] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[10] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[10] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[11] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[11] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[12] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[12] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[13] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[13] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[14] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[14] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[15] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[15] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[0] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[0] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[1] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[1] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[2] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[2] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[3] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[3] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[4] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[4] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[5] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[5] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[6] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[6] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[7] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[7] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[8] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[8] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[9] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[9] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[10] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[10] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[11] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[11] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[12] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[12] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[13] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[13] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[14] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[14] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[15] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[15] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] O=cpu.cpuregs_rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[0] I1=$abc$57322$cpu.cpuregs_rs2[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[0] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[0] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_rs2[0] I1=cpu.decoded_rs2[1] I2=$abc$57322$n4981 I3=$false O=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.decoded_rs2[2] I1=cpu.decoded_rs2[3] I2=cpu.decoded_rs2[4] I3=cpu.decoded_rs2[5] O=$abc$57322$n4981
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.decoded_imm[1] I1=$abc$57322$cpu.cpuregs_rs2[1] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[1] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[1] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[2] I1=$abc$57322$cpu.cpuregs_rs2[2] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[2] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[2] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[3] I1=$abc$57322$cpu.cpuregs_rs2[3] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[3] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[3] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[4] I1=$abc$57322$cpu.cpuregs_rs2[4] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[4] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[4] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[5] I1=$abc$57322$cpu.cpuregs_rs2[5] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[5] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[5] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[6] I1=$abc$57322$cpu.cpuregs_rs2[6] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[6] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[6] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[7] I1=$abc$57322$cpu.cpuregs_rs2[7] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[7] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[7] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[8] I1=$abc$57322$cpu.cpuregs_rs2[8] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[8] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[8] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[9] I1=$abc$57322$cpu.cpuregs_rs2[9] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[9] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[9] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[10] I1=$abc$57322$cpu.cpuregs_rs2[10] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[10] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[10] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[11] I1=$abc$57322$cpu.cpuregs_rs2[11] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[11] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[11] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[12] I1=$abc$57322$cpu.cpuregs_rs2[12] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[12] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[12] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[13] I1=$abc$57322$cpu.cpuregs_rs2[13] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[13] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[13] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[14] I1=$abc$57322$cpu.cpuregs_rs2[14] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[14] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[14] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[15] I1=$abc$57322$cpu.cpuregs_rs2[15] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[15] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[15] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=cpu.decoded_imm[16] I1=$abc$57322$cpu.cpuregs_rs2[16] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[0] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[0] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[17] I1=$abc$57322$cpu.cpuregs_rs2[17] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[1] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[1] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[18] I1=$abc$57322$cpu.cpuregs_rs2[18] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[2] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[2] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[19] I1=$abc$57322$cpu.cpuregs_rs2[19] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[3] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[3] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[20] I1=$abc$57322$cpu.cpuregs_rs2[20] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[4] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[4] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[21] I1=$abc$57322$cpu.cpuregs_rs2[21] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[5] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[5] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[22] I1=$abc$57322$cpu.cpuregs_rs2[22] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[6] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[6] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[23] I1=$abc$57322$cpu.cpuregs_rs2[23] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[7] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[7] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[24] I1=$abc$57322$cpu.cpuregs_rs2[24] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[8] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[8] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[25] I1=$abc$57322$cpu.cpuregs_rs2[25] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[9] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[9] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[26] I1=$abc$57322$cpu.cpuregs_rs2[26] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[10] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[10] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[27] I1=$abc$57322$cpu.cpuregs_rs2[27] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[11] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[11] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[28] I1=$abc$57322$cpu.cpuregs_rs2[28] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[12] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[12] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[29] I1=$abc$57322$cpu.cpuregs_rs2[29] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[13] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[13] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[30] I1=$abc$57322$cpu.cpuregs_rs2[30] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[14] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[14] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.decoded_imm[31] I1=$abc$57322$cpu.cpuregs_rs2[31] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] I3=$false O=$abc$57322$techmap\cpu.$0\reg_op2[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[15] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[15] I2=$abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] O=$abc$57322$cpu.cpuregs_rs2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[0] I2=cpu.cpuregs_rs1[0] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17020[3]_inv I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$17025[0]_inv I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[5]_inv I3=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[4]_inv O=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[7]_inv I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[6]_inv I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:168:logic_reduce$17020[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.timer[28] I1=cpu.timer[29] I2=cpu.timer[30] I3=cpu.timer[31] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.timer[24] I1=cpu.timer[25] I2=cpu.timer[26] I3=cpu.timer[27] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[3]_inv I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[2]_inv I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[1]_inv I3=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[0]_inv O=$abc$57322$auto$simplemap.cc:168:logic_reduce$17025[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu.timer[12] I1=cpu.timer[13] I2=cpu.timer[14] I3=cpu.timer[15] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.timer[8] I1=cpu.timer[9] I2=cpu.timer[10] I3=cpu.timer[11] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.timer[4] I1=cpu.timer[5] I2=cpu.timer[6] I3=cpu.timer[7] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.timer[0] I1=cpu.timer[1] I2=cpu.timer[2] I3=cpu.timer[3] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.timer[20] I1=cpu.timer[21] I2=cpu.timer[22] I3=cpu.timer[23] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.timer[16] I1=cpu.timer[17] I2=cpu.timer[18] I3=cpu.timer[19] O=$abc$57322$auto$simplemap.cc:168:logic_reduce$17011[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.instr_timer I1=cpu.cpu_state[2] I2=$false I3=$false O=$abc$57322$n5056
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpuregs_rs1[1] I1=$abc$57322$techmap\cpu.$procmux$3499_Y[1] I2=$abc$57322$n5056 I3=$false O=$abc$57322$techmap\cpu.$procmux$3512_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=cpu.timer[0] I2=cpu.timer[1] I3=$false O=$abc$57322$techmap\cpu.$procmux$3499_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[2] I2=cpu.cpuregs_rs1[2] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[3] I2=cpu.cpuregs_rs1[3] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[4] I2=cpu.cpuregs_rs1[4] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[5] I2=cpu.cpuregs_rs1[5] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[6] I2=cpu.cpuregs_rs1[6] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[7] I2=cpu.cpuregs_rs1[7] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[8] I2=cpu.cpuregs_rs1[8] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[9] I2=cpu.cpuregs_rs1[9] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[10] I2=cpu.cpuregs_rs1[10] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[11] I2=cpu.cpuregs_rs1[11] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[12] I2=cpu.cpuregs_rs1[12] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[13] I2=cpu.cpuregs_rs1[13] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[14] I2=cpu.cpuregs_rs1[14] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[15] I2=cpu.cpuregs_rs1[15] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[16] I2=cpu.cpuregs_rs1[16] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[17] I2=cpu.cpuregs_rs1[17] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[18] I2=cpu.cpuregs_rs1[18] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[19] I2=cpu.cpuregs_rs1[19] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[20] I2=cpu.cpuregs_rs1[20] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[21] I2=cpu.cpuregs_rs1[21] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[22] I2=cpu.cpuregs_rs1[22] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[23] I2=cpu.cpuregs_rs1[23] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[24] I2=cpu.cpuregs_rs1[24] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[25] I2=cpu.cpuregs_rs1[25] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[26] I2=cpu.cpuregs_rs1[26] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[27] I2=cpu.cpuregs_rs1[27] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[28] I2=cpu.cpuregs_rs1[28] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[29] I2=cpu.cpuregs_rs1[29] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[30] I2=cpu.cpuregs_rs1[30] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[31] I2=cpu.cpuregs_rs1[31] I3=$abc$57322$n5056 O=$abc$57322$techmap\cpu.$procmux$3512_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0] I2=$false I3=$false O=$abc$57322$techmap\cpu.$procmux$3438_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.cpu_state[2] I1=$abc$57322$techmap$techmap\cpu.$procmux$3403.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13261_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3377.$and$/usr/local/bin/../share/yosys/techmap.v:434$13264_Y I3=$abc$57322$techmap$techmap\cpu.$procmux$3377.$and$/usr/local/bin/../share/yosys/techmap.v:434$13262_Y_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=cpu.mem_do_rinst I1=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6284_inv I2=$abc$57322$n5092 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10664[3] O=$abc$57322$techmap$techmap\cpu.$procmux$3403.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13261_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$9051[2]_inv I1=cpu.mem_do_prefetch I2=$abc$57322$n5093 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] O=$abc$57322$n5092
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000011001100
.gate SB_LUT4 I0=cpu.is_sb_sh_sw I1=cpu.mem_do_rinst I2=cpu.is_sll_srl_sra I3=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6284_inv O=$abc$57322$n5093
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$57322$n4818 I1=$abc$57322$n3693 I2=$abc$57322$techmap\cpu.$procmux$3418_Y_inv I3=cpu.cpu_state[1] O=$abc$57322$techmap$techmap\cpu.$procmux$3377.$and$/usr/local/bin/../share/yosys/techmap.v:434$13264_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=cpu.do_waitirq I1=cpu.decoder_trigger I2=cpu.irq_state[0] I3=$false O=$abc$57322$techmap\cpu.$procmux$3418_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=cpu.mem_do_prefetch I1=$abc$57322$n3681 I2=$abc$57322$n3602 I3=cpu.mem_do_rinst O=$abc$57322$techmap$techmap\cpu.$procmux$3377.$and$/usr/local/bin/../share/yosys/techmap.v:434$13262_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$2905_Y[0]_inv I1=$abc$57322$techmap\cpu.$procmux$2914_Y[0]_inv I2=cpu.cpu_state[4] I3=$false O=$abc$57322$techmap\cpu.$0\reg_sh[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.decoded_rs2[0] I1=$abc$57322$cpu.cpuregs_rs2[0] I2=cpu.is_slli_srli_srai I3=$false O=$abc$57322$techmap\cpu.$procmux$2914_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6433[0] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] I3=$false O=$abc$57322$techmap\cpu.$procmux$2905_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu.reg_sh[1] I1=$abc$57322$techmap\cpu.$procmux$2914_Y[1]_inv I2=cpu.cpu_state[4] I3=$false O=$abc$57322$techmap\cpu.$0\reg_sh[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.decoded_rs2[1] I1=$abc$57322$cpu.cpuregs_rs2[1] I2=cpu.is_slli_srli_srai I3=$false O=$abc$57322$techmap\cpu.$procmux$2914_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$2905_Y[2]_inv I1=$abc$57322$techmap\cpu.$procmux$2914_Y[2]_inv I2=cpu.cpu_state[4] I3=$false O=$abc$57322$techmap\cpu.$0\reg_sh[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.decoded_rs2[2] I1=$abc$57322$cpu.cpuregs_rs2[2] I2=cpu.is_slli_srli_srai I3=$false O=$abc$57322$techmap\cpu.$procmux$2914_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[2] I1=$abc$57322$n3603 I2=$abc$57322$auto$alumacc.cc:491:replace_alu$6561[4] I3=cpu.reg_sh[2] O=$abc$57322$techmap\cpu.$procmux$2905_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111101010000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$2905_Y[3]_inv I1=$abc$57322$techmap\cpu.$procmux$2914_Y[3]_inv I2=cpu.cpu_state[4] I3=$false O=$abc$57322$techmap\cpu.$0\reg_sh[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.decoded_rs2[3] I1=$abc$57322$cpu.cpuregs_rs2[3] I2=cpu.is_slli_srli_srai I3=$false O=$abc$57322$techmap\cpu.$procmux$2914_Y[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_sh[3] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[3] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] I3=$false O=$abc$57322$techmap\cpu.$procmux$2905_Y[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$2905_Y[4]_inv I1=$abc$57322$techmap\cpu.$procmux$2914_Y[4]_inv I2=cpu.cpu_state[4] I3=$false O=$abc$57322$techmap\cpu.$0\reg_sh[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.decoded_rs2[4] I1=$abc$57322$cpu.cpuregs_rs2[4] I2=cpu.is_slli_srli_srai I3=$false O=$abc$57322$techmap\cpu.$procmux$2914_Y[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6433[4] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[4] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] I3=$false O=$abc$57322$techmap\cpu.$procmux$2905_Y[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0] I1=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6262_inv I2=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 I3=$abc$57322$techmap\cpu.$procmux$2724_Y O=$abc$57322$techmap\cpu.$0\decoder_trigger[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=cpu.cpu_state[0] I1=cpu.mem_do_prefetch I2=$abc$57322$n3547 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$techmap\cpu.$procmux$2724_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.cpu_state[1] I1=cpu.cpu_state[2] I2=cpu.cpu_state[3] I3=cpu.cpu_state[4] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.cpu_state[0] I1=cpu.cpu_state[1] I2=cpu.cpu_state[2] I3=cpu.cpu_state[4] O=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6262_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n3696 I1=$abc$57322$techmap\cpu.$procmux$2701_Y I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3] I3=$false O=$abc$57322$techmap\cpu.$procmux$2708_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.irq_pending[0] I1=$abc$57322$n5117 I2=$abc$57322$n5130 I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$57322$n5118 I1=$abc$57322$n5121 I2=$abc$57322$n5124 I3=$abc$57322$n5127 O=$abc$57322$n5117
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu.timer[0] I1=cpu.timer[1] I2=$abc$57322$n5119 I3=$false O=$abc$57322$n5118
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[29] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[30] I2=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[31] I3=$abc$57322$n5120 O=$abc$57322$n5119
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[25] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[26] I2=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[27] I3=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[28] O=$abc$57322$n5120
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n5122 I1=$abc$57322$n5123 I2=$false I3=$false O=$abc$57322$n5121
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[5] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[6] I2=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[7] I3=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[8] O=$abc$57322$n5122
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[0] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[2] I2=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[3] I3=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[4] O=$abc$57322$n5123
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n5125 I1=$abc$57322$n5126 I2=$false I3=$false O=$abc$57322$n5124
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[21] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[22] I2=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[23] I3=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[24] O=$abc$57322$n5125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[17] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[18] I2=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[19] I3=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[20] O=$abc$57322$n5126
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$n5128 I1=$abc$57322$n5129 I2=$false I3=$false O=$abc$57322$n5127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[13] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[14] I2=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[15] I3=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[16] O=$abc$57322$n5128
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[9] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[10] I2=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[11] I3=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[12] O=$abc$57322$n5129
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.irq_mask[0] I1=cpu.irq_state[1] I2=cpu.cpu_state[1] I3=$false O=$abc$57322$n5130
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][2] I1=cpu.resetn I2=$abc$57322$n3555 I3=$abc$57322$n5132 O=$abc$57322$techmap\cpu.$0\irq_pending[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$57322$n3559 I1=$abc$57322$n3692 I2=$false I3=$false O=$abc$57322$n5132
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_mask[2] I1=cpu.irq_state[1] I2=cpu.cpu_state[1] I3=cpu.irq_pending[2] O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=cpu.irq_state[1] I1=cpu.irq_state[0] I2=$false I3=$false O=$abc$57322$techmap\cpu.$procmux$3156_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.reg_next_pc[2] I1=cpu.reg_out[2] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[3] I1=cpu.reg_out[3] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[4] I1=cpu.reg_out[4] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[5] I1=cpu.reg_out[5] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[6] I1=cpu.reg_out[6] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[7] I1=cpu.reg_out[7] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[8] I1=cpu.reg_out[8] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[9] I1=cpu.reg_out[9] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[10] I1=cpu.reg_out[10] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[11] I1=cpu.reg_out[11] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[12] I1=cpu.reg_out[12] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[13] I1=cpu.reg_out[13] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[14] I1=cpu.reg_out[14] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[15] I1=cpu.reg_out[15] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[16] I1=cpu.reg_out[16] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[17] I1=cpu.reg_out[17] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[18] I1=cpu.reg_out[18] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[19] I1=cpu.reg_out[19] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[20] I1=cpu.reg_out[20] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[21] I1=cpu.reg_out[21] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[22] I1=cpu.reg_out[22] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[23] I1=cpu.reg_out[23] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[24] I1=cpu.reg_out[24] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[25] I1=cpu.reg_out[25] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[26] I1=cpu.reg_out[26] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[27] I1=cpu.reg_out[27] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[28] I1=cpu.reg_out[28] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[29] I1=cpu.reg_out[29] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[30] I1=cpu.reg_out[30] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_next_pc[31] I1=cpu.reg_out[31] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y I3=$false O=cpu.next_pc[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[12] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[10] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[13] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[11] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[14] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[12] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[15] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[13] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[16] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[14] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[17] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[15] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[18] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[16] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[19] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[17] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[20] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[18] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[21] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[19] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[22] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[20] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[23] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[21] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[24] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[22] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[25] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[23] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[26] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[24] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[27] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[25] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[28] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[26] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[29] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[27] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[30] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[28] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op1[31] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[29] I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y I3=$false O=cpu.mem_la_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=debugger.dump_en_r I1=$abc$57322$n5186 I2=$abc$57322$n4238 I3=$false O=$abc$57322$techmap\debugger.$procmux$5244_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$57322$n5187 I1=$abc$57322$n5188 I2=$abc$57322$n5190 I3=$abc$57322$n5191 O=$abc$57322$n5186
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_data[5] I1=raspi_interface.fifo_recv.out_data[6] I2=raspi_interface.fifo_recv.out_data[7] I3=$false O=$abc$57322$n5187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[0] I1=raspi_interface.fifo_recv.out_data_d[1] I2=raspi_interface.fifo_recv.out_data_d[2] I3=$abc$57322$n5189 O=$abc$57322$n5188
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_data_d[4] I1=raspi_interface.fifo_recv.out_data_d[0] I2=$false I3=$false O=$abc$57322$n5189
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_data_d[12] I1=raspi_interface.fifo_recv.out_data_d[13] I2=raspi_interface.fifo_recv.out_data_d[14] I3=raspi_interface.fifo_recv.out_data_d[15] O=$abc$57322$n5190
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_data_d[3] I1=raspi_interface.fifo_recv.out_data_d[9] I2=raspi_interface.fifo_recv.out_data_d[10] I3=raspi_interface.fifo_recv.out_data_d[11] O=$abc$57322$n5191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$debugger.dump_ready I1=debugger.state[0] I2=debugger.state[1] I3=$false O=$abc$57322$techmap\debugger.$procmux$5172_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][0] I1=raspi_interface.fifo_send.out_data_d[0] I2=raspi_interface.raspi_dout[8] I3=$false O=raspi_interface.raspi_dout[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[9] I1=raspi_interface.fifo_send.out_data_d[1] I2=$abc$57322$n7034 I3=raspi_interface.fifo_send.out_nempty O=raspi_interface.raspi_dout[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[10] I1=raspi_interface.fifo_send.out_data_d[2] I2=$abc$57322$n7034 I3=raspi_interface.fifo_send.out_nempty O=raspi_interface.raspi_dout[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[11] I1=raspi_interface.fifo_send.out_data_d[3] I2=$abc$57322$n7034 I3=raspi_interface.fifo_send.out_nempty O=raspi_interface.raspi_dout[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[12] I1=raspi_interface.fifo_send.out_data_d[4] I2=$abc$57322$n7034 I3=raspi_interface.fifo_send.out_nempty O=raspi_interface.raspi_dout[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[13] I1=raspi_interface.fifo_send.out_data_d[5] I2=$abc$57322$n7034 I3=raspi_interface.fifo_send.out_nempty O=raspi_interface.raspi_dout[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[14] I1=raspi_interface.fifo_send.out_data_d[6] I2=$abc$57322$n7034 I3=raspi_interface.fifo_send.out_nempty O=raspi_interface.raspi_dout[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[15] I1=raspi_interface.fifo_send.out_data_d[7] I2=$abc$57322$n7034 I3=raspi_interface.fifo_send.out_nempty O=raspi_interface.raspi_dout[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_nempty I1=raspi_interface.fifo_send.out_data_d[8] I2=raspi_interface.fifo_send.out_nempty I3=$false O=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[9] I1=raspi_interface.fifo_send.out_nempty I2=$false I3=$false O=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[10] I1=raspi_interface.fifo_send.out_nempty I2=$false I3=$false O=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[11] I1=raspi_interface.fifo_send.out_nempty I2=$false I3=$false O=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[12] I1=raspi_interface.fifo_send.out_nempty I2=$false I3=$false O=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[13] I1=raspi_interface.fifo_send.out_nempty I2=$false I3=$false O=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[14] I1=raspi_interface.fifo_send.out_nempty I2=$false I3=$false O=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[15] I1=raspi_interface.fifo_send.out_nempty I2=$false I3=$false O=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[0] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n4310 I1=mod_ser0.rx_cnt[1] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[2] I1=$abc$57322$techmap\mod_ser0.$procmux$5056_Y[8] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[3] I1=$abc$57322$techmap\mod_ser0.$procmux$5056_Y[8] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[4] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[5] I1=$abc$57322$techmap\mod_ser0.$procmux$5056_Y[8] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[6] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[7] I1=$abc$57322$techmap\mod_ser0.$procmux$5056_Y[8] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[8] I1=$abc$57322$techmap\mod_ser0.$procmux$5056_Y[8] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[9] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.$procmux$5032_Y I1=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[0] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5045_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=mod_ser0.rx_state[0] I1=mod_ser0.rx_state[1] I2=mod_ser0.rx_state[2] I3=mod_ser0.rx_state[3] O=$abc$57322$techmap\mod_ser0.$procmux$5032_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=mod_ser0.rx_state[0] I1=mod_ser0.rx_state[1] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5045_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.$procmux$5032_Y I1=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[2] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5045_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.$procmux$5032_Y I1=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[3] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5045_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1] I1=$abc$57322$techmap\mod_ser0.$procmux$5032_Y I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5035_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=mod_ser0.tx_byte[0] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5021_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=mod_ser0.tx_state[1] I1=mod_ser0.tx_state[2] I2=mod_ser0.tx_state[0] I3=mod_ser0.tx_state[3] O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[0] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I1=mod_ser0.tx_cnt[1] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[2] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[3] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[4] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[5] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[6] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[7] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I1=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[8] I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3] I1=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[0] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4997_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3] I1=mod_ser0.tx_state[1] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4997_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3] I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I2=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[2] I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4997_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3] I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I2=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[3] I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4997_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$mod_ser0.send_dout[0]_inv I1=mod_ser0.tx_byte[1] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I3=$false O=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=mod_ser0.send_fifo.pass_dout[0] I1=mod_ser0.send_fifo.memory_dout[0] I2=mod_ser0.send_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.send_dout[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$mod_ser0.send_dout[1]_inv I1=mod_ser0.tx_byte[2] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I3=$false O=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=mod_ser0.send_fifo.memory_dout[1] I1=mod_ser0.send_fifo.pass_dout[1] I2=mod_ser0.send_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.send_dout[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$mod_ser0.send_dout[2]_inv I1=mod_ser0.tx_byte[3] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I3=$false O=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=mod_ser0.send_fifo.memory_dout[2] I1=mod_ser0.send_fifo.pass_dout[2] I2=mod_ser0.send_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.send_dout[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$mod_ser0.send_dout[3]_inv I1=mod_ser0.tx_byte[4] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I3=$false O=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=mod_ser0.send_fifo.memory_dout[3] I1=mod_ser0.send_fifo.pass_dout[3] I2=mod_ser0.send_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.send_dout[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$mod_ser0.send_dout[4]_inv I1=mod_ser0.tx_byte[5] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I3=$false O=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=mod_ser0.send_fifo.memory_dout[4] I1=mod_ser0.send_fifo.pass_dout[4] I2=mod_ser0.send_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.send_dout[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$mod_ser0.send_dout[5]_inv I1=mod_ser0.tx_byte[6] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I3=$false O=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=mod_ser0.send_fifo.memory_dout[5] I1=mod_ser0.send_fifo.pass_dout[5] I2=mod_ser0.send_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.send_dout[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$mod_ser0.send_dout[6]_inv I1=mod_ser0.tx_byte[7] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I3=$false O=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=mod_ser0.send_fifo.memory_dout[6] I1=mod_ser0.send_fifo.pass_dout[6] I2=mod_ser0.send_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.send_dout[6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46509[2]_inv I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1] I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4976_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=mod_ser0.send_free_slots[0] I1=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[0]_inv I2=$abc$57322$n4326 I3=$false O=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$57322$mod_ser0.recv_dout[0]_inv I1=mod_ser0.recv_fifo.used_slots[0] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=mod_ser0.recv_fifo.pass_dout[0] I1=mod_ser0.recv_fifo.memory_dout[0] I2=mod_ser0.recv_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.recv_dout[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=mod_ser0.send_free_slots[1] I1=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[1]_inv I2=$abc$57322$n4326 I3=$false O=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$57322$mod_ser0.recv_dout[1]_inv I1=mod_ser0.recv_fifo.used_slots[1] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=mod_ser0.recv_fifo.memory_dout[1] I1=mod_ser0.recv_fifo.pass_dout[1] I2=mod_ser0.recv_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.recv_dout[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mod_ser0.send_free_slots[2] I1=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[2]_inv I2=$abc$57322$n4326 I3=$false O=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$57322$mod_ser0.recv_dout[2]_inv I1=mod_ser0.recv_fifo.used_slots[2] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=mod_ser0.recv_fifo.memory_dout[2] I1=mod_ser0.recv_fifo.pass_dout[2] I2=mod_ser0.recv_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.recv_dout[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mod_ser0.send_free_slots[3] I1=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[3]_inv I2=$abc$57322$n4326 I3=$false O=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$57322$mod_ser0.recv_dout[3]_inv I1=mod_ser0.recv_fifo.used_slots[3] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=mod_ser0.recv_fifo.memory_dout[3] I1=mod_ser0.recv_fifo.pass_dout[3] I2=mod_ser0.recv_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.recv_dout[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mod_ser0.send_free_slots[4] I1=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[4]_inv I2=$abc$57322$n4326 I3=$false O=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$57322$mod_ser0.recv_dout[4]_inv I1=mod_ser0.recv_fifo.used_slots[4] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=mod_ser0.recv_fifo.memory_dout[4] I1=mod_ser0.recv_fifo.pass_dout[4] I2=mod_ser0.recv_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.recv_dout[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mod_ser0.send_free_slots[5] I1=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[5]_inv I2=$abc$57322$n4326 I3=$false O=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$57322$mod_ser0.recv_dout[5]_inv I1=mod_ser0.recv_fifo.used_slots[5] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=mod_ser0.recv_fifo.memory_dout[5] I1=mod_ser0.recv_fifo.pass_dout[5] I2=mod_ser0.recv_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.recv_dout[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mod_ser0.send_free_slots[6] I1=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[6]_inv I2=$abc$57322$n4326 I3=$false O=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$57322$mod_ser0.recv_dout[6]_inv I1=mod_ser0.recv_fifo.used_slots[6] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=mod_ser0.recv_fifo.memory_dout[6] I1=mod_ser0.recv_fifo.pass_dout[6] I2=mod_ser0.recv_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.recv_dout[6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mod_ser0.send_free_slots[7] I1=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[7]_inv I2=$abc$57322$n4326 I3=$false O=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$57322$mod_ser0.recv_dout[7]_inv I1=mod_ser0.recv_fifo.used_slots[7] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4962_Y[7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=mod_ser0.recv_fifo.memory_dout[7] I1=mod_ser0.recv_fifo.pass_dout[7] I2=mod_ser0.recv_fifo.use_pass_dout I3=$false O=$abc$57322$mod_ser0.recv_dout[7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=mod_ser0_ctrl_rd I1=$abc$57322$techmap\mod_ser0.$procmux$4939_CMP_inv I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4956_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=mod_ser0_ctrl_wr[3] I1=mod_ser0_ctrl_wr[2] I2=mod_ser0_ctrl_wr[1] I3=mod_ser0_ctrl_wr[0] O=$abc$57322$techmap\mod_ser0.$procmux$4939_CMP_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ledstrip.$eq$../../mod_gpio/mod_gpio.v:41$1301_Y I1=mod_ser0_ctrl_rd I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4950_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.$procmux$4939_CMP_inv I1=$abc$57322$techmap\mod_ledstrip.$eq$../../mod_gpio/mod_gpio.v:41$1301_Y I2=$false I3=$false O=$abc$57322$techmap\mod_ser0.$procmux$4944_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=mod_pwm0_ctrl_rd I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$47091[1] I2=mod_pwm0.ctrl_done I3=$false O=$abc$57322$techmap\mod_pwm0.$procmux$5101_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[0] I2=mod_ser0_ctrl_wdat[0] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ledstrip.$eq$../../mod_gpio/mod_gpio.v:41$1301_Y I1=$abc$57322$n4333 I2=$false I3=$false O=$abc$57322$n5286
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$techmap\mod_pwm0.$ternary$../../mod_pwm/mod_pwm.v:23$1308_Y[1] I1=mod_ser0_ctrl_wdat[1] I2=$abc$57322$n5286 I3=$false O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=mod_pwm0.counter[0] I2=mod_pwm0.counter[1] I3=$false O=$abc$57322$techmap\mod_pwm0.$ternary$../../mod_pwm/mod_pwm.v:23$1308_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[2] I2=mod_ser0_ctrl_wdat[2] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[3] I2=mod_ser0_ctrl_wdat[3] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[4] I2=mod_ser0_ctrl_wdat[4] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[5] I2=mod_ser0_ctrl_wdat[5] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[6] I2=mod_ser0_ctrl_wdat[6] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[7] I2=mod_ser0_ctrl_wdat[7] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[8] I2=mod_ser0_ctrl_wdat[8] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[9] I2=mod_ser0_ctrl_wdat[9] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[10] I2=mod_ser0_ctrl_wdat[10] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[11] I2=mod_ser0_ctrl_wdat[11] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[12] I2=mod_ser0_ctrl_wdat[12] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[13] I2=mod_ser0_ctrl_wdat[13] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[14] I2=mod_ser0_ctrl_wdat[14] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[15] I2=mod_ser0_ctrl_wdat[15] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[16] I2=mod_ser0_ctrl_wdat[16] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[17] I2=mod_ser0_ctrl_wdat[17] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[18] I2=mod_ser0_ctrl_wdat[18] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[19] I2=mod_ser0_ctrl_wdat[19] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[20] I2=mod_ser0_ctrl_wdat[20] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[21] I2=mod_ser0_ctrl_wdat[21] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[22] I2=mod_ser0_ctrl_wdat[22] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[23] I2=mod_ser0_ctrl_wdat[23] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[24] I2=mod_ser0_ctrl_wdat[24] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[25] I2=mod_ser0_ctrl_wdat[25] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[26] I2=mod_ser0_ctrl_wdat[26] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[27] I2=mod_ser0_ctrl_wdat[27] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[28] I2=mod_ser0_ctrl_wdat[28] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[29] I2=mod_ser0_ctrl_wdat[29] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[30] I2=mod_ser0_ctrl_wdat[30] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I1=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[31] I2=mod_ser0_ctrl_wdat[31] I3=$abc$57322$n5286 O=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=mod_ledstrip.io_in[0] I1=mod_ledstrip.io_dir I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[1] I1=$abc$57322$auto$wreduce.cc:445:run$6461[1] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[2] I1=$abc$57322$auto$wreduce.cc:445:run$6461[2] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[3] I1=$abc$57322$auto$wreduce.cc:445:run$6461[3] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[4] I1=$abc$57322$auto$wreduce.cc:445:run$6461[4] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[5] I1=$abc$57322$auto$wreduce.cc:445:run$6461[5] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[6] I1=$abc$57322$auto$wreduce.cc:445:run$6461[6] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[7] I1=$abc$57322$auto$wreduce.cc:445:run$6461[7] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[8] I1=$abc$57322$auto$wreduce.cc:445:run$6461[8] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[9] I1=$abc$57322$auto$wreduce.cc:445:run$6461[9] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[10] I1=$abc$57322$auto$wreduce.cc:445:run$6461[10] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[11] I1=$abc$57322$auto$wreduce.cc:445:run$6461[11] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[12] I1=$abc$57322$auto$wreduce.cc:445:run$6461[12] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[13] I1=$abc$57322$auto$wreduce.cc:445:run$6461[13] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[14] I1=$abc$57322$auto$wreduce.cc:445:run$6461[14] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip.io_in[15] I1=$abc$57322$auto$wreduce.cc:445:run$6461[15] I2=$abc$57322$n4338 I3=$false O=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ledstrip_ctrl_rd I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$51036[0] I2=$false I3=$false O=$abc$57322$techmap\mod_ledstrip.$procmux$5145_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=raspi_interface.fifo_send.next_ipos[5] I1=raspi_interface.fifo_send.next_ipos[6] I2=$abc$57322$n5344 I3=$false O=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57142 I1=$abc$57322$auto$wreduce.cc:445:run$6458[5] I2=$false I3=$false O=raspi_interface.fifo_send.next_ipos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57142 I1=$abc$57322$auto$wreduce.cc:445:run$6458[6] I2=$false I3=$false O=raspi_interface.fifo_send.next_ipos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n5345 I1=$abc$57322$auto$wreduce.cc:445:run$6458[0] I2=$abc$57322$auto$wreduce.cc:445:run$6458[3] I3=$false O=$abc$57322$n5344
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=raspi_interface.fifo_send.next_ipos[1] I1=$abc$57322$auto$wreduce.cc:445:run$6458[2] I2=$abc$57322$auto$wreduce.cc:445:run$6458[4] I3=$abc$57322$auto$wreduce.cc:445:run$6458[7] O=$abc$57322$n5345
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_ipos[1] I1=raspi_interface.fifo_send.in_ipos[0] I2=$false I3=$false O=raspi_interface.fifo_send.next_ipos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[5] I2=raspi_interface.fifo_send.in_opos[5] I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22349[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57142 I1=$abc$57322$auto$wreduce.cc:445:run$6458[0] I2=$false I3=$false O=raspi_interface.fifo_send.next_ipos[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=raspi_interface.fifo_send.next_ipos[1] I1=raspi_interface.fifo_send.in_opos[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22325[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57142 I1=$abc$57322$auto$wreduce.cc:445:run$6458[4] I2=$false I3=$false O=raspi_interface.fifo_send.next_ipos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=raspi_interface.fifo_send.next_ipos[7] I1=raspi_interface.fifo_send.in_opos[7] I2=raspi_interface.fifo_send.in_opos[3] I3=raspi_interface.fifo_send.next_ipos[3] O=$abc$57322$n5364
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57142 I1=$abc$57322$auto$wreduce.cc:445:run$6458[7] I2=$false I3=$false O=raspi_interface.fifo_send.next_ipos[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57142 I1=$abc$57322$auto$wreduce.cc:445:run$6458[3] I2=$false I3=$false O=raspi_interface.fifo_send.next_ipos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=raspi_interface.fifo_send.next_ipos[2] I1=raspi_interface.fifo_send.in_opos[2] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22325[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57142 I1=$abc$57322$auto$wreduce.cc:445:run$6458[2] I2=$false I3=$false O=raspi_interface.fifo_send.next_ipos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=raspi_interface.fifo_send.next_ipos[5] I1=raspi_interface.fifo_send.in_opos[5] I2=raspi_interface.fifo_send.next_ipos[6] I3=raspi_interface.fifo_send.in_opos[6] O=$abc$57322$n5369
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$n4547 I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[6] I2=$false I3=$false O=$abc$57322$raspi_interface.fifo_send.next_opos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n4547 I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[0] I2=$false I3=$false O=$abc$57322$raspi_interface.fifo_send.next_opos[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[0] I1=raspi_interface.fifo_send.out_opos[1] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[0] I1=$abc$57322$raspi_interface.fifo_send.next_opos[0] I2=$abc$57322$n4535 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$6472[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$n4535 I1=raspi_interface.fifo_send.out_opos[0] I2=raspi_interface.fifo_send.out_opos[1] I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$6472[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$57322$n4547 I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[2] I2=raspi_interface.fifo_send.out_opos[2] I3=$abc$57322$n4535 O=$abc$57322$auto$rtlil.cc:1754:Mux$6472[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$57322$n4547 I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[3] I2=raspi_interface.fifo_send.out_opos[3] I3=$abc$57322$n4535 O=$abc$57322$auto$rtlil.cc:1754:Mux$6472[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$57322$n4547 I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[4] I2=raspi_interface.fifo_send.out_opos[4] I3=$abc$57322$n4535 O=$abc$57322$auto$rtlil.cc:1754:Mux$6472[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$57322$n4547 I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[5] I2=raspi_interface.fifo_send.out_opos[5] I3=$abc$57322$n4535 O=$abc$57322$auto$rtlil.cc:1754:Mux$6472[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[6] I1=$abc$57322$raspi_interface.fifo_send.next_opos[6] I2=$abc$57322$n4535 I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$6472[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$n5403 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[5] I2=raspi_interface.fifo_recv.in_opos[5] I3=$abc$57322$n5400 O=$abc$57322$n5399
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$n5403 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[0] I2=raspi_interface.fifo_recv.in_opos[0] I3=$abc$57322$n5401 O=$abc$57322$n5400
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$n5403 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[7] I2=raspi_interface.fifo_recv.in_opos[7] I3=$abc$57322$n5402 O=$abc$57322$n5401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$n5403 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[4] I2=raspi_interface.fifo_recv.in_opos[4] I3=$abc$57322$n5409 O=$abc$57322$n5402
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.next_ipos[6] I1=raspi_interface.fifo_recv.next_ipos[3] I2=$abc$57322$n5406 I3=$false O=$abc$57322$n5403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57158 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[6] I2=$false I3=$false O=raspi_interface.fifo_recv.next_ipos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57158 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[3] I2=$false I3=$false O=raspi_interface.fifo_recv.next_ipos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n5407 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[0] I2=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[4] I3=$false O=$abc$57322$n5406
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.next_ipos[1] I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[2] I2=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[5] I3=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[7] O=$abc$57322$n5407
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[1] I1=raspi_interface.fifo_recv.in_ipos[0] I2=$false I3=$false O=raspi_interface.fifo_recv.next_ipos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.next_ipos[0] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22762[1]_inv I2=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 I3=$false O=$abc$57322$n5409
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57158 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[0] I2=$false I3=$false O=raspi_interface.fifo_recv.next_ipos[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22741[1] I1=raspi_interface.fifo_recv.in_ipos[0] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22762[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$57322$n5403 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[3] I2=raspi_interface.fifo_recv.in_opos[3] I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22786[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001011
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57158 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[7] I2=$false I3=$false O=raspi_interface.fifo_recv.next_ipos[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=raspi_interface.fifo_recv.next_ipos[4] I1=raspi_interface.fifo_recv.in_opos[4] I2=raspi_interface.fifo_recv.in_opos[2] I3=raspi_interface.fifo_recv.next_ipos[2] O=$abc$57322$n5424
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57158 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[4] I2=$false I3=$false O=raspi_interface.fifo_recv.next_ipos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57158 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[2] I2=$false I3=$false O=raspi_interface.fifo_recv.next_ipos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 I1=raspi_interface.fifo_recv.next_ipos[0] I2=raspi_interface.fifo_recv.in_opos[0] I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22762[1]_inv O=$abc$57322$n5427
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1817:NotGate$57158 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[5] I2=$false I3=$false O=raspi_interface.fifo_recv.next_ipos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv I1=$abc$57322$auto$wreduce.cc:445:run$6450[2] I2=$false I3=$false O=$abc$57322$raspi_interface.fifo_recv.next_opos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[0] I1=raspi_interface.fifo_recv.out_ipos[1] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22687[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[0] I1=raspi_interface.fifo_recv.out_opos[1] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv I1=$abc$57322$auto$wreduce.cc:445:run$6450[3] I2=$false I3=$false O=$abc$57322$raspi_interface.fifo_recv.next_opos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv I1=$abc$57322$auto$wreduce.cc:445:run$6450[6] I2=$false I3=$false O=$abc$57322$raspi_interface.fifo_recv.next_opos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv I1=$abc$57322$auto$wreduce.cc:445:run$6450[4] I2=$false I3=$false O=$abc$57322$raspi_interface.fifo_recv.next_opos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n5445 I1=$abc$57322$n5446 I2=$abc$57322$n5447 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$22676[3]_inv O=$abc$57322$techmap\raspi_interface.fifo_recv.$ne$../../common/icosoc_crossclkfifo.v:77$2117_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[1] I1=raspi_interface.fifo_recv.out_ipos[1] I2=raspi_interface.fifo_recv.out_opos[4] I3=raspi_interface.fifo_recv.out_ipos[4] O=$abc$57322$n5445
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[2] I1=raspi_interface.fifo_recv.out_ipos[2] I2=raspi_interface.fifo_recv.out_opos[5] I3=raspi_interface.fifo_recv.out_ipos[5] O=$abc$57322$n5446
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[0] I1=raspi_interface.fifo_recv.out_ipos[0] I2=raspi_interface.fifo_recv.out_opos[3] I3=raspi_interface.fifo_recv.out_ipos[3] O=$abc$57322$n5447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[7] I1=raspi_interface.fifo_recv.out_ipos[7] I2=raspi_interface.fifo_recv.out_ipos[6] I3=raspi_interface.fifo_recv.out_opos[6] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$22676[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv I1=$abc$57322$auto$wreduce.cc:445:run$6450[0] I2=raspi_interface.fifo_recv.out_opos[0] I3=$abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y O=$abc$57322$auto$rtlil.cc:1754:Mux$6478[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y I1=raspi_interface.fifo_recv.out_opos[0] I2=raspi_interface.fifo_recv.out_opos[1] I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$6478[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[2] I1=$abc$57322$raspi_interface.fifo_recv.next_opos[2] I2=$abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$6478[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[3] I1=$abc$57322$raspi_interface.fifo_recv.next_opos[3] I2=$abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$6478[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[4] I1=$abc$57322$raspi_interface.fifo_recv.next_opos[4] I2=$abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$6478[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv I1=$abc$57322$auto$wreduce.cc:445:run$6450[5] I2=raspi_interface.fifo_recv.out_opos[5] I3=$abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y O=$abc$57322$auto$rtlil.cc:1754:Mux$6478[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[6] I1=$abc$57322$raspi_interface.fifo_recv.next_opos[6] I2=$abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y I3=$false O=$abc$57322$auto$rtlil.cc:1754:Mux$6478[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6442[0] I1=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ser0.recv_fifo.do_shift_in I1=mod_ser0.recv_fifo.do_shift_out I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6442[2] I1=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[2] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6442[3] I1=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[3] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6442[4] I1=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[4] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6442[5] I1=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[5] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6442[6] I1=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[6] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6442[7] I1=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[7] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[0] I1=$abc$57322$auto$wreduce.cc:445:run$6443[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[2] I1=$abc$57322$auto$wreduce.cc:445:run$6443[2] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[3] I1=$abc$57322$auto$wreduce.cc:445:run$6443[3] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[4] I1=$abc$57322$auto$wreduce.cc:445:run$6443[4] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[5] I1=$abc$57322$auto$wreduce.cc:445:run$6443[5] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[6] I1=$abc$57322$auto$wreduce.cc:445:run$6443[6] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[7] I1=$abc$57322$auto$wreduce.cc:445:run$6443[7] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1] I3=$false O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6444[0] I1=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ser0.send_fifo.do_shift_in I1=mod_ser0.send_fifo.do_shift_out I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6444[2] I1=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[2] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6444[3] I1=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[3] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6444[4] I1=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[4] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6444[5] I1=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[5] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6444[6] I1=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[6] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$auto$wreduce.cc:445:run$6444[7] I1=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[7] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[0] I1=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[2] I1=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[2] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[3] I1=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[3] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[4] I1=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[4] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[5] I1=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[5] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[6] I1=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[6] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[7] I1=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[7] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=mod_ser0.send_fifo.memory_dout[7] I1=mod_ser0.send_fifo.pass_dout[7] I2=mod_ser0.send_fifo.use_pass_dout I3=$false O=mod_ser0.send_dout[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$cpu.alu_out_0_inv I1=cpu.is_compare I2=$abc$57322$n5488 I3=$false O=cpu.alu_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$n5489 I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13826_Y[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[0] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26286[0]_inv O=$abc$57322$n5488
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][16]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][0]_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv O=$abc$57322$n5489
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][0]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][0]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][12]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][8]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][10]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][8]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[9] I1=cpu.reg_op1[8] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[11] I1=cpu.reg_op1[10] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][10]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][14]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][12]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][12]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[13] I1=cpu.reg_op1[12] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][12]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[15] I1=cpu.reg_op1[14] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][14]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][0] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][4]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][6]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][4]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[5] I1=cpu.reg_op1[4] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[7] I1=cpu.reg_op1[6] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][0] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][2]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu.reg_op1[3] I1=cpu.reg_op1[2] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[1] I1=cpu.reg_op1[0] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][16]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][8]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][16]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][20]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][16]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][18]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][16]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][16]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[17] I1=cpu.reg_op1[16] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][16]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[19] I1=cpu.reg_op1[18] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][18]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][22]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][20]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][20]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[21] I1=cpu.reg_op1[20] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][20]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[23] I1=cpu.reg_op1[22] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][22]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][28]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][24]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][16]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][26]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][24]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][24]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[25] I1=cpu.reg_op1[24] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][24]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[27] I1=cpu.reg_op1[26] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][26]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][30]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][28]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][28]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[29] I1=cpu.reg_op1[28] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][28]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[31] I1=cpu.reg_op1[30] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][30]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$n5521 I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.is_compare I1=cpu.is_lui_auipc_jal_jalr_addi_add_sub I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I3=$false O=$abc$57322$n5521
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu.instr_and I1=cpu.instr_andi I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.instr_or I1=cpu.instr_ori I2=$false I3=$false O=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[0] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13826_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[0] I3=cpu.reg_op2[0] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26286[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[0] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[0] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5528 I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13830_Y_inv I2=$false I3=$false O=cpu.alu_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][1]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][17]_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv O=$abc$57322$n5528
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][17]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][9]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][17]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][21]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][17]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][9]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][19]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][17]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][17]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[18] I1=cpu.reg_op1[17] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][17]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[20] I1=cpu.reg_op1[19] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][19]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][23]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][21]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][21]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[22] I1=cpu.reg_op1[21] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][21]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[24] I1=cpu.reg_op1[23] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][23]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][29] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][25]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][17]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][27]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][25]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][25]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[26] I1=cpu.reg_op1[25] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][25]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[28] I1=cpu.reg_op1[27] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][27]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$n5542 I2=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][29]_inv I3=cpu.reg_op2[1] O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=cpu.reg_op2[0] I1=cpu.reg_op1[31] I2=$false I3=$false O=$abc$57322$n5542
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.instr_srai I1=cpu.instr_sra I2=cpu.reg_op1[31] I3=$false O=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=cpu.reg_op1[30] I1=cpu.reg_op1[29] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][29]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][1]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][1]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][5]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][1]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][3]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][1]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[2] I1=cpu.reg_op1[1] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[4] I1=cpu.reg_op1[3] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][7]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][5]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[6] I1=cpu.reg_op1[5] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[8] I1=cpu.reg_op1[7] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][13]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][9]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][11]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][9]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][9]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[10] I1=cpu.reg_op1[9] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][9]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[12] I1=cpu.reg_op1[11] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][11]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][15]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][13]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][13]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op1[14] I1=cpu.reg_op1[13] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][13]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu.reg_op1[16] I1=cpu.reg_op1[15] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][15]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[1] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[1] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26279[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13830_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[1] I3=cpu.reg_op2[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26279[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[1] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[1] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5564 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26272[1] I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[2] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26272[0]_inv O=cpu.alu_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][18]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][2]_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv O=$abc$57322$n5564
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][2]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][2]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][6]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][2]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][2]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][4]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][6]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][8]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][14]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][10]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][12]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][10]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][10]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][16]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][14]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][14]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][18]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][10]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][18]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][22]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][18]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][10]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][20]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][18]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][18]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][24]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][22]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][22]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][30] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][26]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][18]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][28]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][26]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][26]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][30]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[2] I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26272[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[2] I3=cpu.reg_op2[2] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26272[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[2] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[2] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5583 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26265[1] I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[3] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26265[0]_inv O=cpu.alu_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][19]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][3]_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv O=$abc$57322$n5583
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][3]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][3]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][7]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][3]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][5]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][3]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][9]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][7]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][15]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][11]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][13]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][11]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][11]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][15]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][17]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][15]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][19] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][11]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][19]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][23]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][19]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][11]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][21]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][19]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][19]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][25]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][23]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][23]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][31]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][27]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][29]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][27]_inv I2=cpu.reg_op2[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][27]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op2[1] I1=$abc$57322$n5542 I2=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][31]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[3] I2=cpu.reg_op2[3] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26265[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[3] I3=cpu.reg_op2[3] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26265[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[3] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[3] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5602 I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13833_Y_inv I2=$false I3=$false O=cpu.alu_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][4]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][20]_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv O=$abc$57322$n5602
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][20]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][12]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][20]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][24]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][20]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][12]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][28]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][20]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][4]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][4]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][4]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][8]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][16]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][12]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[4] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[4] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26258[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13833_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[4] I3=cpu.reg_op2[4] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26258[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[4] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[4] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5613 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26251[1] I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[5] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26251[0]_inv O=cpu.alu_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][5]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][21]_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv O=$abc$57322$n5613
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][21]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][13]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][21]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][25]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][21]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][13]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][29] I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][21]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][5]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][5]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][9]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][5]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][13]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][17]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[5] I2=cpu.reg_op2[5] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26251[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[5] I3=cpu.reg_op2[5] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26251[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[5] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[5] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][22]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][6]_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv O=$abc$57322$n5624
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][6]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][6]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][10]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][6]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][18]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][14]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][22]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][14]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][22]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][26]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][22]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][14]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][30] I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][22]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=cpu.reg_op1[6] I2=cpu.reg_op2[6] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13824_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[6] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[6] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5636 I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[7] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26240_inv I3=$false O=cpu.alu_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][23]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][7]_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv O=$abc$57322$n5636
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][7]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][7]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][11]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][7]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][19]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][15]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$n5642 I1=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I2=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][15]_inv I3=cpu.reg_op2[3] O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][23]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][27]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][23]_inv I2=cpu.reg_op2[2] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][15]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu.reg_op2[1] I1=cpu.reg_op2[2] I2=$abc$57322$n5542 I3=$false O=$abc$57322$n5642
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[7] I2=cpu.reg_op2[7] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26237[0]_inv O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26240_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[7] I3=cpu.reg_op2[7] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26237[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[7] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[7] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5647 I1=$abc$57322$n5649 I2=$false I3=$false O=cpu.alu_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][8]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][0]_inv I2=cpu.reg_op2[3] I3=$abc$57322$n5648 O=$abc$57322$n5647
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv I2=$false I3=$false O=$abc$57322$n5648
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][24]_inv I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13837_Y_inv O=$abc$57322$n5649
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][16]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][24]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[8] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[8] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26230[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13837_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[8] I3=cpu.reg_op2[8] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26230[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[8] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[8] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5655 I1=$abc$57322$n5657 I2=$abc$57322$n5658 I3=$abc$57322$n5659 O=cpu.alu_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][25]_inv I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv I2=cpu.reg_op2[4] I3=$false O=$abc$57322$n5655
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][17]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][25]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][1]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][9]_inv I2=cpu.reg_op2[3] I3=$abc$57322$n5648 O=$abc$57322$n5657
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=cpu.reg_op1[9] I3=cpu.reg_op2[9] O=$abc$57322$n5658
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=cpu.reg_op1[9] I1=cpu.reg_op2[9] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[9] O=$abc$57322$n5659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[9] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[9] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv I1=$abc$57322$cpu.alu_shr[10]_inv I2=$abc$57322$n5665 I3=$abc$57322$n5666 O=cpu.alu_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][26]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][10]_inv I2=cpu.reg_op2[4] I3=$false O=$abc$57322$cpu.alu_shr[10]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][10]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][2]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][10]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][18]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][26]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=cpu.reg_op1[10] I3=cpu.reg_op2[10] O=$abc$57322$n5665
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=cpu.reg_op1[10] I1=cpu.reg_op2[10] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[10] O=$abc$57322$n5666
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[10] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[10] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5669 I1=$abc$57322$n5671 I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13840_Y_inv I3=$false O=cpu.alu_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][27]_inv I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv I2=cpu.reg_op2[4] I3=$false O=$abc$57322$n5669
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][19] I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][27]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][11]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][3]_inv I2=cpu.reg_op2[3] I3=$abc$57322$n5648 O=$abc$57322$n5671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[11] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[11] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26209[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13840_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[11] I3=cpu.reg_op2[11] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26209[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[11] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[11] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5676 I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[12] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26205_inv I3=$false O=cpu.alu_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][12]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][28]_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv O=$abc$57322$n5676
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][20]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][28]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][4]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][12]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][12]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[12] I2=cpu.reg_op2[12] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26202[0]_inv O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26205_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[12] I3=cpu.reg_op2[12] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26202[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[12] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[12] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5683 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26195[1] I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[13] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26195[0]_inv O=cpu.alu_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][13]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][29]_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv O=$abc$57322$n5683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][21]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][29]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][5]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][13]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][13]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[13] I2=cpu.reg_op2[13] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26195[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[13] I3=cpu.reg_op2[13] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26195[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[13] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[13] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5690 I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[14] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26191_inv I3=$false O=cpu.alu_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][30]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][14]_inv I2=cpu.reg_op2[4] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv O=$abc$57322$n5690
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][14]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][6]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][14]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][22]_inv I2=cpu.reg_op2[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][30]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[14] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26188[0]_inv I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26191_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[14] I3=cpu.reg_op2[14] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26188[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[14] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[14] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5697 I1=$abc$57322$n5698 I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[15] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26184_inv O=cpu.alu_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][15]_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][7]_inv I2=cpu.reg_op2[3] I3=$abc$57322$n5648 O=$abc$57322$n5697
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][31] I2=cpu.reg_op2[4] I3=$false O=$abc$57322$n5698
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.reg_op2[3] I1=$abc$57322$n5642 I2=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I3=$false O=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[15] I2=cpu.reg_op2[15] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26181[0]_inv O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26184_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[15] I3=cpu.reg_op2[15] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26181[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[15] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[15] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][16]_inv I2=$abc$57322$n5704 I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13845_Y_inv O=cpu.alu_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv I3=$false O=$abc$57322$n5704
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[16] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[16] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26174[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13845_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[16] I3=cpu.reg_op2[16] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26174[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[16] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[16] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5709 I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[17] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26170_inv I3=$false O=cpu.alu_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][17]_inv I2=$abc$57322$n5704 I3=$false O=$abc$57322$n5709
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[17] I2=cpu.reg_op2[17] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26167[0]_inv O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26170_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[17] I3=cpu.reg_op2[17] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26167[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[17] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[17] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5714 I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[18] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26163_inv I3=$false O=cpu.alu_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][18]_inv I2=$abc$57322$n5704 I3=$false O=$abc$57322$n5714
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[18] I2=cpu.reg_op2[18] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26160[0]_inv O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26163_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[18] I3=cpu.reg_op2[18] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26160[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[18] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[18] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5719 I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[19] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26156_inv I3=$false O=cpu.alu_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][19]_inv I2=$abc$57322$n5704 I3=$false O=$abc$57322$n5719
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[19] I2=cpu.reg_op2[19] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26153[0]_inv O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26156_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[19] I3=cpu.reg_op2[19] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26153[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[19] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[19] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][20]_inv I2=$abc$57322$n5704 I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13849_Y_inv O=cpu.alu_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[20] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[20] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26146[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13849_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[20] I3=cpu.reg_op2[20] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26146[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[20] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[20] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][21]_inv I2=$abc$57322$n5704 I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13850_Y_inv O=cpu.alu_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[21] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[21] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26139[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13850_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[21] I3=cpu.reg_op2[21] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26139[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[21] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[21] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][22]_inv I2=$abc$57322$n5704 I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13851_Y_inv O=cpu.alu_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[22] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[22] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26132[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13851_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[22] I3=cpu.reg_op2[22] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26132[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[22] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[22] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5736 I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[23] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26128_inv I3=$false O=cpu.alu_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][23]_inv I2=$abc$57322$n5704 I3=$false O=$abc$57322$n5736
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[23] I2=cpu.reg_op2[23] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26125[0]_inv O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26128_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[23] I3=cpu.reg_op2[23] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26125[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[23] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[23] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][24]_inv I2=$abc$57322$n5704 I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13853_Y_inv O=cpu.alu_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[24] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[24] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26118[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13853_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[24] I3=cpu.reg_op2[24] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26118[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[24] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[24] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][25]_inv I2=$abc$57322$n5704 I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13854_Y_inv O=cpu.alu_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[25] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[25] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26111[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13854_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[25] I3=cpu.reg_op2[25] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26111[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[25] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[25] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][26]_inv I2=$abc$57322$n5704 I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13855_Y_inv O=cpu.alu_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[26] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[26] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26104[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13855_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[26] I3=cpu.reg_op2[26] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26104[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[26] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[26] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][27]_inv I2=$abc$57322$n5704 I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13856_Y_inv O=cpu.alu_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[27] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[27] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26097[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13856_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[27] I3=cpu.reg_op2[27] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26097[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[27] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[27] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][28]_inv I2=$abc$57322$n5704 I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13857_Y_inv O=cpu.alu_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[28] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[28] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26090[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13857_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[28] I3=cpu.reg_op2[28] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26090[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[28] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[28] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5761 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26083[0]_inv I2=$abc$57322$n5763 I3=$false O=cpu.alu_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][29]_inv I2=$abc$57322$n5704 I3=$false O=$abc$57322$n5761
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[29] I3=cpu.reg_op2[29] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$26083[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op1[29] I2=cpu.reg_op2[29] I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[29] O=$abc$57322$n5763
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101011
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[29] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[29] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][30]_inv I2=$abc$57322$n5704 I3=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13859_Y_inv O=cpu.alu_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[30] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[30] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$24293[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13859_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[30] I3=cpu.reg_op2[30] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$24293[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[30] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[30] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][31] I1=$abc$57322$n5704 I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13860_Y_inv I3=$false O=cpu.alu_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$auto$alumacc.cc:490:replace_alu$6628[31] I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[31] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$24300[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13860_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv I1=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv I2=cpu.reg_op1[31] I3=cpu.reg_op2[31] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$24300[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[31] I1=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[31] I2=cpu.instr_sub I3=cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_op2[8] I1=cpu.reg_op2[0] I2=cpu.mem_wordsize[1] I3=$false O=cpu.mem_la_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op2[9] I1=cpu.reg_op2[1] I2=cpu.mem_wordsize[1] I3=$false O=cpu.mem_la_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op2[10] I1=cpu.reg_op2[2] I2=cpu.mem_wordsize[1] I3=$false O=cpu.mem_la_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op2[11] I1=cpu.reg_op2[3] I2=cpu.mem_wordsize[1] I3=$false O=cpu.mem_la_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op2[12] I1=cpu.reg_op2[4] I2=cpu.mem_wordsize[1] I3=$false O=cpu.mem_la_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op2[13] I1=cpu.reg_op2[5] I2=cpu.mem_wordsize[1] I3=$false O=cpu.mem_la_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op2[14] I1=cpu.reg_op2[6] I2=cpu.mem_wordsize[1] I3=$false O=cpu.mem_la_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op2[15] I1=cpu.reg_op2[7] I2=cpu.mem_wordsize[1] I3=$false O=cpu.mem_la_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.reg_op2[16] I1=cpu.reg_op2[0] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[17] I1=cpu.reg_op2[1] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[18] I1=cpu.reg_op2[2] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[19] I1=cpu.reg_op2[3] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[20] I1=cpu.reg_op2[4] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[21] I1=cpu.reg_op2[5] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[22] I1=cpu.reg_op2[6] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[23] I1=cpu.reg_op2[7] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[24] I1=cpu.mem_la_wdata[8] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[25] I1=cpu.mem_la_wdata[9] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[26] I1=cpu.mem_la_wdata[10] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[27] I1=cpu.mem_la_wdata[11] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[28] I1=cpu.mem_la_wdata[12] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[29] I1=cpu.mem_la_wdata[13] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[30] I1=cpu.mem_la_wdata[14] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=cpu.reg_op2[31] I1=cpu.mem_la_wdata[15] I2=cpu.mem_wordsize[0] I3=cpu.mem_wordsize[1] O=cpu.mem_la_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[0] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[0] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28698_inv O=cpu.cpuregs_wrdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[0] I1=cpu.alu_out_q[0] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_next_pc[0] I1=cpu.latched_compr I2=cpu.irq_state[0] I3=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[0] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28698_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.irq_mask[0] I1=cpu.irq_state[1] I2=cpu.irq_pending[0] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$n5802 I1=$abc$57322$n5804 I2=$false I3=$false O=cpu.cpuregs_wrdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.reg_pc[1] I2=cpu.latched_compr I3=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[1] O=$abc$57322$n5802
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011010111
.gate SB_LUT4 I0=cpu.irq_mask[1] I1=cpu.irq_state[1] I2=cpu.irq_pending[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[1] I2=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[1]_inv I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$n5804
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[2] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[2] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28690_inv O=cpu.cpuregs_wrdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[2] I1=cpu.alu_out_q[2] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[2] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[2] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28690_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[3] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[3] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28686_inv O=cpu.cpuregs_wrdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[3] I1=cpu.alu_out_q[3] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[3] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[3] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28686_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28682_inv I1=$abc$57322$n5813 I2=$false I3=$false O=cpu.cpuregs_wrdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[4] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[4] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28682_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1453$1875_Y I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[4] I2=$abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[4]_inv I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$n5813
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$57322$n5815 I1=$abc$57322$n5817 I2=$false I3=$false O=cpu.cpuregs_wrdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=cpu.irq_mask[5] I1=cpu.irq_state[1] I2=cpu.irq_pending[5] I3=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[5] O=$abc$57322$n5815
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=cpu.reg_out[5] I1=cpu.alu_out_q[5] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_next_pc[5] I1=cpu.irq_state[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[5] O=$abc$57322$n5817
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[6] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[6] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28674_inv O=cpu.cpuregs_wrdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[6] I1=cpu.alu_out_q[6] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[6] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[6] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28674_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[7] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[7] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28670_inv O=cpu.cpuregs_wrdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[7] I1=cpu.alu_out_q[7] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[7] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[7] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28670_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[8] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[8] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28666_inv O=cpu.cpuregs_wrdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[8] I1=cpu.alu_out_q[8] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_next_pc[8] I1=cpu.irq_state[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[8] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28666_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu.irq_mask[8] I1=cpu.irq_state[1] I2=cpu.irq_pending[8] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[9] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[9] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28662_inv O=cpu.cpuregs_wrdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[9] I1=cpu.alu_out_q[9] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[9] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[9] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28662_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[10] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[10] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28658_inv O=cpu.cpuregs_wrdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[10] I1=cpu.alu_out_q[10] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[10] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[10] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28658_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[11] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[11] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28654_inv O=cpu.cpuregs_wrdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[11] I1=cpu.alu_out_q[11] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_next_pc[11] I1=cpu.irq_state[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[11] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28654_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu.irq_mask[11] I1=cpu.irq_state[1] I2=cpu.irq_pending[11] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[12] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[12] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28650_inv O=cpu.cpuregs_wrdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[12] I1=cpu.alu_out_q[12] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[12] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[12] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28650_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[13] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[13] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28646_inv O=cpu.cpuregs_wrdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[13] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[13] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28646_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.reg_out[13] I1=cpu.alu_out_q[13] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[14] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[14] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28642_inv O=cpu.cpuregs_wrdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[14] I1=cpu.alu_out_q[14] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_next_pc[14] I1=cpu.irq_state[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[14] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28642_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu.irq_mask[14] I1=cpu.irq_state[1] I2=cpu.irq_pending[14] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[15] I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14742_Y_inv I3=$false O=cpu.cpuregs_wrdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu.reg_next_pc[15] I1=cpu.irq_state[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[15] I3=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[15] O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14742_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=cpu.reg_out[15] I1=cpu.alu_out_q[15] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_mask[15] I1=cpu.irq_state[1] I2=cpu.irq_pending[15] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[16] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[16] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28634_inv O=cpu.cpuregs_wrdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[16] I1=cpu.alu_out_q[16] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[16] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[16] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28634_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[17] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[17] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28630_inv O=cpu.cpuregs_wrdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[17] I1=cpu.alu_out_q[17] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[17] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[17] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28630_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[18] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[18] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28626_inv O=cpu.cpuregs_wrdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[18] I1=cpu.alu_out_q[18] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[18] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[18] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28626_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[19] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[19] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28622_inv O=cpu.cpuregs_wrdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[19] I1=cpu.alu_out_q[19] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[19] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[19] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28622_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[20] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[20] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28618_inv O=cpu.cpuregs_wrdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[20] I1=cpu.alu_out_q[20] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[20] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[20] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28618_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[21] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[21] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28614_inv O=cpu.cpuregs_wrdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[21] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[21] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28614_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.reg_out[21] I1=cpu.alu_out_q[21] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n5871 I1=$abc$57322$n5873 I2=$false I3=$false O=cpu.cpuregs_wrdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=cpu.irq_mask[22] I1=cpu.irq_state[1] I2=cpu.irq_pending[22] I3=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[22] O=$abc$57322$n5871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=cpu.reg_out[22] I1=cpu.alu_out_q[22] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_next_pc[22] I1=cpu.irq_state[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[22] O=$abc$57322$n5873
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[23] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[23] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28606_inv O=cpu.cpuregs_wrdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[23] I1=cpu.alu_out_q[23] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[23] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[23] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28606_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n5878 I1=$abc$57322$n5879 I2=$false I3=$false O=cpu.cpuregs_wrdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=cpu.reg_next_pc[24] I1=cpu.irq_state[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[24] O=$abc$57322$n5878
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.irq_mask[24] I1=cpu.irq_state[1] I2=cpu.irq_pending[24] I3=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[24] O=$abc$57322$n5879
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=cpu.reg_out[24] I1=cpu.alu_out_q[24] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[25] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[25] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28598_inv O=cpu.cpuregs_wrdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[25] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[25] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28598_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.reg_out[25] I1=cpu.alu_out_q[25] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[26] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[26] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28594_inv O=cpu.cpuregs_wrdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[26] I1=cpu.alu_out_q[26] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[26] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[26] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28594_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[27] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[27] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28590_inv O=cpu.cpuregs_wrdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[27] I1=cpu.alu_out_q[27] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.reg_next_pc[27] I1=cpu.irq_state[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[27] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28590_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu.irq_mask[27] I1=cpu.irq_state[1] I2=cpu.irq_pending[27] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[28] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[28] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28586_inv O=cpu.cpuregs_wrdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[28] I1=cpu.alu_out_q[28] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[28] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[28] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28586_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[29] I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14756_Y_inv I3=$false O=cpu.cpuregs_wrdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu.reg_next_pc[29] I1=cpu.irq_state[0] I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[29] I3=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[29] O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14756_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=cpu.reg_out[29] I1=cpu.alu_out_q[29] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_mask[29] I1=cpu.irq_state[1] I2=cpu.irq_pending[29] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[30] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[30] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28578_inv O=cpu.cpuregs_wrdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[30] I1=cpu.alu_out_q[30] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[30] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[30] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28578_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[31] I1=$abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[31] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28574_inv O=cpu.cpuregs_wrdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_out[31] I1=cpu.alu_out_q[31] I2=cpu.latched_stalu I3=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y O=$abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.irq_state[0] I1=cpu.reg_next_pc[31] I2=$abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[31] I3=cpu.irq_state[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$28574_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[0] I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[0] I3=$abc$57322$n5906 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=cpu.reg_op1[0] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[0] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n3602 I1=$abc$57322$techmap\cpu.$procmux$3623_Y[0]_inv I2=$abc$57322$n5907 I3=$false O=$abc$57322$n5906
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[0] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[0]_inv I3=cpu.cpu_state[2] O=$abc$57322$n5907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[0] I2=cpu.cpuregs_rs1[0] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n3681 I1=cpu.cpu_state[0] I2=cpu.cpu_state[1] I3=cpu.cpu_state[3] O=$abc$57322$n5909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.reg_op1[4] I1=cpu.reg_op1[1] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$techmap\cpu.$procmux$3623_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I1=cpu.instr_srl I2=cpu.instr_srli I3=$false O=$abc$57322$n5911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$57322$n5919 I1=$abc$57322$n5917 I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[1] I3=$abc$57322$n5914 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=cpu.reg_op1[1] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[1] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.cpu_state[2] I1=$abc$57322$techmap\cpu.$procmux$3635_Y[1]_inv I2=$abc$57322$n5916 I3=$false O=$abc$57322$n5914
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[1] I2=cpu.cpuregs_rs1[1] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[1] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[1] O=$abc$57322$n5916
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[2] I1=$abc$57322$n5911 I2=$abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[1] I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n5917
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I1=cpu.reg_op1[0] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n5911 I1=cpu.reg_op1[5] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] I3=$abc$57322$n3602 O=$abc$57322$n5919
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$57322$n5927 I1=$abc$57322$n5925 I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[2] I3=$abc$57322$n5922 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=cpu.reg_op1[2] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[2] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.cpu_state[2] I1=$abc$57322$techmap\cpu.$procmux$3635_Y[2]_inv I2=$abc$57322$n5924 I3=$false O=$abc$57322$n5922
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[2] I2=cpu.cpuregs_rs1[2] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[2] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[2] O=$abc$57322$n5924
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[3] I1=$abc$57322$n5911 I2=$abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[2] I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n5925
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I1=cpu.reg_op1[1] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n5911 I1=cpu.reg_op1[6] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] I3=$abc$57322$n3602 O=$abc$57322$n5927
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$57322$n5935 I1=$abc$57322$n5933 I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[3] I3=$abc$57322$n5930 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=cpu.reg_op1[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[3] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.cpu_state[2] I1=$abc$57322$techmap\cpu.$procmux$3635_Y[3]_inv I2=$abc$57322$n5932 I3=$false O=$abc$57322$n5930
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[3] I2=cpu.cpuregs_rs1[3] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[3] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[3] O=$abc$57322$n5932
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[4] I1=$abc$57322$n5911 I2=$abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[3] I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n5933
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I1=cpu.reg_op1[2] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n5911 I1=cpu.reg_op1[7] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] I3=$abc$57322$n3602 O=$abc$57322$n5935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=cpu.reg_op1[4] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[4] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[4] I2=cpu.cpuregs_rs1[4] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[4] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[4] O=$abc$57322$n5943
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[5] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[5] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[5] I2=cpu.cpuregs_rs1[5] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[5] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[5] O=$abc$57322$n5951
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[6] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[6] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[6] I2=cpu.cpuregs_rs1[6] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[6] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[6] O=$abc$57322$n5959
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[7] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[7] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[7] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[7]_inv I3=cpu.cpu_state[2] O=$abc$57322$n5966
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[7] I2=cpu.cpuregs_rs1[7] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cpu.reg_op1[8] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[8] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[8] I2=cpu.cpuregs_rs1[8] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[8] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[8] O=$abc$57322$n5975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[9] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[9] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[9] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[9]_inv I3=cpu.cpu_state[2] O=$abc$57322$n5982
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[9] I2=cpu.cpuregs_rs1[9] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[9]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cpu.reg_op1[10] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[10] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[10] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[10]_inv I3=cpu.cpu_state[2] O=$abc$57322$n5990
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[10] I2=cpu.cpuregs_rs1[10] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[10]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cpu.reg_op1[11] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[11] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[11] I2=cpu.cpuregs_rs1[11] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[11]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[11] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[11] O=$abc$57322$n5999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[12] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[12] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[12] I2=cpu.cpuregs_rs1[12] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[12]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[12] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[12] O=$abc$57322$n6007
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[13] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[13] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[13] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[13]_inv I3=cpu.cpu_state[2] O=$abc$57322$n6014
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[13] I2=cpu.cpuregs_rs1[13] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[13]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cpu.reg_op1[14] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[14] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[14] I2=cpu.cpuregs_rs1[14] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[14]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[14] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[14] O=$abc$57322$n6023
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[15] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[15] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[15] I2=cpu.cpuregs_rs1[15] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[15]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[15] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[15] O=$abc$57322$n6031
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[16] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[16] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[16] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[16]_inv I3=cpu.cpu_state[2] O=$abc$57322$n6038
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[16] I2=cpu.cpuregs_rs1[16] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[16]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cpu.reg_op1[17] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[17] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[17] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[17]_inv I3=cpu.cpu_state[2] O=$abc$57322$n6046
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[17] I2=cpu.cpuregs_rs1[17] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[17]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cpu.reg_op1[18] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[18] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[18] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[18]_inv I3=cpu.cpu_state[2] O=$abc$57322$n6054
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[18] I2=cpu.cpuregs_rs1[18] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[18]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cpu.reg_op1[19] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[19] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[19] I2=cpu.cpuregs_rs1[19] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[19]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[19] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[19] O=$abc$57322$n6063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[20] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[20] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[20] I2=cpu.cpuregs_rs1[20] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[20]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[20] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[20] O=$abc$57322$n6071
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[21] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[21] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[21] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[21]_inv I3=cpu.cpu_state[2] O=$abc$57322$n6078
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[21] I2=cpu.cpuregs_rs1[21] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[21]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cpu.reg_op1[22] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[22] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[22] I2=cpu.cpuregs_rs1[22] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[22]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[22] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[22] O=$abc$57322$n6087
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[23] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[23] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[23] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[23]_inv I3=cpu.cpu_state[2] O=$abc$57322$n6094
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[23] I2=cpu.cpuregs_rs1[23] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[23]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cpu.reg_op1[24] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[24] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[24] I2=cpu.cpuregs_rs1[24] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[24]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[24] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[24] O=$abc$57322$n6103
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[25] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[25] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[25] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[25]_inv I3=cpu.cpu_state[2] O=$abc$57322$n6110
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[25] I2=cpu.cpuregs_rs1[25] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[25]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cpu.reg_op1[26] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[26] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[26] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[26]_inv I3=cpu.cpu_state[2] O=$abc$57322$n6118
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[26] I2=cpu.cpuregs_rs1[26] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[26]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[27] I1=$abc$57322$n6122 I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu.reg_op1[27] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[27] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.cpu_state[2] I1=$abc$57322$techmap\cpu.$procmux$3635_Y[27]_inv I2=$abc$57322$n6123 I3=$abc$57322$n6128 O=$abc$57322$n6122
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3620.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$11428_Y[27]_inv I1=$abc$57322$techmap$techmap\cpu.$procmux$3615.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$11428_Y[27]_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] I3=$abc$57322$n3602 O=$abc$57322$n6123
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I1=cpu.reg_op1[26] I2=$abc$57322$n5911 I3=cpu.reg_op1[28] O=$abc$57322$techmap$techmap\cpu.$procmux$3615.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$11428_Y[27]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=cpu.reg_op1[23] I1=cpu.reg_op1[31] I2=$abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11429_Y[30] I3=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3620.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$11428_Y[27]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=cpu.instr_srli I1=cpu.instr_srl I2=cpu.reg_op1[31] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11429_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[27] I2=cpu.cpuregs_rs1[27] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[27]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[27] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[27] O=$abc$57322$n6128
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[28] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[28] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_srl I1=cpu.instr_srli I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=cpu.reg_op1[31] O=$abc$57322$n6134
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[28] I2=$abc$57322$techmap\cpu.$procmux$3635_Y[28]_inv I3=cpu.cpu_state[2] O=$abc$57322$n6136
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[28] I2=cpu.cpuregs_rs1[28] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[28]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cpu.reg_op1[29] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[29] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[29] I2=cpu.cpuregs_rs1[29] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[29]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[29] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[29] O=$abc$57322$n6145
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.reg_op1[30] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[30] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[30] I2=cpu.cpuregs_rs1[30] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[30]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[30] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[30] O=$abc$57322$n6153
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[31] I1=$abc$57322$n6156 I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu.reg_op1[31] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[31] I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.cpu_state[2] I1=$abc$57322$techmap\cpu.$procmux$3635_Y[31]_inv I2=$abc$57322$n6157 I3=$abc$57322$n6160 O=$abc$57322$n6156
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$n6134 I1=$abc$57322$n6158 I2=$abc$57322$n3602 I3=$false O=$abc$57322$n6157
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=cpu.reg_op1[27] I1=cpu.reg_op1[30] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n6158
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=cpu.instr_lui I1=cpu.reg_pc[31] I2=cpu.cpuregs_rs1[31] I3=cpu.is_lui_auipc_jal O=$abc$57322$techmap\cpu.$procmux$3635_Y[31]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[31] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[31] O=$abc$57322$n6160
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6286_inv I1=cpu.mem_wordsize[0] I2=$abc$57322$n6162 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3487.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16015_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.instr_lhu I1=cpu.instr_lh I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$3487.$and$/usr/local/bin/../share/yosys/techmap.v:434$16016_Y[0] O=$abc$57322$n6162
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.instr_sh I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3487.$and$/usr/local/bin/../share/yosys/techmap.v:434$16016_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[1] I1=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6286_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$3487.$and$/usr/local/bin/../share/yosys/techmap.v:434$16016_Y[1] I3=$abc$57322$n6166 O=$abc$57322$techmap$techmap\cpu.$procmux$3487.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16015_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=cpu.mem_wordsize[1] I1=cpu.instr_sb I2=$abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0] I3=cpu.cpu_state[5] O=$abc$57322$techmap$techmap\cpu.$procmux$3487.$and$/usr/local/bin/../share/yosys/techmap.v:434$16016_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cpu.instr_lb I1=cpu.instr_lbu I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv I3=$false O=$abc$57322$n6166
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$57322$n3696 I1=$abc$57322$techmap\cpu.$procmux$3139_Y I2=$abc$57322$n6168 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3105.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8994_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0] I1=$abc$57322$n3678 I2=$abc$57322$n6169 I3=$abc$57322$n3688 O=$abc$57322$n6168
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu.cpu_state[1] I1=cpu.cpu_state[3] I2=cpu.latched_store I3=$abc$57322$n6170 O=$abc$57322$n6169
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=cpu.cpu_state[0] I1=cpu.cpu_state[5] I2=cpu.cpu_state[2] I3=$false O=$abc$57322$n6170
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=cpu.cpu_state[1] I1=cpu.is_lbu_lhu_lw I2=cpu.latched_is_lu I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29506_inv O=$abc$57322$techmap$techmap\cpu.$procmux$3016.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13248_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=cpu.cpu_state[1] I1=cpu.instr_lh I2=cpu.latched_is_lh I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29506_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2998.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13248_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[0] I1=$abc$57322$n6180 I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$n6176 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30080[1] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30080[0]_inv I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=cpu.instr_getq I1=cpu.instr_setq I2=cpu.cpuregs_rs1[0] I3=$false O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30080[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[32] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14727_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6176
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[0] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29789_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14727_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.instr_rdcycleh I1=cpu.count_cycle[32] I2=cpu.instr_rdinstr I3=cpu.count_instr[0] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29789_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[0] I2=cpu.instr_timer I3=cpu.timer[0] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30080[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.irq_pending[0] I1=cpu.cpu_state[1] I2=$abc$57322$n7199 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30527[0]_inv O=$abc$57322$n6180
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu.reg_op1[0] I1=cpu.reg_op1[1] I2=cpu.mem_wordsize[1] I3=$false O=$abc$57322$n6184
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.reg_op1[1] I1=cpu.reg_op1[0] I2=cpu.mem_wordsize[1] I3=$false O=$abc$57322$n6186
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.reg_op1[0] I2=cpu.mem_wordsize[1] I3=cpu.reg_op1[1] O=$abc$57322$n6187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111111111
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[0] I2=cpu.cpu_state[3] I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[0] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30527[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[1]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6190 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.irq_pending[1] I1=cpu.cpu_state[1] I2=$abc$57322$n6191 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30522[0]_inv O=$abc$57322$n6190
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_la_wstrb[0]_inv I1=mem_rdata[1] I2=$abc$57322$n6192 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=mem_rdata[17] I1=$abc$57322$n6187 I2=$abc$57322$n6193 I3=$false O=$abc$57322$n6192
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=mem_rdata[9] I1=$abc$57322$n6186 I2=$abc$57322$n6184 I3=mem_rdata[25] O=$abc$57322$n6193
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[1] I2=cpu.cpu_state[3] I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30522[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[1] I2=$abc$57322$n6196 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30075[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[33] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14728_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6196
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[1] I1=cpu.instr_rdinstr I2=$abc$57322$n6198 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14728_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[1] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[33] O=$abc$57322$n6198
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[1] I2=cpu.instr_timer I3=cpu.timer[1] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30075[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[2]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6201 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[2] I1=cpu.cpu_state[3] I2=$abc$57322$n6202 I3=$abc$57322$n6205 O=$abc$57322$n6201
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_la_wstrb[0]_inv I1=mem_rdata[2] I2=$abc$57322$n6203 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6202
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=mem_rdata[18] I1=$abc$57322$n6187 I2=$abc$57322$n6204 I3=$false O=$abc$57322$n6203
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=mem_rdata[10] I1=$abc$57322$n6186 I2=$abc$57322$n6184 I3=mem_rdata[26] O=$abc$57322$n6204
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[2] I2=cpu.cpu_state[1] I3=cpu.irq_pending[2] O=$abc$57322$n6205
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[2] I2=$abc$57322$n6207 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30070[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[34] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14729_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6207
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[2] I1=cpu.instr_rdinstr I2=$abc$57322$n6209 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14729_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[2] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[34] O=$abc$57322$n6209
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[2] I2=cpu.instr_timer I3=cpu.timer[2] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30070[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[3]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6212 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv I1=$abc$57322$cpu.mem_rdata_word[3]_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15522_Y[3] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30512[0]_inv O=$abc$57322$n6212
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=mem_rdata[27] I1=$abc$57322$n6184 I2=$abc$57322$n6214 I3=$false O=$abc$57322$cpu.mem_rdata_word[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mem_rdata[3] I1=$abc$57322$cpu.mem_la_wstrb[0]_inv I2=$abc$57322$n6215 I3=$false O=$abc$57322$n6214
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$57322$n6186 I1=mem_rdata[11] I2=$abc$57322$n6187 I3=mem_rdata[19] O=$abc$57322$n6215
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=cpu.cpu_state[1] I1=cpu.irq_pending[3] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15522_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.reg_op1[3] I1=cpu.cpu_state[4] I2=cpu.cpu_state[3] I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[3] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30512[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[3] I2=$abc$57322$n6219 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30065[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[35] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14730_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6219
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[3] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29777_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14730_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[35] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[3] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29777_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[3] I2=cpu.instr_timer I3=cpu.timer[3] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30065[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[4] I1=$abc$57322$n6230 I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[4] I3=$abc$57322$n6234 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[4] I2=$abc$57322$n6225 I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=cpu.timer[4] I1=cpu.instr_timer I2=$abc$57322$n6226 I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[4] O=$abc$57322$n6225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[36] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14731_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6226
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[4] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29773_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14731_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[36] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[4] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29773_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[4] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n6187 I1=mem_rdata[20] I2=$abc$57322$n6231 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6230
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=mem_rdata[4] I1=$abc$57322$cpu.mem_la_wstrb[0]_inv I2=$abc$57322$n6232 I3=$false O=$abc$57322$n6231
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=mem_rdata[12] I1=$abc$57322$n6186 I2=$abc$57322$n6184 I3=mem_rdata[28] O=$abc$57322$n6232
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[4] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[4] I2=cpu.cpu_state[1] I3=cpu.irq_pending[4] O=$abc$57322$n6234
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[5]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6236 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.reg_op1[5] I1=cpu.cpu_state[4] I2=$abc$57322$n6237 I3=$abc$57322$n6240 O=$abc$57322$n6236
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$n6187 I1=mem_rdata[21] I2=$abc$57322$n6238 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6237
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=mem_rdata[5] I1=$abc$57322$cpu.mem_la_wstrb[0]_inv I2=$abc$57322$n6239 I3=$false O=$abc$57322$n6238
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=mem_rdata[13] I1=$abc$57322$n6186 I2=$abc$57322$n6184 I3=mem_rdata[29] O=$abc$57322$n6239
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[5] I2=cpu.cpu_state[1] I3=cpu.irq_pending[5] O=$abc$57322$n6240
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[5] I2=$abc$57322$n6242 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30055[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[37] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14732_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6242
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[5] I1=cpu.instr_rdinstr I2=$abc$57322$n6244 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14732_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[5] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[37] O=$abc$57322$n6244
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[5] I2=cpu.instr_timer I3=cpu.timer[5] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30055[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[6]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6247 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.irq_pending[6] I1=cpu.cpu_state[1] I2=$abc$57322$n6248 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30497[0]_inv O=$abc$57322$n6247
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$n6187 I1=mem_rdata[22] I2=$abc$57322$n6249 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6248
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=mem_rdata[6] I1=$abc$57322$cpu.mem_la_wstrb[0]_inv I2=$abc$57322$n6250 I3=$false O=$abc$57322$n6249
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=mem_rdata[14] I1=$abc$57322$n6186 I2=$abc$57322$n6184 I3=mem_rdata[30] O=$abc$57322$n6250
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.reg_op1[6] I1=cpu.cpu_state[4] I2=cpu.cpu_state[3] I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[6] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30497[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[6] I2=$abc$57322$n6253 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30050[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[38] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6253
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[38] I1=cpu.instr_rdcycleh I2=$abc$57322$n6255 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[6] I1=cpu.instr_rdcycle I2=cpu.instr_rdinstr I3=cpu.count_instr[6] O=$abc$57322$n6255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[6] I2=cpu.instr_timer I3=cpu.timer[6] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30050[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[7] I1=$abc$57322$n6264 I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[7] I2=$abc$57322$n6259 I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=cpu.timer[7] I1=cpu.instr_timer I2=$abc$57322$n6260 I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[7] O=$abc$57322$n6259
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[39] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14734_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6260
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[7] I1=cpu.instr_rdinstr I2=$abc$57322$n6262 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14734_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[7] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[39] O=$abc$57322$n6262
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[7] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv I1=$abc$57322$cpu.mem_rdata_word[7]_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[7] I3=$abc$57322$n6269 O=$abc$57322$n6264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$57322$n6266 I1=$abc$57322$n6267 I2=$false I3=$false O=$abc$57322$cpu.mem_rdata_word[7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n6186 I1=mem_rdata[15] I2=$abc$57322$cpu.mem_la_wstrb[0]_inv I3=mem_rdata[7] O=$abc$57322$n6266
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$n6187 I1=mem_rdata[23] I2=$abc$57322$n6184 I3=mem_rdata[31] O=$abc$57322$n6267
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[7] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[7] I2=cpu.cpu_state[1] I3=cpu.irq_pending[7] O=$abc$57322$n6269
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[0]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15531_Y_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_word[8]_inv I1=$abc$57322$cpu.mem_rdata_word[7]_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3] I1=mem_rdata[24] I2=$abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y I3=mem_rdata[8] O=$abc$57322$cpu.mem_rdata_word[8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.mem_wordsize[1] I1=cpu.mem_wordsize[0] I2=cpu.reg_op1[1] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu.latched_is_lh I1=cpu.latched_is_lu I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.cpu_state[2] I1=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[8]_inv I2=$abc$57322$n6281 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15531_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[8] I2=$abc$57322$n6277 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30040[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[40] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14735_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6277
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[8] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29757_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14735_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[40] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[8] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29757_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[8] I2=cpu.instr_timer I3=cpu.timer[8] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30040[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.reg_op1[8] I1=cpu.cpu_state[4] I2=$abc$57322$n6282 I3=$false O=$abc$57322$n6281
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[8] I2=cpu.cpu_state[1] I3=cpu.irq_pending[8] O=$abc$57322$n6282
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[1]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15532_Y_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.reg_op1[9] I1=cpu.cpu_state[4] I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[9] I3=$abc$57322$n6291 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15532_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[9] I2=$abc$57322$n6286 I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[9] I2=$abc$57322$n6287 I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[9] O=$abc$57322$n6286
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[41] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14736_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6287
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[41] I1=cpu.instr_rdcycleh I2=$abc$57322$n6289 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14736_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[9] I1=cpu.instr_rdcycle I2=cpu.instr_rdinstr I3=cpu.count_instr[9] O=$abc$57322$n6289
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_timer I1=cpu.timer[9] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[9] I2=cpu.cpu_state[1] I3=cpu.irq_pending[9] O=$abc$57322$n6291
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_word[9]_inv I1=$abc$57322$cpu.mem_rdata_word[7]_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3] I1=mem_rdata[25] I2=$abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y I3=mem_rdata[9] O=$abc$57322$cpu.mem_rdata_word[9]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.irq_pending[10] I1=cpu.cpu_state[1] I2=$abc$57322$n6295 I3=$abc$57322$n6297 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_word[10]_inv I1=$abc$57322$cpu.mem_rdata_word[7]_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6295
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3] I1=mem_rdata[26] I2=$abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y I3=mem_rdata[10] O=$abc$57322$cpu.mem_rdata_word[10]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6300 I1=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15533_Y_inv I2=cpu.cpu_state[2] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30477[0]_inv O=$abc$57322$n6297
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[10] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30030[0]_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15533_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[10] I2=cpu.instr_timer I3=cpu.timer[10] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30030[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[42] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14737_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6300
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[42] I1=cpu.instr_rdcycleh I2=$abc$57322$n6302 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14737_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[10] I1=cpu.instr_rdcycle I2=cpu.instr_rdinstr I3=cpu.count_instr[10] O=$abc$57322$n6302
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.reg_op1[10] I1=cpu.cpu_state[4] I2=cpu.cpu_state[3] I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[10] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30477[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[11]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6305 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[11] I1=cpu.cpu_state[3] I2=$abc$57322$n6306 I3=$abc$57322$n6308 O=$abc$57322$n6305
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_word[11]_inv I1=$abc$57322$cpu.mem_rdata_word[7]_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6306
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3] I1=mem_rdata[27] I2=$abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y I3=mem_rdata[11] O=$abc$57322$cpu.mem_rdata_word[11]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[11] I2=cpu.cpu_state[1] I3=cpu.irq_pending[11] O=$abc$57322$n6308
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[11] I2=$abc$57322$n6310 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30025[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[11]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[43] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14738_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6310
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[11] I1=cpu.instr_rdinstr I2=$abc$57322$n6312 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14738_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[11] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[43] O=$abc$57322$n6312
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[11] I2=cpu.instr_timer I3=cpu.timer[11] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30025[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6315 I1=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[12] I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15522_Y[12] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30467[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_word[12]_inv I1=$abc$57322$cpu.mem_rdata_word[7]_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6315
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3] I1=mem_rdata[28] I2=$abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y I3=mem_rdata[12] O=$abc$57322$cpu.mem_rdata_word[12]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[12] I2=$abc$57322$n6318 I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=cpu.timer[12] I1=cpu.instr_timer I2=$abc$57322$n6319 I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[12] O=$abc$57322$n6318
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[44] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14739_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[44] I1=cpu.instr_rdcycleh I2=$abc$57322$n6321 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14739_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[12] I1=cpu.instr_rdcycle I2=cpu.instr_rdinstr I3=cpu.count_instr[12] O=$abc$57322$n6321
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[12] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.reg_op1[12] I1=cpu.cpu_state[4] I2=cpu.cpu_state[3] I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[12] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30467[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[1] I1=cpu.irq_pending[12] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15522_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n6326 I1=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[13] I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[13] I3=$abc$57322$n6335 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_word[13]_inv I1=$abc$57322$cpu.mem_rdata_word[7]_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6326
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3] I1=mem_rdata[29] I2=$abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y I3=mem_rdata[13] O=$abc$57322$cpu.mem_rdata_word[13]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[13]_inv I1=cpu.cpu_state[2] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[13] I2=$abc$57322$n6330 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30015[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[13]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[45] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14740_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6330
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[13] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29737_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14740_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[45] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[13] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29737_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[13] I2=cpu.instr_timer I3=cpu.timer[13] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30015[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[13] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[13] I2=cpu.cpu_state[1] I3=cpu.irq_pending[13] O=$abc$57322$n6335
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[6]_inv I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15537_Y_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.reg_op1[14] I1=cpu.cpu_state[4] I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[14] I3=$abc$57322$n6344 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15537_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[14] I2=$abc$57322$n6339 I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[14] I2=$abc$57322$n6340 I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[14] O=$abc$57322$n6339
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[46] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14741_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6340
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[14] I1=cpu.instr_rdinstr I2=$abc$57322$n6342 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14741_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[14] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[46] O=$abc$57322$n6342
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_timer I1=cpu.timer[14] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[14] I2=cpu.cpu_state[1] I3=cpu.irq_pending[14] O=$abc$57322$n6344
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_word[14]_inv I1=$abc$57322$cpu.mem_rdata_word[7]_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3] I1=mem_rdata[30] I2=$abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y I3=mem_rdata[14] O=$abc$57322$cpu.mem_rdata_word[14]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[2] I1=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[15]_inv I2=$abc$57322$n6356 I3=$abc$57322$n6348 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[15] I2=$abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[7]_inv I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6348
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_word[15]_inv I1=$abc$57322$cpu.mem_rdata_word[7]_inv I2=$abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3] I1=mem_rdata[31] I2=$abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y I3=mem_rdata[15] O=$abc$57322$cpu.mem_rdata_word[15]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[15] I2=$abc$57322$n6352 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30005[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[15]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[47] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14742_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6352
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[47] I1=cpu.instr_rdcycleh I2=$abc$57322$n6354 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14742_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[15] I1=cpu.instr_rdcycle I2=cpu.instr_rdinstr I3=cpu.count_instr[15] O=$abc$57322$n6354
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[15] I2=cpu.instr_timer I3=cpu.timer[15] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30005[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[15] I2=cpu.cpu_state[1] I3=cpu.irq_pending[15] O=$abc$57322$n6356
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6358 I1=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15539_Y_inv I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[8] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6358
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_word[7]_inv I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv I2=$false I3=$false O=$abc$57322$n6359
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_word[15]_inv I1=cpu.latched_is_lh I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[16] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.reg_op1[16] I1=cpu.cpu_state[4] I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[16] I3=$abc$57322$n6369 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15539_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[16] I2=$abc$57322$n6364 I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[16] I2=$abc$57322$n6365 I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[16] O=$abc$57322$n6364
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[48] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14743_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6365
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[16] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29725_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14743_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[48] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[16] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29725_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_timer I1=cpu.timer[16] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[16] I2=cpu.cpu_state[1] I3=cpu.irq_pending[16] O=$abc$57322$n6369
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6371 I1=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[17] I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17] I3=$abc$57322$n6380 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[9] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6371
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[17] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[17] I2=$abc$57322$n6374 I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=cpu.irq_mask[17] I1=cpu.instr_maskirq I2=$abc$57322$n6375 I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17] O=$abc$57322$n6374
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[49] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14744_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6375
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[17] I1=cpu.instr_rdinstr I2=$abc$57322$n6377 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14744_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[17] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[49] O=$abc$57322$n6377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_timer I1=cpu.timer[17] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[17] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[17] I2=cpu.cpu_state[1] I3=cpu.irq_pending[17] O=$abc$57322$n6380
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.reg_op1[18] I1=cpu.cpu_state[4] I2=$abc$57322$n6382 I3=$abc$57322$n6384 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[10] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6382
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[18] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$n6387 I1=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15541_Y_inv I2=cpu.cpu_state[2] I3=$abc$57322$n6390 O=$abc$57322$n6384
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[18] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29990[0]_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15541_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[18] I2=cpu.instr_timer I3=cpu.timer[18] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29990[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[50] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14745_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6387
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[18] I1=cpu.instr_rdinstr I2=$abc$57322$n6389 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14745_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[18] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[50] O=$abc$57322$n6389
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[18] I2=cpu.cpu_state[1] I3=cpu.irq_pending[18] O=$abc$57322$n6390
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6392 I1=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15542_Y_inv I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[11] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6392
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[19] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[19] I1=cpu.cpu_state[3] I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[19] I3=$abc$57322$n6401 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15542_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[19] I2=$abc$57322$n6396 I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[19] I2=$abc$57322$n6397 I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[19] O=$abc$57322$n6396
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[51] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14746_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6397
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[19] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29713_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14746_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[51] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[19] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29713_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_timer I1=cpu.timer[19] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[19] I2=cpu.cpu_state[1] I3=cpu.irq_pending[19] O=$abc$57322$n6401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[20]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6403 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.reg_op1[20] I1=cpu.cpu_state[4] I2=$abc$57322$n6404 I3=$abc$57322$n6406 O=$abc$57322$n6403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[12] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6404
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[20] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[20] I2=cpu.cpu_state[1] I3=cpu.irq_pending[20] O=$abc$57322$n6406
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[20] I2=$abc$57322$n6408 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29980[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[20]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[52] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14747_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6408
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[20] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29709_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14747_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[52] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[20] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29709_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[20] I2=cpu.instr_timer I3=cpu.timer[20] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29980[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6413 I1=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15544_Y_inv I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[13] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6413
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[21] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.reg_op1[21] I1=cpu.cpu_state[4] I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[21] I3=$abc$57322$n6422 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15544_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[21] I2=$abc$57322$n6417 I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[21] I2=$abc$57322$n6418 I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[21] O=$abc$57322$n6417
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[53] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14748_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6418
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[53] I1=cpu.instr_rdcycleh I2=$abc$57322$n6420 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14748_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[21] I1=cpu.instr_rdcycle I2=cpu.instr_rdinstr I3=cpu.count_instr[21] O=$abc$57322$n6420
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_timer I1=cpu.timer[21] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[21] I2=cpu.cpu_state[1] I3=cpu.irq_pending[21] O=$abc$57322$n6422
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.reg_op1[22] I1=cpu.cpu_state[4] I2=$abc$57322$n6424 I3=$abc$57322$n6426 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[14] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6424
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[22] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$n6429 I1=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15545_Y_inv I2=cpu.cpu_state[2] I3=$abc$57322$n6432 O=$abc$57322$n6426
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[22] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29970[0]_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15545_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[22] I2=cpu.instr_timer I3=cpu.timer[22] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29970[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[54] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14749_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6429
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[22] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29701_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14749_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[54] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[22] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29701_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[22] I2=cpu.cpu_state[1] I3=cpu.irq_pending[22] O=$abc$57322$n6432
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[23]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6434 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.reg_op1[23] I1=cpu.cpu_state[4] I2=$abc$57322$n6435 I3=$abc$57322$n6437 O=$abc$57322$n6434
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[15] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6435
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[23] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[23] I2=cpu.cpu_state[1] I3=cpu.irq_pending[23] O=$abc$57322$n6437
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[23] I2=$abc$57322$n6439 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29965[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[23]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[55] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14750_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6439
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[55] I1=cpu.instr_rdcycleh I2=$abc$57322$n6441 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14750_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[23] I1=cpu.instr_rdcycle I2=cpu.instr_rdinstr I3=cpu.count_instr[23] O=$abc$57322$n6441
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[23] I2=cpu.instr_timer I3=cpu.timer[23] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29965[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.irq_pending[24] I1=cpu.cpu_state[1] I2=$abc$57322$n6444 I3=$abc$57322$n6446 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[16] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6444
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[24] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$n6449 I1=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15547_Y_inv I2=cpu.cpu_state[2] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30407[0]_inv O=$abc$57322$n6446
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[24] I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29960[0]_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15547_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[24] I2=cpu.instr_timer I3=cpu.timer[24] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29960[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[56] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14751_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6449
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[24] I1=cpu.instr_rdinstr I2=$abc$57322$n6451 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14751_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[24] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[56] O=$abc$57322$n6451
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.reg_op1[24] I1=cpu.cpu_state[4] I2=cpu.cpu_state[3] I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[24] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30407[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[25]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6454 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[25] I1=cpu.cpu_state[3] I2=$abc$57322$n6455 I3=$abc$57322$n6457 O=$abc$57322$n6454
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[17] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6455
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[25] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[25] I2=cpu.cpu_state[1] I3=cpu.irq_pending[25] O=$abc$57322$n6457
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[25] I2=$abc$57322$n6459 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29955[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[25]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[57] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14752_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6459
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[25] I1=cpu.instr_rdinstr I2=$abc$57322$n6461 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14752_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[25] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[57] O=$abc$57322$n6461
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[25] I2=cpu.instr_timer I3=cpu.timer[25] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29955[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[26]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6464 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.irq_pending[26] I1=cpu.cpu_state[1] I2=$abc$57322$n6465 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30397[0]_inv O=$abc$57322$n6464
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[18] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6465
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[26] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.reg_op1[26] I1=cpu.cpu_state[4] I2=cpu.cpu_state[3] I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[26] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30397[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[26] I2=$abc$57322$n6469 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29950[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[26]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[58] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14753_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6469
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[26] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29685_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14753_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[58] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[26] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29685_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[26] I2=cpu.instr_timer I3=cpu.timer[26] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29950[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[27] I1=cpu.cpu_state[3] I2=$abc$57322$n6474 I3=$abc$57322$n6476 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[19] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6474
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[27] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.cpu_state[2] I1=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[27]_inv I2=$abc$57322$n6482 I3=$false O=$abc$57322$n6476
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[27] I2=$abc$57322$n6478 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29945[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[27]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[59] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14754_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6478
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[27] I1=cpu.instr_rdinstr I2=$abc$57322$n6480 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14754_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[27] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[59] O=$abc$57322$n6480
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[27] I2=cpu.instr_timer I3=cpu.timer[27] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29945[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[27] I2=cpu.cpu_state[1] I3=cpu.irq_pending[27] O=$abc$57322$n6482
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6484 I1=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15551_Y_inv I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[20] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6484
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[28] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[28] I1=cpu.cpu_state[3] I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[28] I3=$abc$57322$n6493 O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15551_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[28] I2=$abc$57322$n6488 I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=cpu.irq_mask[28] I1=cpu.instr_maskirq I2=$abc$57322$n6489 I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[28] O=$abc$57322$n6488
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[60] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14755_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6489
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_instr[28] I1=cpu.instr_rdinstr I2=$abc$57322$n6491 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14755_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[28] I1=cpu.instr_rdcycle I2=cpu.instr_rdcycleh I3=cpu.count_cycle[60] O=$abc$57322$n6491
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_timer I1=cpu.timer[28] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.cpu_state[4] I1=cpu.reg_op1[28] I2=cpu.cpu_state[1] I3=cpu.irq_pending[28] O=$abc$57322$n6493
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6495 I1=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15552_Y_inv I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[21] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6495
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[29] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.irq_pending[29] I1=cpu.cpu_state[1] I2=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[29] I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30382[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15552_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[29] I2=$abc$57322$n6499 I3=cpu.cpu_state[2] O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[29] I2=$abc$57322$n6500 I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[29] O=$abc$57322$n6499
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[61] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14756_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6500
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[29] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29673_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14756_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[61] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[29] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29673_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_timer I1=cpu.timer[29] I2=$false I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.reg_op1[29] I1=cpu.cpu_state[4] I2=cpu.cpu_state[3] I3=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[29] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30382[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[30]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6506 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.reg_op1[30] I1=cpu.cpu_state[4] I2=$abc$57322$n6507 I3=$abc$57322$n6509 O=$abc$57322$n6506
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[22] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6507
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[30] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[30] I2=cpu.cpu_state[1] I3=cpu.irq_pending[30] O=$abc$57322$n6509
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[30] I2=$abc$57322$n6511 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29930[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[30]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[62] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14757_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[30] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29669_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14757_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[62] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[30] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29669_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[30] I2=cpu.instr_timer I3=cpu.timer[30] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29930[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[31]_inv I1=cpu.cpu_state[2] I2=$abc$57322$n6516 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=cpu.reg_op1[31] I1=cpu.cpu_state[4] I2=$abc$57322$n6517 I3=$abc$57322$n6519 O=$abc$57322$n6516
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[23] I1=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23] I2=$abc$57322$n6359 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n6517
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=cpu.mem_wordsize[0] I1=cpu.mem_wordsize[1] I2=cpu.latched_is_lu I3=mem_rdata[31] O=$abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu.cpu_state[3] I1=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[31] I2=cpu.cpu_state[1] I3=cpu.irq_pending[31] O=$abc$57322$n6519
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv I1=cpu.cpuregs_rs1[31] I2=$abc$57322$n6521 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29925[0]_inv O=$abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[31]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv I1=cpu.count_instr[63] I2=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14758_Y_inv I3=$abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv O=$abc$57322$n6521
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cpu.count_cycle[31] I1=cpu.instr_rdcycle I2=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29665_inv I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14758_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu.count_cycle[63] I1=cpu.instr_rdcycleh I2=cpu.instr_rdinstr I3=cpu.count_instr[31] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29665_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu.instr_maskirq I1=cpu.irq_mask[31] I2=cpu.instr_timer I3=cpu.timer[31] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$29925[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[0] I2=$abc$57322$n6526 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.off_cnt[0] I1=$abc$57322$n4336 I2=$abc$57322$n6527 I3=$false O=$abc$57322$n6526
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[0] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[0] O=$abc$57322$n6527
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6529 I1=$abc$57322$n4327 I2=$false I3=$false O=$abc$57322$n6528
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=mod_ser0_ctrl_addr[0] I1=mod_ser0_ctrl_addr[1] I2=$abc$57322$n4339 I3=SRAM_A1 O=$abc$57322$n6529
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[1] I2=$abc$57322$n6531 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.off_cnt[1] I1=$abc$57322$n4336 I2=$abc$57322$n6532 I3=$false O=$abc$57322$n6531
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[1] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[1] O=$abc$57322$n6532
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[2] I2=$abc$57322$n6534 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.off_cnt[2] I1=$abc$57322$n4336 I2=$abc$57322$n6535 I3=$false O=$abc$57322$n6534
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[2] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[2] O=$abc$57322$n6535
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[3] I2=$abc$57322$n6537 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[3] I1=$abc$57322$n4326 I2=$abc$57322$n6538 I3=$false O=$abc$57322$n6537
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[3] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[3] O=$abc$57322$n6538
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[4] I2=$abc$57322$n6540 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[4] I1=$abc$57322$n4326 I2=$abc$57322$n6541 I3=$false O=$abc$57322$n6540
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[4] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[4] O=$abc$57322$n6541
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[5] I2=$abc$57322$n6543 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[5] I1=$abc$57322$n4326 I2=$abc$57322$n6544 I3=$false O=$abc$57322$n6543
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[5] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[5] O=$abc$57322$n6544
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[6] I2=$abc$57322$n6546 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[6] I1=$abc$57322$n4326 I2=$abc$57322$n6547 I3=$false O=$abc$57322$n6546
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[6] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[6] O=$abc$57322$n6547
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6549 I1=$abc$57322$n6550 I2=$false I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$n4327 I1=mod_pwm0.counter[7] I2=mod_pwm0.max_cnt[7] I3=$abc$57322$n4338 O=$abc$57322$n6549
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=mod_pwm0.on_cnt[7] I1=mod_pwm0.off_cnt[7] I2=SRAM_A1 I3=$abc$57322$n4327 O=$abc$57322$n6550
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$57322$n6552 I1=$abc$57322$n6554 I2=$false I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$n4336 I1=mod_pwm0.off_cnt[8] I2=$abc$57322$n6553 I3=mod_pwm0.counter[8] O=$abc$57322$n6552
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n4338 I1=$abc$57322$n4327 I2=$false I3=$false O=$abc$57322$n6553
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=mod_pwm0.max_cnt[8] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[8] O=$abc$57322$n6554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[9] I2=$abc$57322$n6556 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.off_cnt[9] I1=$abc$57322$n4336 I2=$abc$57322$n6557 I3=$false O=$abc$57322$n6556
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[9] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[9] O=$abc$57322$n6557
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[10] I2=$abc$57322$n6559 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[10] I1=$abc$57322$n4326 I2=$abc$57322$n6560 I3=$false O=$abc$57322$n6559
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[10] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[10] O=$abc$57322$n6560
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6562 I1=$abc$57322$n6563 I2=$false I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$n4327 I1=mod_pwm0.counter[11] I2=mod_pwm0.max_cnt[11] I3=$abc$57322$n4338 O=$abc$57322$n6562
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=mod_pwm0.on_cnt[11] I1=mod_pwm0.off_cnt[11] I2=SRAM_A1 I3=$abc$57322$n4327 O=$abc$57322$n6563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[12] I2=$abc$57322$n6565 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.off_cnt[12] I1=$abc$57322$n4336 I2=$abc$57322$n6566 I3=$false O=$abc$57322$n6565
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[12] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[12] O=$abc$57322$n6566
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[13] I2=$abc$57322$n6568 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[13] I1=$abc$57322$n4326 I2=$abc$57322$n6569 I3=$false O=$abc$57322$n6568
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[13] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[13] O=$abc$57322$n6569
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[14] I2=$abc$57322$n6571 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.off_cnt[14] I1=$abc$57322$n4336 I2=$abc$57322$n6572 I3=$false O=$abc$57322$n6571
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[14] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[14] O=$abc$57322$n6572
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[15] I2=$abc$57322$n6574 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.off_cnt[15] I1=$abc$57322$n4336 I2=$abc$57322$n6575 I3=$false O=$abc$57322$n6574
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[15] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[15] O=$abc$57322$n6575
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[16] I2=$abc$57322$n6577 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[16] I1=$abc$57322$n4326 I2=$abc$57322$n6578 I3=$false O=$abc$57322$n6577
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[16] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[16] O=$abc$57322$n6578
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=mod_pwm0.counter[17] I1=$abc$57322$n6580 I2=$abc$57322$n6528 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=mod_pwm0.on_cnt[17] I1=$abc$57322$n4326 I2=$abc$57322$n6581 I3=$false O=$abc$57322$n6580
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[17] I1=$abc$57322$n6529 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[17] O=$abc$57322$n6581
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[18] I2=$abc$57322$n6583 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.off_cnt[18] I1=$abc$57322$n4336 I2=$abc$57322$n6584 I3=$false O=$abc$57322$n6583
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[18] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[18] O=$abc$57322$n6584
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[19] I2=$abc$57322$n6586 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.off_cnt[19] I1=$abc$57322$n4336 I2=$abc$57322$n6587 I3=$false O=$abc$57322$n6586
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[19] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[19] O=$abc$57322$n6587
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[20] I2=$abc$57322$n6589 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.max_cnt[20] I1=$abc$57322$n6529 I2=$abc$57322$n6590 I3=$false O=$abc$57322$n6589
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.on_cnt[20] I1=mod_pwm0.off_cnt[20] I2=SRAM_A1 I3=$abc$57322$n4327 O=$abc$57322$n6590
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$57322$n6592 I1=$abc$57322$n6593 I2=$false I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$n4327 I1=mod_pwm0.counter[21] I2=mod_pwm0.max_cnt[21] I3=$abc$57322$n4338 O=$abc$57322$n6592
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=mod_pwm0.on_cnt[21] I1=mod_pwm0.off_cnt[21] I2=SRAM_A1 I3=$abc$57322$n4327 O=$abc$57322$n6593
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$57322$n6595 I1=$abc$57322$n6596 I2=$false I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$n4336 I1=mod_pwm0.off_cnt[22] I2=$abc$57322$n6553 I3=mod_pwm0.counter[22] O=$abc$57322$n6595
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=mod_pwm0.max_cnt[22] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[22] O=$abc$57322$n6596
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6598 I1=$abc$57322$n6599 I2=$false I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$n4327 I1=mod_pwm0.counter[23] I2=mod_pwm0.max_cnt[23] I3=$abc$57322$n4338 O=$abc$57322$n6598
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=mod_pwm0.on_cnt[23] I1=mod_pwm0.off_cnt[23] I2=SRAM_A1 I3=$abc$57322$n4327 O=$abc$57322$n6599
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[24] I2=$abc$57322$n6601 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.off_cnt[24] I1=$abc$57322$n4336 I2=$abc$57322$n6602 I3=$false O=$abc$57322$n6601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[24] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[24] O=$abc$57322$n6602
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[25] I2=$abc$57322$n6604 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[25] I1=$abc$57322$n4326 I2=$abc$57322$n6605 I3=$false O=$abc$57322$n6604
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[25] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[25] O=$abc$57322$n6605
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[26] I2=$abc$57322$n6607 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[26] I1=$abc$57322$n4326 I2=$abc$57322$n6608 I3=$false O=$abc$57322$n6607
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[26] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[26] O=$abc$57322$n6608
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[27] I2=$abc$57322$n6610 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[27] I1=$abc$57322$n4326 I2=$abc$57322$n6611 I3=$false O=$abc$57322$n6610
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[27] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[27] O=$abc$57322$n6611
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[28] I2=$abc$57322$n6613 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[28] I1=$abc$57322$n4326 I2=$abc$57322$n6614 I3=$false O=$abc$57322$n6613
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[28] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[28] O=$abc$57322$n6614
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[29] I2=$abc$57322$n6616 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.on_cnt[29] I1=$abc$57322$n4326 I2=$abc$57322$n6617 I3=$false O=$abc$57322$n6616
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[29] I1=$abc$57322$n4338 I2=$abc$57322$n4336 I3=mod_pwm0.off_cnt[29] O=$abc$57322$n6617
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6528 I1=mod_pwm0.counter[30] I2=$abc$57322$n6619 I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mod_pwm0.off_cnt[30] I1=$abc$57322$n4336 I2=$abc$57322$n6620 I3=$false O=$abc$57322$n6619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=mod_pwm0.max_cnt[30] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[30] O=$abc$57322$n6620
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6622 I1=$abc$57322$n6623 I2=$false I3=$false O=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$n4336 I1=mod_pwm0.off_cnt[31] I2=$abc$57322$n6553 I3=mod_pwm0.counter[31] O=$abc$57322$n6622
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=mod_pwm0.max_cnt[31] I1=$abc$57322$n4338 I2=$abc$57322$n4326 I3=mod_pwm0.on_cnt[31] O=$abc$57322$n6623
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=SRAM_OE I1=clk90 I2=$false I3=$false O=SRAM_WE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=sram_wrlb I1=sram_wrub I2=$false I3=$false O=SRAM_LB
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sram_wrub I1=sram_wrlb I2=$false I3=$false O=SRAM_UB
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=mod_ledstrip.ctrl_done I1=$abc$57322$n3935 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I3=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv O=$abc$57322$procmux$5396_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_done I1=$abc$57322$n4245 I2=cpu.mem_wstrb[0] I3=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv O=$abc$57322$procmux$5409_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_done I1=$abc$57322$n4245 I2=cpu.mem_wstrb[1] I3=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv O=$abc$57322$procmux$5409_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_done I1=$abc$57322$n4245 I2=cpu.mem_wstrb[2] I3=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv O=$abc$57322$procmux$5409_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_done I1=$abc$57322$n4245 I2=cpu.mem_wstrb[3] I3=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv O=$abc$57322$procmux$5409_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=mod_pwm0.ctrl_done I1=$abc$57322$n3935 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I3=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv O=$abc$57322$procmux$5422_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=mod_pwm0.ctrl_done I1=$abc$57322$n4245 I2=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I3=cpu.mem_wstrb[0] O=$abc$57322$procmux$5435_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=mod_pwm0.ctrl_done I1=$abc$57322$n4245 I2=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I3=cpu.mem_wstrb[1] O=$abc$57322$procmux$5435_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=mod_pwm0.ctrl_done I1=$abc$57322$n4245 I2=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I3=cpu.mem_wstrb[2] O=$abc$57322$procmux$5435_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=mod_pwm0.ctrl_done I1=$abc$57322$n4245 I2=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I3=cpu.mem_wstrb[3] O=$abc$57322$procmux$5435_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$n6638 I1=$abc$57322$n3935 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I3=$false O=$abc$57322$procmux$5448_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=mod_ser0.ctrl_done I1=$abc$57322$n3932 I2=$false I3=$false O=$abc$57322$n6638
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$n6638 I1=$abc$57322$n4245 I2=cpu.mem_wstrb[0] I3=$false O=$abc$57322$procmux$5461_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$n6638 I1=$abc$57322$n4245 I2=cpu.mem_wstrb[1] I3=$false O=$abc$57322$procmux$5461_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$n6638 I1=$abc$57322$n4245 I2=cpu.mem_wstrb[2] I3=$false O=$abc$57322$procmux$5461_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$n6638 I1=$abc$57322$n4245 I2=cpu.mem_wstrb[3] I3=$false O=$abc$57322$procmux$5461_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu.mem_wdata[16] I1=cpu.mem_wdata[0] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sram_state[0] I1=sram_state[1] I2=$false I3=$false O=$abc$57322$procmux$5540_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.mem_wdata[17] I1=cpu.mem_wdata[1] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[18] I1=cpu.mem_wdata[2] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[19] I1=cpu.mem_wdata[3] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[20] I1=cpu.mem_wdata[4] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[21] I1=cpu.mem_wdata[5] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[22] I1=cpu.mem_wdata[6] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[23] I1=cpu.mem_wdata[7] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[24] I1=cpu.mem_wdata[8] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[25] I1=cpu.mem_wdata[9] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[26] I1=cpu.mem_wdata[10] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[27] I1=cpu.mem_wdata[11] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[28] I1=cpu.mem_wdata[12] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[29] I1=cpu.mem_wdata[13] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[30] I1=cpu.mem_wdata[14] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu.mem_wdata[31] I1=cpu.mem_wdata[15] I2=$abc$57322$procmux$5540_Y[0] I3=$false O=$0\sram_dout[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$n4071 I1=$abc$57322$procmux$5540_Y[0] I2=$false I3=$false O=$0\sram_addr[18:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu.mem_wstrb[3] I1=cpu.mem_wstrb[1] I2=$abc$57322$procmux$5540_Y[0] I3=$abc$57322$n6662 O=$abc$57322$procmux$5510_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$logic_and$icosoc.v:468$64_Y I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I2=$false I3=$false O=$abc$57322$n6662
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.mem_wstrb[2] I1=cpu.mem_wstrb[0] I2=$abc$57322$procmux$5540_Y[0] I3=$abc$57322$n6662 O=$abc$57322$procmux$5525_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n6662 I1=$abc$57322$procmux$5540_Y[0] I2=$false I3=$false O=$abc$57322$procmux$5544_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n6662 I1=$abc$57322$procmux$5540_Y[1] I2=$false I3=$false O=$abc$57322$procmux$5544_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1680:Not$6580 I1=$abc$57322$procmux$5554.B_AND_S[1] I2=$abc$57322$n6671 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] O=$abc$57322$procmux$5588_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=mod_ledstrip.ctrl_done I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32373[2] I3=$abc$57322$n6668 O=$abc$57322$procmux$5554.B_AND_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=mod_pwm0.ctrl_done I1=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv I2=$abc$57322$n6669 I3=$abc$57322$n6638 O=$abc$57322$n6668
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=spiflash_state[0] I1=$abc$57322$n6670 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$n3971 O=$abc$57322$n6669
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=spiflash_state[1] I1=spiflash_state[2] I2=spiflash_state[3] I3=$false O=$abc$57322$n6670
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I1=$abc$57322$procmux$5889_Y I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] I3=$abc$57322$n6672 O=$abc$57322$n6671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I1=sram_state[0] I2=sram_state[1] I3=$abc$57322$eq$icosoc.v:468$61_Y O=$abc$57322$n6672
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1680:Not$6580 I1=cpu.resetn I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I3=cpu.mem_wstrb[0] O=$0$memwr$\memory$icosoc.v:459$1_EN[31:0]$38[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1680:Not$6580 I1=cpu.resetn I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I3=cpu.mem_wstrb[1] O=$0$memwr$\memory$icosoc.v:460$2_EN[31:0]$41[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1680:Not$6580 I1=cpu.resetn I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I3=cpu.mem_wstrb[2] O=$0$memwr$\memory$icosoc.v:461$3_EN[31:0]$44[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$auto$rtlil.cc:1680:Not$6580 I1=cpu.resetn I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I3=cpu.mem_wstrb[3] O=$0$memwr$\memory$icosoc.v:462$4_EN[31:0]$47[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SPI_FLASH_MISO I1=cpu.mem_wdata[0] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv I3=$false O=$0\spiflash_data[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spiflash_data[0] I1=cpu.mem_wdata[1] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv I3=$false O=$0\spiflash_data[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spiflash_data[1] I1=cpu.mem_wdata[2] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv I3=$false O=$0\spiflash_data[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spiflash_data[2] I1=cpu.mem_wdata[3] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv I3=$false O=$0\spiflash_data[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spiflash_data[3] I1=cpu.mem_wdata[4] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv I3=$false O=$0\spiflash_data[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spiflash_data[4] I1=cpu.mem_wdata[5] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv I3=$false O=$0\spiflash_data[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spiflash_data[5] I1=cpu.mem_wdata[6] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv I3=$false O=$0\spiflash_data[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spiflash_data[6] I1=cpu.mem_wdata[7] I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv I3=$false O=$0\spiflash_data[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spiflash_state[0] I1=$abc$57322$n6687 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3] I3=$abc$57322$procmux$5826_Y_inv O=$abc$57322$procmux$5834_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000010111111
.gate SB_LUT4 I0=spiflash_mosi I1=cpu.mem_wdata[1] I2=$abc$57322$n3929 I3=$false O=$abc$57322$procmux$5826_Y_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=spiflash_state[0] I1=spiflash_data[7] I2=cpu.mem_wdata[7] I3=$abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv O=$abc$57322$n6687
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=cpu.mem_wdata[2] I1=spiflash_state[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3] I3=$false O=$abc$57322$procmux$5851_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$57322$n3900 I1=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2] O=$abc$57322$procmux$5872_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$n4387 I1=$abc$57322$procmux$5889_Y I2=$false I3=$false O=$abc$57322$procmux$5898_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=debugger.state[1] I1=cpu.resetn I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[1] I1=raspi_interface.fifo_send.out_ipos_gray_0[1] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[2] I1=raspi_interface.fifo_send.out_ipos_gray_0[2] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[3] I1=raspi_interface.fifo_send.out_ipos_gray_0[3] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[4] I1=raspi_interface.fifo_send.out_ipos_gray_0[4] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[5] I1=raspi_interface.fifo_send.out_ipos_gray_0[5] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_ipos_gray_0[6] I1=raspi_interface.fifo_send.out_ipos_gray_0[7] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[0] I1=raspi_interface.fifo_send.out_ipos_gray_0[0] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[1] I1=raspi_interface.fifo_recv.out_opos[2] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[2] I1=raspi_interface.fifo_recv.out_opos[3] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[3] I1=raspi_interface.fifo_recv.out_opos[4] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[4] I1=raspi_interface.fifo_recv.out_opos[5] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[5] I1=raspi_interface.fifo_recv.out_opos[6] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_opos[7] I1=raspi_interface.fifo_recv.out_opos[6] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[1] I1=raspi_interface.fifo_recv.out_ipos_gray_0[1] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[2] I1=raspi_interface.fifo_recv.out_ipos_gray_0[2] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[3] I1=raspi_interface.fifo_recv.out_ipos_gray_0[3] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[5] I1=raspi_interface.fifo_recv.out_ipos_gray_0[4] I2=raspi_interface.fifo_recv.out_ipos_gray_0[5] I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_ipos_gray_0[6] I1=raspi_interface.fifo_recv.out_ipos_gray_0[7] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[5] I1=raspi_interface.fifo_recv.out_ipos_gray_0[5] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[0] I1=raspi_interface.fifo_recv.out_ipos_gray_0[0] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[1] I1=raspi_interface.fifo_recv.in_ipos[2] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[2] I1=raspi_interface.fifo_recv.in_ipos[3] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[3] I1=raspi_interface.fifo_recv.in_ipos[4] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[4] I1=raspi_interface.fifo_recv.in_ipos[5] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[5] I1=raspi_interface.fifo_recv.in_ipos[6] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_ipos[6] I1=raspi_interface.fifo_recv.in_ipos[7] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[1] I1=raspi_interface.fifo_send.out_opos[2] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[2] I1=raspi_interface.fifo_send.out_opos[3] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[3] I1=raspi_interface.fifo_send.out_opos[4] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[4] I1=raspi_interface.fifo_send.out_opos[5] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[5] I1=raspi_interface.fifo_send.out_opos[6] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[7] I1=raspi_interface.fifo_send.out_opos[6] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.irq_pending[3] I1=cpu.irq_mask[3] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[4] I1=cpu.irq_mask[4] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[5] I1=cpu.irq_mask[5] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[6] I1=cpu.irq_mask[6] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[7] I1=cpu.irq_mask[7] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[8] I1=cpu.irq_mask[8] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[9] I1=cpu.irq_mask[9] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[10] I1=cpu.irq_mask[10] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[11] I1=cpu.irq_mask[11] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[12] I1=cpu.irq_mask[12] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[13] I1=cpu.irq_mask[13] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[14] I1=cpu.irq_mask[14] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[15] I1=cpu.irq_mask[15] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[16] I1=cpu.irq_mask[16] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[17] I1=cpu.irq_mask[17] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[18] I1=cpu.irq_mask[18] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[19] I1=cpu.irq_mask[19] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[20] I1=cpu.irq_mask[20] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[21] I1=cpu.irq_mask[21] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[22] I1=cpu.irq_mask[22] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[23] I1=cpu.irq_mask[23] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[24] I1=cpu.irq_mask[24] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[25] I1=cpu.irq_mask[25] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[26] I1=cpu.irq_mask[26] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[27] I1=cpu.irq_mask[27] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[28] I1=cpu.irq_mask[28] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[29] I1=cpu.irq_mask[29] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[30] I1=cpu.irq_mask[30] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu.irq_pending[31] I1=cpu.irq_mask[31] I2=$false I3=$false O=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[0] I1=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[1] I2=raspi_interface.fifo_send.in_opos_gray_0[1] I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_opos_gray_0[6] I1=raspi_interface.fifo_send.in_opos_gray_0[4] I2=raspi_interface.fifo_send.in_opos_gray_0[2] I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_opos_gray_0[7] I1=raspi_interface.fifo_send.in_opos_gray_0[5] I2=raspi_interface.fifo_send.in_opos_gray_0[3] I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[0] I1=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[1] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[1] I1=raspi_interface.fifo_send.in_opos_gray_0[6] I2=raspi_interface.fifo_send.in_opos_gray_0[4] I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[4] I1=raspi_interface.fifo_send.in_opos_gray_0[4] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_opos_gray_0[6] I1=raspi_interface.fifo_send.in_opos_gray_0[7] I2=raspi_interface.fifo_send.in_opos_gray_0[5] I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_opos_gray_0[6] I1=raspi_interface.fifo_send.in_opos_gray_0[7] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[0] I1=raspi_interface.fifo_send.in_opos_gray_0[0] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_ipos[1] I1=raspi_interface.fifo_send.in_ipos[2] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_ipos[2] I1=raspi_interface.fifo_send.in_ipos[3] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_ipos[3] I1=raspi_interface.fifo_send.in_ipos[4] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_ipos[4] I1=raspi_interface.fifo_send.in_ipos[5] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_ipos[5] I1=raspi_interface.fifo_send.in_ipos[6] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_ipos[6] I1=raspi_interface.fifo_send.in_ipos[7] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_wstrb[3] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_wstrb[2] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_wstrb[1] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_wstrb[0] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_valid I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=mem_ready I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_instr I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$8466[0]_inv I1=$abc$57322$n3913 I2=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[31] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[30] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[29] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[28] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[17] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[16] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[15] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[14] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[13] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[12] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[11] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[10] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[9] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[8] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[7] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[6] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[5] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[4] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[3] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[2] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[1] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.mem_addr[0] I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=cpu.trap I2=$false I3=$false O=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[1] I1=raspi_interface.fifo_recv.in_opos_gray_0[1] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[2] I1=raspi_interface.fifo_recv.in_opos_gray_0[2] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[3] I1=raspi_interface.fifo_recv.in_opos_gray_0[3] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[5] I1=raspi_interface.fifo_recv.in_opos_gray_0[4] I2=raspi_interface.fifo_recv.in_opos_gray_0[5] I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_opos_gray_0[6] I1=raspi_interface.fifo_recv.in_opos_gray_0[7] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[5] I1=raspi_interface.fifo_recv.in_opos_gray_0[5] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[0] I1=raspi_interface.fifo_recv.in_opos_gray_0[0] I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu.latched_stalu I1=cpu.is_beq_bne_blt_bge_bltu_bgeu I2=cpu.cpu_state[3] I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3098.$and$/usr/local/bin/../share/yosys/techmap.v:434$13249_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$57322$debugger.dump_ready I1=debugger.bytes_counter[0] I2=debugger.state[1] I3=debugger.state[0] O=$abc$57322$techmap$techmap\debugger.$procmux$5255.$and$/usr/local/bin/../share/yosys/techmap.v:434$8965_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$57322$debugger.dump_ready I1=debugger.bytes_counter[0] I2=debugger.bytes_counter[1] I3=$abc$57322$n3722 O=$abc$57322$techmap$techmap\debugger.$procmux$5255.$and$/usr/local/bin/../share/yosys/techmap.v:434$8965_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$57322$debugger.dump_ready I1=debugger.dump_data[3] I2=$abc$57322$n6819 I3=$false O=raspi_interface.send_tdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_data_d[3] I1=$abc$57322$and$icosoc.v:205$14_Y[3] I2=$abc$57322$n4528 I3=$false O=$abc$57322$n6819
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_full I1=send_ep2_valid I2=send_ep2_data[3] I3=$false O=$abc$57322$and$icosoc.v:205$14_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$debugger.dump_ready I1=debugger.dump_data[4] I2=$abc$57322$n6822 I3=$false O=raspi_interface.send_tdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_data_d[4] I1=$abc$57322$and$icosoc.v:205$14_Y[4] I2=$abc$57322$n4528 I3=$false O=$abc$57322$n6822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_full I1=send_ep2_valid I2=send_ep2_data[4] I3=$false O=$abc$57322$and$icosoc.v:205$14_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$57322$debugger.dump_ready I1=debugger.dump_data[5] I2=$abc$57322$n6825 I3=$false O=raspi_interface.send_tdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_full I1=send_ep2_valid I2=send_ep2_data[5] I3=$abc$57322$n6826 O=$abc$57322$n6825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_data_d[0] I1=raspi_interface.fifo_recv.out_data_d[5] I2=$abc$57322$n4528 I3=$false O=$abc$57322$n6826
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_full I1=send_ep2_valid I2=send_ep2_data[7] I3=$abc$57322$n6831 O=raspi_interface.send_tdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=debugger.dump_data[7] I1=$abc$57322$debugger.dump_ready I2=$abc$57322$n4528 I3=send_ep0_data[7] O=$abc$57322$n6831
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n6836 I1=$abc$57322$n6837 I2=$abc$57322$n7209 I3=debugger.bytes_counter[0] O=$abc$57322$techmap\debugger.$0\dump_data[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[8] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[8] I2=debugger.bytes_counter[1] I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] O=$abc$57322$n6836
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[8] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[8] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n6837
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$n6842 I1=$abc$57322$n6843 I2=$abc$57322$n7211 I3=debugger.bytes_counter[0] O=$abc$57322$techmap\debugger.$0\dump_data[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[9] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[9] I2=debugger.bytes_counter[1] I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] O=$abc$57322$n6842
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[9] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[9] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n6843
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$n6848 I1=$abc$57322$n6849 I2=$abc$57322$n7213 I3=debugger.bytes_counter[0] O=$abc$57322$techmap\debugger.$0\dump_data[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[10] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[10] I2=debugger.bytes_counter[1] I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] O=$abc$57322$n6848
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[10] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[10] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n6849
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$57322$n6854 I1=$abc$57322$n6855 I2=$abc$57322$n7215 I3=debugger.bytes_counter[0] O=$abc$57322$techmap\debugger.$0\dump_data[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[11] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[11] I2=debugger.bytes_counter[1] I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] O=$abc$57322$n6854
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[11] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[11] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n6855
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$57322$n6860 I1=$abc$57322$n6861 I2=$abc$57322$n7217 I3=debugger.bytes_counter[0] O=$abc$57322$techmap\debugger.$0\dump_data[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[12] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[12] I2=debugger.bytes_counter[1] I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] O=$abc$57322$n6860
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[12] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[12] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n6861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$57322$n6866 I1=$abc$57322$n6867 I2=$abc$57322$n7219 I3=debugger.bytes_counter[0] O=$abc$57322$techmap\debugger.$0\dump_data[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[13] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[13] I2=debugger.bytes_counter[1] I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] O=$abc$57322$n6866
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[13] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[13] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n6867
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$57322$n6872 I1=$abc$57322$n6873 I2=$abc$57322$n7221 I3=debugger.bytes_counter[0] O=$abc$57322$techmap\debugger.$0\dump_data[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[14] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[14] I2=debugger.bytes_counter[1] I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] O=$abc$57322$n6872
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[14] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[14] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n6873
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$57322$n6878 I1=$abc$57322$n6879 I2=$abc$57322$n7223 I3=debugger.bytes_counter[0] O=$abc$57322$techmap\debugger.$0\dump_data[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[15] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[15] I2=debugger.bytes_counter[1] I3=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] O=$abc$57322$n6878
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[15] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[15] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n6879
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=cpu.mem_rdata_latched[1] I1=$false I2=$false I3=$false O=$abc$57322$auto$rtlil.cc:1817:NotGate$56046
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pll2_locked I1=$false I2=$false I3=$false O=$abc$57322$auto$rtlil.cc:1817:NotGate$56032
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.resetn I1=$false I2=$false I3=$false O=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_sh[4] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_sh[3] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_sh[1] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_sh[0] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[31] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[30] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[29] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[28] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[27] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[26] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[25] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[24] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[23] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[22] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[21] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[20] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[19] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[18] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[17] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[16] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[15] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[14] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[13] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[11] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[10] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[9] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[8] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[7] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[6] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[5] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[4] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[3] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[2] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I1=$false I2=$false I3=$false O=cpu.mem_rdata_latched[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967 I1=$false I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$33895[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RASPI_38 I1=$false I2=$false I3=$false O=$abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 I1=$false I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_sh[2] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=resetn_counter[1] I1=$false I2=$false I3=$false O=$abc$57322$add$icosoc.v:111$10_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spiflash_state[1] I1=$false I2=$false I3=$false O=$abc$57322$add$icosoc.v:527$81_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.count_cycle[1] I1=$false I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31349[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.count_instr[1] I1=$false I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31387[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_ser0.recv_fifo.free_slots[1] I1=$false I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31691[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_ser0.recv_fifo.used_slots[1] I1=$false I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31672[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_ser0.send_free_slots[1] I1=$false I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31767[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_ser0.send_fifo.used_slots[1] I1=$false I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31748[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 I1=$false I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] I1=$false I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15] I1=$false I2=$false I3=$false O=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.latched_compr I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6590.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[0] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[1] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[2] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[3] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[4] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[5] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[6] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[7] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[8] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[9] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[10] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[11] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[12] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[13] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[14] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[15] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[16] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[17] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[18] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[19] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[20] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[21] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[22] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[23] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[24] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[25] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[26] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[27] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[28] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[29] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[30] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=mod_pwm0.max_cnt[31] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[31] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.compressed_instr I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[0] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[1] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[2] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[3] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[4] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[5] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[6] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[7] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[8] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[9] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[10] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[11] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[12] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[13] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[14] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[15] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[16] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[17] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[18] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[19] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[20] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[21] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[22] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[23] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[24] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[25] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[26] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[27] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[28] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[29] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.reg_op2[30] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu.mem_addr[12] I1=$false I2=$false I3=$false O=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RASPI_38 I1=$false I2=$false I3=$false O=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$57322$n3561 I1=$abc$57322$n3567 I2=cpu.resetn I3=$abc$57322$n3562 O=$abc$57322$n7006
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$57322$n3594 I1=$abc$57322$n7006 I2=cpu.is_slli_srli_srai I3=cpu.cpu_state[2] O=$abc$57322$n7007
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=$abc$57322$n3548 I1=$abc$57322$n3560 I2=$abc$57322$n3602 I3=$abc$57322$n7007 O=$abc$57322$n7008
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$57322$n3560 I1=$abc$57322$n3593 I2=$abc$57322$n3601 I3=$abc$57322$n7008 O=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$10664[3] I1=cpu.resetn I2=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6284_inv I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$9051[2]_inv O=$abc$57322$n7010
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=$abc$57322$n3560 I1=$abc$57322$n3548 I2=$abc$57322$n7010 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3] O=$abc$57322$n7011
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$57322$n7011 I1=cpu.cpu_state[2] I2=$abc$57322$n3608 I3=$false O=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$57322$n3626 I1=cpu.mem_do_prefetch I2=$abc$57322$n3704 I3=$abc$57322$n3547 O=$abc$57322$n7013
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110111110000
.gate SB_LUT4 I0=cpu.is_beq_bne_blt_bge_bltu_bgeu I1=$abc$57322$n7016 I2=$abc$57322$n3547 I3=$abc$57322$n7013 O=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011011111110011
.gate SB_LUT4 I0=$abc$57322$n3550 I1=$abc$57322$techmap\cpu.$procmux$3083_Y I2=$abc$57322$n3697 I3=cpu.cpu_state[1] O=$abc$57322$n7015
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$n3694 I1=$abc$57322$n3671 I2=$abc$57322$n3682 I3=$abc$57322$n7015 O=$abc$57322$n7016
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$57322$n3560 I1=$abc$57322$n3548 I2=cpu.cpu_state[0] I3=$abc$57322$n3709 O=$abc$57322$n7017
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$abc$57322$n3592 I1=$abc$57322$n7017 I2=$false I3=$false O=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=debugger.mem_pointer[5] I1=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[5] I2=debugger.mem_pointer[7] I3=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[7] O=$abc$57322$n7019
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=debugger.mem_pointer[0] I1=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[0] I2=$abc$57322$n7019 I3=$abc$57322$n3742 O=$abc$57322$n7020
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=cpu.resetn I1=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[1] I2=debugger.mem_pointer[1] I3=$abc$57322$n7020 O=$abc$57322$n7021
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011100000000
.gate SB_LUT4 I0=cpu.resetn I1=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[2] I2=debugger.mem_pointer[2] I3=$abc$57322$n3734 O=$abc$57322$n7022
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011100000000
.gate SB_LUT4 I0=$abc$57322$n7021 I1=$abc$57322$n7022 I2=$false I3=$false O=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$18796
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=cpu.mem_addr[4] I1=cpu.mem_addr[11] I2=$abc$57322$cpu.mem_la_addr[11] I3=$abc$57322$cpu.mem_la_addr[4]_inv O=$abc$57322$n7024
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000110000010
.gate SB_LUT4 I0=$abc$57322$n3363 I1=cpu.mem_do_rinst I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] I3=$false O=$abc$57322$techmap\cpu.$procmux$4654_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$57322$n3831 I1=$abc$57322$techmap\cpu.$procmux$4654_Y I2=cpu.mem_state[1] I3=cpu.mem_state[0] O=$abc$57322$n7029
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100111010
.gate SB_LUT4 I0=$abc$57322$n3822 I1=cpu.mem_la_read I2=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:350$1406_Y I3=$abc$57322$n7029 O=$abc$57322$techmap$techmap\cpu.$procmux$4656.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[9] I1=raspi_interface.raspi_dout_ep[1] I2=raspi_interface.fifo_send.out_data_d[11] I3=raspi_interface.raspi_dout_ep[3] O=$abc$57322$n7031
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_nempty I1=raspi_interface.fifo_send.out_data_d[14] I2=raspi_interface.raspi_dout_ep[6] I3=$abc$57322$n7239 O=$abc$57322$n7033
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011100000000
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_nempty I1=raspi_interface.fifo_send.out_data_d[13] I2=raspi_interface.raspi_dout_ep[5] I3=$abc$57322$n7033 O=$abc$57322$n7034
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011100000000
.gate SB_LUT4 I0=$abc$57322$n4573 I1=$abc$57322$techmap\cpu.$procmux$4846_Y[0]_inv I2=$abc$57322$n4577 I3=$abc$57322$n4579 O=$abc$57322$n7035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=$abc$57322$n4571 I1=$abc$57322$techmap\cpu.$procmux$4846_Y[0]_inv I2=$abc$57322$n4559 I3=$abc$57322$n7035 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=$abc$57322$n4593 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 I2=cpu.mem_rdata_latched[5] I3=$abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3] O=$abc$57322$n7037
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu.mem_rdata_latched[7] I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I2=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv I3=$abc$57322$n7037 O=$abc$57322$n7038
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[7] I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14084 I2=cpu.mem_rdata_latched[2] I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14037 O=$abc$57322$n7039
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$57322$n7039 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I2=$false I3=$false O=$abc$57322$n7040
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$57322$n7040 I1=$abc$57322$n7038 I2=$abc$57322$n4579 I3=$abc$57322$n4581 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[9]_inv I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I2=$abc$57322$n4611 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] O=$abc$57322$n7042
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=cpu.mem_rdata_latched[1] I1=$abc$57322$n4579 I2=$abc$57322$n7042 I3=$abc$57322$n4606 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=cpu.mem_rdata_latched[6] I1=$abc$57322$cpu.mem_rdata_latched[9]_inv I2=cpu.mem_rdata_latched[1] I3=$false O=$abc$57322$n7044
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$57322$n7044 I1=$abc$57322$techmap\cpu.$procmux$4831_Y[1]_inv I2=$abc$57322$n4571 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14084 O=$abc$57322$n7045
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$57322$techmap$techmap\cpu.$procmux$4835.$and$/usr/local/bin/../share/yosys/techmap.v:434$13042_Y[1]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I2=$abc$57322$n7045 I3=$abc$57322$n4571 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101010111110000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$27151[1]_inv I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv I2=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] I3=cpu.mem_rdata_latched[1] O=$abc$57322$n7047
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111111010
.gate SB_LUT4 I0=$abc$57322$n7047 I1=$abc$57322$n4654 I2=$abc$57322$n4570 I3=$abc$57322$n4650 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$4780_Y[2]_inv I1=$abc$57322$n4674 I2=cpu.mem_rdata_latched[4] I3=$abc$57322$n4667 O=$abc$57322$n7049
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13956 I2=$abc$57322$n4673 I3=$false O=$abc$57322$n7050
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$57322$n4627 I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18536[0] I2=$abc$57322$n7050 I3=$abc$57322$n4396 O=$abc$57322$n7051
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$57322$n4396 I1=cpu.mem_rdata_latched[12] I2=$abc$57322$n7051 I3=$abc$57322$n4579 O=$abc$57322$n7052
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$57322$n7051 I1=$abc$57322$techmap\cpu.$procmux$4780_Y[2]_inv I2=$abc$57322$n7052 I3=$abc$57322$n7049 O=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$abc$57322$cpu.mem_rdata_latched[14]_inv I1=$abc$57322$auto$simplemap.cc:309:simplemap_lut$18544 I2=$abc$57322$cpu.mem_rdata_latched[15]_inv I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1] O=$abc$57322$n7054
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$abc$57322$auto$opt_reduce.cc:132:opt_mux$6308 I1=$abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv I2=$abc$57322$n7054 I3=$abc$57322$auto$simplemap.cc:309:simplemap_lut$14063 O=$abc$57322$n7055
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$n4689 I1=$abc$57322$n4571 I2=$abc$57322$n7055 I3=$false O=$abc$57322$n7056
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_opos[0] I1=raspi_interface.fifo_send.next_ipos[0] I2=raspi_interface.fifo_send.in_opos[4] I3=raspi_interface.fifo_send.next_ipos[4] O=$abc$57322$n7057
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22325[1]_inv I1=$abc$57322$n5364 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22325[2]_inv I3=$abc$57322$n5369 O=$abc$57322$n7058
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 I1=$abc$57322$n7057 I2=$abc$57322$n7058 I3=$abc$57322$n7065 O=$abc$57322$techmap\raspi_interface.fifo_send.$0\in_full[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[4] I2=raspi_interface.fifo_send.in_opos[4] I3=$abc$57322$n7068 O=$abc$57322$n7060
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[0] I2=raspi_interface.fifo_send.in_opos[0] I3=$abc$57322$n7060 O=$abc$57322$n7061
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[7] I2=raspi_interface.fifo_send.in_opos[7] I3=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 O=$abc$57322$n7062
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[6] I2=raspi_interface.fifo_send.in_opos[6] I3=$abc$57322$n7062 O=$abc$57322$n7063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[2] I2=raspi_interface.fifo_send.in_opos[2] I3=$abc$57322$n7063 O=$abc$57322$n7064
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$n7061 I1=$abc$57322$n7064 I2=$false I3=$false O=$abc$57322$n7065
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=raspi_interface.fifo_send.in_opos[7] I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[7] I2=raspi_interface.fifo_send.in_opos[6] I3=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[6] O=$abc$57322$n7066
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[3] I2=$abc$57322$n7066 I3=raspi_interface.fifo_send.in_opos[3] O=$abc$57322$n7067
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000010111010
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22349[5] I1=raspi_interface.fifo_send.next_ipos[0] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22325[1]_inv I3=$abc$57322$n7067 O=$abc$57322$n7068
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_ipos[0] I1=$abc$57322$raspi_interface.fifo_send.next_opos[0] I2=$abc$57322$raspi_interface.fifo_send.next_opos[6] I3=raspi_interface.fifo_send.out_ipos[6] O=$abc$57322$n7074
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$n4547 I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[7] I2=raspi_interface.fifo_send.out_ipos[7] I3=$abc$57322$n7074 O=$abc$57322$n7075
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$n5403 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[6] I2=raspi_interface.fifo_recv.in_opos[6] I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22786[3]_inv O=$abc$57322$n7079
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_opos[4] I1=$abc$57322$n5403 I2=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[4] I3=$abc$57322$n7079 O=$abc$57322$n7080
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$57322$n5403 I1=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[2] I2=raspi_interface.fifo_recv.in_opos[2] I3=$abc$57322$n7080 O=$abc$57322$n7081
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$n5399 I1=$abc$57322$n7081 I2=$abc$57322$n7085 I3=$false O=$abc$57322$techmap\raspi_interface.fifo_recv.$0\in_full[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_opos[3] I1=raspi_interface.fifo_recv.next_ipos[3] I2=raspi_interface.fifo_recv.in_opos[5] I3=raspi_interface.fifo_recv.next_ipos[5] O=$abc$57322$n7083
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=raspi_interface.fifo_recv.in_opos[6] I1=raspi_interface.fifo_recv.next_ipos[6] I2=raspi_interface.fifo_recv.in_opos[7] I3=raspi_interface.fifo_recv.next_ipos[7] O=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$22774[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$n7083 I1=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$22774[3]_inv I2=$abc$57322$n5424 I3=$abc$57322$n5427 O=$abc$57322$n7085
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_ipos[3] I1=$abc$57322$raspi_interface.fifo_recv.next_opos[3] I2=raspi_interface.fifo_recv.out_ipos[4] I3=$abc$57322$raspi_interface.fifo_recv.next_opos[4] O=$abc$57322$n7088
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv I1=$abc$57322$auto$wreduce.cc:445:run$6450[7] I2=raspi_interface.fifo_recv.out_ipos[7] I3=$abc$57322$n7088 O=$abc$57322$n7089
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv I1=cpu.reg_op2[6] I2=cpu.reg_op1[6] I3=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv O=$abc$57322$n7091
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000011
.gate SB_LUT4 I0=$abc$57322$n5624 I1=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13824_Y[6] I2=$abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[6] I3=$abc$57322$n7091 O=cpu.alu_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[4]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[4] I3=$abc$57322$n5943 O=$abc$57322$n7093
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[3] I1=cpu.reg_op1[0] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7094
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[8] I1=cpu.reg_op1[5] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7095
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7094 I1=$abc$57322$n7095 I2=$abc$57322$n3602 I3=$abc$57322$n7093 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[5]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[5] I3=$abc$57322$n5951 O=$abc$57322$n7097
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[4] I1=cpu.reg_op1[1] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7098
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[9] I1=cpu.reg_op1[6] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7098 I1=$abc$57322$n7099 I2=$abc$57322$n3602 I3=$abc$57322$n7097 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[6]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[6] I3=$abc$57322$n5959 O=$abc$57322$n7101
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[5] I1=cpu.reg_op1[2] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7102
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[10] I1=cpu.reg_op1[7] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7103
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7102 I1=$abc$57322$n7103 I2=$abc$57322$n3602 I3=$abc$57322$n7101 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[6] I1=cpu.reg_op1[3] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7105
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[7] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[7] I3=$abc$57322$n5966 O=$abc$57322$n7106
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[11] I1=cpu.reg_op1[8] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7107
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7107 I1=$abc$57322$n7105 I2=$abc$57322$n3602 I3=$abc$57322$n7106 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[8]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[8] I3=$abc$57322$n5975 O=$abc$57322$n7109
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[7] I1=cpu.reg_op1[4] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7110
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[12] I1=cpu.reg_op1[9] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7111
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7110 I1=$abc$57322$n7111 I2=$abc$57322$n3602 I3=$abc$57322$n7109 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[8] I1=cpu.reg_op1[5] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7113
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[9] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[9] I3=$abc$57322$n5982 O=$abc$57322$n7114
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[13] I1=cpu.reg_op1[10] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7115
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7115 I1=$abc$57322$n7113 I2=$abc$57322$n3602 I3=$abc$57322$n7114 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[9] I1=cpu.reg_op1[6] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7117
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[10] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[10] I3=$abc$57322$n5990 O=$abc$57322$n7118
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[14] I1=cpu.reg_op1[11] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7119
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7119 I1=$abc$57322$n7117 I2=$abc$57322$n3602 I3=$abc$57322$n7118 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[11]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[11] I3=$abc$57322$n5999 O=$abc$57322$n7121
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[10] I1=cpu.reg_op1[7] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7122
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[15] I1=cpu.reg_op1[12] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7123
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7122 I1=$abc$57322$n7123 I2=$abc$57322$n3602 I3=$abc$57322$n7121 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[12]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[12] I3=$abc$57322$n6007 O=$abc$57322$n7125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[11] I1=cpu.reg_op1[8] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7126
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[16] I1=cpu.reg_op1[13] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7126 I1=$abc$57322$n7127 I2=$abc$57322$n3602 I3=$abc$57322$n7125 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[12] I1=cpu.reg_op1[9] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7129
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[13] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[13] I3=$abc$57322$n6014 O=$abc$57322$n7130
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[17] I1=cpu.reg_op1[14] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7131 I1=$abc$57322$n7129 I2=$abc$57322$n3602 I3=$abc$57322$n7130 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[14]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[14] I3=$abc$57322$n6023 O=$abc$57322$n7133
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[13] I1=cpu.reg_op1[10] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7134
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[18] I1=cpu.reg_op1[15] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7135
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7134 I1=$abc$57322$n7135 I2=$abc$57322$n3602 I3=$abc$57322$n7133 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[15]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[15] I3=$abc$57322$n6031 O=$abc$57322$n7137
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[14] I1=cpu.reg_op1[11] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7138
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[19] I1=cpu.reg_op1[16] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7139
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7138 I1=$abc$57322$n7139 I2=$abc$57322$n3602 I3=$abc$57322$n7137 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[15] I1=cpu.reg_op1[12] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7141
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[16] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[16] I3=$abc$57322$n6038 O=$abc$57322$n7142
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[20] I1=cpu.reg_op1[17] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7143
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7143 I1=$abc$57322$n7141 I2=$abc$57322$n3602 I3=$abc$57322$n7142 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[16] I1=cpu.reg_op1[13] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7145
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[17] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17] I3=$abc$57322$n6046 O=$abc$57322$n7146
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[21] I1=cpu.reg_op1[18] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7147
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7147 I1=$abc$57322$n7145 I2=$abc$57322$n3602 I3=$abc$57322$n7146 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[17] I1=cpu.reg_op1[14] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[18] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[18] I3=$abc$57322$n6054 O=$abc$57322$n7150
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[22] I1=cpu.reg_op1[19] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7151 I1=$abc$57322$n7149 I2=$abc$57322$n3602 I3=$abc$57322$n7150 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[19]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[19] I3=$abc$57322$n6063 O=$abc$57322$n7153
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[18] I1=cpu.reg_op1[15] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7154
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[23] I1=cpu.reg_op1[20] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7155
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7154 I1=$abc$57322$n7155 I2=$abc$57322$n3602 I3=$abc$57322$n7153 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[20]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[20] I3=$abc$57322$n6071 O=$abc$57322$n7157
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[19] I1=cpu.reg_op1[16] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7158
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[24] I1=cpu.reg_op1[21] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7158 I1=$abc$57322$n7159 I2=$abc$57322$n3602 I3=$abc$57322$n7157 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[20] I1=cpu.reg_op1[17] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7161
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[21] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[21] I3=$abc$57322$n6078 O=$abc$57322$n7162
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[25] I1=cpu.reg_op1[22] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7163
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7163 I1=$abc$57322$n7161 I2=$abc$57322$n3602 I3=$abc$57322$n7162 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[22]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[22] I3=$abc$57322$n6087 O=$abc$57322$n7165
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[21] I1=cpu.reg_op1[18] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7166
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[26] I1=cpu.reg_op1[23] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7167
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7166 I1=$abc$57322$n7167 I2=$abc$57322$n3602 I3=$abc$57322$n7165 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[22] I1=cpu.reg_op1[19] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7169
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[23] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[23] I3=$abc$57322$n6094 O=$abc$57322$n7170
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[27] I1=cpu.reg_op1[24] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7171
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7171 I1=$abc$57322$n7169 I2=$abc$57322$n3602 I3=$abc$57322$n7170 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[24]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[24] I3=$abc$57322$n6103 O=$abc$57322$n7173
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[23] I1=cpu.reg_op1[20] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7174
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=cpu.reg_op1[28] I1=cpu.reg_op1[25] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7175
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7174 I1=$abc$57322$n7175 I2=$abc$57322$n3602 I3=$abc$57322$n7173 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[24] I1=cpu.reg_op1[21] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7177
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[25] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[25] I3=$abc$57322$n6110 O=$abc$57322$n7178
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[29] I1=cpu.reg_op1[26] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7179
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7179 I1=$abc$57322$n7177 I2=$abc$57322$n3602 I3=$abc$57322$n7178 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[25] I1=cpu.reg_op1[22] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7181
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[26] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[26] I3=$abc$57322$n6118 O=$abc$57322$n7182
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[30] I1=cpu.reg_op1[27] I2=$abc$57322$n5911 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7183
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$57322$n7183 I1=$abc$57322$n7181 I2=$abc$57322$n3602 I3=$abc$57322$n7182 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=cpu.reg_op1[27] I1=cpu.reg_op1[24] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5909 I1=cpu.reg_op1[28] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[28] I3=$abc$57322$n6136 O=$abc$57322$n7186
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$57322$n5911 I1=cpu.reg_op1[29] I2=$abc$57322$n6134 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n7187 I1=$abc$57322$n7185 I2=$abc$57322$n3602 I3=$abc$57322$n7186 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[29]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[29] I3=$abc$57322$n6145 O=$abc$57322$n7189
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[28] I1=cpu.reg_op1[25] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7190
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$57322$n5911 I1=cpu.reg_op1[30] I2=$abc$57322$n6134 I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$57322$n7190 I1=$abc$57322$n7191 I2=$abc$57322$n3602 I3=$abc$57322$n7189 O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3635_Y[30]_inv I1=cpu.cpu_state[2] I2=$abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[30] I3=$abc$57322$n6153 O=$abc$57322$n7193
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=cpu.reg_op1[29] I1=$abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11429_Y[30] I2=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv I3=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] O=$abc$57322$n7194
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000100001111
.gate SB_LUT4 I0=cpu.reg_op1[26] I1=$abc$57322$n6134 I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0] I3=$abc$57322$n7194 O=$abc$57322$techmap\cpu.$procmux$3623_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111011111100
.gate SB_LUT4 I0=$abc$57322$techmap\cpu.$procmux$3623_Y[30] I1=$abc$57322$n3602 I2=$abc$57322$n7193 I3=$false O=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=mem_rdata[8] I1=mem_rdata[24] I2=cpu.reg_op1[1] I3=cpu.mem_wordsize[1] O=$abc$57322$n7197
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$57322$n6187 I1=mem_rdata[16] I2=cpu.reg_op1[0] I3=$abc$57322$n7197 O=$abc$57322$n7198
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$57322$cpu.mem_la_wstrb[0]_inv I1=mem_rdata[0] I2=$abc$57322$n7198 I3=$abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv O=$abc$57322$n7199
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=debugger.dump_data[0] I1=raspi_interface.send_epnum[0] I2=send_ep2_valid I3=send_ep2_data[0] O=$abc$57322$n7200
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$57322$add$icosoc.v:233$23_Y[0] I1=$abc$57322$n4528 I2=raspi_interface.fifo_send.in_full I3=$abc$57322$n7200 O=raspi_interface.send_tdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=debugger.dump_data[1] I1=raspi_interface.send_epnum[0] I2=send_ep2_valid I3=send_ep2_data[1] O=$abc$57322$n7202
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_data[1] I1=$abc$57322$n4528 I2=raspi_interface.fifo_send.in_full I3=$abc$57322$n7202 O=raspi_interface.send_tdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=debugger.dump_data[2] I1=raspi_interface.send_epnum[0] I2=send_ep2_valid I3=send_ep2_data[2] O=$abc$57322$n7204
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_data[2] I1=$abc$57322$n4528 I2=raspi_interface.fifo_send.in_full I3=$abc$57322$n7204 O=raspi_interface.send_tdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=debugger.dump_data[6] I1=raspi_interface.send_epnum[0] I2=send_ep2_valid I3=send_ep2_data[6] O=$abc$57322$n7206
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=send_ep0_data[6] I1=$abc$57322$n4528 I2=raspi_interface.fifo_send.in_full I3=$abc$57322$n7206 O=raspi_interface.send_tdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[0] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[0] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n7208
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[0] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[0] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=$abc$57322$n7208 O=$abc$57322$n7209
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[1] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[1] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n7210
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[1] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[1] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=$abc$57322$n7210 O=$abc$57322$n7211
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[2] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[2] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n7212
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[2] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[2] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=$abc$57322$n7212 O=$abc$57322$n7213
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[3] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[3] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n7214
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[3] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[3] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=$abc$57322$n7214 O=$abc$57322$n7215
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[4] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[4] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n7216
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[4] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[4] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=$abc$57322$n7216 O=$abc$57322$n7217
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[5] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[5] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n7218
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[5] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[5] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=$abc$57322$n7218 O=$abc$57322$n7219
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[6] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[6] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n7220
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[6] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[6] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=$abc$57322$n7220 O=$abc$57322$n7221
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[7] I1=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[7] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=debugger.bytes_counter[1] O=$abc$57322$n7222
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[7] I1=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[7] I2=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] I3=$abc$57322$n7222 O=$abc$57322$n7223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=raspi_interface.fifo_recv.out_ipos[2] I1=$abc$57322$raspi_interface.fifo_recv.next_opos[2] I2=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$22687[1]_inv I3=$abc$57322$n7089 O=$abc$57322$n7224
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv I1=$abc$57322$auto$wreduce.cc:445:run$6450[6] I2=raspi_interface.fifo_recv.out_ipos[6] I3=$abc$57322$n7224 O=$abc$57322$n7225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv I1=$abc$57322$auto$wreduce.cc:445:run$6450[5] I2=raspi_interface.fifo_recv.out_ipos[5] I3=$abc$57322$n7225 O=$abc$57322$n7226
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv I1=$abc$57322$auto$wreduce.cc:445:run$6450[0] I2=raspi_interface.fifo_recv.out_ipos[0] I3=$abc$57322$n7226 O=$abc$57322$techmap\raspi_interface.fifo_recv.$ne$../../common/icosoc_crossclkfifo.v:73$2115_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010011111111
.gate SB_LUT4 I0=$abc$57322$techmap\raspi_interface.fifo_recv.$ne$../../common/icosoc_crossclkfifo.v:77$2117_Y_inv I1=$abc$57322$techmap\raspi_interface.fifo_recv.$ne$../../common/icosoc_crossclkfifo.v:73$2115_Y I2=$abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y I3=$false O=$abc$57322$techmap\raspi_interface.fifo_recv.$0\out_nempty[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu.mem_addr[9] I1=cpu.mem_addr[10] I2=$abc$57322$cpu.mem_la_addr[10] I3=$abc$57322$cpu.mem_la_addr[9]_inv O=$abc$57322$n7229
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000110000010
.gate SB_LUT4 I0=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I1=cpu.mem_addr[8] I2=$abc$57322$cpu.mem_la_addr[8]_inv I3=$abc$57322$n7229 O=$abc$57322$n7230
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110101010101
.gate SB_LUT4 I0=cpu.mem_addr[6] I1=$abc$57322$cpu.mem_la_addr[6] I2=$abc$57322$cpu.mem_la_addr[7] I3=cpu.mem_addr[7] O=$abc$57322$n7232
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=cpu.mem_addr[3] I1=$abc$57322$cpu.mem_la_addr[3] I2=$abc$57322$n7232 I3=$abc$57322$n7024 O=$abc$57322$n7233
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=cpu.mem_addr[2] I1=$abc$57322$cpu.mem_la_addr[2] I2=cpu.mem_addr[5] I3=$abc$57322$cpu.mem_la_addr[5]_inv O=$abc$57322$n7234
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000100110010000
.gate SB_LUT4 I0=$abc$57322$n7234 I1=$abc$57322$n7233 I2=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 I3=$abc$57322$n7230 O=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$19264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_data_d[8] I1=raspi_interface.raspi_dout_ep[0] I2=raspi_interface.fifo_send.out_data_d[12] I3=raspi_interface.raspi_dout_ep[4] O=$abc$57322$n7236
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_nempty I1=raspi_interface.fifo_send.out_data_d[10] I2=raspi_interface.raspi_dout_ep[2] I3=$abc$57322$n7236 O=$abc$57322$n7237
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011100000000
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_nempty I1=raspi_interface.fifo_send.out_data_d[15] I2=raspi_interface.raspi_dout_ep[7] I3=$abc$57322$n7031 O=$abc$57322$n7238
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011100000000
.gate SB_LUT4 I0=$abc$57322$n7237 I1=$abc$57322$n7238 I2=$false I3=$false O=$abc$57322$n7239
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$57322$n4547 I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[5] I2=raspi_interface.fifo_send.out_ipos[5] I3=$abc$57322$n7075 O=$abc$57322$n7240
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$n4547 I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[4] I2=raspi_interface.fifo_send.out_ipos[4] I3=$abc$57322$n7240 O=$abc$57322$n7241
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$n4547 I1=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[2] I2=raspi_interface.fifo_send.out_ipos[2] I3=$abc$57322$n7241 O=$abc$57322$n7242
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$57322$n7242 I1=raspi_interface.fifo_send.out_opos[2] I2=raspi_interface.fifo_send.out_ipos[2] I3=$abc$57322$n4535 O=$abc$57322$n7243
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010101011000011
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[7] I1=raspi_interface.fifo_send.out_ipos[7] I2=raspi_interface.fifo_send.out_ipos[0] I3=raspi_interface.fifo_send.out_opos[0] O=$abc$57322$n7244
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[5] I1=raspi_interface.fifo_send.out_ipos[5] I2=raspi_interface.fifo_send.out_opos[6] I3=raspi_interface.fifo_send.out_ipos[6] O=$abc$57322$n7245
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[1] I1=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[0] I2=raspi_interface.fifo_send.out_ipos[1] I3=$abc$57322$n4535 O=$abc$57322$n7248
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001110100101
.gate SB_LUT4 I0=raspi_interface.fifo_send.out_opos[4] I1=raspi_interface.fifo_send.out_ipos[4] I2=$abc$57322$n7244 I3=$abc$57322$n7245 O=$abc$57322$n7249
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[3] I1=$abc$57322$n4547 I2=$abc$57322$n4535 I3=raspi_interface.fifo_send.out_ipos[3] O=$abc$57322$n7250
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111010000
.gate SB_LUT4 I0=$abc$57322$n4535 I1=raspi_interface.fifo_send.out_opos[3] I2=$abc$57322$n7249 I3=$abc$57322$n7250 O=$abc$57322$n7251
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101000010000
.gate SB_LUT4 I0=$abc$57322$n7248 I1=$abc$57322$n7251 I2=$abc$57322$n7243 I3=$false O=$abc$57322$techmap\raspi_interface.fifo_send.$0\out_nempty[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_CARRY CI=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[0] CO=$auto$alumacc.cc:474:replace_alu$6545.C[2] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:124|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6545.C[2] CO=$auto$alumacc.cc:474:replace_alu$6545.C[3] I0=$true I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:124|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6545.C[3] CO=$auto$alumacc.cc:474:replace_alu$6545.C[4] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:124|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6545.C[4] CO=$auto$alumacc.cc:474:replace_alu$6545.C[5] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:124|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6545.C[5] CO=$auto$alumacc.cc:474:replace_alu$6545.C[6] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:124|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6545.C[6] CO=$auto$alumacc.cc:474:replace_alu$6545.C[7] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:124|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6545.C[7] CO=$abc$57322$auto$alumacc.cc:491:replace_alu$6547[7] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:124|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$6554.C[1] I0=mod_pwm0.counter[0] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[10] CO=$auto$alumacc.cc:474:replace_alu$6554.C[11] I0=mod_pwm0.counter[10] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[11] CO=$auto$alumacc.cc:474:replace_alu$6554.C[12] I0=mod_pwm0.counter[11] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[12] CO=$auto$alumacc.cc:474:replace_alu$6554.C[13] I0=mod_pwm0.counter[12] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[13] CO=$auto$alumacc.cc:474:replace_alu$6554.C[14] I0=mod_pwm0.counter[13] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[14] CO=$auto$alumacc.cc:474:replace_alu$6554.C[15] I0=mod_pwm0.counter[14] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[15] CO=$auto$alumacc.cc:474:replace_alu$6554.C[16] I0=mod_pwm0.counter[15] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[16] CO=$auto$alumacc.cc:474:replace_alu$6554.C[17] I0=mod_pwm0.counter[16] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[17] CO=$auto$alumacc.cc:474:replace_alu$6554.C[18] I0=mod_pwm0.counter[17] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[18] CO=$auto$alumacc.cc:474:replace_alu$6554.C[19] I0=mod_pwm0.counter[18] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[19] CO=$auto$alumacc.cc:474:replace_alu$6554.C[20] I0=mod_pwm0.counter[19] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[1] CO=$auto$alumacc.cc:474:replace_alu$6554.C[2] I0=mod_pwm0.counter[1] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[20] CO=$auto$alumacc.cc:474:replace_alu$6554.C[21] I0=mod_pwm0.counter[20] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[21] CO=$auto$alumacc.cc:474:replace_alu$6554.C[22] I0=mod_pwm0.counter[21] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[22] CO=$auto$alumacc.cc:474:replace_alu$6554.C[23] I0=mod_pwm0.counter[22] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[23] CO=$auto$alumacc.cc:474:replace_alu$6554.C[24] I0=mod_pwm0.counter[23] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[24] CO=$auto$alumacc.cc:474:replace_alu$6554.C[25] I0=mod_pwm0.counter[24] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[25] CO=$auto$alumacc.cc:474:replace_alu$6554.C[26] I0=mod_pwm0.counter[25] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[26] CO=$auto$alumacc.cc:474:replace_alu$6554.C[27] I0=mod_pwm0.counter[26] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[27] CO=$auto$alumacc.cc:474:replace_alu$6554.C[28] I0=mod_pwm0.counter[27] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[28] CO=$auto$alumacc.cc:474:replace_alu$6554.C[29] I0=mod_pwm0.counter[28] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[29] CO=$auto$alumacc.cc:474:replace_alu$6554.C[30] I0=mod_pwm0.counter[29] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[2] CO=$auto$alumacc.cc:474:replace_alu$6554.C[3] I0=mod_pwm0.counter[2] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[30] CO=$auto$alumacc.cc:474:replace_alu$6554.C[31] I0=mod_pwm0.counter[30] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[31] CO=$abc$57322$auto$alumacc.cc:491:replace_alu$6556[31] I0=mod_pwm0.counter[31] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[3] CO=$auto$alumacc.cc:474:replace_alu$6554.C[4] I0=mod_pwm0.counter[3] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[4] CO=$auto$alumacc.cc:474:replace_alu$6554.C[5] I0=mod_pwm0.counter[4] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[5] CO=$auto$alumacc.cc:474:replace_alu$6554.C[6] I0=mod_pwm0.counter[5] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[6] CO=$auto$alumacc.cc:474:replace_alu$6554.C[7] I0=mod_pwm0.counter[6] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[7] CO=$auto$alumacc.cc:474:replace_alu$6554.C[8] I0=mod_pwm0.counter[7] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[8] CO=$auto$alumacc.cc:474:replace_alu$6554.C[9] I0=mod_pwm0.counter[8] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6554.C[9] CO=$auto$alumacc.cc:474:replace_alu$6554.C[10] I0=mod_pwm0.counter[9] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[0] CO=$auto$alumacc.cc:474:replace_alu$6559.C[2] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1748|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6559.C[2] CO=$auto$alumacc.cc:474:replace_alu$6559.C[3] I0=$true I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1748|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6559.C[3] CO=$auto$alumacc.cc:474:replace_alu$6559.C[4] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1748|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6559.C[4] CO=$abc$57322$auto$alumacc.cc:491:replace_alu$6561[4] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1748|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[10] CO=$auto$alumacc.cc:474:replace_alu$6568.C[11] I0=$true I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[11] CO=$auto$alumacc.cc:474:replace_alu$6568.C[12] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[12] CO=$auto$alumacc.cc:474:replace_alu$6568.C[13] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[13] CO=$auto$alumacc.cc:474:replace_alu$6568.C[14] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[14] CO=$auto$alumacc.cc:474:replace_alu$6568.C[15] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[15] CO=$auto$alumacc.cc:474:replace_alu$6568.C[16] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[16] CO=$auto$alumacc.cc:474:replace_alu$6568.C[17] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[17] CO=$auto$alumacc.cc:474:replace_alu$6568.C[18] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[18] CO=$auto$alumacc.cc:474:replace_alu$6568.C[19] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[19] CO=$auto$alumacc.cc:474:replace_alu$6568.C[20] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[0] CO=$auto$alumacc.cc:474:replace_alu$6568.C[2] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[20] CO=$auto$alumacc.cc:474:replace_alu$6568.C[21] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[21] CO=$auto$alumacc.cc:474:replace_alu$6568.C[22] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[22] CO=$auto$alumacc.cc:474:replace_alu$6568.C[23] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[23] CO=$auto$alumacc.cc:474:replace_alu$6568.C[24] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[24] CO=$auto$alumacc.cc:474:replace_alu$6568.C[25] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[25] CO=$auto$alumacc.cc:474:replace_alu$6568.C[26] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[26] CO=$auto$alumacc.cc:474:replace_alu$6568.C[27] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[27] CO=$auto$alumacc.cc:474:replace_alu$6568.C[28] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[28] CO=$auto$alumacc.cc:474:replace_alu$6568.C[29] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[29] CO=$abc$57322$auto$alumacc.cc:491:replace_alu$6570[29] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[2] CO=$auto$alumacc.cc:474:replace_alu$6568.C[3] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[3] CO=$auto$alumacc.cc:474:replace_alu$6568.C[4] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[4] CO=$auto$alumacc.cc:474:replace_alu$6568.C[5] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[5] CO=$auto$alumacc.cc:474:replace_alu$6568.C[6] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[6] CO=$auto$alumacc.cc:474:replace_alu$6568.C[7] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[7] CO=$auto$alumacc.cc:474:replace_alu$6568.C[8] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[8] CO=$auto$alumacc.cc:474:replace_alu$6568.C[9] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6568.C[9] CO=$auto$alumacc.cc:474:replace_alu$6568.C[10] I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:468|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=resetn_counter[0] I3=$false O=$add$icosoc.v:111$10_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=resetn_counter[0] CO=$auto$alumacc.cc:474:replace_alu$6581.C[2] I0=$false I1=resetn_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=resetn_counter[2] I3=$auto$alumacc.cc:474:replace_alu$6581.C[2] O=$add$icosoc.v:111$10_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6581.C[2] CO=$auto$alumacc.cc:474:replace_alu$6581.C[3] I0=$false I1=resetn_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=resetn_counter[3] I3=$auto$alumacc.cc:474:replace_alu$6581.C[3] O=$add$icosoc.v:111$10_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6581.C[3] CO=$auto$alumacc.cc:474:replace_alu$6581.C[4] I0=$false I1=resetn_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=resetn_counter[4] I3=$auto$alumacc.cc:474:replace_alu$6581.C[4] O=$add$icosoc.v:111$10_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6581.C[4] CO=$auto$alumacc.cc:474:replace_alu$6581.C[5] I0=$false I1=resetn_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=resetn_counter[5] I3=$auto$alumacc.cc:474:replace_alu$6581.C[5] O=$add$icosoc.v:111$10_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6581.C[5] CO=$auto$alumacc.cc:474:replace_alu$6581.C[6] I0=$false I1=resetn_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=resetn_counter[6] I3=$auto$alumacc.cc:474:replace_alu$6581.C[6] O=$add$icosoc.v:111$10_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6581.C[6] CO=$auto$alumacc.cc:474:replace_alu$6581.C[7] I0=$false I1=resetn_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=resetn_counter[7] I3=$auto$alumacc.cc:474:replace_alu$6581.C[7] O=$add$icosoc.v:111$10_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=raspi_interface.fifo_recv.out_data[0] I2=$false I3=$false O=$abc$57322$add$icosoc.v:233$23_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6584.C[6] I0=raspi_interface.fifo_recv.out_data[5] I1=raspi_interface.fifo_recv.out_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=raspi_interface.fifo_recv.out_data[6] I2=raspi_interface.fifo_recv.out_data[1] I3=$auto$alumacc.cc:474:replace_alu$6584.C[6] O=send_ep0_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6584.C[6] CO=$auto$alumacc.cc:474:replace_alu$6584.C[7] I0=raspi_interface.fifo_recv.out_data[6] I1=raspi_interface.fifo_recv.out_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=raspi_interface.fifo_recv.out_data[7] I2=raspi_interface.fifo_recv.out_data[2] I3=$auto$alumacc.cc:474:replace_alu$6584.C[7] O=send_ep0_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=spiflash_state[0] I3=$false O=$add$icosoc.v:527$81_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:527|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=spiflash_state[0] CO=$auto$alumacc.cc:474:replace_alu$6587.C[2] I0=$false I1=spiflash_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:527|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spiflash_state[2] I3=$auto$alumacc.cc:474:replace_alu$6587.C[2] O=$add$icosoc.v:527$81_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:527|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6587.C[2] CO=$auto$alumacc.cc:474:replace_alu$6587.C[3] I0=$false I1=spiflash_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:527|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spiflash_state[3] I3=$auto$alumacc.cc:474:replace_alu$6587.C[3] O=$add$icosoc.v:527$81_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:527|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[0] I2=$false I3=$false O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[10] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[10] CO=$auto$alumacc.cc:474:replace_alu$6590.C[11] I0=cpu.reg_pc[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[11] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[11] CO=$auto$alumacc.cc:474:replace_alu$6590.C[12] I0=cpu.reg_pc[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[12] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[12] CO=$auto$alumacc.cc:474:replace_alu$6590.C[13] I0=cpu.reg_pc[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[13] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[13] CO=$auto$alumacc.cc:474:replace_alu$6590.C[14] I0=cpu.reg_pc[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[14] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[14] CO=$auto$alumacc.cc:474:replace_alu$6590.C[15] I0=cpu.reg_pc[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[15] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[15] CO=$auto$alumacc.cc:474:replace_alu$6590.C[16] I0=cpu.reg_pc[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[16] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[16] CO=$auto$alumacc.cc:474:replace_alu$6590.C[17] I0=cpu.reg_pc[16] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[17] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[17] CO=$auto$alumacc.cc:474:replace_alu$6590.C[18] I0=cpu.reg_pc[17] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[18] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[18] CO=$auto$alumacc.cc:474:replace_alu$6590.C[19] I0=cpu.reg_pc[18] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[19] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[19] CO=$auto$alumacc.cc:474:replace_alu$6590.C[20] I0=cpu.reg_pc[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6590.C[2] I0=cpu.reg_pc[1] I1=cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[20] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[20] CO=$auto$alumacc.cc:474:replace_alu$6590.C[21] I0=cpu.reg_pc[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[21] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[21] CO=$auto$alumacc.cc:474:replace_alu$6590.C[22] I0=cpu.reg_pc[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[22] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[22] CO=$auto$alumacc.cc:474:replace_alu$6590.C[23] I0=cpu.reg_pc[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[23] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[23] CO=$auto$alumacc.cc:474:replace_alu$6590.C[24] I0=cpu.reg_pc[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[24] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[24] CO=$auto$alumacc.cc:474:replace_alu$6590.C[25] I0=cpu.reg_pc[24] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[25] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[25] CO=$auto$alumacc.cc:474:replace_alu$6590.C[26] I0=cpu.reg_pc[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[26] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[26] CO=$auto$alumacc.cc:474:replace_alu$6590.C[27] I0=cpu.reg_pc[26] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[27] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[27] CO=$auto$alumacc.cc:474:replace_alu$6590.C[28] I0=cpu.reg_pc[27] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[28] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[28] CO=$auto$alumacc.cc:474:replace_alu$6590.C[29] I0=cpu.reg_pc[28] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[29] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[29] CO=$auto$alumacc.cc:474:replace_alu$6590.C[30] I0=cpu.reg_pc[29] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[2] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6590.BB[2] I3=$auto$alumacc.cc:474:replace_alu$6590.C[2] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[2] CO=$auto$alumacc.cc:474:replace_alu$6590.C[3] I0=cpu.reg_pc[2] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6590.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[30] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[30] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[30] CO=$auto$alumacc.cc:474:replace_alu$6590.C[31] I0=cpu.reg_pc[30] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[31] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[3] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[3] CO=$auto$alumacc.cc:474:replace_alu$6590.C[4] I0=cpu.reg_pc[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[4] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[4] CO=$auto$alumacc.cc:474:replace_alu$6590.C[5] I0=cpu.reg_pc[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[5] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[5] CO=$auto$alumacc.cc:474:replace_alu$6590.C[6] I0=cpu.reg_pc[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[6] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[6] CO=$auto$alumacc.cc:474:replace_alu$6590.C[7] I0=cpu.reg_pc[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[7] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[7] CO=$auto$alumacc.cc:474:replace_alu$6590.C[8] I0=cpu.reg_pc[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[8] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[8] CO=$auto$alumacc.cc:474:replace_alu$6590.C[9] I0=cpu.reg_pc[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6590.C[9] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6590.C[9] CO=$auto$alumacc.cc:474:replace_alu$6590.C[10] I0=cpu.reg_pc[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cpu.count_cycle[0] I3=$false O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[10] I3=$auto$alumacc.cc:474:replace_alu$6593.C[10] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[10] CO=$auto$alumacc.cc:474:replace_alu$6593.C[11] I0=$false I1=cpu.count_cycle[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[11] I3=$auto$alumacc.cc:474:replace_alu$6593.C[11] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[11] CO=$auto$alumacc.cc:474:replace_alu$6593.C[12] I0=$false I1=cpu.count_cycle[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[12] I3=$auto$alumacc.cc:474:replace_alu$6593.C[12] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[12] CO=$auto$alumacc.cc:474:replace_alu$6593.C[13] I0=$false I1=cpu.count_cycle[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[13] I3=$auto$alumacc.cc:474:replace_alu$6593.C[13] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[13] CO=$auto$alumacc.cc:474:replace_alu$6593.C[14] I0=$false I1=cpu.count_cycle[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[14] I3=$auto$alumacc.cc:474:replace_alu$6593.C[14] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[14] CO=$auto$alumacc.cc:474:replace_alu$6593.C[15] I0=$false I1=cpu.count_cycle[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[15] I3=$auto$alumacc.cc:474:replace_alu$6593.C[15] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[15] CO=$auto$alumacc.cc:474:replace_alu$6593.C[16] I0=$false I1=cpu.count_cycle[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[16] I3=$auto$alumacc.cc:474:replace_alu$6593.C[16] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[16] CO=$auto$alumacc.cc:474:replace_alu$6593.C[17] I0=$false I1=cpu.count_cycle[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[17] I3=$auto$alumacc.cc:474:replace_alu$6593.C[17] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[17] CO=$auto$alumacc.cc:474:replace_alu$6593.C[18] I0=$false I1=cpu.count_cycle[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[18] I3=$auto$alumacc.cc:474:replace_alu$6593.C[18] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[18] CO=$auto$alumacc.cc:474:replace_alu$6593.C[19] I0=$false I1=cpu.count_cycle[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[19] I3=$auto$alumacc.cc:474:replace_alu$6593.C[19] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[19] CO=$auto$alumacc.cc:474:replace_alu$6593.C[20] I0=$false I1=cpu.count_cycle[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cpu.count_cycle[0] CO=$auto$alumacc.cc:474:replace_alu$6593.C[2] I0=$false I1=cpu.count_cycle[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[20] I3=$auto$alumacc.cc:474:replace_alu$6593.C[20] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[20] CO=$auto$alumacc.cc:474:replace_alu$6593.C[21] I0=$false I1=cpu.count_cycle[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[21] I3=$auto$alumacc.cc:474:replace_alu$6593.C[21] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[21] CO=$auto$alumacc.cc:474:replace_alu$6593.C[22] I0=$false I1=cpu.count_cycle[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[22] I3=$auto$alumacc.cc:474:replace_alu$6593.C[22] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[22] CO=$auto$alumacc.cc:474:replace_alu$6593.C[23] I0=$false I1=cpu.count_cycle[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[23] I3=$auto$alumacc.cc:474:replace_alu$6593.C[23] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[23] CO=$auto$alumacc.cc:474:replace_alu$6593.C[24] I0=$false I1=cpu.count_cycle[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[24] I3=$auto$alumacc.cc:474:replace_alu$6593.C[24] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[24] CO=$auto$alumacc.cc:474:replace_alu$6593.C[25] I0=$false I1=cpu.count_cycle[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[25] I3=$auto$alumacc.cc:474:replace_alu$6593.C[25] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[25] CO=$auto$alumacc.cc:474:replace_alu$6593.C[26] I0=$false I1=cpu.count_cycle[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[26] I3=$auto$alumacc.cc:474:replace_alu$6593.C[26] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[26] CO=$auto$alumacc.cc:474:replace_alu$6593.C[27] I0=$false I1=cpu.count_cycle[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[27] I3=$auto$alumacc.cc:474:replace_alu$6593.C[27] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[27] CO=$auto$alumacc.cc:474:replace_alu$6593.C[28] I0=$false I1=cpu.count_cycle[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[28] I3=$auto$alumacc.cc:474:replace_alu$6593.C[28] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[28] CO=$auto$alumacc.cc:474:replace_alu$6593.C[29] I0=$false I1=cpu.count_cycle[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[29] I3=$auto$alumacc.cc:474:replace_alu$6593.C[29] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[29] CO=$auto$alumacc.cc:474:replace_alu$6593.C[30] I0=$false I1=cpu.count_cycle[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[2] I3=$auto$alumacc.cc:474:replace_alu$6593.C[2] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[2] CO=$auto$alumacc.cc:474:replace_alu$6593.C[3] I0=$false I1=cpu.count_cycle[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[30] I3=$auto$alumacc.cc:474:replace_alu$6593.C[30] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[30] CO=$auto$alumacc.cc:474:replace_alu$6593.C[31] I0=$false I1=cpu.count_cycle[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[31] I3=$auto$alumacc.cc:474:replace_alu$6593.C[31] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[31] CO=$auto$alumacc.cc:474:replace_alu$6593.C[32] I0=$false I1=cpu.count_cycle[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[32] I3=$auto$alumacc.cc:474:replace_alu$6593.C[32] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[32] CO=$auto$alumacc.cc:474:replace_alu$6593.C[33] I0=$false I1=cpu.count_cycle[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[33] I3=$auto$alumacc.cc:474:replace_alu$6593.C[33] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[33] CO=$auto$alumacc.cc:474:replace_alu$6593.C[34] I0=$false I1=cpu.count_cycle[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[34] I3=$auto$alumacc.cc:474:replace_alu$6593.C[34] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[34] CO=$auto$alumacc.cc:474:replace_alu$6593.C[35] I0=$false I1=cpu.count_cycle[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[35] I3=$auto$alumacc.cc:474:replace_alu$6593.C[35] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[35] CO=$auto$alumacc.cc:474:replace_alu$6593.C[36] I0=$false I1=cpu.count_cycle[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[36] I3=$auto$alumacc.cc:474:replace_alu$6593.C[36] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[36] CO=$auto$alumacc.cc:474:replace_alu$6593.C[37] I0=$false I1=cpu.count_cycle[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[37] I3=$auto$alumacc.cc:474:replace_alu$6593.C[37] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[37] CO=$auto$alumacc.cc:474:replace_alu$6593.C[38] I0=$false I1=cpu.count_cycle[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[38] I3=$auto$alumacc.cc:474:replace_alu$6593.C[38] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[38] CO=$auto$alumacc.cc:474:replace_alu$6593.C[39] I0=$false I1=cpu.count_cycle[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[39] I3=$auto$alumacc.cc:474:replace_alu$6593.C[39] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[39] CO=$auto$alumacc.cc:474:replace_alu$6593.C[40] I0=$false I1=cpu.count_cycle[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[3] I3=$auto$alumacc.cc:474:replace_alu$6593.C[3] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[3] CO=$auto$alumacc.cc:474:replace_alu$6593.C[4] I0=$false I1=cpu.count_cycle[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[40] I3=$auto$alumacc.cc:474:replace_alu$6593.C[40] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[40] CO=$auto$alumacc.cc:474:replace_alu$6593.C[41] I0=$false I1=cpu.count_cycle[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[41] I3=$auto$alumacc.cc:474:replace_alu$6593.C[41] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[41] CO=$auto$alumacc.cc:474:replace_alu$6593.C[42] I0=$false I1=cpu.count_cycle[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[42] I3=$auto$alumacc.cc:474:replace_alu$6593.C[42] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[42] CO=$auto$alumacc.cc:474:replace_alu$6593.C[43] I0=$false I1=cpu.count_cycle[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[43] I3=$auto$alumacc.cc:474:replace_alu$6593.C[43] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[43] CO=$auto$alumacc.cc:474:replace_alu$6593.C[44] I0=$false I1=cpu.count_cycle[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[44] I3=$auto$alumacc.cc:474:replace_alu$6593.C[44] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[44] CO=$auto$alumacc.cc:474:replace_alu$6593.C[45] I0=$false I1=cpu.count_cycle[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[45] I3=$auto$alumacc.cc:474:replace_alu$6593.C[45] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[45] CO=$auto$alumacc.cc:474:replace_alu$6593.C[46] I0=$false I1=cpu.count_cycle[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[46] I3=$auto$alumacc.cc:474:replace_alu$6593.C[46] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[46] CO=$auto$alumacc.cc:474:replace_alu$6593.C[47] I0=$false I1=cpu.count_cycle[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[47] I3=$auto$alumacc.cc:474:replace_alu$6593.C[47] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[47] CO=$auto$alumacc.cc:474:replace_alu$6593.C[48] I0=$false I1=cpu.count_cycle[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[48] I3=$auto$alumacc.cc:474:replace_alu$6593.C[48] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[48] CO=$auto$alumacc.cc:474:replace_alu$6593.C[49] I0=$false I1=cpu.count_cycle[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[49] I3=$auto$alumacc.cc:474:replace_alu$6593.C[49] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[49] CO=$auto$alumacc.cc:474:replace_alu$6593.C[50] I0=$false I1=cpu.count_cycle[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[4] I3=$auto$alumacc.cc:474:replace_alu$6593.C[4] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[4] CO=$auto$alumacc.cc:474:replace_alu$6593.C[5] I0=$false I1=cpu.count_cycle[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[50] I3=$auto$alumacc.cc:474:replace_alu$6593.C[50] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[50] CO=$auto$alumacc.cc:474:replace_alu$6593.C[51] I0=$false I1=cpu.count_cycle[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[51] I3=$auto$alumacc.cc:474:replace_alu$6593.C[51] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[51] CO=$auto$alumacc.cc:474:replace_alu$6593.C[52] I0=$false I1=cpu.count_cycle[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[52] I3=$auto$alumacc.cc:474:replace_alu$6593.C[52] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[52] CO=$auto$alumacc.cc:474:replace_alu$6593.C[53] I0=$false I1=cpu.count_cycle[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[53] I3=$auto$alumacc.cc:474:replace_alu$6593.C[53] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[53] CO=$auto$alumacc.cc:474:replace_alu$6593.C[54] I0=$false I1=cpu.count_cycle[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[54] I3=$auto$alumacc.cc:474:replace_alu$6593.C[54] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[54] CO=$auto$alumacc.cc:474:replace_alu$6593.C[55] I0=$false I1=cpu.count_cycle[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[55] I3=$auto$alumacc.cc:474:replace_alu$6593.C[55] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[55] CO=$auto$alumacc.cc:474:replace_alu$6593.C[56] I0=$false I1=cpu.count_cycle[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[56] I3=$auto$alumacc.cc:474:replace_alu$6593.C[56] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[56] CO=$auto$alumacc.cc:474:replace_alu$6593.C[57] I0=$false I1=cpu.count_cycle[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[57] I3=$auto$alumacc.cc:474:replace_alu$6593.C[57] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[57] CO=$auto$alumacc.cc:474:replace_alu$6593.C[58] I0=$false I1=cpu.count_cycle[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[58] I3=$auto$alumacc.cc:474:replace_alu$6593.C[58] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[58] CO=$auto$alumacc.cc:474:replace_alu$6593.C[59] I0=$false I1=cpu.count_cycle[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[59] I3=$auto$alumacc.cc:474:replace_alu$6593.C[59] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[59] CO=$auto$alumacc.cc:474:replace_alu$6593.C[60] I0=$false I1=cpu.count_cycle[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[5] I3=$auto$alumacc.cc:474:replace_alu$6593.C[5] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[5] CO=$auto$alumacc.cc:474:replace_alu$6593.C[6] I0=$false I1=cpu.count_cycle[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[60] I3=$auto$alumacc.cc:474:replace_alu$6593.C[60] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[60] CO=$auto$alumacc.cc:474:replace_alu$6593.C[61] I0=$false I1=cpu.count_cycle[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[61] I3=$auto$alumacc.cc:474:replace_alu$6593.C[61] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[61] CO=$auto$alumacc.cc:474:replace_alu$6593.C[62] I0=$false I1=cpu.count_cycle[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[62] I3=$auto$alumacc.cc:474:replace_alu$6593.C[62] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[62] CO=$auto$alumacc.cc:474:replace_alu$6593.C[63] I0=$false I1=cpu.count_cycle[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[63] I3=$auto$alumacc.cc:474:replace_alu$6593.C[63] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[6] I3=$auto$alumacc.cc:474:replace_alu$6593.C[6] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[6] CO=$auto$alumacc.cc:474:replace_alu$6593.C[7] I0=$false I1=cpu.count_cycle[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[7] I3=$auto$alumacc.cc:474:replace_alu$6593.C[7] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[7] CO=$auto$alumacc.cc:474:replace_alu$6593.C[8] I0=$false I1=cpu.count_cycle[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[8] I3=$auto$alumacc.cc:474:replace_alu$6593.C[8] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[8] CO=$auto$alumacc.cc:474:replace_alu$6593.C[9] I0=$false I1=cpu.count_cycle[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_cycle[9] I3=$auto$alumacc.cc:474:replace_alu$6593.C[9] O=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6593.C[9] CO=$auto$alumacc.cc:474:replace_alu$6593.C[10] I0=$false I1=cpu.count_cycle[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1340|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0] I2=$false I3=$false O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[10] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[10] CO=$auto$alumacc.cc:474:replace_alu$6596.C[11] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[11] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[11] CO=$auto$alumacc.cc:474:replace_alu$6596.C[12] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[12] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[12] CO=$auto$alumacc.cc:474:replace_alu$6596.C[13] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[13] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[13] CO=$auto$alumacc.cc:474:replace_alu$6596.C[14] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[14] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[14] CO=$auto$alumacc.cc:474:replace_alu$6596.C[15] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[15] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[15] CO=$auto$alumacc.cc:474:replace_alu$6596.C[16] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[16] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[16] CO=$auto$alumacc.cc:474:replace_alu$6596.C[17] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[17] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[17] CO=$auto$alumacc.cc:474:replace_alu$6596.C[18] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[18] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[18] CO=$auto$alumacc.cc:474:replace_alu$6596.C[19] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[19] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[19] CO=$auto$alumacc.cc:474:replace_alu$6596.C[20] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6596.C[2] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1] I1=cpu.compressed_instr
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[20] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[20] CO=$auto$alumacc.cc:474:replace_alu$6596.C[21] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[21] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[21] CO=$auto$alumacc.cc:474:replace_alu$6596.C[22] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[22] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[22] CO=$auto$alumacc.cc:474:replace_alu$6596.C[23] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[23] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[23] CO=$auto$alumacc.cc:474:replace_alu$6596.C[24] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[24] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[24] CO=$auto$alumacc.cc:474:replace_alu$6596.C[25] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[25] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[25] CO=$auto$alumacc.cc:474:replace_alu$6596.C[26] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[26] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[26] CO=$auto$alumacc.cc:474:replace_alu$6596.C[27] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[27] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[27] CO=$auto$alumacc.cc:474:replace_alu$6596.C[28] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[28] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[28] CO=$auto$alumacc.cc:474:replace_alu$6596.C[29] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[29] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[29] CO=$auto$alumacc.cc:474:replace_alu$6596.C[30] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.BB[2] I3=$auto$alumacc.cc:474:replace_alu$6596.C[2] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[2] CO=$auto$alumacc.cc:474:replace_alu$6596.C[3] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[30] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[30] CO=$auto$alumacc.cc:474:replace_alu$6596.C[31] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[31] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[3] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[3] CO=$auto$alumacc.cc:474:replace_alu$6596.C[4] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[4] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[4] CO=$auto$alumacc.cc:474:replace_alu$6596.C[5] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[5] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[5] CO=$auto$alumacc.cc:474:replace_alu$6596.C[6] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[6] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[6] CO=$auto$alumacc.cc:474:replace_alu$6596.C[7] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[7] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[7] CO=$auto$alumacc.cc:474:replace_alu$6596.C[8] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[8] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[8] CO=$auto$alumacc.cc:474:replace_alu$6596.C[9] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6596.C[9] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6596.C[9] CO=$auto$alumacc.cc:474:replace_alu$6596.C[10] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1465|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cpu.count_instr[0] I3=$false O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[10] I3=$auto$alumacc.cc:474:replace_alu$6599.C[10] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[10] CO=$auto$alumacc.cc:474:replace_alu$6599.C[11] I0=$false I1=cpu.count_instr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[11] I3=$auto$alumacc.cc:474:replace_alu$6599.C[11] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[11] CO=$auto$alumacc.cc:474:replace_alu$6599.C[12] I0=$false I1=cpu.count_instr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[12] I3=$auto$alumacc.cc:474:replace_alu$6599.C[12] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[12] CO=$auto$alumacc.cc:474:replace_alu$6599.C[13] I0=$false I1=cpu.count_instr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[13] I3=$auto$alumacc.cc:474:replace_alu$6599.C[13] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[13] CO=$auto$alumacc.cc:474:replace_alu$6599.C[14] I0=$false I1=cpu.count_instr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[14] I3=$auto$alumacc.cc:474:replace_alu$6599.C[14] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[14] CO=$auto$alumacc.cc:474:replace_alu$6599.C[15] I0=$false I1=cpu.count_instr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[15] I3=$auto$alumacc.cc:474:replace_alu$6599.C[15] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[15] CO=$auto$alumacc.cc:474:replace_alu$6599.C[16] I0=$false I1=cpu.count_instr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[16] I3=$auto$alumacc.cc:474:replace_alu$6599.C[16] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[16] CO=$auto$alumacc.cc:474:replace_alu$6599.C[17] I0=$false I1=cpu.count_instr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[17] I3=$auto$alumacc.cc:474:replace_alu$6599.C[17] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[17] CO=$auto$alumacc.cc:474:replace_alu$6599.C[18] I0=$false I1=cpu.count_instr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[18] I3=$auto$alumacc.cc:474:replace_alu$6599.C[18] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[18] CO=$auto$alumacc.cc:474:replace_alu$6599.C[19] I0=$false I1=cpu.count_instr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[19] I3=$auto$alumacc.cc:474:replace_alu$6599.C[19] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[19] CO=$auto$alumacc.cc:474:replace_alu$6599.C[20] I0=$false I1=cpu.count_instr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cpu.count_instr[0] CO=$auto$alumacc.cc:474:replace_alu$6599.C[2] I0=$false I1=cpu.count_instr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[20] I3=$auto$alumacc.cc:474:replace_alu$6599.C[20] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[20] CO=$auto$alumacc.cc:474:replace_alu$6599.C[21] I0=$false I1=cpu.count_instr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[21] I3=$auto$alumacc.cc:474:replace_alu$6599.C[21] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[21] CO=$auto$alumacc.cc:474:replace_alu$6599.C[22] I0=$false I1=cpu.count_instr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[22] I3=$auto$alumacc.cc:474:replace_alu$6599.C[22] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[22] CO=$auto$alumacc.cc:474:replace_alu$6599.C[23] I0=$false I1=cpu.count_instr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[23] I3=$auto$alumacc.cc:474:replace_alu$6599.C[23] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[23] CO=$auto$alumacc.cc:474:replace_alu$6599.C[24] I0=$false I1=cpu.count_instr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[24] I3=$auto$alumacc.cc:474:replace_alu$6599.C[24] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[24] CO=$auto$alumacc.cc:474:replace_alu$6599.C[25] I0=$false I1=cpu.count_instr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[25] I3=$auto$alumacc.cc:474:replace_alu$6599.C[25] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[25] CO=$auto$alumacc.cc:474:replace_alu$6599.C[26] I0=$false I1=cpu.count_instr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[26] I3=$auto$alumacc.cc:474:replace_alu$6599.C[26] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[26] CO=$auto$alumacc.cc:474:replace_alu$6599.C[27] I0=$false I1=cpu.count_instr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[27] I3=$auto$alumacc.cc:474:replace_alu$6599.C[27] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[27] CO=$auto$alumacc.cc:474:replace_alu$6599.C[28] I0=$false I1=cpu.count_instr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[28] I3=$auto$alumacc.cc:474:replace_alu$6599.C[28] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[28] CO=$auto$alumacc.cc:474:replace_alu$6599.C[29] I0=$false I1=cpu.count_instr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[29] I3=$auto$alumacc.cc:474:replace_alu$6599.C[29] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[29] CO=$auto$alumacc.cc:474:replace_alu$6599.C[30] I0=$false I1=cpu.count_instr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[2] I3=$auto$alumacc.cc:474:replace_alu$6599.C[2] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[2] CO=$auto$alumacc.cc:474:replace_alu$6599.C[3] I0=$false I1=cpu.count_instr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[30] I3=$auto$alumacc.cc:474:replace_alu$6599.C[30] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[30] CO=$auto$alumacc.cc:474:replace_alu$6599.C[31] I0=$false I1=cpu.count_instr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[31] I3=$auto$alumacc.cc:474:replace_alu$6599.C[31] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[31] CO=$auto$alumacc.cc:474:replace_alu$6599.C[32] I0=$false I1=cpu.count_instr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[32] I3=$auto$alumacc.cc:474:replace_alu$6599.C[32] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[32] CO=$auto$alumacc.cc:474:replace_alu$6599.C[33] I0=$false I1=cpu.count_instr[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[33] I3=$auto$alumacc.cc:474:replace_alu$6599.C[33] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[33] CO=$auto$alumacc.cc:474:replace_alu$6599.C[34] I0=$false I1=cpu.count_instr[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[34] I3=$auto$alumacc.cc:474:replace_alu$6599.C[34] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[34] CO=$auto$alumacc.cc:474:replace_alu$6599.C[35] I0=$false I1=cpu.count_instr[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[35] I3=$auto$alumacc.cc:474:replace_alu$6599.C[35] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[35] CO=$auto$alumacc.cc:474:replace_alu$6599.C[36] I0=$false I1=cpu.count_instr[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[36] I3=$auto$alumacc.cc:474:replace_alu$6599.C[36] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[36] CO=$auto$alumacc.cc:474:replace_alu$6599.C[37] I0=$false I1=cpu.count_instr[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[37] I3=$auto$alumacc.cc:474:replace_alu$6599.C[37] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[37] CO=$auto$alumacc.cc:474:replace_alu$6599.C[38] I0=$false I1=cpu.count_instr[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[38] I3=$auto$alumacc.cc:474:replace_alu$6599.C[38] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[38] CO=$auto$alumacc.cc:474:replace_alu$6599.C[39] I0=$false I1=cpu.count_instr[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[39] I3=$auto$alumacc.cc:474:replace_alu$6599.C[39] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[39] CO=$auto$alumacc.cc:474:replace_alu$6599.C[40] I0=$false I1=cpu.count_instr[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[3] I3=$auto$alumacc.cc:474:replace_alu$6599.C[3] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[3] CO=$auto$alumacc.cc:474:replace_alu$6599.C[4] I0=$false I1=cpu.count_instr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[40] I3=$auto$alumacc.cc:474:replace_alu$6599.C[40] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[40] CO=$auto$alumacc.cc:474:replace_alu$6599.C[41] I0=$false I1=cpu.count_instr[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[41] I3=$auto$alumacc.cc:474:replace_alu$6599.C[41] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[41] CO=$auto$alumacc.cc:474:replace_alu$6599.C[42] I0=$false I1=cpu.count_instr[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[42] I3=$auto$alumacc.cc:474:replace_alu$6599.C[42] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[42] CO=$auto$alumacc.cc:474:replace_alu$6599.C[43] I0=$false I1=cpu.count_instr[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[43] I3=$auto$alumacc.cc:474:replace_alu$6599.C[43] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[43] CO=$auto$alumacc.cc:474:replace_alu$6599.C[44] I0=$false I1=cpu.count_instr[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[44] I3=$auto$alumacc.cc:474:replace_alu$6599.C[44] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[44] CO=$auto$alumacc.cc:474:replace_alu$6599.C[45] I0=$false I1=cpu.count_instr[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[45] I3=$auto$alumacc.cc:474:replace_alu$6599.C[45] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[45] CO=$auto$alumacc.cc:474:replace_alu$6599.C[46] I0=$false I1=cpu.count_instr[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[46] I3=$auto$alumacc.cc:474:replace_alu$6599.C[46] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[46] CO=$auto$alumacc.cc:474:replace_alu$6599.C[47] I0=$false I1=cpu.count_instr[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[47] I3=$auto$alumacc.cc:474:replace_alu$6599.C[47] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[47] CO=$auto$alumacc.cc:474:replace_alu$6599.C[48] I0=$false I1=cpu.count_instr[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[48] I3=$auto$alumacc.cc:474:replace_alu$6599.C[48] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[48] CO=$auto$alumacc.cc:474:replace_alu$6599.C[49] I0=$false I1=cpu.count_instr[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[49] I3=$auto$alumacc.cc:474:replace_alu$6599.C[49] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[49] CO=$auto$alumacc.cc:474:replace_alu$6599.C[50] I0=$false I1=cpu.count_instr[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[4] I3=$auto$alumacc.cc:474:replace_alu$6599.C[4] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[4] CO=$auto$alumacc.cc:474:replace_alu$6599.C[5] I0=$false I1=cpu.count_instr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[50] I3=$auto$alumacc.cc:474:replace_alu$6599.C[50] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[50] CO=$auto$alumacc.cc:474:replace_alu$6599.C[51] I0=$false I1=cpu.count_instr[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[51] I3=$auto$alumacc.cc:474:replace_alu$6599.C[51] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[51] CO=$auto$alumacc.cc:474:replace_alu$6599.C[52] I0=$false I1=cpu.count_instr[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[52] I3=$auto$alumacc.cc:474:replace_alu$6599.C[52] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[52] CO=$auto$alumacc.cc:474:replace_alu$6599.C[53] I0=$false I1=cpu.count_instr[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[53] I3=$auto$alumacc.cc:474:replace_alu$6599.C[53] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[53] CO=$auto$alumacc.cc:474:replace_alu$6599.C[54] I0=$false I1=cpu.count_instr[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[54] I3=$auto$alumacc.cc:474:replace_alu$6599.C[54] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[54] CO=$auto$alumacc.cc:474:replace_alu$6599.C[55] I0=$false I1=cpu.count_instr[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[55] I3=$auto$alumacc.cc:474:replace_alu$6599.C[55] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[55] CO=$auto$alumacc.cc:474:replace_alu$6599.C[56] I0=$false I1=cpu.count_instr[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[56] I3=$auto$alumacc.cc:474:replace_alu$6599.C[56] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[56] CO=$auto$alumacc.cc:474:replace_alu$6599.C[57] I0=$false I1=cpu.count_instr[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[57] I3=$auto$alumacc.cc:474:replace_alu$6599.C[57] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[57] CO=$auto$alumacc.cc:474:replace_alu$6599.C[58] I0=$false I1=cpu.count_instr[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[58] I3=$auto$alumacc.cc:474:replace_alu$6599.C[58] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[58] CO=$auto$alumacc.cc:474:replace_alu$6599.C[59] I0=$false I1=cpu.count_instr[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[59] I3=$auto$alumacc.cc:474:replace_alu$6599.C[59] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[59] CO=$auto$alumacc.cc:474:replace_alu$6599.C[60] I0=$false I1=cpu.count_instr[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[5] I3=$auto$alumacc.cc:474:replace_alu$6599.C[5] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[5] CO=$auto$alumacc.cc:474:replace_alu$6599.C[6] I0=$false I1=cpu.count_instr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[60] I3=$auto$alumacc.cc:474:replace_alu$6599.C[60] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[60] CO=$auto$alumacc.cc:474:replace_alu$6599.C[61] I0=$false I1=cpu.count_instr[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[61] I3=$auto$alumacc.cc:474:replace_alu$6599.C[61] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[61] CO=$auto$alumacc.cc:474:replace_alu$6599.C[62] I0=$false I1=cpu.count_instr[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[62] I3=$auto$alumacc.cc:474:replace_alu$6599.C[62] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[62] CO=$auto$alumacc.cc:474:replace_alu$6599.C[63] I0=$false I1=cpu.count_instr[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[63] I3=$auto$alumacc.cc:474:replace_alu$6599.C[63] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[6] I3=$auto$alumacc.cc:474:replace_alu$6599.C[6] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[6] CO=$auto$alumacc.cc:474:replace_alu$6599.C[7] I0=$false I1=cpu.count_instr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[7] I3=$auto$alumacc.cc:474:replace_alu$6599.C[7] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[7] CO=$auto$alumacc.cc:474:replace_alu$6599.C[8] I0=$false I1=cpu.count_instr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[8] I3=$auto$alumacc.cc:474:replace_alu$6599.C[8] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[8] CO=$auto$alumacc.cc:474:replace_alu$6599.C[9] I0=$false I1=cpu.count_instr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.count_instr[9] I3=$auto$alumacc.cc:474:replace_alu$6599.C[9] O=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6599.C[9] CO=$auto$alumacc.cc:474:replace_alu$6599.C[10] I0=$false I1=cpu.count_instr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1477|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0] I2=cpu.decoded_imm_uj[0] I3=$false O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6602.C[1] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0] I1=cpu.decoded_imm_uj[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10] I2=cpu.decoded_imm_uj[10] I3=$auto$alumacc.cc:474:replace_alu$6602.C[10] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[10] CO=$auto$alumacc.cc:474:replace_alu$6602.C[11] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10] I1=cpu.decoded_imm_uj[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11] I2=cpu.decoded_imm_uj[11] I3=$auto$alumacc.cc:474:replace_alu$6602.C[11] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[11] CO=$auto$alumacc.cc:474:replace_alu$6602.C[12] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11] I1=cpu.decoded_imm_uj[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12] I2=cpu.decoded_imm_uj[12] I3=$auto$alumacc.cc:474:replace_alu$6602.C[12] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[12] CO=$auto$alumacc.cc:474:replace_alu$6602.C[13] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12] I1=cpu.decoded_imm_uj[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13] I2=cpu.decoded_imm_uj[13] I3=$auto$alumacc.cc:474:replace_alu$6602.C[13] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[13] CO=$auto$alumacc.cc:474:replace_alu$6602.C[14] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13] I1=cpu.decoded_imm_uj[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14] I2=cpu.decoded_imm_uj[14] I3=$auto$alumacc.cc:474:replace_alu$6602.C[14] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[14] CO=$auto$alumacc.cc:474:replace_alu$6602.C[15] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14] I1=cpu.decoded_imm_uj[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15] I2=cpu.decoded_imm_uj[15] I3=$auto$alumacc.cc:474:replace_alu$6602.C[15] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[15] CO=$auto$alumacc.cc:474:replace_alu$6602.C[16] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15] I1=cpu.decoded_imm_uj[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16] I2=cpu.decoded_imm_uj[16] I3=$auto$alumacc.cc:474:replace_alu$6602.C[16] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[16] CO=$auto$alumacc.cc:474:replace_alu$6602.C[17] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16] I1=cpu.decoded_imm_uj[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17] I2=cpu.decoded_imm_uj[17] I3=$auto$alumacc.cc:474:replace_alu$6602.C[17] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[17] CO=$auto$alumacc.cc:474:replace_alu$6602.C[18] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17] I1=cpu.decoded_imm_uj[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18] I2=cpu.decoded_imm_uj[18] I3=$auto$alumacc.cc:474:replace_alu$6602.C[18] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[18] CO=$auto$alumacc.cc:474:replace_alu$6602.C[19] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18] I1=cpu.decoded_imm_uj[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19] I2=cpu.decoded_imm_uj[19] I3=$auto$alumacc.cc:474:replace_alu$6602.C[19] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[19] CO=$auto$alumacc.cc:474:replace_alu$6602.C[20] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19] I1=cpu.decoded_imm_uj[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1] I2=cpu.decoded_imm_uj[1] I3=$auto$alumacc.cc:474:replace_alu$6602.C[1] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[1] CO=$auto$alumacc.cc:474:replace_alu$6602.C[2] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1] I1=cpu.decoded_imm_uj[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20] I2=cpu.decoded_imm_uj[20] I3=$auto$alumacc.cc:474:replace_alu$6602.C[20] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[20] CO=$auto$alumacc.cc:474:replace_alu$6602.C[21] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20] I1=cpu.decoded_imm_uj[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21] I2=cpu.decoded_imm_uj[21] I3=$auto$alumacc.cc:474:replace_alu$6602.C[21] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[21] CO=$auto$alumacc.cc:474:replace_alu$6602.C[22] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21] I1=cpu.decoded_imm_uj[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22] I2=cpu.decoded_imm_uj[22] I3=$auto$alumacc.cc:474:replace_alu$6602.C[22] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[22] CO=$auto$alumacc.cc:474:replace_alu$6602.C[23] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22] I1=cpu.decoded_imm_uj[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23] I2=cpu.decoded_imm_uj[23] I3=$auto$alumacc.cc:474:replace_alu$6602.C[23] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[23] CO=$auto$alumacc.cc:474:replace_alu$6602.C[24] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23] I1=cpu.decoded_imm_uj[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24] I2=cpu.decoded_imm_uj[24] I3=$auto$alumacc.cc:474:replace_alu$6602.C[24] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[24] CO=$auto$alumacc.cc:474:replace_alu$6602.C[25] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24] I1=cpu.decoded_imm_uj[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25] I2=cpu.decoded_imm_uj[25] I3=$auto$alumacc.cc:474:replace_alu$6602.C[25] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[25] CO=$auto$alumacc.cc:474:replace_alu$6602.C[26] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25] I1=cpu.decoded_imm_uj[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26] I2=cpu.decoded_imm_uj[26] I3=$auto$alumacc.cc:474:replace_alu$6602.C[26] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[26] CO=$auto$alumacc.cc:474:replace_alu$6602.C[27] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26] I1=cpu.decoded_imm_uj[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27] I2=cpu.decoded_imm_uj[27] I3=$auto$alumacc.cc:474:replace_alu$6602.C[27] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[27] CO=$auto$alumacc.cc:474:replace_alu$6602.C[28] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27] I1=cpu.decoded_imm_uj[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28] I2=cpu.decoded_imm_uj[28] I3=$auto$alumacc.cc:474:replace_alu$6602.C[28] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[28] CO=$auto$alumacc.cc:474:replace_alu$6602.C[29] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28] I1=cpu.decoded_imm_uj[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29] I2=cpu.decoded_imm_uj[29] I3=$auto$alumacc.cc:474:replace_alu$6602.C[29] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[29] CO=$auto$alumacc.cc:474:replace_alu$6602.C[30] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29] I1=cpu.decoded_imm_uj[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2] I2=cpu.decoded_imm_uj[2] I3=$auto$alumacc.cc:474:replace_alu$6602.C[2] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[2] CO=$auto$alumacc.cc:474:replace_alu$6602.C[3] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2] I1=cpu.decoded_imm_uj[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30] I2=cpu.decoded_imm_uj[30] I3=$auto$alumacc.cc:474:replace_alu$6602.C[30] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[30] CO=$auto$alumacc.cc:474:replace_alu$6602.C[31] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30] I1=cpu.decoded_imm_uj[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[31] I2=cpu.decoded_imm_uj[31] I3=$auto$alumacc.cc:474:replace_alu$6602.C[31] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3] I2=cpu.decoded_imm_uj[3] I3=$auto$alumacc.cc:474:replace_alu$6602.C[3] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[3] CO=$auto$alumacc.cc:474:replace_alu$6602.C[4] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3] I1=cpu.decoded_imm_uj[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4] I2=cpu.decoded_imm_uj[4] I3=$auto$alumacc.cc:474:replace_alu$6602.C[4] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[4] CO=$auto$alumacc.cc:474:replace_alu$6602.C[5] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4] I1=cpu.decoded_imm_uj[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5] I2=cpu.decoded_imm_uj[5] I3=$auto$alumacc.cc:474:replace_alu$6602.C[5] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[5] CO=$auto$alumacc.cc:474:replace_alu$6602.C[6] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5] I1=cpu.decoded_imm_uj[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6] I2=cpu.decoded_imm_uj[6] I3=$auto$alumacc.cc:474:replace_alu$6602.C[6] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[6] CO=$auto$alumacc.cc:474:replace_alu$6602.C[7] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6] I1=cpu.decoded_imm_uj[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7] I2=cpu.decoded_imm_uj[7] I3=$auto$alumacc.cc:474:replace_alu$6602.C[7] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[7] CO=$auto$alumacc.cc:474:replace_alu$6602.C[8] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7] I1=cpu.decoded_imm_uj[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8] I2=cpu.decoded_imm_uj[8] I3=$auto$alumacc.cc:474:replace_alu$6602.C[8] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[8] CO=$auto$alumacc.cc:474:replace_alu$6602.C[9] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8] I1=cpu.decoded_imm_uj[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9] I2=cpu.decoded_imm_uj[9] I3=$auto$alumacc.cc:474:replace_alu$6602.C[9] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6602.C[9] CO=$auto$alumacc.cc:474:replace_alu$6602.C[10] I0=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9] I1=cpu.decoded_imm_uj[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1482|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[0] I2=cpu.decoded_imm[0] I3=$false O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6605.C[1] I0=cpu.reg_pc[0] I1=cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[10] I2=cpu.decoded_imm[10] I3=$auto$alumacc.cc:474:replace_alu$6605.C[10] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[10] CO=$auto$alumacc.cc:474:replace_alu$6605.C[11] I0=cpu.reg_pc[10] I1=cpu.decoded_imm[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[11] I2=cpu.decoded_imm[11] I3=$auto$alumacc.cc:474:replace_alu$6605.C[11] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[11] CO=$auto$alumacc.cc:474:replace_alu$6605.C[12] I0=cpu.reg_pc[11] I1=cpu.decoded_imm[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[12] I2=cpu.decoded_imm[12] I3=$auto$alumacc.cc:474:replace_alu$6605.C[12] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[12] CO=$auto$alumacc.cc:474:replace_alu$6605.C[13] I0=cpu.reg_pc[12] I1=cpu.decoded_imm[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[13] I2=cpu.decoded_imm[13] I3=$auto$alumacc.cc:474:replace_alu$6605.C[13] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[13] CO=$auto$alumacc.cc:474:replace_alu$6605.C[14] I0=cpu.reg_pc[13] I1=cpu.decoded_imm[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[14] I2=cpu.decoded_imm[14] I3=$auto$alumacc.cc:474:replace_alu$6605.C[14] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[14] CO=$auto$alumacc.cc:474:replace_alu$6605.C[15] I0=cpu.reg_pc[14] I1=cpu.decoded_imm[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[15] I2=cpu.decoded_imm[15] I3=$auto$alumacc.cc:474:replace_alu$6605.C[15] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[15] CO=$auto$alumacc.cc:474:replace_alu$6605.C[16] I0=cpu.reg_pc[15] I1=cpu.decoded_imm[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[16] I2=cpu.decoded_imm[16] I3=$auto$alumacc.cc:474:replace_alu$6605.C[16] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[16] CO=$auto$alumacc.cc:474:replace_alu$6605.C[17] I0=cpu.reg_pc[16] I1=cpu.decoded_imm[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[17] I2=cpu.decoded_imm[17] I3=$auto$alumacc.cc:474:replace_alu$6605.C[17] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[17] CO=$auto$alumacc.cc:474:replace_alu$6605.C[18] I0=cpu.reg_pc[17] I1=cpu.decoded_imm[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[18] I2=cpu.decoded_imm[18] I3=$auto$alumacc.cc:474:replace_alu$6605.C[18] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[18] CO=$auto$alumacc.cc:474:replace_alu$6605.C[19] I0=cpu.reg_pc[18] I1=cpu.decoded_imm[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[19] I2=cpu.decoded_imm[19] I3=$auto$alumacc.cc:474:replace_alu$6605.C[19] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[19] CO=$auto$alumacc.cc:474:replace_alu$6605.C[20] I0=cpu.reg_pc[19] I1=cpu.decoded_imm[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[1] I2=cpu.decoded_imm[1] I3=$auto$alumacc.cc:474:replace_alu$6605.C[1] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[1] CO=$auto$alumacc.cc:474:replace_alu$6605.C[2] I0=cpu.reg_pc[1] I1=cpu.decoded_imm[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[20] I2=cpu.decoded_imm[20] I3=$auto$alumacc.cc:474:replace_alu$6605.C[20] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[20] CO=$auto$alumacc.cc:474:replace_alu$6605.C[21] I0=cpu.reg_pc[20] I1=cpu.decoded_imm[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[21] I2=cpu.decoded_imm[21] I3=$auto$alumacc.cc:474:replace_alu$6605.C[21] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[21] CO=$auto$alumacc.cc:474:replace_alu$6605.C[22] I0=cpu.reg_pc[21] I1=cpu.decoded_imm[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[22] I2=cpu.decoded_imm[22] I3=$auto$alumacc.cc:474:replace_alu$6605.C[22] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[22] CO=$auto$alumacc.cc:474:replace_alu$6605.C[23] I0=cpu.reg_pc[22] I1=cpu.decoded_imm[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[23] I2=cpu.decoded_imm[23] I3=$auto$alumacc.cc:474:replace_alu$6605.C[23] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[23] CO=$auto$alumacc.cc:474:replace_alu$6605.C[24] I0=cpu.reg_pc[23] I1=cpu.decoded_imm[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[24] I2=cpu.decoded_imm[24] I3=$auto$alumacc.cc:474:replace_alu$6605.C[24] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[24] CO=$auto$alumacc.cc:474:replace_alu$6605.C[25] I0=cpu.reg_pc[24] I1=cpu.decoded_imm[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[25] I2=cpu.decoded_imm[25] I3=$auto$alumacc.cc:474:replace_alu$6605.C[25] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[25] CO=$auto$alumacc.cc:474:replace_alu$6605.C[26] I0=cpu.reg_pc[25] I1=cpu.decoded_imm[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[26] I2=cpu.decoded_imm[26] I3=$auto$alumacc.cc:474:replace_alu$6605.C[26] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[26] CO=$auto$alumacc.cc:474:replace_alu$6605.C[27] I0=cpu.reg_pc[26] I1=cpu.decoded_imm[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[27] I2=cpu.decoded_imm[27] I3=$auto$alumacc.cc:474:replace_alu$6605.C[27] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[27] CO=$auto$alumacc.cc:474:replace_alu$6605.C[28] I0=cpu.reg_pc[27] I1=cpu.decoded_imm[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[28] I2=cpu.decoded_imm[28] I3=$auto$alumacc.cc:474:replace_alu$6605.C[28] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[28] CO=$auto$alumacc.cc:474:replace_alu$6605.C[29] I0=cpu.reg_pc[28] I1=cpu.decoded_imm[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[29] I2=cpu.decoded_imm[29] I3=$auto$alumacc.cc:474:replace_alu$6605.C[29] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[29] CO=$auto$alumacc.cc:474:replace_alu$6605.C[30] I0=cpu.reg_pc[29] I1=cpu.decoded_imm[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[2] I2=cpu.decoded_imm[2] I3=$auto$alumacc.cc:474:replace_alu$6605.C[2] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[2] CO=$auto$alumacc.cc:474:replace_alu$6605.C[3] I0=cpu.reg_pc[2] I1=cpu.decoded_imm[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[30] I2=cpu.decoded_imm[30] I3=$auto$alumacc.cc:474:replace_alu$6605.C[30] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[30] CO=$auto$alumacc.cc:474:replace_alu$6605.C[31] I0=cpu.reg_pc[30] I1=cpu.decoded_imm[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[31] I2=cpu.decoded_imm[31] I3=$auto$alumacc.cc:474:replace_alu$6605.C[31] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[3] I2=cpu.decoded_imm[3] I3=$auto$alumacc.cc:474:replace_alu$6605.C[3] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[3] CO=$auto$alumacc.cc:474:replace_alu$6605.C[4] I0=cpu.reg_pc[3] I1=cpu.decoded_imm[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[4] I2=cpu.decoded_imm[4] I3=$auto$alumacc.cc:474:replace_alu$6605.C[4] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[4] CO=$auto$alumacc.cc:474:replace_alu$6605.C[5] I0=cpu.reg_pc[4] I1=cpu.decoded_imm[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[5] I2=cpu.decoded_imm[5] I3=$auto$alumacc.cc:474:replace_alu$6605.C[5] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[5] CO=$auto$alumacc.cc:474:replace_alu$6605.C[6] I0=cpu.reg_pc[5] I1=cpu.decoded_imm[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[6] I2=cpu.decoded_imm[6] I3=$auto$alumacc.cc:474:replace_alu$6605.C[6] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[6] CO=$auto$alumacc.cc:474:replace_alu$6605.C[7] I0=cpu.reg_pc[6] I1=cpu.decoded_imm[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[7] I2=cpu.decoded_imm[7] I3=$auto$alumacc.cc:474:replace_alu$6605.C[7] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[7] CO=$auto$alumacc.cc:474:replace_alu$6605.C[8] I0=cpu.reg_pc[7] I1=cpu.decoded_imm[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[8] I2=cpu.decoded_imm[8] I3=$auto$alumacc.cc:474:replace_alu$6605.C[8] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[8] CO=$auto$alumacc.cc:474:replace_alu$6605.C[9] I0=cpu.reg_pc[8] I1=cpu.decoded_imm[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_pc[9] I2=cpu.decoded_imm[9] I3=$auto$alumacc.cc:474:replace_alu$6605.C[9] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6605.C[9] CO=$auto$alumacc.cc:474:replace_alu$6605.C[10] I0=cpu.reg_pc[9] I1=cpu.decoded_imm[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1719|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[0] I2=cpu.decoded_imm[0] I3=$false O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6608.C[1] I0=cpu.reg_op1[0] I1=cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[10] I2=cpu.decoded_imm[10] I3=$auto$alumacc.cc:474:replace_alu$6608.C[10] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[10] CO=$auto$alumacc.cc:474:replace_alu$6608.C[11] I0=cpu.reg_op1[10] I1=cpu.decoded_imm[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[11] I2=cpu.decoded_imm[11] I3=$auto$alumacc.cc:474:replace_alu$6608.C[11] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[11] CO=$auto$alumacc.cc:474:replace_alu$6608.C[12] I0=cpu.reg_op1[11] I1=cpu.decoded_imm[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[12] I2=cpu.decoded_imm[12] I3=$auto$alumacc.cc:474:replace_alu$6608.C[12] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[12] CO=$auto$alumacc.cc:474:replace_alu$6608.C[13] I0=cpu.reg_op1[12] I1=cpu.decoded_imm[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[13] I2=cpu.decoded_imm[13] I3=$auto$alumacc.cc:474:replace_alu$6608.C[13] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[13] CO=$auto$alumacc.cc:474:replace_alu$6608.C[14] I0=cpu.reg_op1[13] I1=cpu.decoded_imm[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[14] I2=cpu.decoded_imm[14] I3=$auto$alumacc.cc:474:replace_alu$6608.C[14] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[14] CO=$auto$alumacc.cc:474:replace_alu$6608.C[15] I0=cpu.reg_op1[14] I1=cpu.decoded_imm[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[15] I2=cpu.decoded_imm[15] I3=$auto$alumacc.cc:474:replace_alu$6608.C[15] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[15] CO=$auto$alumacc.cc:474:replace_alu$6608.C[16] I0=cpu.reg_op1[15] I1=cpu.decoded_imm[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[16] I2=cpu.decoded_imm[16] I3=$auto$alumacc.cc:474:replace_alu$6608.C[16] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[16] CO=$auto$alumacc.cc:474:replace_alu$6608.C[17] I0=cpu.reg_op1[16] I1=cpu.decoded_imm[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[17] I2=cpu.decoded_imm[17] I3=$auto$alumacc.cc:474:replace_alu$6608.C[17] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[17] CO=$auto$alumacc.cc:474:replace_alu$6608.C[18] I0=cpu.reg_op1[17] I1=cpu.decoded_imm[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[18] I2=cpu.decoded_imm[18] I3=$auto$alumacc.cc:474:replace_alu$6608.C[18] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[18] CO=$auto$alumacc.cc:474:replace_alu$6608.C[19] I0=cpu.reg_op1[18] I1=cpu.decoded_imm[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[19] I2=cpu.decoded_imm[19] I3=$auto$alumacc.cc:474:replace_alu$6608.C[19] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[19] CO=$auto$alumacc.cc:474:replace_alu$6608.C[20] I0=cpu.reg_op1[19] I1=cpu.decoded_imm[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[1] I2=cpu.decoded_imm[1] I3=$auto$alumacc.cc:474:replace_alu$6608.C[1] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[1] CO=$auto$alumacc.cc:474:replace_alu$6608.C[2] I0=cpu.reg_op1[1] I1=cpu.decoded_imm[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[20] I2=cpu.decoded_imm[20] I3=$auto$alumacc.cc:474:replace_alu$6608.C[20] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[20] CO=$auto$alumacc.cc:474:replace_alu$6608.C[21] I0=cpu.reg_op1[20] I1=cpu.decoded_imm[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[21] I2=cpu.decoded_imm[21] I3=$auto$alumacc.cc:474:replace_alu$6608.C[21] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[21] CO=$auto$alumacc.cc:474:replace_alu$6608.C[22] I0=cpu.reg_op1[21] I1=cpu.decoded_imm[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[22] I2=cpu.decoded_imm[22] I3=$auto$alumacc.cc:474:replace_alu$6608.C[22] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[22] CO=$auto$alumacc.cc:474:replace_alu$6608.C[23] I0=cpu.reg_op1[22] I1=cpu.decoded_imm[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[23] I2=cpu.decoded_imm[23] I3=$auto$alumacc.cc:474:replace_alu$6608.C[23] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[23] CO=$auto$alumacc.cc:474:replace_alu$6608.C[24] I0=cpu.reg_op1[23] I1=cpu.decoded_imm[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[24] I2=cpu.decoded_imm[24] I3=$auto$alumacc.cc:474:replace_alu$6608.C[24] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[24] CO=$auto$alumacc.cc:474:replace_alu$6608.C[25] I0=cpu.reg_op1[24] I1=cpu.decoded_imm[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[25] I2=cpu.decoded_imm[25] I3=$auto$alumacc.cc:474:replace_alu$6608.C[25] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[25] CO=$auto$alumacc.cc:474:replace_alu$6608.C[26] I0=cpu.reg_op1[25] I1=cpu.decoded_imm[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[26] I2=cpu.decoded_imm[26] I3=$auto$alumacc.cc:474:replace_alu$6608.C[26] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[26] CO=$auto$alumacc.cc:474:replace_alu$6608.C[27] I0=cpu.reg_op1[26] I1=cpu.decoded_imm[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[27] I2=cpu.decoded_imm[27] I3=$auto$alumacc.cc:474:replace_alu$6608.C[27] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[27] CO=$auto$alumacc.cc:474:replace_alu$6608.C[28] I0=cpu.reg_op1[27] I1=cpu.decoded_imm[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[28] I2=cpu.decoded_imm[28] I3=$auto$alumacc.cc:474:replace_alu$6608.C[28] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[28] CO=$auto$alumacc.cc:474:replace_alu$6608.C[29] I0=cpu.reg_op1[28] I1=cpu.decoded_imm[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[29] I2=cpu.decoded_imm[29] I3=$auto$alumacc.cc:474:replace_alu$6608.C[29] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[29] CO=$auto$alumacc.cc:474:replace_alu$6608.C[30] I0=cpu.reg_op1[29] I1=cpu.decoded_imm[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[2] I2=cpu.decoded_imm[2] I3=$auto$alumacc.cc:474:replace_alu$6608.C[2] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[2] CO=$auto$alumacc.cc:474:replace_alu$6608.C[3] I0=cpu.reg_op1[2] I1=cpu.decoded_imm[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[30] I2=cpu.decoded_imm[30] I3=$auto$alumacc.cc:474:replace_alu$6608.C[30] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[30] CO=$auto$alumacc.cc:474:replace_alu$6608.C[31] I0=cpu.reg_op1[30] I1=cpu.decoded_imm[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[31] I2=cpu.decoded_imm[31] I3=$auto$alumacc.cc:474:replace_alu$6608.C[31] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[3] I2=cpu.decoded_imm[3] I3=$auto$alumacc.cc:474:replace_alu$6608.C[3] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[3] CO=$auto$alumacc.cc:474:replace_alu$6608.C[4] I0=cpu.reg_op1[3] I1=cpu.decoded_imm[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[4] I2=cpu.decoded_imm[4] I3=$auto$alumacc.cc:474:replace_alu$6608.C[4] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[4] CO=$auto$alumacc.cc:474:replace_alu$6608.C[5] I0=cpu.reg_op1[4] I1=cpu.decoded_imm[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[5] I2=cpu.decoded_imm[5] I3=$auto$alumacc.cc:474:replace_alu$6608.C[5] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[5] CO=$auto$alumacc.cc:474:replace_alu$6608.C[6] I0=cpu.reg_op1[5] I1=cpu.decoded_imm[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[6] I2=cpu.decoded_imm[6] I3=$auto$alumacc.cc:474:replace_alu$6608.C[6] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[6] CO=$auto$alumacc.cc:474:replace_alu$6608.C[7] I0=cpu.reg_op1[6] I1=cpu.decoded_imm[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[7] I2=cpu.decoded_imm[7] I3=$auto$alumacc.cc:474:replace_alu$6608.C[7] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[7] CO=$auto$alumacc.cc:474:replace_alu$6608.C[8] I0=cpu.reg_op1[7] I1=cpu.decoded_imm[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[8] I2=cpu.decoded_imm[8] I3=$auto$alumacc.cc:474:replace_alu$6608.C[8] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[8] CO=$auto$alumacc.cc:474:replace_alu$6608.C[9] I0=cpu.reg_op1[8] I1=cpu.decoded_imm[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[9] I2=cpu.decoded_imm[9] I3=$auto$alumacc.cc:474:replace_alu$6608.C[9] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6608.C[9] CO=$auto$alumacc.cc:474:replace_alu$6608.C[10] I0=cpu.reg_op1[9] I1=cpu.decoded_imm[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1782|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.mem_la_firstword_xfer I2=cpu.next_pc[2] I3=$false O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6611.C[1] I0=cpu.mem_la_firstword_xfer I1=cpu.next_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[12] I3=$auto$alumacc.cc:474:replace_alu$6611.C[10] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[10] CO=$auto$alumacc.cc:474:replace_alu$6611.C[11] I0=$false I1=cpu.next_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[13] I3=$auto$alumacc.cc:474:replace_alu$6611.C[11] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[11] CO=$auto$alumacc.cc:474:replace_alu$6611.C[12] I0=$false I1=cpu.next_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[14] I3=$auto$alumacc.cc:474:replace_alu$6611.C[12] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[12] CO=$auto$alumacc.cc:474:replace_alu$6611.C[13] I0=$false I1=cpu.next_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[15] I3=$auto$alumacc.cc:474:replace_alu$6611.C[13] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[13] CO=$auto$alumacc.cc:474:replace_alu$6611.C[14] I0=$false I1=cpu.next_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[16] I3=$auto$alumacc.cc:474:replace_alu$6611.C[14] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[14] CO=$auto$alumacc.cc:474:replace_alu$6611.C[15] I0=$false I1=cpu.next_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[17] I3=$auto$alumacc.cc:474:replace_alu$6611.C[15] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[15] CO=$auto$alumacc.cc:474:replace_alu$6611.C[16] I0=$false I1=cpu.next_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[18] I3=$auto$alumacc.cc:474:replace_alu$6611.C[16] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[16] CO=$auto$alumacc.cc:474:replace_alu$6611.C[17] I0=$false I1=cpu.next_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[19] I3=$auto$alumacc.cc:474:replace_alu$6611.C[17] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[17] CO=$auto$alumacc.cc:474:replace_alu$6611.C[18] I0=$false I1=cpu.next_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[20] I3=$auto$alumacc.cc:474:replace_alu$6611.C[18] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[18] CO=$auto$alumacc.cc:474:replace_alu$6611.C[19] I0=$false I1=cpu.next_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[21] I3=$auto$alumacc.cc:474:replace_alu$6611.C[19] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[19] CO=$auto$alumacc.cc:474:replace_alu$6611.C[20] I0=$false I1=cpu.next_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[3] I3=$auto$alumacc.cc:474:replace_alu$6611.C[1] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[1] CO=$auto$alumacc.cc:474:replace_alu$6611.C[2] I0=$false I1=cpu.next_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[22] I3=$auto$alumacc.cc:474:replace_alu$6611.C[20] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[20] CO=$auto$alumacc.cc:474:replace_alu$6611.C[21] I0=$false I1=cpu.next_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[23] I3=$auto$alumacc.cc:474:replace_alu$6611.C[21] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[21] CO=$auto$alumacc.cc:474:replace_alu$6611.C[22] I0=$false I1=cpu.next_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[24] I3=$auto$alumacc.cc:474:replace_alu$6611.C[22] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[22] CO=$auto$alumacc.cc:474:replace_alu$6611.C[23] I0=$false I1=cpu.next_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[25] I3=$auto$alumacc.cc:474:replace_alu$6611.C[23] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[23] CO=$auto$alumacc.cc:474:replace_alu$6611.C[24] I0=$false I1=cpu.next_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[26] I3=$auto$alumacc.cc:474:replace_alu$6611.C[24] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[24] CO=$auto$alumacc.cc:474:replace_alu$6611.C[25] I0=$false I1=cpu.next_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[27] I3=$auto$alumacc.cc:474:replace_alu$6611.C[25] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[25] CO=$auto$alumacc.cc:474:replace_alu$6611.C[26] I0=$false I1=cpu.next_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[28] I3=$auto$alumacc.cc:474:replace_alu$6611.C[26] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[26] CO=$auto$alumacc.cc:474:replace_alu$6611.C[27] I0=$false I1=cpu.next_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[29] I3=$auto$alumacc.cc:474:replace_alu$6611.C[27] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[27] CO=$auto$alumacc.cc:474:replace_alu$6611.C[28] I0=$false I1=cpu.next_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[30] I3=$auto$alumacc.cc:474:replace_alu$6611.C[28] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[28] CO=$auto$alumacc.cc:474:replace_alu$6611.C[29] I0=$false I1=cpu.next_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[31] I3=$auto$alumacc.cc:474:replace_alu$6611.C[29] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[4] I3=$auto$alumacc.cc:474:replace_alu$6611.C[2] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[2] CO=$auto$alumacc.cc:474:replace_alu$6611.C[3] I0=$false I1=cpu.next_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[5] I3=$auto$alumacc.cc:474:replace_alu$6611.C[3] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[3] CO=$auto$alumacc.cc:474:replace_alu$6611.C[4] I0=$false I1=cpu.next_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[6] I3=$auto$alumacc.cc:474:replace_alu$6611.C[4] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[4] CO=$auto$alumacc.cc:474:replace_alu$6611.C[5] I0=$false I1=cpu.next_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[7] I3=$auto$alumacc.cc:474:replace_alu$6611.C[5] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[5] CO=$auto$alumacc.cc:474:replace_alu$6611.C[6] I0=$false I1=cpu.next_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[8] I3=$auto$alumacc.cc:474:replace_alu$6611.C[6] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[6] CO=$auto$alumacc.cc:474:replace_alu$6611.C[7] I0=$false I1=cpu.next_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[9] I3=$auto$alumacc.cc:474:replace_alu$6611.C[7] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[7] CO=$auto$alumacc.cc:474:replace_alu$6611.C[8] I0=$false I1=cpu.next_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[10] I3=$auto$alumacc.cc:474:replace_alu$6611.C[8] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[8] CO=$auto$alumacc.cc:474:replace_alu$6611.C[9] I0=$false I1=cpu.next_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu.next_pc[11] I3=$auto$alumacc.cc:474:replace_alu$6611.C[9] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6611.C[9] CO=$auto$alumacc.cc:474:replace_alu$6611.C[10] I0=$false I1=cpu.next_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.mem_rdata_latched[2] I2=$false I3=$false O=$abc$57322$auto$wreduce.cc:445:run$6413[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:876|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu.mem_rdata_latched[7] I2=$false I3=$false O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:880$1545_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:880|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$6620.C[1] I0=cpu.reg_op1[0] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[10] CO=$auto$alumacc.cc:474:replace_alu$6620.C[11] I0=cpu.reg_op1[10] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[11] CO=$auto$alumacc.cc:474:replace_alu$6620.C[12] I0=cpu.reg_op1[11] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[12] CO=$auto$alumacc.cc:474:replace_alu$6620.C[13] I0=cpu.reg_op1[12] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[13] CO=$auto$alumacc.cc:474:replace_alu$6620.C[14] I0=cpu.reg_op1[13] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[14] CO=$auto$alumacc.cc:474:replace_alu$6620.C[15] I0=cpu.reg_op1[14] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[15] CO=$auto$alumacc.cc:474:replace_alu$6620.C[16] I0=cpu.reg_op1[15] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[16] CO=$auto$alumacc.cc:474:replace_alu$6620.C[17] I0=cpu.reg_op1[16] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[17] CO=$auto$alumacc.cc:474:replace_alu$6620.C[18] I0=cpu.reg_op1[17] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[18] CO=$auto$alumacc.cc:474:replace_alu$6620.C[19] I0=cpu.reg_op1[18] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[19] CO=$auto$alumacc.cc:474:replace_alu$6620.C[20] I0=cpu.reg_op1[19] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[1] CO=$auto$alumacc.cc:474:replace_alu$6620.C[2] I0=cpu.reg_op1[1] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[20] CO=$auto$alumacc.cc:474:replace_alu$6620.C[21] I0=cpu.reg_op1[20] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[21] CO=$auto$alumacc.cc:474:replace_alu$6620.C[22] I0=cpu.reg_op1[21] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[22] CO=$auto$alumacc.cc:474:replace_alu$6620.C[23] I0=cpu.reg_op1[22] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[23] CO=$auto$alumacc.cc:474:replace_alu$6620.C[24] I0=cpu.reg_op1[23] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[24] CO=$auto$alumacc.cc:474:replace_alu$6620.C[25] I0=cpu.reg_op1[24] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[25] CO=$auto$alumacc.cc:474:replace_alu$6620.C[26] I0=cpu.reg_op1[25] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[26] CO=$auto$alumacc.cc:474:replace_alu$6620.C[27] I0=cpu.reg_op1[26] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[27] CO=$auto$alumacc.cc:474:replace_alu$6620.C[28] I0=cpu.reg_op1[27] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[28] CO=$auto$alumacc.cc:474:replace_alu$6620.C[29] I0=cpu.reg_op1[28] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[29] CO=$auto$alumacc.cc:474:replace_alu$6620.C[30] I0=cpu.reg_op1[29] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[2] CO=$auto$alumacc.cc:474:replace_alu$6620.C[3] I0=cpu.reg_op1[2] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[30] CO=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.C[31] I0=cpu.reg_op1[30] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[31] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[31] I3=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.C[31] O=$abc$57322$auto$alumacc.cc:415:extract_cmp_alu$6542[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.C[31] CO=$abc$57322$auto$alumacc.cc:491:replace_alu$6622[31] I0=cpu.reg_op1[31] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[3] CO=$auto$alumacc.cc:474:replace_alu$6620.C[4] I0=cpu.reg_op1[3] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[4] CO=$auto$alumacc.cc:474:replace_alu$6620.C[5] I0=cpu.reg_op1[4] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[5] CO=$auto$alumacc.cc:474:replace_alu$6620.C[6] I0=cpu.reg_op1[5] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[6] CO=$auto$alumacc.cc:474:replace_alu$6620.C[7] I0=cpu.reg_op1[6] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[7] CO=$auto$alumacc.cc:474:replace_alu$6620.C[8] I0=cpu.reg_op1[7] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[8] CO=$auto$alumacc.cc:474:replace_alu$6620.C[9] I0=cpu.reg_op1[8] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6620.C[9] CO=$auto$alumacc.cc:474:replace_alu$6620.C[10] I0=cpu.reg_op1[9] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1201|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[0] I2=cpu.reg_op2[0] I3=$false O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6627.C[1] I0=cpu.reg_op1[0] I1=cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[10] I2=cpu.reg_op2[10] I3=$auto$alumacc.cc:474:replace_alu$6627.C[10] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[10] CO=$auto$alumacc.cc:474:replace_alu$6627.C[11] I0=cpu.reg_op1[10] I1=cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[11] I2=cpu.reg_op2[11] I3=$auto$alumacc.cc:474:replace_alu$6627.C[11] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[11] CO=$auto$alumacc.cc:474:replace_alu$6627.C[12] I0=cpu.reg_op1[11] I1=cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[12] I2=cpu.reg_op2[12] I3=$auto$alumacc.cc:474:replace_alu$6627.C[12] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[12] CO=$auto$alumacc.cc:474:replace_alu$6627.C[13] I0=cpu.reg_op1[12] I1=cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[13] I2=cpu.reg_op2[13] I3=$auto$alumacc.cc:474:replace_alu$6627.C[13] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[13] CO=$auto$alumacc.cc:474:replace_alu$6627.C[14] I0=cpu.reg_op1[13] I1=cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[14] I2=cpu.reg_op2[14] I3=$auto$alumacc.cc:474:replace_alu$6627.C[14] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[14] CO=$auto$alumacc.cc:474:replace_alu$6627.C[15] I0=cpu.reg_op1[14] I1=cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[15] I2=cpu.reg_op2[15] I3=$auto$alumacc.cc:474:replace_alu$6627.C[15] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[15] CO=$auto$alumacc.cc:474:replace_alu$6627.C[16] I0=cpu.reg_op1[15] I1=cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[16] I2=cpu.reg_op2[16] I3=$auto$alumacc.cc:474:replace_alu$6627.C[16] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[16] CO=$auto$alumacc.cc:474:replace_alu$6627.C[17] I0=cpu.reg_op1[16] I1=cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[17] I2=cpu.reg_op2[17] I3=$auto$alumacc.cc:474:replace_alu$6627.C[17] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[17] CO=$auto$alumacc.cc:474:replace_alu$6627.C[18] I0=cpu.reg_op1[17] I1=cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[18] I2=cpu.reg_op2[18] I3=$auto$alumacc.cc:474:replace_alu$6627.C[18] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[18] CO=$auto$alumacc.cc:474:replace_alu$6627.C[19] I0=cpu.reg_op1[18] I1=cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[19] I2=cpu.reg_op2[19] I3=$auto$alumacc.cc:474:replace_alu$6627.C[19] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[19] CO=$auto$alumacc.cc:474:replace_alu$6627.C[20] I0=cpu.reg_op1[19] I1=cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[1] I2=cpu.reg_op2[1] I3=$auto$alumacc.cc:474:replace_alu$6627.C[1] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[1] CO=$auto$alumacc.cc:474:replace_alu$6627.C[2] I0=cpu.reg_op1[1] I1=cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[20] I2=cpu.reg_op2[20] I3=$auto$alumacc.cc:474:replace_alu$6627.C[20] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[20] CO=$auto$alumacc.cc:474:replace_alu$6627.C[21] I0=cpu.reg_op1[20] I1=cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[21] I2=cpu.reg_op2[21] I3=$auto$alumacc.cc:474:replace_alu$6627.C[21] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[21] CO=$auto$alumacc.cc:474:replace_alu$6627.C[22] I0=cpu.reg_op1[21] I1=cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[22] I2=cpu.reg_op2[22] I3=$auto$alumacc.cc:474:replace_alu$6627.C[22] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[22] CO=$auto$alumacc.cc:474:replace_alu$6627.C[23] I0=cpu.reg_op1[22] I1=cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[23] I2=cpu.reg_op2[23] I3=$auto$alumacc.cc:474:replace_alu$6627.C[23] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[23] CO=$auto$alumacc.cc:474:replace_alu$6627.C[24] I0=cpu.reg_op1[23] I1=cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[24] I2=cpu.reg_op2[24] I3=$auto$alumacc.cc:474:replace_alu$6627.C[24] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[24] CO=$auto$alumacc.cc:474:replace_alu$6627.C[25] I0=cpu.reg_op1[24] I1=cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[25] I2=cpu.reg_op2[25] I3=$auto$alumacc.cc:474:replace_alu$6627.C[25] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[25] CO=$auto$alumacc.cc:474:replace_alu$6627.C[26] I0=cpu.reg_op1[25] I1=cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[26] I2=cpu.reg_op2[26] I3=$auto$alumacc.cc:474:replace_alu$6627.C[26] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[26] CO=$auto$alumacc.cc:474:replace_alu$6627.C[27] I0=cpu.reg_op1[26] I1=cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[27] I2=cpu.reg_op2[27] I3=$auto$alumacc.cc:474:replace_alu$6627.C[27] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[27] CO=$auto$alumacc.cc:474:replace_alu$6627.C[28] I0=cpu.reg_op1[27] I1=cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[28] I2=cpu.reg_op2[28] I3=$auto$alumacc.cc:474:replace_alu$6627.C[28] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[28] CO=$auto$alumacc.cc:474:replace_alu$6627.C[29] I0=cpu.reg_op1[28] I1=cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[29] I2=cpu.reg_op2[29] I3=$auto$alumacc.cc:474:replace_alu$6627.C[29] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[29] CO=$auto$alumacc.cc:474:replace_alu$6627.C[30] I0=cpu.reg_op1[29] I1=cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[2] I2=cpu.reg_op2[2] I3=$auto$alumacc.cc:474:replace_alu$6627.C[2] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[2] CO=$auto$alumacc.cc:474:replace_alu$6627.C[3] I0=cpu.reg_op1[2] I1=cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[30] I2=cpu.reg_op2[30] I3=$auto$alumacc.cc:474:replace_alu$6627.C[30] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[30] CO=$auto$alumacc.cc:474:replace_alu$6627.C[31] I0=cpu.reg_op1[30] I1=cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[31] I2=cpu.reg_op2[31] I3=$auto$alumacc.cc:474:replace_alu$6627.C[31] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[3] I2=cpu.reg_op2[3] I3=$auto$alumacc.cc:474:replace_alu$6627.C[3] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[3] CO=$auto$alumacc.cc:474:replace_alu$6627.C[4] I0=cpu.reg_op1[3] I1=cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[4] I2=cpu.reg_op2[4] I3=$auto$alumacc.cc:474:replace_alu$6627.C[4] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[4] CO=$auto$alumacc.cc:474:replace_alu$6627.C[5] I0=cpu.reg_op1[4] I1=cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[5] I2=cpu.reg_op2[5] I3=$auto$alumacc.cc:474:replace_alu$6627.C[5] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[5] CO=$auto$alumacc.cc:474:replace_alu$6627.C[6] I0=cpu.reg_op1[5] I1=cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[6] I2=cpu.reg_op2[6] I3=$auto$alumacc.cc:474:replace_alu$6627.C[6] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[6] CO=$auto$alumacc.cc:474:replace_alu$6627.C[7] I0=cpu.reg_op1[6] I1=cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[7] I2=cpu.reg_op2[7] I3=$auto$alumacc.cc:474:replace_alu$6627.C[7] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[7] CO=$auto$alumacc.cc:474:replace_alu$6627.C[8] I0=cpu.reg_op1[7] I1=cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[8] I2=cpu.reg_op2[8] I3=$auto$alumacc.cc:474:replace_alu$6627.C[8] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[8] CO=$auto$alumacc.cc:474:replace_alu$6627.C[9] I0=cpu.reg_op1[8] I1=cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[9] I2=cpu.reg_op2[9] I3=$auto$alumacc.cc:474:replace_alu$6627.C[9] O=$abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6627.C[9] CO=$auto$alumacc.cc:474:replace_alu$6627.C[10] I0=cpu.reg_op1[9] I1=cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[0] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[0] I3=$true O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$6630.C[1] I0=cpu.reg_op1[0] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[10] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[10] I3=$auto$alumacc.cc:474:replace_alu$6630.C[10] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[10] CO=$auto$alumacc.cc:474:replace_alu$6630.C[11] I0=cpu.reg_op1[10] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[11] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[11] I3=$auto$alumacc.cc:474:replace_alu$6630.C[11] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[11] CO=$auto$alumacc.cc:474:replace_alu$6630.C[12] I0=cpu.reg_op1[11] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[12] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[12] I3=$auto$alumacc.cc:474:replace_alu$6630.C[12] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[12] CO=$auto$alumacc.cc:474:replace_alu$6630.C[13] I0=cpu.reg_op1[12] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[13] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[13] I3=$auto$alumacc.cc:474:replace_alu$6630.C[13] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[13] CO=$auto$alumacc.cc:474:replace_alu$6630.C[14] I0=cpu.reg_op1[13] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[14] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[14] I3=$auto$alumacc.cc:474:replace_alu$6630.C[14] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[14] CO=$auto$alumacc.cc:474:replace_alu$6630.C[15] I0=cpu.reg_op1[14] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[15] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[15] I3=$auto$alumacc.cc:474:replace_alu$6630.C[15] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[15] CO=$auto$alumacc.cc:474:replace_alu$6630.C[16] I0=cpu.reg_op1[15] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[16] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[16] I3=$auto$alumacc.cc:474:replace_alu$6630.C[16] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[16] CO=$auto$alumacc.cc:474:replace_alu$6630.C[17] I0=cpu.reg_op1[16] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[17] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[17] I3=$auto$alumacc.cc:474:replace_alu$6630.C[17] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[17] CO=$auto$alumacc.cc:474:replace_alu$6630.C[18] I0=cpu.reg_op1[17] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[18] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[18] I3=$auto$alumacc.cc:474:replace_alu$6630.C[18] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[18] CO=$auto$alumacc.cc:474:replace_alu$6630.C[19] I0=cpu.reg_op1[18] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[19] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[19] I3=$auto$alumacc.cc:474:replace_alu$6630.C[19] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[19] CO=$auto$alumacc.cc:474:replace_alu$6630.C[20] I0=cpu.reg_op1[19] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[1] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[1] I3=$auto$alumacc.cc:474:replace_alu$6630.C[1] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[1] CO=$auto$alumacc.cc:474:replace_alu$6630.C[2] I0=cpu.reg_op1[1] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[20] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[20] I3=$auto$alumacc.cc:474:replace_alu$6630.C[20] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[20] CO=$auto$alumacc.cc:474:replace_alu$6630.C[21] I0=cpu.reg_op1[20] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[21] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[21] I3=$auto$alumacc.cc:474:replace_alu$6630.C[21] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[21] CO=$auto$alumacc.cc:474:replace_alu$6630.C[22] I0=cpu.reg_op1[21] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[22] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[22] I3=$auto$alumacc.cc:474:replace_alu$6630.C[22] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[22] CO=$auto$alumacc.cc:474:replace_alu$6630.C[23] I0=cpu.reg_op1[22] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[23] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[23] I3=$auto$alumacc.cc:474:replace_alu$6630.C[23] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[23] CO=$auto$alumacc.cc:474:replace_alu$6630.C[24] I0=cpu.reg_op1[23] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[24] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[24] I3=$auto$alumacc.cc:474:replace_alu$6630.C[24] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[24] CO=$auto$alumacc.cc:474:replace_alu$6630.C[25] I0=cpu.reg_op1[24] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[25] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[25] I3=$auto$alumacc.cc:474:replace_alu$6630.C[25] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[25] CO=$auto$alumacc.cc:474:replace_alu$6630.C[26] I0=cpu.reg_op1[25] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[26] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[26] I3=$auto$alumacc.cc:474:replace_alu$6630.C[26] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[26] CO=$auto$alumacc.cc:474:replace_alu$6630.C[27] I0=cpu.reg_op1[26] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[27] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[27] I3=$auto$alumacc.cc:474:replace_alu$6630.C[27] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[27] CO=$auto$alumacc.cc:474:replace_alu$6630.C[28] I0=cpu.reg_op1[27] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[28] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[28] I3=$auto$alumacc.cc:474:replace_alu$6630.C[28] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[28] CO=$auto$alumacc.cc:474:replace_alu$6630.C[29] I0=cpu.reg_op1[28] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[29] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[29] I3=$auto$alumacc.cc:474:replace_alu$6630.C[29] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[29] CO=$auto$alumacc.cc:474:replace_alu$6630.C[30] I0=cpu.reg_op1[29] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[2] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[2] I3=$auto$alumacc.cc:474:replace_alu$6630.C[2] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[2] CO=$auto$alumacc.cc:474:replace_alu$6630.C[3] I0=cpu.reg_op1[2] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[30] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[30] I3=$auto$alumacc.cc:474:replace_alu$6630.C[30] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[30] CO=$auto$alumacc.cc:474:replace_alu$6630.C[31] I0=cpu.reg_op1[30] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[31] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[31] I3=$auto$alumacc.cc:474:replace_alu$6630.C[31] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[31] CO=$abc$57322$auto$alumacc.cc:491:replace_alu$6632[31] I0=cpu.reg_op1[31] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[3] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[3] I3=$auto$alumacc.cc:474:replace_alu$6630.C[3] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[3] CO=$auto$alumacc.cc:474:replace_alu$6630.C[4] I0=cpu.reg_op1[3] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[4] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[4] I3=$auto$alumacc.cc:474:replace_alu$6630.C[4] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[4] CO=$auto$alumacc.cc:474:replace_alu$6630.C[5] I0=cpu.reg_op1[4] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[5] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[5] I3=$auto$alumacc.cc:474:replace_alu$6630.C[5] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[5] CO=$auto$alumacc.cc:474:replace_alu$6630.C[6] I0=cpu.reg_op1[5] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[6] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[6] I3=$auto$alumacc.cc:474:replace_alu$6630.C[6] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[6] CO=$auto$alumacc.cc:474:replace_alu$6630.C[7] I0=cpu.reg_op1[6] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[7] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[7] I3=$auto$alumacc.cc:474:replace_alu$6630.C[7] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[7] CO=$auto$alumacc.cc:474:replace_alu$6630.C[8] I0=cpu.reg_op1[7] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[8] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[8] I3=$auto$alumacc.cc:474:replace_alu$6630.C[8] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[8] CO=$auto$alumacc.cc:474:replace_alu$6630.C[9] I0=cpu.reg_op1[8] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_op1[9] I2=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[9] I3=$auto$alumacc.cc:474:replace_alu$6630.C[9] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6630.C[9] CO=$auto$alumacc.cc:474:replace_alu$6630.C[10] I0=cpu.reg_op1[9] I1=$abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[0] I2=$false I3=$true O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu.timer[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[10] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[10] CO=$auto$alumacc.cc:474:replace_alu$6637.C[11] I0=cpu.timer[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[11] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[11] CO=$auto$alumacc.cc:474:replace_alu$6637.C[12] I0=cpu.timer[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[12] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[12] CO=$auto$alumacc.cc:474:replace_alu$6637.C[13] I0=cpu.timer[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[13] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[13] CO=$auto$alumacc.cc:474:replace_alu$6637.C[14] I0=cpu.timer[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[14] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[14] CO=$auto$alumacc.cc:474:replace_alu$6637.C[15] I0=cpu.timer[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[15] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[15] CO=$auto$alumacc.cc:474:replace_alu$6637.C[16] I0=cpu.timer[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[16] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[16] CO=$auto$alumacc.cc:474:replace_alu$6637.C[17] I0=cpu.timer[16] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[17] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[17] CO=$auto$alumacc.cc:474:replace_alu$6637.C[18] I0=cpu.timer[17] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[18] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[18] CO=$auto$alumacc.cc:474:replace_alu$6637.C[19] I0=cpu.timer[18] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[19] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[19] CO=$auto$alumacc.cc:474:replace_alu$6637.C[20] I0=cpu.timer[19] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cpu.timer[0] CO=$auto$alumacc.cc:474:replace_alu$6637.C[2] I0=cpu.timer[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[20] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[20] CO=$auto$alumacc.cc:474:replace_alu$6637.C[21] I0=cpu.timer[20] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[21] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[21] CO=$auto$alumacc.cc:474:replace_alu$6637.C[22] I0=cpu.timer[21] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[22] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[22] CO=$auto$alumacc.cc:474:replace_alu$6637.C[23] I0=cpu.timer[22] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[23] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[23] CO=$auto$alumacc.cc:474:replace_alu$6637.C[24] I0=cpu.timer[23] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[24] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[24] CO=$auto$alumacc.cc:474:replace_alu$6637.C[25] I0=cpu.timer[24] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[25] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[25] CO=$auto$alumacc.cc:474:replace_alu$6637.C[26] I0=cpu.timer[25] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[26] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[26] CO=$auto$alumacc.cc:474:replace_alu$6637.C[27] I0=cpu.timer[26] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[27] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[27] CO=$auto$alumacc.cc:474:replace_alu$6637.C[28] I0=cpu.timer[27] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[28] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[28] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[28] CO=$auto$alumacc.cc:474:replace_alu$6637.C[29] I0=cpu.timer[28] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[29] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[29] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[29] CO=$auto$alumacc.cc:474:replace_alu$6637.C[30] I0=cpu.timer[29] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[2] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[2] CO=$auto$alumacc.cc:474:replace_alu$6637.C[3] I0=cpu.timer[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[30] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[30] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[30] CO=$auto$alumacc.cc:474:replace_alu$6637.C[31] I0=cpu.timer[30] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[31] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[31] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu.timer[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[3] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[3] CO=$auto$alumacc.cc:474:replace_alu$6637.C[4] I0=cpu.timer[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[4] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[4] CO=$auto$alumacc.cc:474:replace_alu$6637.C[5] I0=cpu.timer[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[5] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[5] CO=$auto$alumacc.cc:474:replace_alu$6637.C[6] I0=cpu.timer[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[6] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[6] CO=$auto$alumacc.cc:474:replace_alu$6637.C[7] I0=cpu.timer[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[7] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[7] CO=$auto$alumacc.cc:474:replace_alu$6637.C[8] I0=cpu.timer[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[8] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[8] CO=$auto$alumacc.cc:474:replace_alu$6637.C[9] I0=cpu.timer[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.timer[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6637.C[9] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6637.C[9] CO=$auto$alumacc.cc:474:replace_alu$6637.C[10] I0=cpu.timer[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1350|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_sh[0] I2=$true I3=$true O=$abc$57322$auto$wreduce.cc:445:run$6433[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1755|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu.reg_sh[2] CO=$auto$alumacc.cc:474:replace_alu$6640.C[4] I0=cpu.reg_sh[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1755|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_sh[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6640.C[4] O=$abc$57322$auto$wreduce.cc:445:run$6433[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1755|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu.reg_sh[0] I2=$false I3=$true O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1763|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu.reg_sh[0] CO=$auto$alumacc.cc:474:replace_alu$6643.C[2] I0=cpu.reg_sh[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1763|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_sh[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6643.C[2] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1763|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6643.C[2] CO=$auto$alumacc.cc:474:replace_alu$6643.C[3] I0=cpu.reg_sh[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1763|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_sh[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6643.C[3] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1763|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6643.C[3] CO=$auto$alumacc.cc:474:replace_alu$6643.C[4] I0=cpu.reg_sh[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1763|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu.reg_sh[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6643.C[4] O=$abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1763|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=debugger.mem_pointer[0] I3=$false O=$abc$57322$auto$wreduce.cc:445:run$6438[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=debugger.mem_pointer[0] CO=$auto$alumacc.cc:474:replace_alu$6646.C[2] I0=$false I1=debugger.mem_pointer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=debugger.mem_pointer[2] I3=$auto$alumacc.cc:474:replace_alu$6646.C[2] O=$abc$57322$auto$wreduce.cc:445:run$6438[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6646.C[2] CO=$auto$alumacc.cc:474:replace_alu$6646.C[3] I0=$false I1=debugger.mem_pointer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=debugger.mem_pointer[3] I3=$auto$alumacc.cc:474:replace_alu$6646.C[3] O=$abc$57322$auto$wreduce.cc:445:run$6438[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6646.C[3] CO=$auto$alumacc.cc:474:replace_alu$6646.C[4] I0=$false I1=debugger.mem_pointer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=debugger.mem_pointer[4] I3=$auto$alumacc.cc:474:replace_alu$6646.C[4] O=$abc$57322$auto$wreduce.cc:445:run$6438[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6646.C[4] CO=$auto$alumacc.cc:474:replace_alu$6646.C[5] I0=$false I1=debugger.mem_pointer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=debugger.mem_pointer[5] I3=$auto$alumacc.cc:474:replace_alu$6646.C[5] O=$abc$57322$auto$wreduce.cc:445:run$6438[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6646.C[5] CO=$auto$alumacc.cc:474:replace_alu$6646.C[6] I0=$false I1=debugger.mem_pointer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=debugger.mem_pointer[6] I3=$auto$alumacc.cc:474:replace_alu$6646.C[6] O=$abc$57322$auto$wreduce.cc:445:run$6438[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6646.C[6] CO=$auto$alumacc.cc:474:replace_alu$6646.C[7] I0=$false I1=debugger.mem_pointer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=debugger.mem_pointer[7] I3=$auto$alumacc.cc:474:replace_alu$6646.C[7] O=$abc$57322$auto$wreduce.cc:445:run$6438[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=debugger.stop_counter[0] I2=$false I3=$true O=$abc$57322$techmap\debugger.$procmux$5272_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=debugger.stop_counter[0] CO=$auto$alumacc.cc:474:replace_alu$6652.C[2] I0=debugger.stop_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debugger.stop_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6652.C[2] O=$abc$57322$techmap\debugger.$procmux$5272_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6652.C[2] CO=$auto$alumacc.cc:474:replace_alu$6652.C[3] I0=debugger.stop_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debugger.stop_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6652.C[3] O=$abc$57322$techmap\debugger.$procmux$5272_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6652.C[3] CO=$auto$alumacc.cc:474:replace_alu$6652.C[4] I0=debugger.stop_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debugger.stop_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6652.C[4] O=$abc$57322$techmap\debugger.$procmux$5272_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6652.C[4] CO=$auto$alumacc.cc:474:replace_alu$6652.C[5] I0=debugger.stop_counter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debugger.stop_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6652.C[5] O=$abc$57322$techmap\debugger.$procmux$5272_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6652.C[5] CO=$auto$alumacc.cc:474:replace_alu$6652.C[6] I0=debugger.stop_counter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debugger.stop_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6652.C[6] O=$abc$57322$techmap\debugger.$procmux$5272_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6652.C[6] CO=$auto$alumacc.cc:474:replace_alu$6652.C[7] I0=debugger.stop_counter[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debugger.stop_counter[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6652.C[7] O=$abc$57322$techmap\debugger.$procmux$5272_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=mod_pwm0.counter[0] I3=$false O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[10] I3=$auto$alumacc.cc:474:replace_alu$6655.C[10] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[10] CO=$auto$alumacc.cc:474:replace_alu$6655.C[11] I0=$false I1=mod_pwm0.counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[11] I3=$auto$alumacc.cc:474:replace_alu$6655.C[11] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[11] CO=$auto$alumacc.cc:474:replace_alu$6655.C[12] I0=$false I1=mod_pwm0.counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[12] I3=$auto$alumacc.cc:474:replace_alu$6655.C[12] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[12] CO=$auto$alumacc.cc:474:replace_alu$6655.C[13] I0=$false I1=mod_pwm0.counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[13] I3=$auto$alumacc.cc:474:replace_alu$6655.C[13] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[13] CO=$auto$alumacc.cc:474:replace_alu$6655.C[14] I0=$false I1=mod_pwm0.counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[14] I3=$auto$alumacc.cc:474:replace_alu$6655.C[14] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[14] CO=$auto$alumacc.cc:474:replace_alu$6655.C[15] I0=$false I1=mod_pwm0.counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[15] I3=$auto$alumacc.cc:474:replace_alu$6655.C[15] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[15] CO=$auto$alumacc.cc:474:replace_alu$6655.C[16] I0=$false I1=mod_pwm0.counter[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[16] I3=$auto$alumacc.cc:474:replace_alu$6655.C[16] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[16] CO=$auto$alumacc.cc:474:replace_alu$6655.C[17] I0=$false I1=mod_pwm0.counter[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[17] I3=$auto$alumacc.cc:474:replace_alu$6655.C[17] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[17] CO=$auto$alumacc.cc:474:replace_alu$6655.C[18] I0=$false I1=mod_pwm0.counter[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[18] I3=$auto$alumacc.cc:474:replace_alu$6655.C[18] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[18] CO=$auto$alumacc.cc:474:replace_alu$6655.C[19] I0=$false I1=mod_pwm0.counter[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[19] I3=$auto$alumacc.cc:474:replace_alu$6655.C[19] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[19] CO=$auto$alumacc.cc:474:replace_alu$6655.C[20] I0=$false I1=mod_pwm0.counter[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mod_pwm0.counter[0] CO=$auto$alumacc.cc:474:replace_alu$6655.C[2] I0=$false I1=mod_pwm0.counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[20] I3=$auto$alumacc.cc:474:replace_alu$6655.C[20] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[20] CO=$auto$alumacc.cc:474:replace_alu$6655.C[21] I0=$false I1=mod_pwm0.counter[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[21] I3=$auto$alumacc.cc:474:replace_alu$6655.C[21] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[21] CO=$auto$alumacc.cc:474:replace_alu$6655.C[22] I0=$false I1=mod_pwm0.counter[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[22] I3=$auto$alumacc.cc:474:replace_alu$6655.C[22] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[22] CO=$auto$alumacc.cc:474:replace_alu$6655.C[23] I0=$false I1=mod_pwm0.counter[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[23] I3=$auto$alumacc.cc:474:replace_alu$6655.C[23] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[23] CO=$auto$alumacc.cc:474:replace_alu$6655.C[24] I0=$false I1=mod_pwm0.counter[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[24] I3=$auto$alumacc.cc:474:replace_alu$6655.C[24] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[24] CO=$auto$alumacc.cc:474:replace_alu$6655.C[25] I0=$false I1=mod_pwm0.counter[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[25] I3=$auto$alumacc.cc:474:replace_alu$6655.C[25] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[25] CO=$auto$alumacc.cc:474:replace_alu$6655.C[26] I0=$false I1=mod_pwm0.counter[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[26] I3=$auto$alumacc.cc:474:replace_alu$6655.C[26] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[26] CO=$auto$alumacc.cc:474:replace_alu$6655.C[27] I0=$false I1=mod_pwm0.counter[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[27] I3=$auto$alumacc.cc:474:replace_alu$6655.C[27] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[27] CO=$auto$alumacc.cc:474:replace_alu$6655.C[28] I0=$false I1=mod_pwm0.counter[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[28] I3=$auto$alumacc.cc:474:replace_alu$6655.C[28] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[28] CO=$auto$alumacc.cc:474:replace_alu$6655.C[29] I0=$false I1=mod_pwm0.counter[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[29] I3=$auto$alumacc.cc:474:replace_alu$6655.C[29] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[29] CO=$auto$alumacc.cc:474:replace_alu$6655.C[30] I0=$false I1=mod_pwm0.counter[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[2] I3=$auto$alumacc.cc:474:replace_alu$6655.C[2] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[2] CO=$auto$alumacc.cc:474:replace_alu$6655.C[3] I0=$false I1=mod_pwm0.counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[30] I3=$auto$alumacc.cc:474:replace_alu$6655.C[30] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[30] CO=$auto$alumacc.cc:474:replace_alu$6655.C[31] I0=$false I1=mod_pwm0.counter[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[31] I3=$auto$alumacc.cc:474:replace_alu$6655.C[31] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[3] I3=$auto$alumacc.cc:474:replace_alu$6655.C[3] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[3] CO=$auto$alumacc.cc:474:replace_alu$6655.C[4] I0=$false I1=mod_pwm0.counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[4] I3=$auto$alumacc.cc:474:replace_alu$6655.C[4] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[4] CO=$auto$alumacc.cc:474:replace_alu$6655.C[5] I0=$false I1=mod_pwm0.counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[5] I3=$auto$alumacc.cc:474:replace_alu$6655.C[5] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[5] CO=$auto$alumacc.cc:474:replace_alu$6655.C[6] I0=$false I1=mod_pwm0.counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[6] I3=$auto$alumacc.cc:474:replace_alu$6655.C[6] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[6] CO=$auto$alumacc.cc:474:replace_alu$6655.C[7] I0=$false I1=mod_pwm0.counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[7] I3=$auto$alumacc.cc:474:replace_alu$6655.C[7] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[7] CO=$auto$alumacc.cc:474:replace_alu$6655.C[8] I0=$false I1=mod_pwm0.counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[8] I3=$auto$alumacc.cc:474:replace_alu$6655.C[8] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[8] CO=$auto$alumacc.cc:474:replace_alu$6655.C[9] I0=$false I1=mod_pwm0.counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_pwm0.counter[9] I3=$auto$alumacc.cc:474:replace_alu$6655.C[9] O=$abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6655.C[9] CO=$auto$alumacc.cc:474:replace_alu$6655.C[10] I0=$false I1=mod_pwm0.counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:23|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=mod_ser0.tx_state[0] I3=$false O=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.tx_state[0] CO=$auto$alumacc.cc:474:replace_alu$6658.C[2] I0=$false I1=mod_ser0.tx_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.tx_state[2] I3=$auto$alumacc.cc:474:replace_alu$6658.C[2] O=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6658.C[2] CO=$auto$alumacc.cc:474:replace_alu$6658.C[3] I0=$false I1=mod_ser0.tx_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.tx_state[3] I3=$auto$alumacc.cc:474:replace_alu$6658.C[3] O=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=mod_ser0.rx_state[0] I3=$false O=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.rx_state[0] CO=$auto$alumacc.cc:474:replace_alu$6661.C[2] I0=$false I1=mod_ser0.rx_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.rx_state[2] I3=$auto$alumacc.cc:474:replace_alu$6661.C[2] O=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[2] CO=$auto$alumacc.cc:474:replace_alu$6661.C[3] I0=$false I1=mod_ser0.rx_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.rx_state[3] I3=$auto$alumacc.cc:474:replace_alu$6661.C[3] O=$abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mod_ser0.rx_cnt[0] I2=$false I3=$true O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.rx_cnt[0] CO=$auto$alumacc.cc:474:replace_alu$6664.C[2] I0=mod_ser0.rx_cnt[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.rx_cnt[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6664.C[2] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[2] CO=$auto$alumacc.cc:474:replace_alu$6664.C[3] I0=mod_ser0.rx_cnt[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.rx_cnt[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6664.C[3] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[3] CO=$auto$alumacc.cc:474:replace_alu$6664.C[4] I0=mod_ser0.rx_cnt[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.rx_cnt[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6664.C[4] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[4] CO=$auto$alumacc.cc:474:replace_alu$6664.C[5] I0=mod_ser0.rx_cnt[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.rx_cnt[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6664.C[5] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[5] CO=$auto$alumacc.cc:474:replace_alu$6664.C[6] I0=mod_ser0.rx_cnt[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.rx_cnt[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6664.C[6] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[6] CO=$auto$alumacc.cc:474:replace_alu$6664.C[7] I0=mod_ser0.rx_cnt[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.rx_cnt[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6664.C[7] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[7] CO=$auto$alumacc.cc:474:replace_alu$6664.C[8] I0=mod_ser0.rx_cnt[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.rx_cnt[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6664.C[8] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[8] CO=$auto$alumacc.cc:474:replace_alu$6664.C[9] I0=mod_ser0.rx_cnt[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.rx_cnt[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6664.C[9] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:64|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mod_ser0.tx_cnt[0] I2=$false I3=$true O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.tx_cnt[0] CO=$auto$alumacc.cc:474:replace_alu$6667.C[2] I0=mod_ser0.tx_cnt[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.tx_cnt[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6667.C[2] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6667.C[2] CO=$auto$alumacc.cc:474:replace_alu$6667.C[3] I0=mod_ser0.tx_cnt[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.tx_cnt[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6667.C[3] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6667.C[3] CO=$auto$alumacc.cc:474:replace_alu$6667.C[4] I0=mod_ser0.tx_cnt[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.tx_cnt[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6667.C[4] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6667.C[4] CO=$auto$alumacc.cc:474:replace_alu$6667.C[5] I0=mod_ser0.tx_cnt[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.tx_cnt[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6667.C[5] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6667.C[5] CO=$auto$alumacc.cc:474:replace_alu$6667.C[6] I0=mod_ser0.tx_cnt[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.tx_cnt[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6667.C[6] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6667.C[6] CO=$auto$alumacc.cc:474:replace_alu$6667.C[7] I0=mod_ser0.tx_cnt[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.tx_cnt[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6667.C[7] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6667.C[7] CO=$auto$alumacc.cc:474:replace_alu$6667.C[8] I0=mod_ser0.tx_cnt[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.tx_cnt[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6667.C[8] O=$abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.do_shift_in I2=mod_ser0.recv_fifo.wptr[0] I3=$false O=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6670.C[1] I0=mod_ser0.recv_fifo.do_shift_in I1=mod_ser0.recv_fifo.wptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.wptr[1] I3=$auto$alumacc.cc:474:replace_alu$6670.C[1] O=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6670.C[1] CO=$auto$alumacc.cc:474:replace_alu$6670.C[2] I0=$false I1=mod_ser0.recv_fifo.wptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.wptr[2] I3=$auto$alumacc.cc:474:replace_alu$6670.C[2] O=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6670.C[2] CO=$auto$alumacc.cc:474:replace_alu$6670.C[3] I0=$false I1=mod_ser0.recv_fifo.wptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.wptr[3] I3=$auto$alumacc.cc:474:replace_alu$6670.C[3] O=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6670.C[3] CO=$auto$alumacc.cc:474:replace_alu$6670.C[4] I0=$false I1=mod_ser0.recv_fifo.wptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.wptr[4] I3=$auto$alumacc.cc:474:replace_alu$6670.C[4] O=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6670.C[4] CO=$auto$alumacc.cc:474:replace_alu$6670.C[5] I0=$false I1=mod_ser0.recv_fifo.wptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.wptr[5] I3=$auto$alumacc.cc:474:replace_alu$6670.C[5] O=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6670.C[5] CO=$auto$alumacc.cc:474:replace_alu$6670.C[6] I0=$false I1=mod_ser0.recv_fifo.wptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.wptr[6] I3=$auto$alumacc.cc:474:replace_alu$6670.C[6] O=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6670.C[6] CO=$auto$alumacc.cc:474:replace_alu$6670.C[7] I0=$false I1=mod_ser0.recv_fifo.wptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.wptr[7] I3=$auto$alumacc.cc:474:replace_alu$6670.C[7] O=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.do_shift_out I2=mod_ser0.recv_fifo.rptr[0] I3=$false O=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6673.C[1] I0=mod_ser0.recv_fifo.do_shift_out I1=mod_ser0.recv_fifo.rptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.rptr[1] I3=$auto$alumacc.cc:474:replace_alu$6673.C[1] O=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6673.C[1] CO=$auto$alumacc.cc:474:replace_alu$6673.C[2] I0=$false I1=mod_ser0.recv_fifo.rptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.rptr[2] I3=$auto$alumacc.cc:474:replace_alu$6673.C[2] O=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6673.C[2] CO=$auto$alumacc.cc:474:replace_alu$6673.C[3] I0=$false I1=mod_ser0.recv_fifo.rptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.rptr[3] I3=$auto$alumacc.cc:474:replace_alu$6673.C[3] O=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6673.C[3] CO=$auto$alumacc.cc:474:replace_alu$6673.C[4] I0=$false I1=mod_ser0.recv_fifo.rptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.rptr[4] I3=$auto$alumacc.cc:474:replace_alu$6673.C[4] O=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6673.C[4] CO=$auto$alumacc.cc:474:replace_alu$6673.C[5] I0=$false I1=mod_ser0.recv_fifo.rptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.rptr[5] I3=$auto$alumacc.cc:474:replace_alu$6673.C[5] O=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6673.C[5] CO=$auto$alumacc.cc:474:replace_alu$6673.C[6] I0=$false I1=mod_ser0.recv_fifo.rptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.rptr[6] I3=$auto$alumacc.cc:474:replace_alu$6673.C[6] O=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6673.C[6] CO=$auto$alumacc.cc:474:replace_alu$6673.C[7] I0=$false I1=mod_ser0.recv_fifo.rptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.rptr[7] I3=$auto$alumacc.cc:474:replace_alu$6673.C[7] O=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=mod_ser0.recv_fifo.used_slots[0] I3=$false O=$abc$57322$auto$wreduce.cc:445:run$6442[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.recv_fifo.used_slots[0] CO=$auto$alumacc.cc:474:replace_alu$6676.C[2] I0=$false I1=mod_ser0.recv_fifo.used_slots[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.used_slots[2] I3=$auto$alumacc.cc:474:replace_alu$6676.C[2] O=$abc$57322$auto$wreduce.cc:445:run$6442[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[2] CO=$auto$alumacc.cc:474:replace_alu$6676.C[3] I0=$false I1=mod_ser0.recv_fifo.used_slots[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.used_slots[3] I3=$auto$alumacc.cc:474:replace_alu$6676.C[3] O=$abc$57322$auto$wreduce.cc:445:run$6442[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[3] CO=$auto$alumacc.cc:474:replace_alu$6676.C[4] I0=$false I1=mod_ser0.recv_fifo.used_slots[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.used_slots[4] I3=$auto$alumacc.cc:474:replace_alu$6676.C[4] O=$abc$57322$auto$wreduce.cc:445:run$6442[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[4] CO=$auto$alumacc.cc:474:replace_alu$6676.C[5] I0=$false I1=mod_ser0.recv_fifo.used_slots[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.used_slots[5] I3=$auto$alumacc.cc:474:replace_alu$6676.C[5] O=$abc$57322$auto$wreduce.cc:445:run$6442[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[5] CO=$auto$alumacc.cc:474:replace_alu$6676.C[6] I0=$false I1=mod_ser0.recv_fifo.used_slots[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.used_slots[6] I3=$auto$alumacc.cc:474:replace_alu$6676.C[6] O=$abc$57322$auto$wreduce.cc:445:run$6442[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[6] CO=$auto$alumacc.cc:474:replace_alu$6676.C[7] I0=$false I1=mod_ser0.recv_fifo.used_slots[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.used_slots[7] I3=$auto$alumacc.cc:474:replace_alu$6676.C[7] O=$abc$57322$auto$wreduce.cc:445:run$6442[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=mod_ser0.recv_fifo.free_slots[0] I3=$false O=$abc$57322$auto$wreduce.cc:445:run$6443[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.recv_fifo.free_slots[0] CO=$auto$alumacc.cc:474:replace_alu$6679.C[2] I0=$false I1=mod_ser0.recv_fifo.free_slots[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.free_slots[2] I3=$auto$alumacc.cc:474:replace_alu$6679.C[2] O=$abc$57322$auto$wreduce.cc:445:run$6443[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[2] CO=$auto$alumacc.cc:474:replace_alu$6679.C[3] I0=$false I1=mod_ser0.recv_fifo.free_slots[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.free_slots[3] I3=$auto$alumacc.cc:474:replace_alu$6679.C[3] O=$abc$57322$auto$wreduce.cc:445:run$6443[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[3] CO=$auto$alumacc.cc:474:replace_alu$6679.C[4] I0=$false I1=mod_ser0.recv_fifo.free_slots[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.free_slots[4] I3=$auto$alumacc.cc:474:replace_alu$6679.C[4] O=$abc$57322$auto$wreduce.cc:445:run$6443[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[4] CO=$auto$alumacc.cc:474:replace_alu$6679.C[5] I0=$false I1=mod_ser0.recv_fifo.free_slots[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.free_slots[5] I3=$auto$alumacc.cc:474:replace_alu$6679.C[5] O=$abc$57322$auto$wreduce.cc:445:run$6443[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[5] CO=$auto$alumacc.cc:474:replace_alu$6679.C[6] I0=$false I1=mod_ser0.recv_fifo.free_slots[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.free_slots[6] I3=$auto$alumacc.cc:474:replace_alu$6679.C[6] O=$abc$57322$auto$wreduce.cc:445:run$6443[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[6] CO=$auto$alumacc.cc:474:replace_alu$6679.C[7] I0=$false I1=mod_ser0.recv_fifo.free_slots[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.recv_fifo.free_slots[7] I3=$auto$alumacc.cc:474:replace_alu$6679.C[7] O=$abc$57322$auto$wreduce.cc:445:run$6443[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.free_slots[0] I2=$false I3=$true O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.recv_fifo.free_slots[0] CO=$auto$alumacc.cc:474:replace_alu$6682.C[2] I0=mod_ser0.recv_fifo.free_slots[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.free_slots[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[2] O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[2] CO=$auto$alumacc.cc:474:replace_alu$6682.C[3] I0=mod_ser0.recv_fifo.free_slots[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.free_slots[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[3] O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[3] CO=$auto$alumacc.cc:474:replace_alu$6682.C[4] I0=mod_ser0.recv_fifo.free_slots[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.free_slots[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[4] O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[4] CO=$auto$alumacc.cc:474:replace_alu$6682.C[5] I0=mod_ser0.recv_fifo.free_slots[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.free_slots[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[5] O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[5] CO=$auto$alumacc.cc:474:replace_alu$6682.C[6] I0=mod_ser0.recv_fifo.free_slots[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.free_slots[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[6] O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[6] CO=$auto$alumacc.cc:474:replace_alu$6682.C[7] I0=mod_ser0.recv_fifo.free_slots[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.free_slots[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[7] O=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.used_slots[0] I2=$false I3=$true O=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.recv_fifo.used_slots[0] CO=$auto$alumacc.cc:474:replace_alu$6685.C[2] I0=mod_ser0.recv_fifo.used_slots[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.used_slots[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6685.C[2] O=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6685.C[2] CO=$auto$alumacc.cc:474:replace_alu$6685.C[3] I0=mod_ser0.recv_fifo.used_slots[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.used_slots[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6685.C[3] O=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6685.C[3] CO=$auto$alumacc.cc:474:replace_alu$6685.C[4] I0=mod_ser0.recv_fifo.used_slots[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.used_slots[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6685.C[4] O=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6685.C[4] CO=$auto$alumacc.cc:474:replace_alu$6685.C[5] I0=mod_ser0.recv_fifo.used_slots[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.used_slots[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6685.C[5] O=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6685.C[5] CO=$auto$alumacc.cc:474:replace_alu$6685.C[6] I0=mod_ser0.recv_fifo.used_slots[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.used_slots[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6685.C[6] O=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6685.C[6] CO=$auto$alumacc.cc:474:replace_alu$6685.C[7] I0=mod_ser0.recv_fifo.used_slots[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.recv_fifo.used_slots[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6685.C[7] O=$abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mod_ser0.send_fifo.do_shift_in I2=mod_ser0.send_fifo.wptr[0] I3=$false O=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6688.C[1] I0=mod_ser0.send_fifo.do_shift_in I1=mod_ser0.send_fifo.wptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.wptr[1] I3=$auto$alumacc.cc:474:replace_alu$6688.C[1] O=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[1] CO=$auto$alumacc.cc:474:replace_alu$6688.C[2] I0=$false I1=mod_ser0.send_fifo.wptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.wptr[2] I3=$auto$alumacc.cc:474:replace_alu$6688.C[2] O=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[2] CO=$auto$alumacc.cc:474:replace_alu$6688.C[3] I0=$false I1=mod_ser0.send_fifo.wptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.wptr[3] I3=$auto$alumacc.cc:474:replace_alu$6688.C[3] O=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[3] CO=$auto$alumacc.cc:474:replace_alu$6688.C[4] I0=$false I1=mod_ser0.send_fifo.wptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.wptr[4] I3=$auto$alumacc.cc:474:replace_alu$6688.C[4] O=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[4] CO=$auto$alumacc.cc:474:replace_alu$6688.C[5] I0=$false I1=mod_ser0.send_fifo.wptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.wptr[5] I3=$auto$alumacc.cc:474:replace_alu$6688.C[5] O=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[5] CO=$auto$alumacc.cc:474:replace_alu$6688.C[6] I0=$false I1=mod_ser0.send_fifo.wptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.wptr[6] I3=$auto$alumacc.cc:474:replace_alu$6688.C[6] O=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[6] CO=$auto$alumacc.cc:474:replace_alu$6688.C[7] I0=$false I1=mod_ser0.send_fifo.wptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.wptr[7] I3=$auto$alumacc.cc:474:replace_alu$6688.C[7] O=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mod_ser0.send_fifo.do_shift_out I2=mod_ser0.send_fifo.rptr[0] I3=$false O=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6691.C[1] I0=mod_ser0.send_fifo.do_shift_out I1=mod_ser0.send_fifo.rptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.rptr[1] I3=$auto$alumacc.cc:474:replace_alu$6691.C[1] O=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6691.C[1] CO=$auto$alumacc.cc:474:replace_alu$6691.C[2] I0=$false I1=mod_ser0.send_fifo.rptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.rptr[2] I3=$auto$alumacc.cc:474:replace_alu$6691.C[2] O=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6691.C[2] CO=$auto$alumacc.cc:474:replace_alu$6691.C[3] I0=$false I1=mod_ser0.send_fifo.rptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.rptr[3] I3=$auto$alumacc.cc:474:replace_alu$6691.C[3] O=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6691.C[3] CO=$auto$alumacc.cc:474:replace_alu$6691.C[4] I0=$false I1=mod_ser0.send_fifo.rptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.rptr[4] I3=$auto$alumacc.cc:474:replace_alu$6691.C[4] O=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6691.C[4] CO=$auto$alumacc.cc:474:replace_alu$6691.C[5] I0=$false I1=mod_ser0.send_fifo.rptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.rptr[5] I3=$auto$alumacc.cc:474:replace_alu$6691.C[5] O=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6691.C[5] CO=$auto$alumacc.cc:474:replace_alu$6691.C[6] I0=$false I1=mod_ser0.send_fifo.rptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.rptr[6] I3=$auto$alumacc.cc:474:replace_alu$6691.C[6] O=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6691.C[6] CO=$auto$alumacc.cc:474:replace_alu$6691.C[7] I0=$false I1=mod_ser0.send_fifo.rptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.rptr[7] I3=$auto$alumacc.cc:474:replace_alu$6691.C[7] O=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=mod_ser0.send_fifo.used_slots[0] I3=$false O=$abc$57322$auto$wreduce.cc:445:run$6444[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.send_fifo.used_slots[0] CO=$auto$alumacc.cc:474:replace_alu$6694.C[2] I0=$false I1=mod_ser0.send_fifo.used_slots[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.used_slots[2] I3=$auto$alumacc.cc:474:replace_alu$6694.C[2] O=$abc$57322$auto$wreduce.cc:445:run$6444[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6694.C[2] CO=$auto$alumacc.cc:474:replace_alu$6694.C[3] I0=$false I1=mod_ser0.send_fifo.used_slots[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.used_slots[3] I3=$auto$alumacc.cc:474:replace_alu$6694.C[3] O=$abc$57322$auto$wreduce.cc:445:run$6444[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6694.C[3] CO=$auto$alumacc.cc:474:replace_alu$6694.C[4] I0=$false I1=mod_ser0.send_fifo.used_slots[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.used_slots[4] I3=$auto$alumacc.cc:474:replace_alu$6694.C[4] O=$abc$57322$auto$wreduce.cc:445:run$6444[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6694.C[4] CO=$auto$alumacc.cc:474:replace_alu$6694.C[5] I0=$false I1=mod_ser0.send_fifo.used_slots[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.used_slots[5] I3=$auto$alumacc.cc:474:replace_alu$6694.C[5] O=$abc$57322$auto$wreduce.cc:445:run$6444[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6694.C[5] CO=$auto$alumacc.cc:474:replace_alu$6694.C[6] I0=$false I1=mod_ser0.send_fifo.used_slots[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.used_slots[6] I3=$auto$alumacc.cc:474:replace_alu$6694.C[6] O=$abc$57322$auto$wreduce.cc:445:run$6444[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6694.C[6] CO=$auto$alumacc.cc:474:replace_alu$6694.C[7] I0=$false I1=mod_ser0.send_fifo.used_slots[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_fifo.used_slots[7] I3=$auto$alumacc.cc:474:replace_alu$6694.C[7] O=$abc$57322$auto$wreduce.cc:445:run$6444[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=mod_ser0.send_free_slots[0] I3=$false O=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.send_free_slots[0] CO=$auto$alumacc.cc:474:replace_alu$6697.C[2] I0=$false I1=mod_ser0.send_free_slots[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_free_slots[2] I3=$auto$alumacc.cc:474:replace_alu$6697.C[2] O=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6697.C[2] CO=$auto$alumacc.cc:474:replace_alu$6697.C[3] I0=$false I1=mod_ser0.send_free_slots[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_free_slots[3] I3=$auto$alumacc.cc:474:replace_alu$6697.C[3] O=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6697.C[3] CO=$auto$alumacc.cc:474:replace_alu$6697.C[4] I0=$false I1=mod_ser0.send_free_slots[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_free_slots[4] I3=$auto$alumacc.cc:474:replace_alu$6697.C[4] O=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6697.C[4] CO=$auto$alumacc.cc:474:replace_alu$6697.C[5] I0=$false I1=mod_ser0.send_free_slots[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_free_slots[5] I3=$auto$alumacc.cc:474:replace_alu$6697.C[5] O=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6697.C[5] CO=$auto$alumacc.cc:474:replace_alu$6697.C[6] I0=$false I1=mod_ser0.send_free_slots[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_free_slots[6] I3=$auto$alumacc.cc:474:replace_alu$6697.C[6] O=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6697.C[6] CO=$auto$alumacc.cc:474:replace_alu$6697.C[7] I0=$false I1=mod_ser0.send_free_slots[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=mod_ser0.send_free_slots[7] I3=$auto$alumacc.cc:474:replace_alu$6697.C[7] O=$abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mod_ser0.send_free_slots[0] I2=$false I3=$true O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.send_free_slots[0] CO=$auto$alumacc.cc:474:replace_alu$6700.C[2] I0=mod_ser0.send_free_slots[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_free_slots[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6700.C[2] O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6700.C[2] CO=$auto$alumacc.cc:474:replace_alu$6700.C[3] I0=mod_ser0.send_free_slots[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_free_slots[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6700.C[3] O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6700.C[3] CO=$auto$alumacc.cc:474:replace_alu$6700.C[4] I0=mod_ser0.send_free_slots[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_free_slots[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6700.C[4] O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6700.C[4] CO=$auto$alumacc.cc:474:replace_alu$6700.C[5] I0=mod_ser0.send_free_slots[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_free_slots[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6700.C[5] O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6700.C[5] CO=$auto$alumacc.cc:474:replace_alu$6700.C[6] I0=mod_ser0.send_free_slots[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_free_slots[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6700.C[6] O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6700.C[6] CO=$auto$alumacc.cc:474:replace_alu$6700.C[7] I0=mod_ser0.send_free_slots[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_free_slots[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6700.C[7] O=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:215|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mod_ser0.send_fifo.used_slots[0] I2=$false I3=$true O=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=mod_ser0.send_fifo.used_slots[0] CO=$auto$alumacc.cc:474:replace_alu$6703.C[2] I0=mod_ser0.send_fifo.used_slots[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_fifo.used_slots[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6703.C[2] O=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6703.C[2] CO=$auto$alumacc.cc:474:replace_alu$6703.C[3] I0=mod_ser0.send_fifo.used_slots[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_fifo.used_slots[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6703.C[3] O=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6703.C[3] CO=$auto$alumacc.cc:474:replace_alu$6703.C[4] I0=mod_ser0.send_fifo.used_slots[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_fifo.used_slots[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6703.C[4] O=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6703.C[4] CO=$auto$alumacc.cc:474:replace_alu$6703.C[5] I0=mod_ser0.send_fifo.used_slots[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_fifo.used_slots[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6703.C[5] O=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6703.C[5] CO=$auto$alumacc.cc:474:replace_alu$6703.C[6] I0=mod_ser0.send_fifo.used_slots[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_fifo.used_slots[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6703.C[6] O=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6703.C[6] CO=$auto$alumacc.cc:474:replace_alu$6703.C[7] I0=mod_ser0.send_fifo.used_slots[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mod_ser0.send_fifo.used_slots[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6703.C[7] O=$abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=raspi_interface.fifo_recv.in_ipos[0] I3=$false O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=raspi_interface.fifo_recv.in_ipos[0] CO=$auto$alumacc.cc:474:replace_alu$6706.C[2] I0=$false I1=raspi_interface.fifo_recv.in_ipos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.in_ipos[2] I3=$auto$alumacc.cc:474:replace_alu$6706.C[2] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6706.C[2] CO=$auto$alumacc.cc:474:replace_alu$6706.C[3] I0=$false I1=raspi_interface.fifo_recv.in_ipos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.in_ipos[3] I3=$auto$alumacc.cc:474:replace_alu$6706.C[3] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6706.C[3] CO=$auto$alumacc.cc:474:replace_alu$6706.C[4] I0=$false I1=raspi_interface.fifo_recv.in_ipos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.in_ipos[4] I3=$auto$alumacc.cc:474:replace_alu$6706.C[4] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6706.C[4] CO=$auto$alumacc.cc:474:replace_alu$6706.C[5] I0=$false I1=raspi_interface.fifo_recv.in_ipos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.in_ipos[5] I3=$auto$alumacc.cc:474:replace_alu$6706.C[5] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6706.C[5] CO=$auto$alumacc.cc:474:replace_alu$6706.C[6] I0=$false I1=raspi_interface.fifo_recv.in_ipos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.in_ipos[6] I3=$auto$alumacc.cc:474:replace_alu$6706.C[6] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6706.C[6] CO=$auto$alumacc.cc:474:replace_alu$6706.C[7] I0=$false I1=raspi_interface.fifo_recv.in_ipos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.in_ipos[7] I3=$auto$alumacc.cc:474:replace_alu$6706.C[7] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=raspi_interface.fifo_recv.next_ipos[0] I3=$false O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=raspi_interface.fifo_recv.next_ipos[0] CO=$auto$alumacc.cc:474:replace_alu$6709.C[2] I0=$false I1=raspi_interface.fifo_recv.next_ipos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.next_ipos[2] I3=$auto$alumacc.cc:474:replace_alu$6709.C[2] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6709.C[2] CO=$auto$alumacc.cc:474:replace_alu$6709.C[3] I0=$false I1=raspi_interface.fifo_recv.next_ipos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.next_ipos[3] I3=$auto$alumacc.cc:474:replace_alu$6709.C[3] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6709.C[3] CO=$auto$alumacc.cc:474:replace_alu$6709.C[4] I0=$false I1=raspi_interface.fifo_recv.next_ipos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.next_ipos[4] I3=$auto$alumacc.cc:474:replace_alu$6709.C[4] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6709.C[4] CO=$auto$alumacc.cc:474:replace_alu$6709.C[5] I0=$false I1=raspi_interface.fifo_recv.next_ipos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.next_ipos[5] I3=$auto$alumacc.cc:474:replace_alu$6709.C[5] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6709.C[5] CO=$auto$alumacc.cc:474:replace_alu$6709.C[6] I0=$false I1=raspi_interface.fifo_recv.next_ipos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.next_ipos[6] I3=$auto$alumacc.cc:474:replace_alu$6709.C[6] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6709.C[6] CO=$auto$alumacc.cc:474:replace_alu$6709.C[7] I0=$false I1=raspi_interface.fifo_recv.next_ipos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.next_ipos[7] I3=$auto$alumacc.cc:474:replace_alu$6709.C[7] O=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=raspi_interface.fifo_recv.out_opos[0] I3=$false O=$abc$57322$auto$wreduce.cc:445:run$6450[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=raspi_interface.fifo_recv.out_opos[0] CO=$auto$alumacc.cc:474:replace_alu$6712.C[2] I0=$false I1=raspi_interface.fifo_recv.out_opos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.out_opos[2] I3=$auto$alumacc.cc:474:replace_alu$6712.C[2] O=$abc$57322$auto$wreduce.cc:445:run$6450[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6712.C[2] CO=$auto$alumacc.cc:474:replace_alu$6712.C[3] I0=$false I1=raspi_interface.fifo_recv.out_opos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.out_opos[3] I3=$auto$alumacc.cc:474:replace_alu$6712.C[3] O=$abc$57322$auto$wreduce.cc:445:run$6450[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6712.C[3] CO=$auto$alumacc.cc:474:replace_alu$6712.C[4] I0=$false I1=raspi_interface.fifo_recv.out_opos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.out_opos[4] I3=$auto$alumacc.cc:474:replace_alu$6712.C[4] O=$abc$57322$auto$wreduce.cc:445:run$6450[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6712.C[4] CO=$auto$alumacc.cc:474:replace_alu$6712.C[5] I0=$false I1=raspi_interface.fifo_recv.out_opos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.out_opos[5] I3=$auto$alumacc.cc:474:replace_alu$6712.C[5] O=$abc$57322$auto$wreduce.cc:445:run$6450[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6712.C[5] CO=$auto$alumacc.cc:474:replace_alu$6712.C[6] I0=$false I1=raspi_interface.fifo_recv.out_opos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.out_opos[6] I3=$auto$alumacc.cc:474:replace_alu$6712.C[6] O=$abc$57322$auto$wreduce.cc:445:run$6450[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6712.C[6] CO=$auto$alumacc.cc:474:replace_alu$6712.C[7] I0=$false I1=raspi_interface.fifo_recv.out_opos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_recv.out_opos[7] I3=$auto$alumacc.cc:474:replace_alu$6712.C[7] O=$abc$57322$auto$wreduce.cc:445:run$6450[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=raspi_interface.fifo_send.in_ipos[0] I3=$false O=$abc$57322$auto$wreduce.cc:445:run$6458[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=raspi_interface.fifo_send.in_ipos[0] CO=$auto$alumacc.cc:474:replace_alu$6715.C[2] I0=$false I1=raspi_interface.fifo_send.in_ipos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.in_ipos[2] I3=$auto$alumacc.cc:474:replace_alu$6715.C[2] O=$abc$57322$auto$wreduce.cc:445:run$6458[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6715.C[2] CO=$auto$alumacc.cc:474:replace_alu$6715.C[3] I0=$false I1=raspi_interface.fifo_send.in_ipos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.in_ipos[3] I3=$auto$alumacc.cc:474:replace_alu$6715.C[3] O=$abc$57322$auto$wreduce.cc:445:run$6458[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6715.C[3] CO=$auto$alumacc.cc:474:replace_alu$6715.C[4] I0=$false I1=raspi_interface.fifo_send.in_ipos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.in_ipos[4] I3=$auto$alumacc.cc:474:replace_alu$6715.C[4] O=$abc$57322$auto$wreduce.cc:445:run$6458[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6715.C[4] CO=$auto$alumacc.cc:474:replace_alu$6715.C[5] I0=$false I1=raspi_interface.fifo_send.in_ipos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.in_ipos[5] I3=$auto$alumacc.cc:474:replace_alu$6715.C[5] O=$abc$57322$auto$wreduce.cc:445:run$6458[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6715.C[5] CO=$auto$alumacc.cc:474:replace_alu$6715.C[6] I0=$false I1=raspi_interface.fifo_send.in_ipos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.in_ipos[6] I3=$auto$alumacc.cc:474:replace_alu$6715.C[6] O=$abc$57322$auto$wreduce.cc:445:run$6458[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6715.C[6] CO=$auto$alumacc.cc:474:replace_alu$6715.C[7] I0=$false I1=raspi_interface.fifo_send.in_ipos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.in_ipos[7] I3=$auto$alumacc.cc:474:replace_alu$6715.C[7] O=$abc$57322$auto$wreduce.cc:445:run$6458[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:50|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=raspi_interface.fifo_send.next_ipos[0] I3=$false O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=raspi_interface.fifo_send.next_ipos[0] CO=$auto$alumacc.cc:474:replace_alu$6718.C[2] I0=$false I1=raspi_interface.fifo_send.next_ipos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.next_ipos[2] I3=$auto$alumacc.cc:474:replace_alu$6718.C[2] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6718.C[2] CO=$auto$alumacc.cc:474:replace_alu$6718.C[3] I0=$false I1=raspi_interface.fifo_send.next_ipos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.next_ipos[3] I3=$auto$alumacc.cc:474:replace_alu$6718.C[3] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6718.C[3] CO=$auto$alumacc.cc:474:replace_alu$6718.C[4] I0=$false I1=raspi_interface.fifo_send.next_ipos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.next_ipos[4] I3=$auto$alumacc.cc:474:replace_alu$6718.C[4] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6718.C[4] CO=$auto$alumacc.cc:474:replace_alu$6718.C[5] I0=$false I1=raspi_interface.fifo_send.next_ipos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.next_ipos[5] I3=$auto$alumacc.cc:474:replace_alu$6718.C[5] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6718.C[5] CO=$auto$alumacc.cc:474:replace_alu$6718.C[6] I0=$false I1=raspi_interface.fifo_send.next_ipos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.next_ipos[6] I3=$auto$alumacc.cc:474:replace_alu$6718.C[6] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6718.C[6] CO=$auto$alumacc.cc:474:replace_alu$6718.C[7] I0=$false I1=raspi_interface.fifo_send.next_ipos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.next_ipos[7] I3=$auto$alumacc.cc:474:replace_alu$6718.C[7] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:51|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=raspi_interface.fifo_send.out_opos[0] I3=$false O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=raspi_interface.fifo_send.out_opos[0] CO=$auto$alumacc.cc:474:replace_alu$6721.C[2] I0=$false I1=raspi_interface.fifo_send.out_opos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.out_opos[2] I3=$auto$alumacc.cc:474:replace_alu$6721.C[2] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6721.C[2] CO=$auto$alumacc.cc:474:replace_alu$6721.C[3] I0=$false I1=raspi_interface.fifo_send.out_opos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.out_opos[3] I3=$auto$alumacc.cc:474:replace_alu$6721.C[3] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6721.C[3] CO=$auto$alumacc.cc:474:replace_alu$6721.C[4] I0=$false I1=raspi_interface.fifo_send.out_opos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.out_opos[4] I3=$auto$alumacc.cc:474:replace_alu$6721.C[4] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6721.C[4] CO=$auto$alumacc.cc:474:replace_alu$6721.C[5] I0=$false I1=raspi_interface.fifo_send.out_opos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.out_opos[5] I3=$auto$alumacc.cc:474:replace_alu$6721.C[5] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6721.C[5] CO=$auto$alumacc.cc:474:replace_alu$6721.C[6] I0=$false I1=raspi_interface.fifo_send.out_opos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.out_opos[6] I3=$auto$alumacc.cc:474:replace_alu$6721.C[6] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6721.C[6] CO=$auto$alumacc.cc:474:replace_alu$6721.C[7] I0=$false I1=raspi_interface.fifo_send.out_opos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raspi_interface.fifo_send.out_opos[7] I3=$auto$alumacc.cc:474:replace_alu$6721.C[7] O=$abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5461_Y[0] Q=mod_ser0_ctrl_wr[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5461_Y[1] Q=mod_ser0_ctrl_wr[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5461_Y[2] Q=mod_ser0_ctrl_wr[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5461_Y[3] Q=mod_ser0_ctrl_wr[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5448_Y Q=mod_ser0_ctrl_rd R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[0] Q=mod_ser0_ctrl_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[1] Q=mod_ser0_ctrl_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[2] Q=SRAM_A1
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[3] Q=SRAM_A2
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[4] Q=SRAM_A3
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[5] Q=SRAM_A4
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[6] Q=SRAM_A5
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[7] Q=SRAM_A6
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[8] Q=SRAM_A7
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[9] Q=SRAM_A8
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[10] Q=SRAM_A9
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[11] Q=SRAM_A10
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[12] Q=SRAM_A11
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[13] Q=SRAM_A12
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[14] Q=SRAM_A13
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[3] Q=mod_ser0_ctrl_wdat[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[7] Q=mod_ser0_ctrl_wdat[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[11] Q=mod_ser0_ctrl_wdat[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[15] Q=mod_ser0_ctrl_wdat[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[19] Q=mod_ser0_ctrl_wdat[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[23] Q=mod_ser0_ctrl_wdat[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[27] Q=mod_ser0_ctrl_wdat[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5435_Y[0] Q=mod_pwm0_ctrl_wr[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5435_Y[1] Q=mod_pwm0_ctrl_wr[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5435_Y[2] Q=mod_pwm0_ctrl_wr[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5435_Y[3] Q=mod_pwm0_ctrl_wr[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5422_Y Q=mod_pwm0_ctrl_rd R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5409_Y[0] Q=mod_ledstrip_ctrl_wr[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5409_Y[1] Q=mod_ledstrip_ctrl_wr[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5409_Y[2] Q=mod_ledstrip_ctrl_wr[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5409_Y[3] Q=mod_ledstrip_ctrl_wr[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5396_Y Q=mod_ledstrip_ctrl_rd R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk D=cpu.mem_wdata[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32383 Q=spiflash_cs S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$procmux$5851_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32465 Q=spiflash_sclk S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$procmux$5834_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32526 Q=spiflash_mosi R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spiflash_data[7:0][0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633 Q=spiflash_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spiflash_data[7:0][1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633 Q=spiflash_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spiflash_data[7:0][2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633 Q=spiflash_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spiflash_data[7:0][3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633 Q=spiflash_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spiflash_data[7:0][4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633 Q=spiflash_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spiflash_data[7:0][5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633 Q=spiflash_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spiflash_data[7:0][6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633 Q=spiflash_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spiflash_data[7:0][7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633 Q=spiflash_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$add$icosoc.v:527$81_Y[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33492 Q=spiflash_state[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$add$icosoc.v:527$81_Y[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33593 Q=spiflash_state[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$add$icosoc.v:527$81_Y[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33492 Q=spiflash_state[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$add$icosoc.v:527$81_Y[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33492 Q=spiflash_state[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$add$icosoc.v:111$10_Y[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33763 Q=resetn_counter[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56032
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$add$icosoc.v:111$10_Y[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33793 Q=resetn_counter[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56032
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$add$icosoc.v:111$10_Y[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33763 Q=resetn_counter[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56032
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$add$icosoc.v:111$10_Y[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33763 Q=resetn_counter[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56032
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$add$icosoc.v:111$10_Y[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33763 Q=resetn_counter[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56032
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$add$icosoc.v:111$10_Y[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33763 Q=resetn_counter[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56032
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$add$icosoc.v:111$10_Y[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33763 Q=resetn_counter[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56032
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$add$icosoc.v:111$10_Y[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33763 Q=resetn_counter[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56032
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:107|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[1] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[2] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[3] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[4] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[5] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[6] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[7] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[8] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[9] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[10] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[11] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[12] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[13] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[14] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[15] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7579[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15] Q=$abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15] R=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$10158
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[0] Q=cpu.cpu_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[1] Q=cpu.cpu_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[2] Q=cpu.cpu_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[3] Q=cpu.cpu_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[4] Q=cpu.cpu_state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[5] Q=cpu.cpu_state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$fsm_map.cc:170:map_fsm$6733[6] Q=cpu.cpu_state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15] Q=$abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15] R=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$8041
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[16] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[17] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[18] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[19] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[20] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[21] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[22] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[23] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[24] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[25] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[26] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[27] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[28] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[29] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[30] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[31] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7496[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$4921_Y Q=cpu.mem_la_firstword_reg R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:360|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0] Q=cpu.last_mem_valid R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:360|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=cpu.mem_rdata_latched[0] E=cpu.mem_xfer Q=cpu.mem_rdata_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_rdata_latched[1] E=cpu.mem_xfer Q=cpu.mem_rdata_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_rdata_latched[2] E=cpu.mem_xfer Q=cpu.mem_rdata_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_rdata_latched[3] E=cpu.mem_xfer Q=cpu.mem_rdata_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_rdata_latched[4] E=cpu.mem_xfer Q=cpu.mem_rdata_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_rdata_latched[5] E=cpu.mem_xfer Q=cpu.mem_rdata_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_rdata_latched[6] E=cpu.mem_xfer Q=cpu.mem_rdata_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][7] Q=cpu.mem_rdata_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][8] Q=cpu.mem_rdata_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][9] Q=cpu.mem_rdata_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][10] Q=cpu.mem_rdata_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][11] Q=cpu.mem_rdata_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][12] Q=cpu.mem_rdata_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][13] Q=cpu.mem_rdata_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][14] Q=cpu.mem_rdata_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][15] Q=cpu.mem_rdata_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][16] Q=cpu.mem_rdata_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][17] Q=cpu.mem_rdata_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][18] Q=cpu.mem_rdata_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][19] Q=cpu.mem_rdata_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][20] Q=cpu.mem_rdata_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][21] Q=cpu.mem_rdata_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][22] Q=cpu.mem_rdata_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][23] Q=cpu.mem_rdata_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][24] Q=cpu.mem_rdata_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][25] Q=cpu.mem_rdata_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][26] Q=cpu.mem_rdata_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][27] Q=cpu.mem_rdata_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][28] Q=cpu.mem_rdata_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][29] Q=cpu.mem_rdata_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][30] Q=cpu.mem_rdata_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\mem_rdata_q[31:0][31] Q=cpu.mem_rdata_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:400|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=mem_rdata[16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mem_rdata[31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973 Q=cpu.mem_16bit_buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$4580_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35395 Q=cpu.prefetched_high_word R=cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=cpu.mem_la_read E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35423 Q=cpu.mem_la_secondword R=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$33895[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4598.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13450_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35445 Q=cpu.mem_state[0] R=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$33895[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4598.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13451_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35445 Q=cpu.mem_state[1] R=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$33895[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\mem_wstrb[3:0][0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967 Q=cpu.mem_wstrb[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\mem_wstrb[3:0][1] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967 Q=cpu.mem_wstrb[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\mem_wstrb[3:0][2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967 Q=cpu.mem_wstrb[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\mem_wstrb[3:0][3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967 Q=cpu.mem_wstrb[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.reg_op2[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.reg_op2[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.reg_op2[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.reg_op2[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.reg_op2[4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.reg_op2[5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.reg_op2[6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.reg_op2[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_wdata[31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510 Q=cpu.mem_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0] Q=cpu.mem_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1] Q=cpu.mem_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2] Q=cpu.mem_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3] Q=cpu.mem_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4] Q=cpu.mem_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5] Q=cpu.mem_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6] Q=cpu.mem_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7] Q=cpu.mem_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8] Q=cpu.mem_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9] Q=cpu.mem_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_la_addr[31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118 Q=cpu.mem_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36550 Q=cpu.mem_instr R=cpu.mem_do_wdata
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4656.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36574 Q=cpu.mem_valid R=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$33895[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$4058_Y Q=cpu.is_compare R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\is_alu_reg_reg[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.is_alu_reg_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\is_alu_reg_imm[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.is_alu_reg_imm
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\is_lbu_lhu_lw[0:0] Q=cpu.is_lbu_lhu_lw
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$4017_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36590 Q=cpu.is_beq_bne_blt_bge_bltu_bgeu R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\is_slti_blt_slt[0:0] Q=cpu.is_slti_blt_slt
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:828$1509_Y Q=cpu.is_lui_auipc_jal_jalr_addi_add_sub R=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\is_sll_srl_sra[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.is_sll_srl_sra
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\is_sb_sh_sw[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.is_sb_sh_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\is_slli_srli_srai[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.is_slli_srli_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\is_lb_lh_lw_lbu_lhu[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.is_lb_lh_lw_lbu_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\is_lui_auipc_jal[0:0] Q=cpu.is_lui_auipc_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk D=$abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.compressed_instr S=$abc$57322$auto$rtlil.cc:1817:NotGate$56046
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][1] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][8] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][9] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][10] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][11] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_rdata_latched[12] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][13] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][14] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][15] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][16] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][17] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][18] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][19] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_imm_uj[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13829_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13830_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13831_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13832_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13833_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13834_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13835_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13836_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13837_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13838_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13839_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[10] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13840_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[11] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13841_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[12] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13842_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[13] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13843_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[14] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13844_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[15] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13845_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[16] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13846_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[17] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13847_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[18] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13848_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[19] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13849_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[20] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13850_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[21] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13851_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[22] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13852_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[23] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13853_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[24] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13854_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[25] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13855_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[26] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13856_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[27] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13857_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[28] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13858_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[29] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13859_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[30] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$4063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13860_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.decoded_imm[31] R=$abc$57322$auto$rtlil.cc:1817:NotGate$56048
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[0] Q=cpu.decoded_rs2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[1] Q=cpu.decoded_rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[2] Q=cpu.decoded_rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[3] Q=cpu.decoded_rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[4] Q=cpu.decoded_rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[5] Q=cpu.decoded_rs2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[0] Q=cpu.decoded_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[1] Q=cpu.decoded_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[2] Q=cpu.decoded_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[3] Q=cpu.decoded_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[4] Q=cpu.decoded_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[5] Q=cpu.decoded_rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_rd[5:0][0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_rd[5:0][1] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_rd[5:0][2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_rd[5:0][3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\decoded_rd[5:0][4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.decoded_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_timer[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_timer
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_waitirq[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.instr_waitirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_maskirq[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_maskirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_retirq[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.instr_retirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_setq[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_setq
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_getq[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_getq
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_rdinstrh[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_rdinstrh
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_rdinstr[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_rdinstr
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_rdcycleh[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_rdcycleh
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_rdcycle[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_rdcycle
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1039$1669_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_and R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1038$1665_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_or R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1037$1661_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_sra R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1036$1657_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_srl R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1035$1653_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_xor R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1034$1649_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_sltu R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1033$1645_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_slt R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1032$1641_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_sll R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1031$1637_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_sub R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1030$1633_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_add R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_srai[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_srli[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_srli
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_slli[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_slli
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1024$1617_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_andi R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1023$1615_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_ori R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1022$1613_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_xori R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1021$1611_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_sltiu R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1020$1609_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_slti R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1019$1607_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_addi R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_sw[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_sh[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_sh
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_sb[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_sb
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_lhu[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_lbu[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_lbu
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_lw[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_lw
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_lh[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_lh
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_lb[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599 Q=cpu.instr_lb
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1007$1589_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_bgeu R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1006$1587_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_bltu R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1005$1585_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_bge R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1004$1583_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_blt R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1003$1581_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_bne R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1002$1579_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115 Q=cpu.instr_beq R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_jalr[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.instr_jalr
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_jal[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.instr_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_auipc[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.instr_auipc
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\instr_lui[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578 Q=cpu.instr_lui
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:826|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk D=$abc$57322$techmap\cpu.$1\clear_prefetched_high_word[0:0] Q=cpu.clear_prefetched_high_word_q S=$abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1253$1796_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[0] Q=cpu.alu_out_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[1] Q=cpu.alu_out_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[2] Q=cpu.alu_out_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[3] Q=cpu.alu_out_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[4] Q=cpu.alu_out_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[5] Q=cpu.alu_out_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[6] Q=cpu.alu_out_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[7] Q=cpu.alu_out_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[8] Q=cpu.alu_out_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[9] Q=cpu.alu_out_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[10] Q=cpu.alu_out_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[11] Q=cpu.alu_out_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[12] Q=cpu.alu_out_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[13] Q=cpu.alu_out_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[14] Q=cpu.alu_out_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[15] Q=cpu.alu_out_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[16] Q=cpu.alu_out_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[17] Q=cpu.alu_out_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[18] Q=cpu.alu_out_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[19] Q=cpu.alu_out_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[20] Q=cpu.alu_out_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[21] Q=cpu.alu_out_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[22] Q=cpu.alu_out_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[23] Q=cpu.alu_out_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[24] Q=cpu.alu_out_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[25] Q=cpu.alu_out_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[26] Q=cpu.alu_out_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[27] Q=cpu.alu_out_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[28] Q=cpu.alu_out_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[29] Q=cpu.alu_out_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[30] Q=cpu.alu_out_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.alu_out[31] Q=cpu.alu_out_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$2708_Y Q=cpu.do_waitirq R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12985_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37418 Q=cpu.latched_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12986_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37418 Q=cpu.latched_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12987_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37418 Q=cpu.latched_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12988_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37418 Q=cpu.latched_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12989_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37418 Q=cpu.latched_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2954.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12990_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37418 Q=cpu.latched_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2998.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13248_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37543 Q=cpu.latched_is_lh R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3016.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13248_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37543 Q=cpu.latched_is_lu R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.compressed_instr E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37604 Q=cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3063.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37409 Q=cpu.latched_branch R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3098.$and$/usr/local/bin/../share/yosys/techmap.v:434$13249_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37619 Q=cpu.latched_stalu R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3105.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8994_Y Q=cpu.latched_store R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1453$1875_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37649 Q=cpu.irq_state[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3156_Y[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37649 Q=cpu.irq_state[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$2724_Y Q=cpu.decoder_pseudo_trigger R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\decoder_trigger[0:0] Q=cpu.decoder_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$2\set_mem_do_wdata[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37678 Q=cpu.mem_do_wdata R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$2\set_mem_do_rdata[0:0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37687 Q=cpu.mem_do_rdata R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\cpu.$procmux$3438_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37722 Q=cpu.mem_do_rinst S=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37698[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1486$1892_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37818 Q=cpu.mem_do_prefetch R=$abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3487.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16015_Y[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.mem_wordsize[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3487.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16015_Y[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.mem_wordsize[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[0] Q=cpu.timer[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[1] Q=cpu.timer[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[2] Q=cpu.timer[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[3] Q=cpu.timer[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[4] Q=cpu.timer[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[5] Q=cpu.timer[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[6] Q=cpu.timer[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[7] Q=cpu.timer[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[8] Q=cpu.timer[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[9] Q=cpu.timer[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[10] Q=cpu.timer[10] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[11] Q=cpu.timer[11] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[12] Q=cpu.timer[12] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[13] Q=cpu.timer[13] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[14] Q=cpu.timer[14] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[15] Q=cpu.timer[15] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[16] Q=cpu.timer[16] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[17] Q=cpu.timer[17] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[18] Q=cpu.timer[18] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[19] Q=cpu.timer[19] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[20] Q=cpu.timer[20] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[21] Q=cpu.timer[21] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[22] Q=cpu.timer[22] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[23] Q=cpu.timer[23] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[24] Q=cpu.timer[24] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[25] Q=cpu.timer[25] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[26] Q=cpu.timer[26] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[27] Q=cpu.timer[27] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[28] Q=cpu.timer[28] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[29] Q=cpu.timer[29] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[30] Q=cpu.timer[30] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$procmux$3512_Y[31] Q=cpu.timer[31] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][0] Q=cpu.irq_pending[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13251_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37904 Q=cpu.irq_pending[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\irq_pending[31:0][2] Q=cpu.irq_pending[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[10] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[11] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[12] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[13] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[14] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[15] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[16] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[17] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[18] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[19] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[20] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[21] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[22] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[23] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[24] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[25] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[26] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[27] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[28] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[29] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[30] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$5\next_irq_pending[31:0][31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934 Q=cpu.irq_pending[31] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[0] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[1] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[2] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[3] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[4] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[5] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[6] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[7] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[8] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[9] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[10] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[11] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[12] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[13] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[14] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[15] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[16] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[17] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[18] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[19] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[20] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[21] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[22] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[23] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[24] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[25] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[26] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[27] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[28] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[29] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[30] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=cpu.cpuregs_rs1[31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659 Q=cpu.irq_mask[31] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3547.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13251_Y E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37904 Q=cpu.irq_active R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=cpu.irq_active E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.irq_delay R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\reg_sh[4:0][0] Q=cpu.reg_sh[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_sh[4:0][1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39527 Q=cpu.reg_sh[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\reg_sh[4:0][2] Q=cpu.reg_sh[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_sh[4:0][3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$39531 Q=cpu.reg_sh[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$techmap\cpu.$0\reg_sh[4:0][4] Q=cpu.reg_sh[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[0] Q=cpu.reg_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[1] Q=cpu.reg_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[2] Q=cpu.reg_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[3] Q=cpu.reg_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[4] Q=cpu.reg_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[5] Q=cpu.reg_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[6] Q=cpu.reg_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[7] Q=cpu.reg_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[8] Q=cpu.reg_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[9] Q=cpu.reg_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[10] Q=cpu.reg_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[11] Q=cpu.reg_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[12] Q=cpu.reg_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[13] Q=cpu.reg_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[14] Q=cpu.reg_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[15] Q=cpu.reg_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[16] Q=cpu.reg_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[17] Q=cpu.reg_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[18] Q=cpu.reg_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[19] Q=cpu.reg_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[20] Q=cpu.reg_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[21] Q=cpu.reg_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[22] Q=cpu.reg_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[23] Q=cpu.reg_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[24] Q=cpu.reg_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[25] Q=cpu.reg_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[26] Q=cpu.reg_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[27] Q=cpu.reg_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[28] Q=cpu.reg_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[29] Q=cpu.reg_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[30] Q=cpu.reg_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$2855.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[31] Q=cpu.reg_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\cpu.$0\reg_op2[31:0][31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558 Q=cpu.reg_op2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\cpu.$procmux$3612.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860 Q=cpu.reg_op1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[1] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[8] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[9] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[10] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[10] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[11] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[11] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[12] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[12] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[13] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[13] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[14] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[14] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[15] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[15] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[16] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[16] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[17] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[17] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[18] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[18] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[19] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[19] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[20] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[20] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[21] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[21] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[22] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[22] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[23] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[23] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[24] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[24] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[25] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[25] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[26] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[26] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[27] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[27] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[28] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[28] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[29] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[29] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[30] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[30] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\cpu.$procmux$3668_Y[31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_next_pc[31] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[10] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[11] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[12] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[13] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[14] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[15] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[16] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[17] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[18] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[19] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[20] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[21] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[22] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[23] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[24] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[25] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[26] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[27] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[28] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[29] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[30] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[31] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577 Q=cpu.reg_pc[31] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31387[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$42073 Q=cpu.count_instr[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[10] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[11] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[12] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[13] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[14] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[15] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[16] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[17] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[18] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[19] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[20] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[21] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[22] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[23] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[24] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[25] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[26] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[27] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[28] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[29] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[30] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[31] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[32] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[32] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[33] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[33] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[34] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[34] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[35] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[35] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[36] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[36] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[37] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[37] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[38] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[38] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[39] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[39] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[40] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[40] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[41] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[41] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[42] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[42] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[43] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[43] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[44] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[44] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[45] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[45] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[46] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[46] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[47] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[47] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[48] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[48] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[49] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[49] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[50] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[50] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[51] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[51] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[52] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[52] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[53] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[53] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[54] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[54] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[55] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[55] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[56] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[56] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[57] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[57] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[58] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[58] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[59] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[59] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[60] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[60] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[61] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[61] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[62] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[62] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1477$1888_Y[63] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499 Q=cpu.count_instr[63] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[0] Q=cpu.count_cycle[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31349[1] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45740 Q=cpu.count_cycle[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[2] Q=cpu.count_cycle[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[3] Q=cpu.count_cycle[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[4] Q=cpu.count_cycle[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[5] Q=cpu.count_cycle[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[6] Q=cpu.count_cycle[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[7] Q=cpu.count_cycle[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[8] Q=cpu.count_cycle[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[9] Q=cpu.count_cycle[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[10] Q=cpu.count_cycle[10] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[11] Q=cpu.count_cycle[11] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[12] Q=cpu.count_cycle[12] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[13] Q=cpu.count_cycle[13] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[14] Q=cpu.count_cycle[14] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[15] Q=cpu.count_cycle[15] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[16] Q=cpu.count_cycle[16] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[17] Q=cpu.count_cycle[17] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[18] Q=cpu.count_cycle[18] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[19] Q=cpu.count_cycle[19] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[20] Q=cpu.count_cycle[20] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[21] Q=cpu.count_cycle[21] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[22] Q=cpu.count_cycle[22] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[23] Q=cpu.count_cycle[23] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[24] Q=cpu.count_cycle[24] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[25] Q=cpu.count_cycle[25] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[26] Q=cpu.count_cycle[26] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[27] Q=cpu.count_cycle[27] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[28] Q=cpu.count_cycle[28] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[29] Q=cpu.count_cycle[29] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[30] Q=cpu.count_cycle[30] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[31] Q=cpu.count_cycle[31] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[32] Q=cpu.count_cycle[32] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[33] Q=cpu.count_cycle[33] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[34] Q=cpu.count_cycle[34] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[35] Q=cpu.count_cycle[35] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[36] Q=cpu.count_cycle[36] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[37] Q=cpu.count_cycle[37] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[38] Q=cpu.count_cycle[38] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[39] Q=cpu.count_cycle[39] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[40] Q=cpu.count_cycle[40] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[41] Q=cpu.count_cycle[41] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[42] Q=cpu.count_cycle[42] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[43] Q=cpu.count_cycle[43] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[44] Q=cpu.count_cycle[44] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[45] Q=cpu.count_cycle[45] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[46] Q=cpu.count_cycle[46] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[47] Q=cpu.count_cycle[47] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[48] Q=cpu.count_cycle[48] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[49] Q=cpu.count_cycle[49] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[50] Q=cpu.count_cycle[50] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[51] Q=cpu.count_cycle[51] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[52] Q=cpu.count_cycle[52] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[53] Q=cpu.count_cycle[53] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[54] Q=cpu.count_cycle[54] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[55] Q=cpu.count_cycle[55] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[56] Q=cpu.count_cycle[56] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[57] Q=cpu.count_cycle[57] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[58] Q=cpu.count_cycle[58] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[59] Q=cpu.count_cycle[59] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[60] Q=cpu.count_cycle[60] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[61] Q=cpu.count_cycle[61] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[62] Q=cpu.count_cycle[62] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\cpu.$add$../../common/picorv32.v:1340$1831_Y[63] Q=cpu.count_cycle[63] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=cpu.cpu_state[0] Q=cpu.trap R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:287|../../common/picorv32.v:1309|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[24] Q=mod_ser0_ctrl_wdat[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[25] Q=mod_ser0_ctrl_wdat[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[26] Q=mod_ser0_ctrl_wdat[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[28] Q=mod_ser0_ctrl_wdat[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[29] Q=mod_ser0_ctrl_wdat[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[30] Q=mod_ser0_ctrl_wdat[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[31] Q=mod_ser0_ctrl_wdat[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$0$memwr$\memory$icosoc.v:462$4_EN[31:0]$47[31] Q=$abc$57322$auto$memory_bram.cc:932:replace_cell$7759 R=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$19264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[8] Q=mod_ser0_ctrl_wdat[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[9] Q=mod_ser0_ctrl_wdat[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[10] Q=mod_ser0_ctrl_wdat[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[12] Q=mod_ser0_ctrl_wdat[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[13] Q=mod_ser0_ctrl_wdat[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[14] Q=mod_ser0_ctrl_wdat[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$0$memwr$\memory$icosoc.v:461$3_EN[31:0]$44[23] Q=$abc$57322$auto$memory_bram.cc:932:replace_cell$7731 R=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$19264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[4] Q=mod_ser0_ctrl_wdat[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[5] Q=mod_ser0_ctrl_wdat[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[6] Q=mod_ser0_ctrl_wdat[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] Q=$abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15] R=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$18796
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[0] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[1] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[2] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[3] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[4] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[5] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[6] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[7] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[8] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[9] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[10] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[11] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[12] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[13] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[14] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[15] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7623[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\debugger.$procmux$5244_Y Q=debugger.dump_en_r R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\debugger.$0\dump_data[7:0][0] Q=debugger.dump_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\debugger.$0\dump_data[7:0][1] Q=debugger.dump_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\debugger.$0\dump_data[7:0][2] Q=debugger.dump_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\debugger.$0\dump_data[7:0][3] Q=debugger.dump_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\debugger.$0\dump_data[7:0][4] Q=debugger.dump_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\debugger.$0\dump_data[7:0][5] Q=debugger.dump_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\debugger.$0\dump_data[7:0][6] Q=debugger.dump_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\debugger.$0\dump_data[7:0][7] Q=debugger.dump_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5255.$and$/usr/local/bin/../share/yosys/techmap.v:434$8965_Y[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45764 Q=debugger.bytes_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5255.$and$/usr/local/bin/../share/yosys/techmap.v:434$8965_Y[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45764 Q=debugger.bytes_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19036_Y E=$true Q=debugger.stop_counter[0] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19037_Y E=$true Q=debugger.stop_counter[1] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19038_Y E=$true Q=debugger.stop_counter[2] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19039_Y E=$true Q=debugger.stop_counter[3] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19040_Y E=$true Q=debugger.stop_counter[4] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19041_Y E=$true Q=debugger.stop_counter[5] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19042_Y E=$true Q=debugger.stop_counter[6] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5269.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19043_Y E=$true Q=debugger.stop_counter[7] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[0] Q=debugger.mem_pointer[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[1] Q=debugger.mem_pointer[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[2] Q=debugger.mem_pointer[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[3] Q=debugger.mem_pointer[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[4] Q=debugger.mem_pointer[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[5] Q=debugger.mem_pointer[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[6] Q=debugger.mem_pointer[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[7] Q=debugger.mem_pointer[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5313.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13450_Y E=$true Q=debugger.state[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap$techmap\debugger.$procmux$5313.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13451_Y E=$true Q=debugger.state[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\debugger.$procmux$5172_Y Q=debugger.dump_valid R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:631|../../common/icosoc_debugger.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[20] Q=mod_ser0_ctrl_wdat[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[21] Q=mod_ser0_ctrl_wdat[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[22] Q=mod_ser0_ctrl_wdat[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$0$memwr$\memory$icosoc.v:459$1_EN[31:0]$38[7] Q=$abc$57322$auto$memory_bram.cc:932:replace_cell$7675 R=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$19264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[0] Q=mod_ser0_ctrl_wdat[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[1] Q=mod_ser0_ctrl_wdat[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[2] Q=mod_ser0_ctrl_wdat[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_data[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877 Q=raspi_interface.raspi_din_ep[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_data[1] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877 Q=raspi_interface.raspi_din_ep[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_data[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877 Q=raspi_interface.raspi_din_ep[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_data[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877 Q=raspi_interface.raspi_din_ep[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_data[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877 Q=raspi_interface.raspi_din_ep[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_data[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877 Q=raspi_interface.raspi_din_ep[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_data[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877 Q=raspi_interface.raspi_din_ep[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_data[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877 Q=raspi_interface.raspi_din_ep[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925 Q=raspi_interface.raspi_dout_ep[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][1] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925 Q=raspi_interface.raspi_dout_ep[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925 Q=raspi_interface.raspi_dout_ep[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925 Q=raspi_interface.raspi_dout_ep[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925 Q=raspi_interface.raspi_dout_ep[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925 Q=raspi_interface.raspi_dout_ep[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925 Q=raspi_interface.raspi_dout_ep[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925 Q=raspi_interface.raspi_dout_ep[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$0$memwr$\memory$icosoc.v:460$2_EN[31:0]$41[15] Q=$abc$57322$auto$memory_bram.cc:932:replace_cell$7703 R=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$19264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5045_Y[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45996 Q=mod_ser0.rx_state[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5045_Y[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45996 Q=mod_ser0.rx_state[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5045_Y[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45996 Q=mod_ser0.rx_state[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5045_Y[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45996 Q=mod_ser0.rx_state[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=mod_ser0.rxd Q=mod_ser0.rxd_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973 Q=mod_ser0.rx_cnt[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46121 Q=mod_ser0.rx_cnt[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973 Q=mod_ser0.rx_cnt[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973 Q=mod_ser0.rx_cnt[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973 Q=mod_ser0.rx_cnt[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973 Q=mod_ser0.rx_cnt[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973 Q=mod_ser0.rx_cnt[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973 Q=mod_ser0.rx_cnt[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[8] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973 Q=mod_ser0.rx_cnt[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5059_Y[9] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973 Q=mod_ser0.rx_cnt[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5035_Y Q=mod_ser0.recv_shift_in R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264 Q=mod_ser0.recv_din[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264 Q=mod_ser0.recv_din[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264 Q=mod_ser0.recv_din[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264 Q=mod_ser0.recv_din[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264 Q=mod_ser0.recv_din[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264 Q=mod_ser0.recv_din[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264 Q=mod_ser0.recv_din[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.rxd E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264 Q=mod_ser0.recv_din[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530 Q=mod_ser0.tx_byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530 Q=mod_ser0.tx_byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530 Q=mod_ser0.tx_byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530 Q=mod_ser0.tx_byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530 Q=mod_ser0.tx_byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530 Q=mod_ser0.tx_byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\mod_ser0.$0\tx_byte[7:0][6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530 Q=mod_ser0.tx_byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0.send_dout[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530 Q=mod_ser0.tx_byte[7] R=$abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$4997_Y[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46804 Q=mod_ser0.tx_state[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$4997_Y[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46848 Q=mod_ser0.tx_state[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$4997_Y[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46804 Q=mod_ser0.tx_state[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$4997_Y[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46804 Q=mod_ser0.tx_state[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507 Q=mod_ser0.tx_cnt[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46948 Q=mod_ser0.tx_cnt[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507 Q=mod_ser0.tx_cnt[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507 Q=mod_ser0.tx_cnt[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507 Q=mod_ser0.tx_cnt[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507 Q=mod_ser0.tx_cnt[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507 Q=mod_ser0.tx_cnt[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507 Q=mod_ser0.tx_cnt[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5011_Y[8] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507 Q=mod_ser0.tx_cnt[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.$procmux$5021_Y E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46804 Q=mod_ser0.txd S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$4976_Y Q=mod_ser0.send_shift_out R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$4950_Y Q=mod_ser0.recv_shift_out R=$abc$57322$auto$rtlil.cc:1817:NotGate$56874
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$4944_Y Q=mod_ser0.send_shift_in R=$abc$57322$auto$rtlil.cc:1817:NotGate$56874
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mod_ser0_ctrl_wdat[0] Q=mod_ser0.send_din[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mod_ser0_ctrl_wdat[1] Q=mod_ser0.send_din[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mod_ser0_ctrl_wdat[2] Q=mod_ser0.send_din[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mod_ser0_ctrl_wdat[3] Q=mod_ser0.send_din[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mod_ser0_ctrl_wdat[4] Q=mod_ser0.send_din[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mod_ser0_ctrl_wdat[5] Q=mod_ser0.send_din[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mod_ser0_ctrl_wdat[6] Q=mod_ser0.send_din[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mod_ser0_ctrl_wdat[7] Q=mod_ser0.send_din[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_ser0.$procmux$4956_Y Q=mod_ser0.ctrl_done R=$abc$57322$auto$rtlil.cc:1817:NotGate$56874
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][0] Q=mod_ser0.ctrl_rdat[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][1] Q=mod_ser0.ctrl_rdat[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][2] Q=mod_ser0.ctrl_rdat[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][3] Q=mod_ser0.ctrl_rdat[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][4] Q=mod_ser0.ctrl_rdat[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][5] Q=mod_ser0.ctrl_rdat[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][6] Q=mod_ser0.ctrl_rdat[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ser0.$0\ctrl_rdat[31:0][7] Q=mod_ser0.ctrl_rdat[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:140|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[10] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[11] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[12] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[13] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[14] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[15] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[16] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[17] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[18] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[19] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[20] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[21] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[22] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[23] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[24] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[25] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[26] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[27] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[28] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[29] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[30] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112 Q=mod_pwm0.on_cnt[31] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[10] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[11] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[12] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[13] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[14] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[15] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[16] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[17] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[18] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[19] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[20] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[21] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[22] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[23] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[24] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[25] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[26] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[27] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[28] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[29] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[30] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424 Q=mod_pwm0.off_cnt[31] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[10] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[11] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[12] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[13] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[14] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[15] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[16] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[17] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[18] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[19] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[20] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[21] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[22] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[23] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[24] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[25] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[26] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[26] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[27] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[27] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[28] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[28] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[29] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[29] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[30] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[30] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mod_ser0_ctrl_wdat[31] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736 Q=mod_pwm0.max_cnt[31] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[0] Q=mod_pwm0.counter[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[1] Q=mod_pwm0.counter[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[2] Q=mod_pwm0.counter[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[3] Q=mod_pwm0.counter[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[4] Q=mod_pwm0.counter[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[5] Q=mod_pwm0.counter[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[6] Q=mod_pwm0.counter[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[7] Q=mod_pwm0.counter[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[8] Q=mod_pwm0.counter[8] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[9] Q=mod_pwm0.counter[9] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[10] Q=mod_pwm0.counter[10] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[11] Q=mod_pwm0.counter[11] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[12] Q=mod_pwm0.counter[12] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[13] Q=mod_pwm0.counter[13] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[14] Q=mod_pwm0.counter[14] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[15] Q=mod_pwm0.counter[15] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[16] Q=mod_pwm0.counter[16] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[17] Q=mod_pwm0.counter[17] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[18] Q=mod_pwm0.counter[18] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[19] Q=mod_pwm0.counter[19] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[20] Q=mod_pwm0.counter[20] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[21] Q=mod_pwm0.counter[21] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[22] Q=mod_pwm0.counter[22] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[23] Q=mod_pwm0.counter[23] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[24] Q=mod_pwm0.counter[24] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[25] Q=mod_pwm0.counter[25] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[26] Q=mod_pwm0.counter[26] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[27] Q=mod_pwm0.counter[27] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[28] Q=mod_pwm0.counter[28] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[29] Q=mod_pwm0.counter[29] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[30] Q=mod_pwm0.counter[30] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5080_Y[31] Q=mod_pwm0.counter[31] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$57322$auto$simplemap.cc:256:simplemap_eqne$21557 E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$51013 Q=mod_pwm0.pin R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_pwm0.$procmux$5101_Y Q=mod_pwm0.ctrl_done R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[0] Q=mod_pwm0.ctrl_rdat[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[1] Q=mod_pwm0.ctrl_rdat[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[2] Q=mod_pwm0.ctrl_rdat[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[3] Q=mod_pwm0.ctrl_rdat[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[4] Q=mod_pwm0.ctrl_rdat[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[5] Q=mod_pwm0.ctrl_rdat[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[6] Q=mod_pwm0.ctrl_rdat[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[7] Q=mod_pwm0.ctrl_rdat[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[8] Q=mod_pwm0.ctrl_rdat[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[9] Q=mod_pwm0.ctrl_rdat[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[10] Q=mod_pwm0.ctrl_rdat[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[11] Q=mod_pwm0.ctrl_rdat[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[12] Q=mod_pwm0.ctrl_rdat[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[13] Q=mod_pwm0.ctrl_rdat[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[14] Q=mod_pwm0.ctrl_rdat[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[15] Q=mod_pwm0.ctrl_rdat[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[16] Q=mod_pwm0.ctrl_rdat[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[17] Q=mod_pwm0.ctrl_rdat[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[18] Q=mod_pwm0.ctrl_rdat[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[19] Q=mod_pwm0.ctrl_rdat[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[20] Q=mod_pwm0.ctrl_rdat[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[21] Q=mod_pwm0.ctrl_rdat[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[22] Q=mod_pwm0.ctrl_rdat[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[23] Q=mod_pwm0.ctrl_rdat[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[24] Q=mod_pwm0.ctrl_rdat[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[25] Q=mod_pwm0.ctrl_rdat[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[26] Q=mod_pwm0.ctrl_rdat[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[27] Q=mod_pwm0.ctrl_rdat[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[28] Q=mod_pwm0.ctrl_rdat[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[29] Q=mod_pwm0.ctrl_rdat[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[30] Q=mod_pwm0.ctrl_rdat[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap$techmap\mod_pwm0.$procmux$5085.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14723_Y[31] Q=mod_pwm0.ctrl_rdat[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:341|../../mod_pwm/mod_pwm.v:19|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[16] Q=mod_ser0_ctrl_wdat[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[17] Q=mod_ser0_ctrl_wdat[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_wdata[18] Q=mod_ser0_ctrl_wdat[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052 Q=mod_ledstrip.io_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=mod_ledstrip.io_dir
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0_ctrl_wdat[15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580 Q=$abc$57322$auto$wreduce.cc:445:run$6461[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$techmap\mod_ledstrip.$procmux$5145_Y Q=mod_ledstrip.ctrl_done R=$abc$57322$auto$rtlil.cc:1817:NotGate$57140
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][0] Q=mod_ledstrip.ctrl_rdat[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][1] Q=mod_ledstrip.ctrl_rdat[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][2] Q=mod_ledstrip.ctrl_rdat[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][3] Q=mod_ledstrip.ctrl_rdat[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][4] Q=mod_ledstrip.ctrl_rdat[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][5] Q=mod_ledstrip.ctrl_rdat[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][6] Q=mod_ledstrip.ctrl_rdat[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][7] Q=mod_ledstrip.ctrl_rdat[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][8] Q=mod_ledstrip.ctrl_rdat[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][9] Q=mod_ledstrip.ctrl_rdat[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][10] Q=mod_ledstrip.ctrl_rdat[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][11] Q=mod_ledstrip.ctrl_rdat[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][12] Q=mod_ledstrip.ctrl_rdat[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][13] Q=mod_ledstrip.ctrl_rdat[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][14] Q=mod_ledstrip.ctrl_rdat[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\mod_ledstrip.$0\ctrl_rdat[31:0][15] Q=mod_ledstrip.ctrl_rdat[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:31|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$57322$auto$wreduce.cc:445:run$6458[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081 Q=raspi_interface.fifo_send.in_ipos[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57142
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=raspi_interface.fifo_send.next_ipos[1] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081 Q=raspi_interface.fifo_send.in_ipos[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57142
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$wreduce.cc:445:run$6458[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081 Q=raspi_interface.fifo_send.in_ipos[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57142
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$wreduce.cc:445:run$6458[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081 Q=raspi_interface.fifo_send.in_ipos[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57142
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$wreduce.cc:445:run$6458[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081 Q=raspi_interface.fifo_send.in_ipos[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57142
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$wreduce.cc:445:run$6458[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081 Q=raspi_interface.fifo_send.in_ipos[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57142
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$wreduce.cc:445:run$6458[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081 Q=raspi_interface.fifo_send.in_ipos[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57142
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$wreduce.cc:445:run$6458[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081 Q=raspi_interface.fifo_send.in_ipos[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57142
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$57322$techmap\raspi_interface.fifo_send.$0\in_full[0:0] Q=raspi_interface.fifo_send.in_full
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6472[0] Q=raspi_interface.fifo_send.out_opos[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6472[1] Q=raspi_interface.fifo_send.out_opos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6472[2] Q=raspi_interface.fifo_send.out_opos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6472[3] Q=raspi_interface.fifo_send.out_opos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6472[4] Q=raspi_interface.fifo_send.out_opos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6472[5] Q=raspi_interface.fifo_send.out_opos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6472[6] Q=raspi_interface.fifo_send.out_opos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6472[7] Q=raspi_interface.fifo_send.out_opos[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.fifo_send.$0\out_nempty[0:0] Q=raspi_interface.fifo_send.out_nempty
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.next_ipos[1] Q=raspi_interface.fifo_send.in_ipos_gray[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[1] Q=raspi_interface.fifo_send.in_ipos_gray[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[2] Q=raspi_interface.fifo_send.in_ipos_gray[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[3] Q=raspi_interface.fifo_send.in_ipos_gray[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[4] Q=raspi_interface.fifo_send.in_ipos_gray[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[5] Q=raspi_interface.fifo_send.in_ipos_gray[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7923[6] Q=raspi_interface.fifo_send.in_ipos_gray[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_ipos[7] Q=raspi_interface.fifo_send.in_ipos_gray[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_1[0] Q=raspi_interface.fifo_send.out_ipos_gray_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_1[1] Q=raspi_interface.fifo_send.out_ipos_gray_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_1[2] Q=raspi_interface.fifo_send.out_ipos_gray_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_1[3] Q=raspi_interface.fifo_send.out_ipos_gray_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_1[4] Q=raspi_interface.fifo_send.out_ipos_gray_0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_1[5] Q=raspi_interface.fifo_send.out_ipos_gray_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_1[6] Q=raspi_interface.fifo_send.out_ipos_gray_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_1[7] Q=raspi_interface.fifo_send.out_ipos_gray_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_2[0] Q=raspi_interface.fifo_send.out_ipos_gray_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_2[1] Q=raspi_interface.fifo_send.out_ipos_gray_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_2[2] Q=raspi_interface.fifo_send.out_ipos_gray_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_2[3] Q=raspi_interface.fifo_send.out_ipos_gray_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_2[4] Q=raspi_interface.fifo_send.out_ipos_gray_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_2[5] Q=raspi_interface.fifo_send.out_ipos_gray_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_2[6] Q=raspi_interface.fifo_send.out_ipos_gray_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_2[7] Q=raspi_interface.fifo_send.out_ipos_gray_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.in_ipos_gray[0] Q=raspi_interface.fifo_send.out_ipos_gray_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.in_ipos_gray[1] Q=raspi_interface.fifo_send.out_ipos_gray_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.in_ipos_gray[2] Q=raspi_interface.fifo_send.out_ipos_gray_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.in_ipos_gray[3] Q=raspi_interface.fifo_send.out_ipos_gray_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.in_ipos_gray[4] Q=raspi_interface.fifo_send.out_ipos_gray_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.in_ipos_gray[5] Q=raspi_interface.fifo_send.out_ipos_gray_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.in_ipos_gray[6] Q=raspi_interface.fifo_send.out_ipos_gray_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.in_ipos_gray[7] Q=raspi_interface.fifo_send.out_ipos_gray_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[6] Q=raspi_interface.fifo_send.out_ipos[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[0] Q=raspi_interface.fifo_send.out_ipos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[1] Q=raspi_interface.fifo_send.out_ipos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[2] Q=raspi_interface.fifo_send.out_ipos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[3] Q=raspi_interface.fifo_send.out_ipos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[4] Q=raspi_interface.fifo_send.out_ipos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[5] Q=raspi_interface.fifo_send.out_ipos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_ipos_gray_0[7] Q=raspi_interface.fifo_send.out_ipos[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[0] Q=raspi_interface.fifo_send.out_opos_gray[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[1] Q=raspi_interface.fifo_send.out_opos_gray[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[2] Q=raspi_interface.fifo_send.out_opos_gray[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[3] Q=raspi_interface.fifo_send.out_opos_gray[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[4] Q=raspi_interface.fifo_send.out_opos_gray[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[5] Q=raspi_interface.fifo_send.out_opos_gray[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[6] Q=raspi_interface.fifo_send.out_opos_gray[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_send.out_opos[7] Q=raspi_interface.fifo_send.out_opos_gray[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_1[0] Q=raspi_interface.fifo_send.in_opos_gray_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_1[1] Q=raspi_interface.fifo_send.in_opos_gray_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_1[2] Q=raspi_interface.fifo_send.in_opos_gray_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_1[3] Q=raspi_interface.fifo_send.in_opos_gray_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_1[4] Q=raspi_interface.fifo_send.in_opos_gray_0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_1[5] Q=raspi_interface.fifo_send.in_opos_gray_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_1[6] Q=raspi_interface.fifo_send.in_opos_gray_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_1[7] Q=raspi_interface.fifo_send.in_opos_gray_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_2[0] Q=raspi_interface.fifo_send.in_opos_gray_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_2[1] Q=raspi_interface.fifo_send.in_opos_gray_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_2[2] Q=raspi_interface.fifo_send.in_opos_gray_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_2[3] Q=raspi_interface.fifo_send.in_opos_gray_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_2[4] Q=raspi_interface.fifo_send.in_opos_gray_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_2[5] Q=raspi_interface.fifo_send.in_opos_gray_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_2[6] Q=raspi_interface.fifo_send.in_opos_gray_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_2[7] Q=raspi_interface.fifo_send.in_opos_gray_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.out_opos_gray[0] Q=raspi_interface.fifo_send.in_opos_gray_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.out_opos_gray[1] Q=raspi_interface.fifo_send.in_opos_gray_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.out_opos_gray[2] Q=raspi_interface.fifo_send.in_opos_gray_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.out_opos_gray[3] Q=raspi_interface.fifo_send.in_opos_gray_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.out_opos_gray[4] Q=raspi_interface.fifo_send.in_opos_gray_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.out_opos_gray[5] Q=raspi_interface.fifo_send.in_opos_gray_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.out_opos_gray[6] Q=raspi_interface.fifo_send.in_opos_gray_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.out_opos_gray[7] Q=raspi_interface.fifo_send.in_opos_gray_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[6] Q=raspi_interface.fifo_send.in_opos[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[0] Q=raspi_interface.fifo_send.in_opos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[1] Q=raspi_interface.fifo_send.in_opos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[2] Q=raspi_interface.fifo_send.in_opos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[3] Q=raspi_interface.fifo_send.in_opos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[4] Q=raspi_interface.fifo_send.in_opos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[5] Q=raspi_interface.fifo_send.in_opos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_send.in_opos_gray_0[7] Q=raspi_interface.fifo_send.in_opos[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 Q=raspi_interface.fifo_recv.in_ipos[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57158
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.next_ipos[1] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 Q=raspi_interface.fifo_recv.in_ipos[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57158
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 Q=raspi_interface.fifo_recv.in_ipos[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57158
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 Q=raspi_interface.fifo_recv.in_ipos[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57158
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 Q=raspi_interface.fifo_recv.in_ipos[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57158
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 Q=raspi_interface.fifo_recv.in_ipos[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57158
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 Q=raspi_interface.fifo_recv.in_ipos[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57158
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 Q=raspi_interface.fifo_recv.in_ipos[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$57158
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.fifo_recv.$ne$../../common/icosoc_crossclkfifo.v:61$2108_Y Q=raspi_interface.fifo_recv.in_nempty S=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$techmap\raspi_interface.fifo_recv.$0\in_full[0:0] Q=raspi_interface.fifo_recv.in_full
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6478[0] Q=raspi_interface.fifo_recv.out_opos[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6478[1] Q=raspi_interface.fifo_recv.out_opos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6478[2] Q=raspi_interface.fifo_recv.out_opos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6478[3] Q=raspi_interface.fifo_recv.out_opos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6478[4] Q=raspi_interface.fifo_recv.out_opos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6478[5] Q=raspi_interface.fifo_recv.out_opos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6478[6] Q=raspi_interface.fifo_recv.out_opos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$rtlil.cc:1754:Mux$6478[7] Q=raspi_interface.fifo_recv.out_opos[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$techmap\raspi_interface.fifo_recv.$0\out_nempty[0:0] Q=raspi_interface.fifo_recv.out_nempty
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.next_ipos[1] Q=raspi_interface.fifo_recv.in_ipos_gray[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[1] Q=raspi_interface.fifo_recv.in_ipos_gray[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[2] Q=raspi_interface.fifo_recv.in_ipos_gray[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[3] Q=raspi_interface.fifo_recv.in_ipos_gray[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[4] Q=raspi_interface.fifo_recv.in_ipos_gray[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[5] Q=raspi_interface.fifo_recv.in_ipos_gray[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7955[6] Q=raspi_interface.fifo_recv.in_ipos_gray[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_ipos[7] Q=raspi_interface.fifo_recv.in_ipos_gray[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:90|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_1[0] Q=raspi_interface.fifo_recv.out_ipos_gray_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_1[1] Q=raspi_interface.fifo_recv.out_ipos_gray_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_1[2] Q=raspi_interface.fifo_recv.out_ipos_gray_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_1[3] Q=raspi_interface.fifo_recv.out_ipos_gray_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_1[4] Q=raspi_interface.fifo_recv.out_ipos_gray_0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_1[5] Q=raspi_interface.fifo_recv.out_ipos_gray_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_1[6] Q=raspi_interface.fifo_recv.out_ipos_gray_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_1[7] Q=raspi_interface.fifo_recv.out_ipos_gray_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_2[0] Q=raspi_interface.fifo_recv.out_ipos_gray_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_2[1] Q=raspi_interface.fifo_recv.out_ipos_gray_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_2[2] Q=raspi_interface.fifo_recv.out_ipos_gray_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_2[3] Q=raspi_interface.fifo_recv.out_ipos_gray_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_2[4] Q=raspi_interface.fifo_recv.out_ipos_gray_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_2[5] Q=raspi_interface.fifo_recv.out_ipos_gray_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_2[6] Q=raspi_interface.fifo_recv.out_ipos_gray_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_2[7] Q=raspi_interface.fifo_recv.out_ipos_gray_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.in_ipos_gray[0] Q=raspi_interface.fifo_recv.out_ipos_gray_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.in_ipos_gray[1] Q=raspi_interface.fifo_recv.out_ipos_gray_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.in_ipos_gray[2] Q=raspi_interface.fifo_recv.out_ipos_gray_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.in_ipos_gray[3] Q=raspi_interface.fifo_recv.out_ipos_gray_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.in_ipos_gray[4] Q=raspi_interface.fifo_recv.out_ipos_gray_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.in_ipos_gray[5] Q=raspi_interface.fifo_recv.out_ipos_gray_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.in_ipos_gray[6] Q=raspi_interface.fifo_recv.out_ipos_gray_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.in_ipos_gray[7] Q=raspi_interface.fifo_recv.out_ipos_gray_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[6] Q=raspi_interface.fifo_recv.out_ipos[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[0] Q=raspi_interface.fifo_recv.out_ipos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[1] Q=raspi_interface.fifo_recv.out_ipos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[2] Q=raspi_interface.fifo_recv.out_ipos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[3] Q=raspi_interface.fifo_recv.out_ipos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[4] Q=raspi_interface.fifo_recv.out_ipos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[5] Q=raspi_interface.fifo_recv.out_ipos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_ipos_gray_0[7] Q=raspi_interface.fifo_recv.out_ipos[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[0] Q=raspi_interface.fifo_recv.out_opos_gray[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[1] Q=raspi_interface.fifo_recv.out_opos_gray[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[2] Q=raspi_interface.fifo_recv.out_opos_gray[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[3] Q=raspi_interface.fifo_recv.out_opos_gray[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[4] Q=raspi_interface.fifo_recv.out_opos_gray[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[5] Q=raspi_interface.fifo_recv.out_opos_gray[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[6] Q=raspi_interface.fifo_recv.out_opos_gray[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=raspi_interface.fifo_recv.out_opos[7] Q=raspi_interface.fifo_recv.out_opos_gray[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_1[0] Q=raspi_interface.fifo_recv.in_opos_gray_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_1[1] Q=raspi_interface.fifo_recv.in_opos_gray_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_1[2] Q=raspi_interface.fifo_recv.in_opos_gray_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_1[3] Q=raspi_interface.fifo_recv.in_opos_gray_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_1[4] Q=raspi_interface.fifo_recv.in_opos_gray_0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_1[5] Q=raspi_interface.fifo_recv.in_opos_gray_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_1[6] Q=raspi_interface.fifo_recv.in_opos_gray_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_1[7] Q=raspi_interface.fifo_recv.in_opos_gray_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_2[0] Q=raspi_interface.fifo_recv.in_opos_gray_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_2[1] Q=raspi_interface.fifo_recv.in_opos_gray_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_2[2] Q=raspi_interface.fifo_recv.in_opos_gray_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_2[3] Q=raspi_interface.fifo_recv.in_opos_gray_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_2[4] Q=raspi_interface.fifo_recv.in_opos_gray_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_2[5] Q=raspi_interface.fifo_recv.in_opos_gray_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_2[6] Q=raspi_interface.fifo_recv.in_opos_gray_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_2[7] Q=raspi_interface.fifo_recv.in_opos_gray_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.out_opos_gray[0] Q=raspi_interface.fifo_recv.in_opos_gray_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.out_opos_gray[1] Q=raspi_interface.fifo_recv.in_opos_gray_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.out_opos_gray[2] Q=raspi_interface.fifo_recv.in_opos_gray_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.out_opos_gray[3] Q=raspi_interface.fifo_recv.in_opos_gray_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.out_opos_gray[4] Q=raspi_interface.fifo_recv.in_opos_gray_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.out_opos_gray[5] Q=raspi_interface.fifo_recv.in_opos_gray_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.out_opos_gray[6] Q=raspi_interface.fifo_recv.in_opos_gray_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.out_opos_gray[7] Q=raspi_interface.fifo_recv.in_opos_gray_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[6] Q=raspi_interface.fifo_recv.in_opos[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[0] Q=raspi_interface.fifo_recv.in_opos[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[1] Q=raspi_interface.fifo_recv.in_opos[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[2] Q=raspi_interface.fifo_recv.in_opos[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[3] Q=raspi_interface.fifo_recv.in_opos[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[4] Q=raspi_interface.fifo_recv.in_opos[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[5] Q=raspi_interface.fifo_recv.in_opos[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=raspi_interface.fifo_recv.in_clk D=raspi_interface.fifo_recv.in_opos_gray_0[7] Q=raspi_interface.fifo_recv.in_opos[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:114|../../common/icosoc_crossclkfifo.v:113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$0\use_pass_dout[0:0] E=cpu.resetn Q=mod_ser0.recv_fifo.use_pass_dout
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[0] E=cpu.resetn Q=mod_ser0.recv_fifo.pass_dout[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[1] E=cpu.resetn Q=mod_ser0.recv_fifo.pass_dout[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[2] E=cpu.resetn Q=mod_ser0.recv_fifo.pass_dout[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[3] E=cpu.resetn Q=mod_ser0.recv_fifo.pass_dout[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[4] E=cpu.resetn Q=mod_ser0.recv_fifo.pass_dout[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[5] E=cpu.resetn Q=mod_ser0.recv_fifo.pass_dout[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[6] E=cpu.resetn Q=mod_ser0.recv_fifo.pass_dout[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.recv_din[7] E=cpu.resetn Q=mod_ser0.recv_fifo.pass_dout[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[0] Q=mod_ser0.recv_fifo.wptr[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[1] Q=mod_ser0.recv_fifo.wptr[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[2] Q=mod_ser0.recv_fifo.wptr[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[3] Q=mod_ser0.recv_fifo.wptr[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[4] Q=mod_ser0.recv_fifo.wptr[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[5] Q=mod_ser0.recv_fifo.wptr[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[6] Q=mod_ser0.recv_fifo.wptr[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.recv_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[7] Q=mod_ser0.recv_fifo.wptr[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[0] Q=mod_ser0.recv_fifo.rptr[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[1] Q=mod_ser0.recv_fifo.rptr[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[2] Q=mod_ser0.recv_fifo.rptr[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[3] Q=mod_ser0.recv_fifo.rptr[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[4] Q=mod_ser0.recv_fifo.rptr[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[5] Q=mod_ser0.recv_fifo.rptr[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[6] Q=mod_ser0.recv_fifo.rptr[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[7] Q=mod_ser0.recv_fifo.rptr[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.free_slots[0] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31691[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52281 Q=mod_ser0.recv_fifo.free_slots[1] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.free_slots[2] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.free_slots[3] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.free_slots[4] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.free_slots[5] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.free_slots[6] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2196_Y[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.free_slots[7] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.used_slots[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31672[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52409 Q=mod_ser0.recv_fifo.used_slots[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.used_slots[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.used_slots[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.used_slots[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.used_slots[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.used_slots[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2203_Y[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231 Q=mod_ser0.recv_fifo.used_slots[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:129|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$0\use_pass_dout[0:0] E=cpu.resetn Q=mod_ser0.send_fifo.use_pass_dout
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.send_din[0] E=cpu.resetn Q=mod_ser0.send_fifo.pass_dout[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.send_din[1] E=cpu.resetn Q=mod_ser0.send_fifo.pass_dout[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.send_din[2] E=cpu.resetn Q=mod_ser0.send_fifo.pass_dout[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.send_din[3] E=cpu.resetn Q=mod_ser0.send_fifo.pass_dout[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.send_din[4] E=cpu.resetn Q=mod_ser0.send_fifo.pass_dout[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.send_din[5] E=cpu.resetn Q=mod_ser0.send_fifo.pass_dout[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.send_din[6] E=cpu.resetn Q=mod_ser0.send_fifo.pass_dout[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=mod_ser0.send_din[7] E=cpu.resetn Q=mod_ser0.send_fifo.pass_dout[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[0] Q=mod_ser0.send_fifo.wptr[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[1] Q=mod_ser0.send_fifo.wptr[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[2] Q=mod_ser0.send_fifo.wptr[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[3] Q=mod_ser0.send_fifo.wptr[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[4] Q=mod_ser0.send_fifo.wptr[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[5] Q=mod_ser0.send_fifo.wptr[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[6] Q=mod_ser0.send_fifo.wptr[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:205$1243_Y[7] Q=mod_ser0.send_fifo.wptr[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[0] Q=mod_ser0.send_fifo.rptr[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[1] Q=mod_ser0.send_fifo.rptr[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[2] Q=mod_ser0.send_fifo.rptr[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[3] Q=mod_ser0.send_fifo.rptr[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[4] Q=mod_ser0.send_fifo.rptr[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[5] Q=mod_ser0.send_fifo.rptr[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[6] Q=mod_ser0.send_fifo.rptr[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[7] Q=mod_ser0.send_fifo.rptr[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_free_slots[0] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31767[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52591 Q=mod_ser0.send_free_slots[1] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_free_slots[2] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_free_slots[3] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_free_slots[4] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_free_slots[5] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_free_slots[6] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2196_Y[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_free_slots[7] S=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[0] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_fifo.used_slots[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$auto$simplemap.cc:309:simplemap_lut$31748[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52719 Q=mod_ser0.send_fifo.used_slots[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[2] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_fifo.used_slots[2] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[3] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_fifo.used_slots[3] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[4] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_fifo.used_slots[4] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[5] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_fifo.used_slots[5] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[6] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_fifo.used_slots[6] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$57322$techmap\mod_ser0.send_fifo.$procmux$2203_Y[7] E=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541 Q=mod_ser0.send_fifo.used_slots[7] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:118|../../mod_rs232/mod_rs232.v:197|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[0] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[1] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[2] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[3] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[4] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[5] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[6] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[7] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[8] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[9] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[10] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[11] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[12] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[13] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[14] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.cpuregs_wrdata[15] Q=$abc$57322$auto$memory_bram.cc:826:replace_cell$7413[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=cpu.mem_wdata[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52868 Q=LED1 R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=cpu.mem_wdata[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52868 Q=LED2 R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=cpu.mem_wdata[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52868 Q=LED3 R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5872_Y Q=recv_ep2_ready R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5898_Y Q=send_ep2_valid R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=cpu.mem_wdata[0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095 Q=send_ep2_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_wdata[1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095 Q=send_ep2_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_wdata[2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095 Q=send_ep2_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_wdata[3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095 Q=send_ep2_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_wdata[4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095 Q=send_ep2_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_wdata[5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095 Q=send_ep2_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_wdata[6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095 Q=send_ep2_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu.mem_wdata[7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095 Q=send_ep2_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5544_Y[0] Q=sram_state[0] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5544_Y[1] Q=sram_state[1] R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5525_Y Q=sram_wrlb R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5510_Y Q=sram_wrub R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_addr[18:0][0] Q=SRAM_A0
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[15] Q=SRAM_A14
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[16] Q=SRAM_A15
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[17] Q=SRAM_A16
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[18] Q=SRAM_A17
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=cpu.mem_addr[19] Q=SRAM_A18
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][0] Q=sram_dout[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][1] Q=sram_dout[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][2] Q=sram_dout[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][3] Q=sram_dout[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][4] Q=sram_dout[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][5] Q=sram_dout[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][6] Q=sram_dout[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][7] Q=sram_dout[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][8] Q=sram_dout[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][9] Q=sram_dout[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][10] Q=sram_dout[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][11] Q=sram_dout[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][12] Q=sram_dout[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][13] Q=sram_dout[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][14] Q=sram_dout[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\sram_dout[15:0][15] Q=sram_dout[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$57322$procmux$5588_Y Q=mem_ready R=$abc$57322$auto$rtlil.cc:1817:NotGate$55994
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][0] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][1] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][2] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][3] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][4] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][5] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][6] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][7] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][8] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][9] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][10] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][11] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][12] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][13] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][14] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][15] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][16] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][17] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][18] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][19] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][20] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][21] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][22] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][23] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][24] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\mem_rdata[31:0][25] E=$abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141 Q=mem_rdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:412|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_RAM40_4K MASK[0]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[1]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[2]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[3]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[4]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[5]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[6]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[7]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[8]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[9]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[10]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[11]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[12]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[13]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[14]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[15]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 RADDR[0]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[5] RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[1] RDATA[2]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[2] RDATA[3]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[3] RDATA[4]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[5] RDATA[6]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[6] RDATA[7]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[7] RDATA[8]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[9] RDATA[10]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[10] RDATA[11]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[11] RDATA[12]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[13] RDATA[14]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[14] RDATA[15]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7416[15] RE=$true WADDR[0]=cpu.latched_rd[0] WADDR[1]=cpu.latched_rd[1] WADDR[2]=cpu.latched_rd[2] WADDR[3]=cpu.latched_rd[3] WADDR[4]=cpu.latched_rd[4] WADDR[5]=cpu.latched_rd[5] WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15] WDATA[0]=cpu.cpuregs_wrdata[0] WDATA[1]=cpu.cpuregs_wrdata[1] WDATA[2]=cpu.cpuregs_wrdata[2] WDATA[3]=cpu.cpuregs_wrdata[3] WDATA[4]=cpu.cpuregs_wrdata[4] WDATA[5]=cpu.cpuregs_wrdata[5] WDATA[6]=cpu.cpuregs_wrdata[6] WDATA[7]=cpu.cpuregs_wrdata[7] WDATA[8]=cpu.cpuregs_wrdata[8] WDATA[9]=cpu.cpuregs_wrdata[9] WDATA[10]=cpu.cpuregs_wrdata[10] WDATA[11]=cpu.cpuregs_wrdata[11] WDATA[12]=cpu.cpuregs_wrdata[12] WDATA[13]=cpu.cpuregs_wrdata[13] WDATA[14]=cpu.cpuregs_wrdata[14] WDATA[15]=cpu.cpuregs_wrdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[1]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[2]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[3]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[4]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[5]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[6]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[7]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[8]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[9]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[10]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[11]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[12]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[13]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[14]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[15]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 RADDR[0]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[5] RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[1] RDATA[2]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[2] RDATA[3]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[3] RDATA[4]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[5] RDATA[6]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[6] RDATA[7]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[7] RDATA[8]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[9] RDATA[10]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[10] RDATA[11]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[11] RDATA[12]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[13] RDATA[14]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[14] RDATA[15]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7455[15] RE=$true WADDR[0]=cpu.latched_rd[0] WADDR[1]=cpu.latched_rd[1] WADDR[2]=cpu.latched_rd[2] WADDR[3]=cpu.latched_rd[3] WADDR[4]=cpu.latched_rd[4] WADDR[5]=cpu.latched_rd[5] WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15] WDATA[0]=cpu.cpuregs_wrdata[0] WDATA[1]=cpu.cpuregs_wrdata[1] WDATA[2]=cpu.cpuregs_wrdata[2] WDATA[3]=cpu.cpuregs_wrdata[3] WDATA[4]=cpu.cpuregs_wrdata[4] WDATA[5]=cpu.cpuregs_wrdata[5] WDATA[6]=cpu.cpuregs_wrdata[6] WDATA[7]=cpu.cpuregs_wrdata[7] WDATA[8]=cpu.cpuregs_wrdata[8] WDATA[9]=cpu.cpuregs_wrdata[9] WDATA[10]=cpu.cpuregs_wrdata[10] WDATA[11]=cpu.cpuregs_wrdata[11] WDATA[12]=cpu.cpuregs_wrdata[12] WDATA[13]=cpu.cpuregs_wrdata[13] WDATA[14]=cpu.cpuregs_wrdata[14] WDATA[15]=cpu.cpuregs_wrdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[1]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[2]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[3]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[4]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[5]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[6]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[7]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[8]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[9]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[10]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[11]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[12]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[13]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[14]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[15]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 RADDR[0]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[5] RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[1] RDATA[2]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[2] RDATA[3]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[3] RDATA[4]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[5] RDATA[6]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[6] RDATA[7]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[7] RDATA[8]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[9] RDATA[10]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[10] RDATA[11]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[11] RDATA[12]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[13] RDATA[14]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[14] RDATA[15]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7499[15] RE=$true WADDR[0]=cpu.latched_rd[0] WADDR[1]=cpu.latched_rd[1] WADDR[2]=cpu.latched_rd[2] WADDR[3]=cpu.latched_rd[3] WADDR[4]=cpu.latched_rd[4] WADDR[5]=cpu.latched_rd[5] WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15] WDATA[0]=cpu.cpuregs_wrdata[16] WDATA[1]=cpu.cpuregs_wrdata[17] WDATA[2]=cpu.cpuregs_wrdata[18] WDATA[3]=cpu.cpuregs_wrdata[19] WDATA[4]=cpu.cpuregs_wrdata[20] WDATA[5]=cpu.cpuregs_wrdata[21] WDATA[6]=cpu.cpuregs_wrdata[22] WDATA[7]=cpu.cpuregs_wrdata[23] WDATA[8]=cpu.cpuregs_wrdata[24] WDATA[9]=cpu.cpuregs_wrdata[25] WDATA[10]=cpu.cpuregs_wrdata[26] WDATA[11]=cpu.cpuregs_wrdata[27] WDATA[12]=cpu.cpuregs_wrdata[28] WDATA[13]=cpu.cpuregs_wrdata[29] WDATA[14]=cpu.cpuregs_wrdata[30] WDATA[15]=cpu.cpuregs_wrdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[1]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[2]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[3]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[4]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[5]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[6]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[7]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[8]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[9]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[10]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[11]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[12]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[13]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[14]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 MASK[15]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859 RADDR[0]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[5] RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[1] RDATA[2]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[2] RDATA[3]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[3] RDATA[4]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[5] RDATA[6]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[6] RDATA[7]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[7] RDATA[8]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[9] RDATA[10]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[10] RDATA[11]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[11] RDATA[12]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[13] RDATA[14]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[14] RDATA[15]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7538[15] RE=$true WADDR[0]=cpu.latched_rd[0] WADDR[1]=cpu.latched_rd[1] WADDR[2]=cpu.latched_rd[2] WADDR[3]=cpu.latched_rd[3] WADDR[4]=cpu.latched_rd[4] WADDR[5]=cpu.latched_rd[5] WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15] WDATA[0]=cpu.cpuregs_wrdata[16] WDATA[1]=cpu.cpuregs_wrdata[17] WDATA[2]=cpu.cpuregs_wrdata[18] WDATA[3]=cpu.cpuregs_wrdata[19] WDATA[4]=cpu.cpuregs_wrdata[20] WDATA[5]=cpu.cpuregs_wrdata[21] WDATA[6]=cpu.cpuregs_wrdata[22] WDATA[7]=cpu.cpuregs_wrdata[23] WDATA[8]=cpu.cpuregs_wrdata[24] WDATA[9]=cpu.cpuregs_wrdata[25] WDATA[10]=cpu.cpuregs_wrdata[26] WDATA[11]=cpu.cpuregs_wrdata[27] WDATA[12]=cpu.cpuregs_wrdata[28] WDATA[13]=cpu.cpuregs_wrdata[29] WDATA[14]=cpu.cpuregs_wrdata[30] WDATA[15]=cpu.cpuregs_wrdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[1]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[2]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[3]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[4]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[5]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[6]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[7]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[8]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[9]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[10]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[11]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[12]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[13]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[14]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[15]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 RADDR[0]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[1] RDATA[2]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[2] RDATA[3]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[3] RDATA[4]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[5] RDATA[6]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[6] RDATA[7]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[7] RDATA[8]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[9] RDATA[10]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[10] RDATA[11]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[11] RDATA[12]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[13] RDATA[14]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[14] RDATA[15]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7582[15] RE=$true WADDR[0]=debugger.mem_pointer[0] WADDR[1]=debugger.mem_pointer[1] WADDR[2]=debugger.mem_pointer[2] WADDR[3]=debugger.mem_pointer[3] WADDR[4]=debugger.mem_pointer[4] WADDR[5]=debugger.mem_pointer[5] WADDR[6]=debugger.mem_pointer[6] WADDR[7]=debugger.mem_pointer[7] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] WDATA[0]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] WDATA[1]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[1] WDATA[2]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[2] WDATA[3]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[3] WDATA[4]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[4] WDATA[5]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[5] WDATA[6]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[6] WDATA[7]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[7] WDATA[8]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[8] WDATA[9]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[9] WDATA[10]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[10] WDATA[11]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[11] WDATA[12]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[12] WDATA[13]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[13] WDATA[14]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[14] WDATA[15]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[1]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[2]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[3]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[4]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[5]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[6]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[7]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[8]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[9]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[10]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[11]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[12]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[13]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[14]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 MASK[15]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861 RADDR[0]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[1] RDATA[2]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[2] RDATA[3]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[3] RDATA[4]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[5] RDATA[6]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[6] RDATA[7]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[7] RDATA[8]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[9] RDATA[10]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[10] RDATA[11]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[11] RDATA[12]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[13] RDATA[14]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[14] RDATA[15]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7626[15] RE=$true WADDR[0]=debugger.mem_pointer[0] WADDR[1]=debugger.mem_pointer[1] WADDR[2]=debugger.mem_pointer[2] WADDR[3]=debugger.mem_pointer[3] WADDR[4]=debugger.mem_pointer[4] WADDR[5]=debugger.mem_pointer[5] WADDR[6]=debugger.mem_pointer[6] WADDR[7]=debugger.mem_pointer[7] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0] WDATA[0]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[0] WDATA[1]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[1] WDATA[2]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[2] WDATA[3]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[3] WDATA[4]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[4] WDATA[5]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[5] WDATA[6]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[6] WDATA[7]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[7] WDATA[8]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[8] WDATA[9]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[9] WDATA[10]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[10] WDATA[11]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[11] WDATA[12]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[12] WDATA[13]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[13] WDATA[14]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[14] WDATA[15]=$abc$57322$auto$memory_bram.cc:825:replace_cell$7622[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5] RADDR[6]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6] RADDR[7]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7] RADDR[8]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8] RADDR[9]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$techmap7810\memory.0.0.0.A1DATA_16[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7670[0] RDATA[2]=$techmap7810\memory.0.0.0.A1DATA_16[2] RDATA[3]=$techmap7810\memory.0.0.0.A1DATA_16[3] RDATA[4]=$techmap7810\memory.0.0.0.A1DATA_16[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7670[1] RDATA[6]=$techmap7810\memory.0.0.0.A1DATA_16[6] RDATA[7]=$techmap7810\memory.0.0.0.A1DATA_16[7] RDATA[8]=$techmap7810\memory.0.0.0.A1DATA_16[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7670[2] RDATA[10]=$techmap7810\memory.0.0.0.A1DATA_16[10] RDATA[11]=$techmap7810\memory.0.0.0.A1DATA_16[11] RDATA[12]=$techmap7810\memory.0.0.0.A1DATA_16[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7670[3] RDATA[14]=$techmap7810\memory.0.0.0.A1DATA_16[14] RDATA[15]=$techmap7810\memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=cpu.mem_addr[2] WADDR[1]=cpu.mem_addr[3] WADDR[2]=cpu.mem_addr[4] WADDR[3]=cpu.mem_addr[5] WADDR[4]=cpu.mem_addr[6] WADDR[5]=cpu.mem_addr[7] WADDR[6]=cpu.mem_addr[8] WADDR[7]=cpu.mem_addr[9] WADDR[8]=cpu.mem_addr[10] WADDR[9]=cpu.mem_addr[11] WADDR[10]=$false WCLK=clk WCLKE=$0$memwr$\memory$icosoc.v:459$1_EN[31:0]$38[7] WDATA[0]=$undef WDATA[1]=cpu.mem_wdata[0] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=cpu.mem_wdata[1] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=cpu.mem_wdata[2] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=cpu.mem_wdata[3] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000100111001000101001100101101101111001111100100010100101001110111000111111100010010000010110000101010110110000101111100110001111110101001101010011111111110101010001100000111000111111010000110101000100001010101000110101000010111010100111010000110001110100
.param INIT_1 1101110111101100010110011001110011101111110000101011011010100010010100010101111001000100001100110111010101101110111101010111010010010111110010010000000000100110011100001111100101100101100000010000010000101111000100010010101001110010001100001111001010011000
.param INIT_2 1010111100010101111010101101011100110100011011011101011010101110100101111000110000110011111010001101001001111000001010001100000101110000000101011111011111011001010110010110111011111110011111101111100001101100001000110111100111101010010010101111011010110011
.param INIT_3 0110001110110001010011000001010000000011001000101011011011001101000100100001100010000001101110000000001001000110001101001111101111010111001110111011110101010111010111111100001100011011100000000000010010110111101101110011101111110000111000101100011000101010
.param INIT_4 0111110001010011111101010110101010111001011001000100111110110101001110111011110100100110010010110100100100110001000010001100010001000101101001010101100110000000010011001010100101000001001110101011011111000001011010110111000101010100110111110001100000001010
.param INIT_5 0111110001010010010100101101111011101101011111111000010010101010110101111000101010010010010111111000000111110001010010011111000000010100001110111100100100110011011010010111010111110101110110011000011001111111101100000111101001001010111010010010010010001010
.param INIT_6 1011010011000011011001001100011011100010010110010010011011001011100001110011101000110000000111100010101110001100011011010100111101101110010111111000011101010001011101000111000100110101110110000001100111100001001100000010110111110111000100110110110010010101
.param INIT_7 1110000101110010100000101101100111001001000101100110000010110110000010111111100010110100011010110100100110110000111111110001000111010000111111101110010100101100101001001101000001100100110111010101000001100101011100001011100011000110101101111100111100100001
.param INIT_8 1011110101100111110101100001111000111001101011101111010011101111010010010101001000000001000101010000000011101000101100101110101010011001100001101101101101000100111100001001010010111001011100100000001101101100011010000010110100111110101111101110100010100110
.param INIT_9 1010010000110000000101100100111111011000101101100001011111100000010011101100010011011111100000001011000100001000101110010011101011101011110101001100101110110111000010001100111000010000001101100100110000111010011101011001001101011001001010010111000000111010
.param INIT_A 0011010110101111100100100011010110111001110001011111100101101010111111110011100000111110110001101010000111010111101010011010011110111100011001010111011000010101011100100111010010110111011100101101101100100001000110011001111010011000000101001111110100110100
.param INIT_B 0101101100011100110010101010010010100101101000001011011011110110101111100011101110111001100110010000110100100100001111100101100111001111111110011000010001011000010111111011000111001000001101001011111101110010111011111010001001110100110010101001010110101100
.param INIT_C 1000011010011001010000111100000001111011111101111001000111101011110100101101011001100011100001011101010011011110100101101101111100010011100101100010110000111101101111111001110000110110000001111001110001000100101111111001100101110110110001100110100011100001
.param INIT_D 0001000110001011011100001011010011001101100110011110000011001001011100010111101110100000100010011001010010110010101101010001101001110110101101111000000110000100100110011000110101100101101101100110000010011110011000010000110110011011110010001011000010010000
.param INIT_E 0110111100101001100111001010010111010101001110010110010100011001111100101100110111110011111111111001100110110100111001000011010101101101001110011100100010011111110010011101100000101110110101010000001110010001111101101010100001011111000010011100000110110011
.param INIT_F 1000111100110111001011011011011101110011010100010100100100111101110110110000111110000000101110010011011011011001111111000101011100000111111011111000001101100001010110001000010001000101000111000000000000110101011100100010001100100100011001101101000110010010
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5] RADDR[6]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6] RADDR[7]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7] RADDR[8]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8] RADDR[9]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$techmap7803\memory.1.0.0.A1DATA_16[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7684[0] RDATA[2]=$techmap7803\memory.1.0.0.A1DATA_16[2] RDATA[3]=$techmap7803\memory.1.0.0.A1DATA_16[3] RDATA[4]=$techmap7803\memory.1.0.0.A1DATA_16[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7684[1] RDATA[6]=$techmap7803\memory.1.0.0.A1DATA_16[6] RDATA[7]=$techmap7803\memory.1.0.0.A1DATA_16[7] RDATA[8]=$techmap7803\memory.1.0.0.A1DATA_16[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7684[2] RDATA[10]=$techmap7803\memory.1.0.0.A1DATA_16[10] RDATA[11]=$techmap7803\memory.1.0.0.A1DATA_16[11] RDATA[12]=$techmap7803\memory.1.0.0.A1DATA_16[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7684[3] RDATA[14]=$techmap7803\memory.1.0.0.A1DATA_16[14] RDATA[15]=$techmap7803\memory.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=cpu.mem_addr[2] WADDR[1]=cpu.mem_addr[3] WADDR[2]=cpu.mem_addr[4] WADDR[3]=cpu.mem_addr[5] WADDR[4]=cpu.mem_addr[6] WADDR[5]=cpu.mem_addr[7] WADDR[6]=cpu.mem_addr[8] WADDR[7]=cpu.mem_addr[9] WADDR[8]=cpu.mem_addr[10] WADDR[9]=cpu.mem_addr[11] WADDR[10]=$false WCLK=clk WCLKE=$0$memwr$\memory$icosoc.v:459$1_EN[31:0]$38[7] WDATA[0]=$undef WDATA[1]=cpu.mem_wdata[4] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=cpu.mem_wdata[5] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=cpu.mem_wdata[6] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=cpu.mem_wdata[7] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1110100010101001100111101000100001110010001001101100101010100000011111001111101010011001000011011001001011011111101001011110011011111100000111100100111001001010010000100010001000111111010101000000010011100110011010101110000000001110100111010001001110000001
.param INIT_1 0101111100010101100011000100110001011100011110000111111100100000110110100010000000010100000000000110110111001000100111001111100111001101000000001001110101101110010100100000000111111100111110101000111100010010010110101110111100110111000010010011000110011001
.param INIT_2 1110100010111000010100010100010011111010111001000001110111110001111110000010111111011101001010000100010010001101010001110111100010000010001011111101001010011001110110010101101100111000100000110000010111101010001001011000011001111000101110100110111001001011
.param INIT_3 1000101110001110101001101011000101011000001000001111100010011110010001001010110100001011001101101101111111010111101011110010000101000110100101101010110100010100000111001011101000110100100111110100100100100100001011110110000001000010010010101111110100100111
.param INIT_4 0010011010011001001011010110101011000010011011011011001000000101101000011011101010100001001000110001000100010011100101111101000011010100101011001101001001110000100000110000110000000010111000000001000001001101001001001000111010110110001101111001101011111011
.param INIT_5 1100010111100110011110101101001111001011010111100001100001111111010001111111100011101010100010101110011000000110100010011111100111110100101010101101100000010100110000101001000011100101100000010100100011101110101000111001001010001011111100010011010001100101
.param INIT_6 0110010110000000100011110011010011110100010010111001011001010111000000110000111110010011110011001000101101011001101010001101010000011010001100001011100100011110111000000110010100101111110101001010011110110101100000010100110101110000001000010100110111011001
.param INIT_7 1111101011110001100011100011100110110000110001100010110011100100110101000101111000010010010001001000100001111100100011000000011010001011101110100100011011100010100001110011101010111110000111111011001111101100100000011000011110110110100001000101000110001011
.param INIT_8 1010001111111010110100101001101110001100110111110101001111011101111101101000000000100101100010000010010101011010011111101100001100000110111110111000110111110010011001010111010011010111011111110000101001010000010001100100101101100100001100010111010010000110
.param INIT_9 0111000001100100110101111101001000000010110110010110000100011101101001111011001011101101001111101111101000001110110110001000110001110001010110011111000101110010011101101101000000001111110011000101011010111101000010001010100000000000010111111101101100101101
.param INIT_A 1011100010000111101111010110110001101010100001011110101101101110010010011001011101110010101001010001000011100001010000101111001101101011101111001101011100100101001110000100100001001100110000110001101001010001010111001000101000000101011010111110110011101011
.param INIT_B 0010101011000111111110001101110001111110111111100001110010110111001010111000110110011110011001111111111000010011101101011111100000110100100001000000011100110001011010110100010111111000110111011100101111000111001000001000100000101001101001100010101100101011
.param INIT_C 1000100111010000010110101011000011110000111110001001011001000000101110001111101100111001100100111100101011001011111000010111101011100001100101001010010010110010000000010110010011101100110110101010010101100111100001010111011100011110000000111000010000001110
.param INIT_D 1010100001110111100010001011101010011101000100010110100011001110111100111001100100101011010100000001100101111000110100010001010100101000000111010100101000000011010010001101000001001101000111000011111111001111010011101010001111101100101110000100101010111011
.param INIT_E 0101000100001001100111010001111101000100001010001010110101110111001101110011111001110011010000101110110010111111001110011011001010101011011111100101001100110101001111110100111011000101110101111001100111001011001110010111000111011110100101001000011100100101
.param INIT_F 1001010011111110101011100001100100000011000110010101010010011111001001111011011011001100001110101001101011011001110100110111110011011101011101101111101111100111101111011110011001111000111101001010111000010010001010000110010110001101010101001101001110011010
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5] RADDR[6]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6] RADDR[7]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7] RADDR[8]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8] RADDR[9]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$techmap7799\memory.2.0.0.A1DATA_16[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7698[0] RDATA[2]=$techmap7799\memory.2.0.0.A1DATA_16[2] RDATA[3]=$techmap7799\memory.2.0.0.A1DATA_16[3] RDATA[4]=$techmap7799\memory.2.0.0.A1DATA_16[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7698[1] RDATA[6]=$techmap7799\memory.2.0.0.A1DATA_16[6] RDATA[7]=$techmap7799\memory.2.0.0.A1DATA_16[7] RDATA[8]=$techmap7799\memory.2.0.0.A1DATA_16[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7698[2] RDATA[10]=$techmap7799\memory.2.0.0.A1DATA_16[10] RDATA[11]=$techmap7799\memory.2.0.0.A1DATA_16[11] RDATA[12]=$techmap7799\memory.2.0.0.A1DATA_16[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7698[3] RDATA[14]=$techmap7799\memory.2.0.0.A1DATA_16[14] RDATA[15]=$techmap7799\memory.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=cpu.mem_addr[2] WADDR[1]=cpu.mem_addr[3] WADDR[2]=cpu.mem_addr[4] WADDR[3]=cpu.mem_addr[5] WADDR[4]=cpu.mem_addr[6] WADDR[5]=cpu.mem_addr[7] WADDR[6]=cpu.mem_addr[8] WADDR[7]=cpu.mem_addr[9] WADDR[8]=cpu.mem_addr[10] WADDR[9]=cpu.mem_addr[11] WADDR[10]=$false WCLK=clk WCLKE=$0$memwr$\memory$icosoc.v:460$2_EN[31:0]$41[15] WDATA[0]=$undef WDATA[1]=cpu.mem_wdata[8] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=cpu.mem_wdata[9] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=cpu.mem_wdata[10] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=cpu.mem_wdata[11] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1100010011111100110000100100001101000010010101101001010001110000111000110001101111100000010101101010101100101101101101110011110000000010101100111111010000001011000001011010010101110001000110110010001010000100000100100110100010110110111111110000010111111011
.param INIT_1 0100110101001110111011100101010011100010111000010100000001010111101100111110010010111110101100000011000010011010100010100111000000110000001110000000001011110101011110111111000000011001111011001111001010110101100011100000100001100100101111100000101100110000
.param INIT_2 1001110101100101011001100111011110000000001111011100011101011000000100001100011011100011000000100000010010001001010001111110001010010111011110111101000110011101011101001011101010010101000100010000001011000111000101100000001001000101010110000110000010100011
.param INIT_3 0110100011001000100100111010001000011110101100011001101010011101010100001101001000011100001010110011111011100100001011111100101101000101001101010011110111101011101011101111001010010010011110110001000101000100111011111101010100110001101100010010011010100011
.param INIT_4 1000000111101000100100110100100111111001100011111010111111010010111011011011010110100001101110100010000101101100110100011101111000000011100010000101011001111100100101110100101010101111111101111000110001011101110101000101010011111100101111100110000000101111
.param INIT_5 0011101110011101101101101100001100111010011111010000111010100001010010110001010110110011100001110010110010001101001100111001111111001001110101101010111011111101011010010111110000001011000100111110101001100010010011110110101010101000010000010001111011101010
.param INIT_6 1110100101001011111101001000010010110110010100011110111000100000010100110000001000101111111000000110101000011000100100010011010010011000001101001010101000001010110100010110110100111100001100010010001110101011110011001101001001001000101011010111101110100101
.param INIT_7 1010001100000111100110101010100111101001111101001001000110000111101110110001010101110001000001100101001110010110110001111110011110111011101011111100011000100001100110111101010101000101001000011111010100011101000110110111110111011101110011011100110011111001
.param INIT_8 1010110110110111001101001010100110101100110101111111001011000110101101111101011001111011110111011100011100100111101111010110001010000110000010100111111001111001101101111101001010011101100000111101011111110111111110010100010010101001100001100001000100010101
.param INIT_9 1000011110101100110010001101110110110001101110000000010000110001011101011001100000111110000100101101011101110011111101100101010001100000111001110100001100101011000110110000110000011000111011010010010111111101111001100011101000101100010011001100011110000001
.param INIT_A 0011010010111111011110101010101010100101101000111101001110100010100100101101101001101000110001100101011110011111000001010110110010000111011100110100111011101101001110101000010001000010101100110011000111100101011011000101110011101110100111011111010011010010
.param INIT_B 1110100000101111000000001001101000010110000101000101101110110110010001111000010100010101101100111010011010001001101011011001010010000000100000101111100011101000000000010010110101010100100111001100011001001110100010011111110100010110111100010001101111100110
.param INIT_C 0100010111010001011101010100011101100100000100001011100010101010000110110000000001100011110111111110001110000011000100000101000100111001110110001001111000011011000011110111111100110010010010111100110000000001000110100100000000101110010000110110001111100011
.param INIT_D 0111100000011111001001011000011100001100001011111001010110010100001110101011110100110101111101011001100100111001100110000010111011011100010001010011101111001111001111101010000101110000111111101000011001000011110111111111111101001001011100100101111100000000
.param INIT_E 0001101011000101110100100100001100111000101001000000111001111001000001110110100100100010010001100010010010100000101111011100001111000110011111001001111100110011101110111111111000001010011001001101101101001001111110100100100000100101000000000010001011011101
.param INIT_F 1111001110000111010111001101000011111101000000011111100110101011111110110011110011111011110100101010100100000001100000001110001000100110101010110100001111010101011111111000011001110001011010010101000011110011000011010010100100000010111001001100110011110101
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5] RADDR[6]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6] RADDR[7]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7] RADDR[8]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8] RADDR[9]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$techmap7801\memory.3.0.0.A1DATA_16[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7712[0] RDATA[2]=$techmap7801\memory.3.0.0.A1DATA_16[2] RDATA[3]=$techmap7801\memory.3.0.0.A1DATA_16[3] RDATA[4]=$techmap7801\memory.3.0.0.A1DATA_16[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7712[1] RDATA[6]=$techmap7801\memory.3.0.0.A1DATA_16[6] RDATA[7]=$techmap7801\memory.3.0.0.A1DATA_16[7] RDATA[8]=$techmap7801\memory.3.0.0.A1DATA_16[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7712[2] RDATA[10]=$techmap7801\memory.3.0.0.A1DATA_16[10] RDATA[11]=$techmap7801\memory.3.0.0.A1DATA_16[11] RDATA[12]=$techmap7801\memory.3.0.0.A1DATA_16[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7712[3] RDATA[14]=$techmap7801\memory.3.0.0.A1DATA_16[14] RDATA[15]=$techmap7801\memory.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=cpu.mem_addr[2] WADDR[1]=cpu.mem_addr[3] WADDR[2]=cpu.mem_addr[4] WADDR[3]=cpu.mem_addr[5] WADDR[4]=cpu.mem_addr[6] WADDR[5]=cpu.mem_addr[7] WADDR[6]=cpu.mem_addr[8] WADDR[7]=cpu.mem_addr[9] WADDR[8]=cpu.mem_addr[10] WADDR[9]=cpu.mem_addr[11] WADDR[10]=$false WCLK=clk WCLKE=$0$memwr$\memory$icosoc.v:460$2_EN[31:0]$41[15] WDATA[0]=$undef WDATA[1]=cpu.mem_wdata[12] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=cpu.mem_wdata[13] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=cpu.mem_wdata[14] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=cpu.mem_wdata[15] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0011000011111010111101010111111011100010100110010011111000000010111101000010011010100100101011000001110011000011011010000101111100011101111001000101100111101001001011101111011111010001110010010011110011000000001011110011110000101011000111111001100000101011
.param INIT_1 1101011111010001010111010010010100011100010110010001101011101010000011111001000110001100000111110010110010001101011111111000000001011001010110101110101111111100000011000111111101000111001100101111111000111010110101100111001111011111100001001111101001100000
.param INIT_2 0001001101100000110000011100101111010011010010111110001110101010011110101111000111001011011101000001110000010010110000011010010001010101010010110100001011111100011011111111101110110001110100110001100001110010010001111011100111000100000000101111101100111011
.param INIT_3 0110001001010001110111011100101000011011101100001000100110101011001001100110000101101011010101100110101101101010101100101010101110111001110011010010110010010010011111011001010111111100000110000011100111101110000100100110000110110001011100001000101000100111
.param INIT_4 0001001010101110101011011110111111111101000000010101011100101111110001000010101001100010000011010111011011110010111101111111100010111001101100001111001011100011011101111111111100000000111111111110110101110011100010011011110110110110011011101010110000100110
.param INIT_5 0111110100100000100000110111110010100011111000101111100100001001110000010111010100000110101111001111110000100000110010001101010101101011100110000110111001101111011010101100111110101110101101101000011101100011110001110101010110110011000011011010001110100001
.param INIT_6 0011101001010011111110001010001000111100111011101010110001000110001011000110111011100000100110010110101110101010100000000110011001001001110000111101101111110111111100111101100110010111111110111101100000111001111000110000101100010011011100100001101110001011
.param INIT_7 1011110010001010011010011110100011100101000100010101000100010111111010000110011100110001101000011111100001101010011111010100001100111000001010011110001110101111111011000011110100010100000110111111010010000011001011011000110011110011011110010100101000000000
.param INIT_8 1011100100000011001011111011011000111101101000010010000000010000000010010000111010111010100110010110010101110010000000000100001110100010001110011000100010000010110110101101101100011110000101000001110011001100101101111011001100110011110111011110111001110001
.param INIT_9 0110000111111111110000101100000111010111111000111011001111011110001011110110110001101111111110100100101000000100111000001010000110010000111100001110101010100001111110001010000010110110011111001111010000111110101101110010100010010101101111111010110111110000
.param INIT_A 0111000011100101010101010010000010100111111010001001011111100111011100101001011111101111000100100110110101100111010110111100100110010111100010011111011010000101001010100001010001111011100111011110111101000000101111100011001010101100111000111011100011110101
.param INIT_B 1000011111011000111011110001101110000010101011110001000101010110100111101100100101110011011110111010101001111111110101111111010011011100111111100110011101001000001101110011010111000011000101110000000000011110111101011010010110110110111001101001000010001001
.param INIT_C 0001000100111111010101110111001010001000000011110101011111010101000101000110111101100000100011100010101011111001011001111101111011001101001111011011111000101101011011010100000010010000001111111111010010010001110011100011110100000001000111011100010101100001
.param INIT_D 1001001010000010000110001001101011000111110000001100011100100111101010000100010001001010010110101110111111110100101111111010100000010001111000100100110111011110100001001101100011101110101001100001101101110100111101010000001110010111000001100100110000001111
.param INIT_E 1111101101010110001110011001001111001001111111101011001001000001001000010110011011011001010110110000011110100101000000111000101010011010010001100001000100110011001011001000010010010110111100110101111100101001100011110110110011111010110001111100011100100101
.param INIT_F 0100011011100110000011010100001100010011100011110000000110001010000011101100101101001000011000101001110100111000100010011010101011101110100101111011010100010110100010001100011000011101000000011111011110000110000001100110100001100011100100001100110010111111
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5] RADDR[6]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6] RADDR[7]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7] RADDR[8]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8] RADDR[9]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$techmap7806\memory.4.0.0.A1DATA_16[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7726[0] RDATA[2]=$techmap7806\memory.4.0.0.A1DATA_16[2] RDATA[3]=$techmap7806\memory.4.0.0.A1DATA_16[3] RDATA[4]=$techmap7806\memory.4.0.0.A1DATA_16[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7726[1] RDATA[6]=$techmap7806\memory.4.0.0.A1DATA_16[6] RDATA[7]=$techmap7806\memory.4.0.0.A1DATA_16[7] RDATA[8]=$techmap7806\memory.4.0.0.A1DATA_16[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7726[2] RDATA[10]=$techmap7806\memory.4.0.0.A1DATA_16[10] RDATA[11]=$techmap7806\memory.4.0.0.A1DATA_16[11] RDATA[12]=$techmap7806\memory.4.0.0.A1DATA_16[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7726[3] RDATA[14]=$techmap7806\memory.4.0.0.A1DATA_16[14] RDATA[15]=$techmap7806\memory.4.0.0.A1DATA_16[15] RE=$true WADDR[0]=cpu.mem_addr[2] WADDR[1]=cpu.mem_addr[3] WADDR[2]=cpu.mem_addr[4] WADDR[3]=cpu.mem_addr[5] WADDR[4]=cpu.mem_addr[6] WADDR[5]=cpu.mem_addr[7] WADDR[6]=cpu.mem_addr[8] WADDR[7]=cpu.mem_addr[9] WADDR[8]=cpu.mem_addr[10] WADDR[9]=cpu.mem_addr[11] WADDR[10]=$false WCLK=clk WCLKE=$0$memwr$\memory$icosoc.v:461$3_EN[31:0]$44[23] WDATA[0]=$undef WDATA[1]=cpu.mem_wdata[16] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=cpu.mem_wdata[17] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=cpu.mem_wdata[18] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=cpu.mem_wdata[19] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1001101010010100000101111001100000100110111001001101000110100000101110011010110110100110011110111111011000110111001010111110001100111101001101010010010111111011001001000110010001010111001000010001001101001001011111111001100000000101101101110000010001111001
.param INIT_1 1110010110101110011111000001001001101001000000101101110110001010000110000101110000001110000110101011100000001010100111000110100000101110100011011001010101110000110101111101001000000110000100011110111011001100101011110101110101010001111100110111011101001001
.param INIT_2 0011001110110000101111011000100101100110010100101000011000011111100011101100000111000110110001101100000100101111100010100011111111110110101010100100010101111110110001001110111001010001010110110010111110101000111100011010001010011000111100100011111001100111
.param INIT_3 1000001010011110101011011001111110011001011101000101101111001110110000010100001111000111010111010111110110110111001000010001101001011110110111101011111100101111100001100001100011110110011011011011101001111111111100101011010101000100001001111100011111111011
.param INIT_4 1010010111100001010110000100010000011111100101010100110001011110000000000101001011111101011011100111010000000100100010111011000010001111100101101010000111110010000001111011011101001000010101110000111101100100000001010111111010101011010010010000000111100100
.param INIT_5 1001010110101110010001000101001001110010100110111011110110010011100000001100000000010001111000010110011100110110100110000100100011011000111111001010101100010011111110001100011001011110011011100011100101001111110001100000110101111100101101101001000011000000
.param INIT_6 0011000010000011010110100001011110101101100000101000100010011101000101101110000001100011110110000001110111011111101101101110011100011010010010010010011101101100000101110000101000000111100001001110110000100111000000100111111001011000011111101101111111101111
.param INIT_7 1110111001101101100111001111001111100101000001010010000100111010100011001010011010111101101011010000011100100101101011110100010011001000110101100001001101000001011010011000111011011101000100011110110110011110101001001011001100011100110110100111110000000100
.param INIT_8 0010010101110110011001010000010101101111001111011011011010100110110001100001100011011101111101100101101001000010111000000111110110010110011011000011010000010101010101011011111111001011010001000110001110100011010110010110100110100000101100010010010110001100
.param INIT_9 1111100001101110000000110000111011100010110110011110111001110101001100110101000100111010101011001001010001100110001101000011000100100000111001100101011011011011001111011101111110011110101101000111010010011111000001000100010100111111100101000011111011000111
.param INIT_A 1001010001110011100010010110111001111010101100100011010101001000110010100000100011011001100110010111110010101010011000110000010010000100001111110010011001010001010100111010111110111110010010011011011000111101011010000001011011011000101111101100110100110011
.param INIT_B 1001011110010100011010010001100011000100100110010011111110111100110010000101110011001110001010010010101111010000001011110001010110110111010110011101101001000000111111111110100110101100111001010101010000111101110001011001011101011100000011000111101101010110
.param INIT_C 0101100011111000101010001100010010001011100111101001010011100100001110000110010100100110100011001100000100001100111101111100101100101100101000001101011011101111101100011010101111110001010110001000100100010100010101001101011001101101110110011111000000111101
.param INIT_D 0100000111111010001111110001100001001101110011010110010000010110010101000100101000010100001011000011100011111001010101111110110110001101101110010110101101011011000110001101100010110101000010100110010100100010111100010010011011010101010111101011111111110101
.param INIT_E 0001011010111111111100011111110000101110001011111000100111010110110111011010000000101001111100011000001000101100111111000010001000000100001111010110111010001100011101111010000011011000101011111001011010101110011111110110110001100000101001101101010010010100
.param INIT_F 1001010100110000110111011110100001111100101100010011010101011011111110111101110000001011110010111011000011101110111001010110101101000010111101011000010011000000001000010011001010000110110000000000101000110100000010000010100101001101100100001100001010111101
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5] RADDR[6]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6] RADDR[7]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7] RADDR[8]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8] RADDR[9]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$techmap7808\memory.5.0.0.A1DATA_16[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7740[0] RDATA[2]=$techmap7808\memory.5.0.0.A1DATA_16[2] RDATA[3]=$techmap7808\memory.5.0.0.A1DATA_16[3] RDATA[4]=$techmap7808\memory.5.0.0.A1DATA_16[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7740[1] RDATA[6]=$techmap7808\memory.5.0.0.A1DATA_16[6] RDATA[7]=$techmap7808\memory.5.0.0.A1DATA_16[7] RDATA[8]=$techmap7808\memory.5.0.0.A1DATA_16[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7740[2] RDATA[10]=$techmap7808\memory.5.0.0.A1DATA_16[10] RDATA[11]=$techmap7808\memory.5.0.0.A1DATA_16[11] RDATA[12]=$techmap7808\memory.5.0.0.A1DATA_16[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7740[3] RDATA[14]=$techmap7808\memory.5.0.0.A1DATA_16[14] RDATA[15]=$techmap7808\memory.5.0.0.A1DATA_16[15] RE=$true WADDR[0]=cpu.mem_addr[2] WADDR[1]=cpu.mem_addr[3] WADDR[2]=cpu.mem_addr[4] WADDR[3]=cpu.mem_addr[5] WADDR[4]=cpu.mem_addr[6] WADDR[5]=cpu.mem_addr[7] WADDR[6]=cpu.mem_addr[8] WADDR[7]=cpu.mem_addr[9] WADDR[8]=cpu.mem_addr[10] WADDR[9]=cpu.mem_addr[11] WADDR[10]=$false WCLK=clk WCLKE=$0$memwr$\memory$icosoc.v:461$3_EN[31:0]$44[23] WDATA[0]=$undef WDATA[1]=cpu.mem_wdata[20] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=cpu.mem_wdata[21] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=cpu.mem_wdata[22] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=cpu.mem_wdata[23] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0010000010001010000001001001100111100101111010101101110100010000101100110101000010100001011001101010100100101110001110000011011100001010101111101101000011000101010110110111000011111110011100000001001000111001101001011111001000100000110101100110100010011001
.param INIT_1 0000110010101111011001100110111001010111001011010100001110000101001101000101011100110011100011101011000111110001010000110101010111011001100000101011000111100001100010111010100100010000101101010001011110011000101110100111111111110001000100110110111110100010
.param INIT_2 0110100100000011001101100110000011000000000101000001011101000011101100001000000011001001001110101100011011110001101101111100010000001110010101001000111111100100011100001010001001000110011110001010001010101110010001001100110010110000100011100011010001100000
.param INIT_3 0011101000001110000010011101111000111101100101011111101110010011000001101110101110000101110010011100100011000111001110010001010011010110110110010011001110110110001111110100111010010110000001010000001110100100100000010011011000010101000100010101101110011101
.param INIT_4 0111000110100110100000101000101000111111110010101000010101011101010011101010011011100110111100111011011001000111100010111111000011111011010111001100010010100111111001100010111100001101000010000111000011001010010011111110001001110001000010101000101010100011
.param INIT_5 1101010110011000100001100010000111100000000000001110010000101010000010000101010100001111110110101000011011100001000010001110101011010010100001011000100000010110111111111111110100111100100011011101001010110111011100110011111111101010011111111001000001100010
.param INIT_6 0000110010001011101001001110001011000111110110010001110110100011100011111001110100011100111010110111111101101100110001000001001110110111100101000010110000011010110001111100110100101010010100110000010101011001000110011110010000100000010010110100001001111111
.param INIT_7 0101010110011100010000101010100000001110001101000110010100101101111110110101111100000100011011011110110100010000111111011010001000010011010001110011001111101110111111001011111101100110100101111110011110110010111001110011011001101111111110001010011011101111
.param INIT_8 0001101000001111101100110101001100101011101111110001001111100001001000101101110010101010001011000010001111111001010010010100011101111011011010110101010100000011000111110010011001010000010100111011100100101111000100001000000100001000011111000000010101010111
.param INIT_9 1111101100001101010100111101010100101101010000101110000111011011001010000111111011110011111011000001101100100010000011110101001000110010011001101101111010111101110000110101110001110101001100010110000110001101000011110011001011111000100010010100011001011001
.param INIT_A 0100111010100011010010111010111101100110011011111001100001011000111000111011010000100101001010100100010110001010001001010010100010010100011000010111101101011100110111111010000110101010100001010011010100101110100010111110110110000000001000010111000100110010
.param INIT_B 1101000100100010111111111111110100000110100011111101110110100111101100111000110110111100111011011000110111001101111001011100100100101100011000010000110011010100001010011101100010011011010101100111000100101001100001011111010000111100010111010100001001011011
.param INIT_C 1100001110000101111001010000001001010100111101110110111100010000111111111110100110001110001001001000111101001101111010110000101011000010101000110000010000100010110100000000110111000000001100110000000000010100011110110110101011101110101010110110001001010010
.param INIT_D 1101001001110010100001000101110010100000001111011111111110000001011010010011110000100011000011011001101011011110101001111000000111101100011110110001000100101001011100000101000111101100010001100111101101101110111011101111100111100100011101000000010111010101
.param INIT_E 1001111100011100000010000100000110100100111000101010000111000111010110010110001111101000101101101101011111000111000011101110000011110111010010000011110000111011110001110000101111100000011011011101001100000101111110101111000110001001011001011100011000100011
.param INIT_F 0000111111100001100101011111000111101011010101011111000010010000100100111111010110000011111011110100001000000011101010100011101010110110101111000111111111011010101001001110010000001110001111101110000101110001000000101100001010011100101111110100100000011010
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5] RADDR[6]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6] RADDR[7]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7] RADDR[8]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8] RADDR[9]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$techmap7790\memory.6.0.0.A1DATA_16[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7754[0] RDATA[2]=$techmap7790\memory.6.0.0.A1DATA_16[2] RDATA[3]=$techmap7790\memory.6.0.0.A1DATA_16[3] RDATA[4]=$techmap7790\memory.6.0.0.A1DATA_16[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7754[1] RDATA[6]=$techmap7790\memory.6.0.0.A1DATA_16[6] RDATA[7]=$techmap7790\memory.6.0.0.A1DATA_16[7] RDATA[8]=$techmap7790\memory.6.0.0.A1DATA_16[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7754[2] RDATA[10]=$techmap7790\memory.6.0.0.A1DATA_16[10] RDATA[11]=$techmap7790\memory.6.0.0.A1DATA_16[11] RDATA[12]=$techmap7790\memory.6.0.0.A1DATA_16[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7754[3] RDATA[14]=$techmap7790\memory.6.0.0.A1DATA_16[14] RDATA[15]=$techmap7790\memory.6.0.0.A1DATA_16[15] RE=$true WADDR[0]=cpu.mem_addr[2] WADDR[1]=cpu.mem_addr[3] WADDR[2]=cpu.mem_addr[4] WADDR[3]=cpu.mem_addr[5] WADDR[4]=cpu.mem_addr[6] WADDR[5]=cpu.mem_addr[7] WADDR[6]=cpu.mem_addr[8] WADDR[7]=cpu.mem_addr[9] WADDR[8]=cpu.mem_addr[10] WADDR[9]=cpu.mem_addr[11] WADDR[10]=$false WCLK=clk WCLKE=$0$memwr$\memory$icosoc.v:462$4_EN[31:0]$47[31] WDATA[0]=$undef WDATA[1]=cpu.mem_wdata[24] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=cpu.mem_wdata[25] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=cpu.mem_wdata[26] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=cpu.mem_wdata[27] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1010111100101100111100010110101011101101101001111110111011010000011101011000100110101111000110100001010101111010010000000001010101000010001110000011100100111110001101101001001111000101010000101101110101010001001010101110000001101010000110100110101010111010
.param INIT_1 0011000110000100111101011100001101010100000011001001100110100101100111000101010100000011000110001001101001000010110110101001001001110000011000110101010100010010110011100100110010011000011101001100100110111001101100100011010111100011000011010001000001101001
.param INIT_2 0111110000110100011000000000001111100011101000010010101010100101011011111100011001111001101010100000001001010000001110011100111111000010001000011010000110011101001011111111001010001100101101111011100101011011010101101110010010001111110101011110010001010101
.param INIT_3 1001101110111101000000001011011010001110000001000010101101110100100101111111111100101111100000110000101010110000111011010110101011010001011101011000000111011000001101010010010010011101001100111100111101000111110110010000011100101011110110011001100000110011
.param INIT_4 0011110010110111001111001001101100110010110010110111110011001011110111011000011010010001011110011111001011000010110100001110100101001011101011101011001111000011001111111011011101100001100111011000000111001110101100000011111101010010110100101000100101001000
.param INIT_5 0100011111010001110011101001101111000010110000011011000110000001110100011010111101001100101100010001001000000110010011010000000111110000001010110110000110000101000101010100000100110101100010000000010011100110010000110001010001100001010011000011110000001010
.param INIT_6 0010000110100011111100100011001110001000001101101101001000010010100100110111101000110000101000011101101111001011111000110011001000000010010111011101110110111000100010000010110100010010111011100001001000011001111101001010111011001101011101110100001011110101
.param INIT_7 0111001000001000110101110100000101010000011001100100110111011001101001111011001000110001110000001011111001110010110011010001001101101100011100111000010001010111100001110101101000001011110000001100100010100111101111000010110010101011110011111100011100010001
.param INIT_8 0110011001011101001100000000001000001110000101001000101100100000110110011000101100111011100001001011101110100110100000111001110010100101110011101001101110100001100101101101111110101001000101101000000100100100100111011110010100000001110000001101111010011111
.param INIT_9 0000010000010100101010010011010011101101111010000110110100101111011100000010110001011000110000100100010110010110001010000000101110110101000110011001100110011100010010011111001000011111100111011101000101111011101011111001001011111100100110111101011111110111
.param INIT_A 1010011011010111001000101010011100100111110101010001001011010110001011000001111110001001111100001000000110100101000101111110110110010010000011100111101000101011001101101010110011110011110100110010100101000110110101111110000100110000100100111010000011000000
.param INIT_B 1010001110101111000110000101110010101111001011011110101011100110110010010110101110011110110011101111101010100101100100100111110010100100010100011001000110111111001111000110101110011001101010000100110000011100110011010110110110010100011001010001110100010001
.param INIT_C 0010110011000001011010100001100110000110110100100110011001110111001011101110100100110000001011111010010110000110101111100101100011010111010000001111011100101110111011110011010101011101000010110101101100000100101001110001011110111101101101101001110110000110
.param INIT_D 1101110100101111011000011100011010001000011110010101101110001001011111000111101000011001011100110001011101111100000010000100111010101100011111101101001101010101101100001001111001111010110110001011100001000101000101111000010100101100111011010010111101110000
.param INIT_E 0010111100110010101001110000100111010011110101010101010101100011011110111100001110001010101001110000100000001011011101011100010100010111110011101110011110101110101011100111110101100001001000110100001100110100000101111000000101100101101001000111111001001100
.param INIT_F 0110001111001100101100000111111010111111111111000110010000011100110111011111011001010101110111001000101101010001100011001101110100000110100000101111110001011001111110001011110000000100110101100001001001000011101111110000111010000100101101100101100001101110
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0] RADDR[1]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1] RADDR[2]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2] RADDR[3]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3] RADDR[4]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4] RADDR[5]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5] RADDR[6]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6] RADDR[7]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7] RADDR[8]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8] RADDR[9]=$abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$techmap7792\memory.7.0.0.A1DATA_16[0] RDATA[1]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7768[0] RDATA[2]=$techmap7792\memory.7.0.0.A1DATA_16[2] RDATA[3]=$techmap7792\memory.7.0.0.A1DATA_16[3] RDATA[4]=$techmap7792\memory.7.0.0.A1DATA_16[4] RDATA[5]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7768[1] RDATA[6]=$techmap7792\memory.7.0.0.A1DATA_16[6] RDATA[7]=$techmap7792\memory.7.0.0.A1DATA_16[7] RDATA[8]=$techmap7792\memory.7.0.0.A1DATA_16[8] RDATA[9]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7768[2] RDATA[10]=$techmap7792\memory.7.0.0.A1DATA_16[10] RDATA[11]=$techmap7792\memory.7.0.0.A1DATA_16[11] RDATA[12]=$techmap7792\memory.7.0.0.A1DATA_16[12] RDATA[13]=$abc$57322$auto$memory_bram.cc:914:replace_cell$7768[3] RDATA[14]=$techmap7792\memory.7.0.0.A1DATA_16[14] RDATA[15]=$techmap7792\memory.7.0.0.A1DATA_16[15] RE=$true WADDR[0]=cpu.mem_addr[2] WADDR[1]=cpu.mem_addr[3] WADDR[2]=cpu.mem_addr[4] WADDR[3]=cpu.mem_addr[5] WADDR[4]=cpu.mem_addr[6] WADDR[5]=cpu.mem_addr[7] WADDR[6]=cpu.mem_addr[8] WADDR[7]=cpu.mem_addr[9] WADDR[8]=cpu.mem_addr[10] WADDR[9]=cpu.mem_addr[11] WADDR[10]=$false WCLK=clk WCLKE=$0$memwr$\memory$icosoc.v:462$4_EN[31:0]$47[31] WDATA[0]=$undef WDATA[1]=cpu.mem_wdata[28] WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=cpu.mem_wdata[29] WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=cpu.mem_wdata[30] WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=cpu.mem_wdata[31] WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000111100100011000110110000100011011011110111111110111110010001111100001100100001100110000010011010011001110101010101101100100111110111011011010011010000010001011100001000110001101000010001000010011010101110010001000101000110110111011101100011011011000011
.param INIT_1 1011000101000111110100111110010101010000000000111001111011000110000111001101110000000110111110100110001000000110110110110011111010001010011110011101011001001111011100010010001101100100101010101000100010100111101001100000100111110010001101111011010111110110
.param INIT_2 0011111001011101100001011000010011111100101011000101001011110101101111011111100111111110001001011110100011101100110111001001101101010100010111100011010010100010110101100101101010001011010100100011010011000010101110110010000000111110000001110001110110100100
.param INIT_3 1011000111101011100111100111110111100011000100100000011010000100101111110001100101011011010001000010101001100101110110011111011001111101011111000110111000110101101100001011101010001011011011010100111001101001000101100010001010101010111100010011000010011101
.param INIT_4 1011101010110011110000001100010010111000101000011001100111110111000011110000100111010100100111011100000110000000101000100000110111101101001111101111101111101110001011111010001001100100000110011100010000110111001111100011111000110101101100011111111001011101
.param INIT_5 1111110011011111010111001101111011100010110011010010101000101001100101001001110011011110101110001011100010100110100000101011110110100000001101111100111011110000001110011001101000010100101111111000110101010101111110110001010001100100101100101011100000100011
.param INIT_6 1101101000011010100100010000001110001011001001011010010110010100101011001101110100110010010001110110101111010100001100100010101001001101100011001000001011011011010100011101110101000001010001000100101010000110000111110000110011100110001001100101111100100110
.param INIT_7 1010000100111000010110011010100011111111010001011111100110111110101101010010001001101110110110011010100010111011101111011010010000101000010110110101001101000001010000011010011110100011001100001110001110010101100010110110111000100101111010011001100011011001
.param INIT_8 1111000010111011001111111001110100001100111111001111100100101100111110010001010110111110010100000101010000100111000111110001110100100001000111000100011101111001011101001011000001000000101001001001110011011101001100110111111000100010110110011100000001110001
.param INIT_9 1101100010111010000000111011011100101110101110010110101000001101110101111010111011111000101111100101110001111010110011000110110110111100001111011110001000101000111101101010100100001010010000001000111110001010010110100000100001100001101100111010011101001011
.param INIT_A 0100001011101011111010011101100010111000100111110110110111011001011100011001111000100111001000100101111011100011001101100010001010111101100111100101001101111000100011011111110001111001010101010110010101101100111011110111110111000011001001101101111001001000
.param INIT_B 1110001101001010101000001011110100100000010111100100100011000000111101001011010000100010110001001010001100010111000010110011111001100000011101010000011100011001110110010101011010001000111100111100110111010000110001101101010011100110001111000011101100010001
.param INIT_C 1110111111101101110100101100100010101010100011000100101101011110101001100101000101000111111110100011000010010101001100000101010111001101011110111000010000110000110010010110000101110111101000110100110010001101101000111011110101101000111011110110001000010111
.param INIT_D 1001110101010011110111110100101101001111101100011010000001100101010111110011100111000001011001111101001001010010111000000011110010101010100111110101000101110000001001001110101011011000100110011010011100001011100000011000000101000011000111011001110110111010
.param INIT_E 0110111111100110000101011001010101100101111001100110100000011000001010011110011101000000111010111110001010101010010110111001111111101100111001100101001110100100101111010111101000101110010010000100001010001000000001110001011110001111111100111110011001010010
.param INIT_F 1111001010010111100011011111100000001110101001011001000010101111010100000001011010001100101001110011110111010011101000000100111101101101000101111110001001111100111111110101000001101000011010000100100011000111100010011111110101111110000001000000101110110001
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_IO D_IN_0=mod_ledstrip.io_in[0] D_OUT_0=mod_ledstrip.io_out[0] OUTPUT_ENABLE=mod_ledstrip.io_dir PACKAGE_PIN=pmod1_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[10] D_OUT_0=mod_ledstrip.io_out[10] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[10] PACKAGE_PIN=pmod2_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[11] D_OUT_0=mod_ledstrip.io_out[11] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[11] PACKAGE_PIN=pmod2_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[12] D_OUT_0=mod_ledstrip.io_out[12] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[12] PACKAGE_PIN=pmod2_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[13] D_OUT_0=mod_ledstrip.io_out[13] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[13] PACKAGE_PIN=pmod2_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[14] D_OUT_0=mod_ledstrip.io_out[14] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[14] PACKAGE_PIN=pmod2_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[15] D_OUT_0=mod_ledstrip.io_out[15] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[15] PACKAGE_PIN=pmod2_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[1] D_OUT_0=mod_ledstrip.io_out[1] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[1] PACKAGE_PIN=pmod1_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[2] D_OUT_0=mod_ledstrip.io_out[2] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[2] PACKAGE_PIN=pmod1_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[3] D_OUT_0=mod_ledstrip.io_out[3] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[3] PACKAGE_PIN=pmod1_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[4] D_OUT_0=mod_ledstrip.io_out[4] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[4] PACKAGE_PIN=pmod1_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[5] D_OUT_0=mod_ledstrip.io_out[5] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[5] PACKAGE_PIN=pmod1_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[6] D_OUT_0=mod_ledstrip.io_out[6] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[6] PACKAGE_PIN=pmod1_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[7] D_OUT_0=mod_ledstrip.io_out[7] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[7] PACKAGE_PIN=pmod1_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[8] D_OUT_0=mod_ledstrip.io_out[8] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[8] PACKAGE_PIN=pmod2_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=mod_ledstrip.io_in[9] D_OUT_0=mod_ledstrip.io_out[9] OUTPUT_ENABLE=$abc$57322$auto$wreduce.cc:445:run$6461[9] PACKAGE_PIN=pmod2_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:362|../../mod_gpio/mod_gpio.v:21"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[0] RADDR[1]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[1] RADDR[2]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[2] RADDR[3]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[3] RADDR[4]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[4] RADDR[5]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[5] RADDR[6]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[6] RADDR[7]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=cpu.resetn RDATA[0]=mod_ser0.recv_fifo.memory_dout[0] RDATA[1]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1DATA_16[1] RDATA[2]=mod_ser0.recv_fifo.memory_dout[1] RDATA[3]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1DATA_16[3] RDATA[4]=mod_ser0.recv_fifo.memory_dout[2] RDATA[5]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1DATA_16[5] RDATA[6]=mod_ser0.recv_fifo.memory_dout[3] RDATA[7]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1DATA_16[7] RDATA[8]=mod_ser0.recv_fifo.memory_dout[4] RDATA[9]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1DATA_16[9] RDATA[10]=mod_ser0.recv_fifo.memory_dout[5] RDATA[11]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1DATA_16[11] RDATA[12]=mod_ser0.recv_fifo.memory_dout[6] RDATA[13]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1DATA_16[13] RDATA[14]=mod_ser0.recv_fifo.memory_dout[7] RDATA[15]=$techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=mod_ser0.recv_fifo.wptr[0] WADDR[1]=mod_ser0.recv_fifo.wptr[1] WADDR[2]=mod_ser0.recv_fifo.wptr[2] WADDR[3]=mod_ser0.recv_fifo.wptr[3] WADDR[4]=mod_ser0.recv_fifo.wptr[4] WADDR[5]=mod_ser0.recv_fifo.wptr[5] WADDR[6]=mod_ser0.recv_fifo.wptr[6] WADDR[7]=mod_ser0.recv_fifo.wptr[7] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=cpu.resetn WDATA[0]=mod_ser0.recv_din[0] WDATA[1]=$undef WDATA[2]=mod_ser0.recv_din[1] WDATA[3]=$undef WDATA[4]=mod_ser0.recv_din[2] WDATA[5]=$undef WDATA[6]=mod_ser0.recv_din[3] WDATA[7]=$undef WDATA[8]=mod_ser0.recv_din[4] WDATA[9]=$undef WDATA[10]=mod_ser0.recv_din[5] WDATA[11]=$undef WDATA[12]=mod_ser0.recv_din[6] WDATA[13]=$undef WDATA[14]=mod_ser0.recv_din[7] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_IO D_IN_0=mod_ser0.rxd PACKAGE_PIN=pmod3_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:35"
.param PIN_TYPE 000001
.param PULLUP 0
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[0] RADDR[1]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[1] RADDR[2]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[2] RADDR[3]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[3] RADDR[4]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[4] RADDR[5]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[5] RADDR[6]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[6] RADDR[7]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=cpu.resetn RDATA[0]=mod_ser0.send_fifo.memory_dout[0] RDATA[1]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1DATA_16[1] RDATA[2]=mod_ser0.send_fifo.memory_dout[1] RDATA[3]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1DATA_16[3] RDATA[4]=mod_ser0.send_fifo.memory_dout[2] RDATA[5]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1DATA_16[5] RDATA[6]=mod_ser0.send_fifo.memory_dout[3] RDATA[7]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1DATA_16[7] RDATA[8]=mod_ser0.send_fifo.memory_dout[4] RDATA[9]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1DATA_16[9] RDATA[10]=mod_ser0.send_fifo.memory_dout[5] RDATA[11]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1DATA_16[11] RDATA[12]=mod_ser0.send_fifo.memory_dout[6] RDATA[13]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1DATA_16[13] RDATA[14]=mod_ser0.send_fifo.memory_dout[7] RDATA[15]=$techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=mod_ser0.send_fifo.wptr[0] WADDR[1]=mod_ser0.send_fifo.wptr[1] WADDR[2]=mod_ser0.send_fifo.wptr[2] WADDR[3]=mod_ser0.send_fifo.wptr[3] WADDR[4]=mod_ser0.send_fifo.wptr[4] WADDR[5]=mod_ser0.send_fifo.wptr[5] WADDR[6]=mod_ser0.send_fifo.wptr[6] WADDR[7]=mod_ser0.send_fifo.wptr[7] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=cpu.resetn WDATA[0]=mod_ser0.send_din[0] WDATA[1]=$undef WDATA[2]=mod_ser0.send_din[1] WDATA[3]=$undef WDATA[4]=mod_ser0.send_din[2] WDATA[5]=$undef WDATA[6]=mod_ser0.send_din[3] WDATA[7]=$undef WDATA[8]=mod_ser0.send_din[4] WDATA[9]=$undef WDATA[10]=mod_ser0.send_din[5] WDATA[11]=$undef WDATA[12]=mod_ser0.send_din[6] WDATA[13]=$undef WDATA[14]=mod_ser0.send_din[7] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_IO D_OUT_0=mod_ser0.txd PACKAGE_PIN=pmod3_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:318|../../mod_rs232/mod_rs232.v:43"
.param PIN_TYPE 011001
.param PULLUP 0
.gate SB_PLL40_2F_CORE BYPASS=$false LOCK=pll2_locked PLLOUTGLOBALA=clk PLLOUTGLOBALB=clk90 REFERENCECLK=CLKIN RESETB=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:78"
.param DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
.param DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
.param DIVF 0000000
.param DIVQ 101
.param DIVR 0100
.param FDA_FEEDBACK 1111
.param FDA_RELATIVE 1111
.param FEEDBACK_PATH "PHASE_AND_DELAY"
.param FILTER_RANGE 111
.param PLLOUT_SELECT_PORTA "SHIFTREG_0deg"
.param PLLOUT_SELECT_PORTB "SHIFTREG_90deg"
.param SHIFTREG_DIV_MODE 0
.gate SB_RAM40_4K MASK[0]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[1]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[2]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[3]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[4]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[5]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[6]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[7]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[8]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[9]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[10]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[11]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[12]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[13]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[14]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 MASK[15]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869 RADDR[0]=$abc$57322$auto$rtlil.cc:1754:Mux$6478[0] RADDR[1]=$abc$57322$auto$rtlil.cc:1754:Mux$6478[1] RADDR[2]=$abc$57322$auto$rtlil.cc:1754:Mux$6478[2] RADDR[3]=$abc$57322$auto$rtlil.cc:1754:Mux$6478[3] RADDR[4]=$abc$57322$auto$rtlil.cc:1754:Mux$6478[4] RADDR[5]=$abc$57322$auto$rtlil.cc:1754:Mux$6478[5] RADDR[6]=$abc$57322$auto$rtlil.cc:1754:Mux$6478[6] RADDR[7]=$abc$57322$auto$rtlil.cc:1754:Mux$6478[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=raspi_interface.fifo_recv.out_data_d[0] RDATA[1]=raspi_interface.fifo_recv.out_data_d[1] RDATA[2]=raspi_interface.fifo_recv.out_data_d[2] RDATA[3]=raspi_interface.fifo_recv.out_data_d[3] RDATA[4]=raspi_interface.fifo_recv.out_data_d[4] RDATA[5]=raspi_interface.fifo_recv.out_data_d[5] RDATA[6]=raspi_interface.fifo_recv.out_data_d[6] RDATA[7]=raspi_interface.fifo_recv.out_data_d[7] RDATA[8]=raspi_interface.fifo_recv.out_data_d[8] RDATA[9]=raspi_interface.fifo_recv.out_data_d[9] RDATA[10]=raspi_interface.fifo_recv.out_data_d[10] RDATA[11]=raspi_interface.fifo_recv.out_data_d[11] RDATA[12]=raspi_interface.fifo_recv.out_data_d[12] RDATA[13]=raspi_interface.fifo_recv.out_data_d[13] RDATA[14]=raspi_interface.fifo_recv.out_data_d[14] RDATA[15]=raspi_interface.fifo_recv.out_data_d[15] RE=$true WADDR[0]=raspi_interface.fifo_recv.in_ipos[0] WADDR[1]=raspi_interface.fifo_recv.in_ipos[1] WADDR[2]=raspi_interface.fifo_recv.in_ipos[2] WADDR[3]=raspi_interface.fifo_recv.in_ipos[3] WADDR[4]=raspi_interface.fifo_recv.in_ipos[4] WADDR[5]=raspi_interface.fifo_recv.in_ipos[5] WADDR[6]=raspi_interface.fifo_recv.in_ipos[6] WADDR[7]=raspi_interface.fifo_recv.in_ipos[7] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=raspi_interface.fifo_recv.in_clk WCLKE=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129 WDATA[0]=raspi_interface.fifo_recv.in_data[0] WDATA[1]=raspi_interface.fifo_recv.in_data[1] WDATA[2]=raspi_interface.fifo_recv.in_data[2] WDATA[3]=raspi_interface.fifo_recv.in_data[3] WDATA[4]=raspi_interface.fifo_recv.in_data[4] WDATA[5]=raspi_interface.fifo_recv.in_data[5] WDATA[6]=raspi_interface.fifo_recv.in_data[6] WDATA[7]=raspi_interface.fifo_recv.in_data[7] WDATA[8]=raspi_interface.raspi_din_ep[0] WDATA[9]=raspi_interface.raspi_din_ep[1] WDATA[10]=raspi_interface.raspi_din_ep[2] WDATA[11]=raspi_interface.raspi_din_ep[3] WDATA[12]=raspi_interface.raspi_din_ep[4] WDATA[13]=raspi_interface.raspi_din_ep[5] WDATA[14]=raspi_interface.raspi_din_ep[6] WDATA[15]=raspi_interface.raspi_din_ep[7] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[1]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[2]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[3]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[4]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[5]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[6]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[7]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[8]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[9]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[10]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[11]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[12]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[13]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[14]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 MASK[15]=$abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875 RADDR[0]=$abc$57322$auto$rtlil.cc:1754:Mux$6472[0] RADDR[1]=$abc$57322$auto$rtlil.cc:1754:Mux$6472[1] RADDR[2]=$abc$57322$auto$rtlil.cc:1754:Mux$6472[2] RADDR[3]=$abc$57322$auto$rtlil.cc:1754:Mux$6472[3] RADDR[4]=$abc$57322$auto$rtlil.cc:1754:Mux$6472[4] RADDR[5]=$abc$57322$auto$rtlil.cc:1754:Mux$6472[5] RADDR[6]=$abc$57322$auto$rtlil.cc:1754:Mux$6472[6] RADDR[7]=$abc$57322$auto$rtlil.cc:1754:Mux$6472[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=raspi_interface.fifo_recv.in_clk RCLKE=$true RDATA[0]=raspi_interface.fifo_send.out_data_d[0] RDATA[1]=raspi_interface.fifo_send.out_data_d[1] RDATA[2]=raspi_interface.fifo_send.out_data_d[2] RDATA[3]=raspi_interface.fifo_send.out_data_d[3] RDATA[4]=raspi_interface.fifo_send.out_data_d[4] RDATA[5]=raspi_interface.fifo_send.out_data_d[5] RDATA[6]=raspi_interface.fifo_send.out_data_d[6] RDATA[7]=raspi_interface.fifo_send.out_data_d[7] RDATA[8]=raspi_interface.fifo_send.out_data_d[8] RDATA[9]=raspi_interface.fifo_send.out_data_d[9] RDATA[10]=raspi_interface.fifo_send.out_data_d[10] RDATA[11]=raspi_interface.fifo_send.out_data_d[11] RDATA[12]=raspi_interface.fifo_send.out_data_d[12] RDATA[13]=raspi_interface.fifo_send.out_data_d[13] RDATA[14]=raspi_interface.fifo_send.out_data_d[14] RDATA[15]=raspi_interface.fifo_send.out_data_d[15] RE=$true WADDR[0]=raspi_interface.fifo_send.in_ipos[0] WADDR[1]=raspi_interface.fifo_send.in_ipos[1] WADDR[2]=raspi_interface.fifo_send.in_ipos[2] WADDR[3]=raspi_interface.fifo_send.in_ipos[3] WADDR[4]=raspi_interface.fifo_send.in_ipos[4] WADDR[5]=raspi_interface.fifo_send.in_ipos[5] WADDR[6]=raspi_interface.fifo_send.in_ipos[6] WADDR[7]=raspi_interface.fifo_send.in_ipos[7] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081 WDATA[0]=raspi_interface.send_tdata[0] WDATA[1]=raspi_interface.send_tdata[1] WDATA[2]=raspi_interface.send_tdata[2] WDATA[3]=raspi_interface.send_tdata[3] WDATA[4]=raspi_interface.send_tdata[4] WDATA[5]=raspi_interface.send_tdata[5] WDATA[6]=raspi_interface.send_tdata[6] WDATA[7]=raspi_interface.send_tdata[7] WDATA[8]=raspi_interface.send_epnum[0] WDATA[9]=send_ep2_valid WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_GB GLOBAL_BUFFER_OUTPUT=raspi_interface.fifo_recv.in_clk USER_SIGNAL_TO_GLOBAL_BUFFER=RASPI_40
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:36"
.gate SB_IO D_IN_0=raspi_interface.fifo_recv.in_data[0] D_OUT_0=raspi_interface.raspi_dout[0] OUTPUT_ENABLE=$abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y PACKAGE_PIN=RASPI_36
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:41"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=raspi_interface.fifo_recv.in_data[1] D_OUT_0=raspi_interface.raspi_dout[1] OUTPUT_ENABLE=$abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y PACKAGE_PIN=RASPI_35
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:41"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=raspi_interface.fifo_recv.in_data[2] D_OUT_0=raspi_interface.raspi_dout[2] OUTPUT_ENABLE=$abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y PACKAGE_PIN=RASPI_26
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:41"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=raspi_interface.fifo_recv.in_data[3] D_OUT_0=raspi_interface.raspi_dout[3] OUTPUT_ENABLE=$abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y PACKAGE_PIN=RASPI_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:41"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=raspi_interface.fifo_recv.in_data[4] D_OUT_0=raspi_interface.raspi_dout[4] OUTPUT_ENABLE=$abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y PACKAGE_PIN=RASPI_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:41"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=raspi_interface.fifo_recv.in_data[5] D_OUT_0=raspi_interface.raspi_dout[5] OUTPUT_ENABLE=$abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y PACKAGE_PIN=RASPI_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:41"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=raspi_interface.fifo_recv.in_data[6] D_OUT_0=raspi_interface.raspi_dout[6] OUTPUT_ENABLE=$abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y PACKAGE_PIN=RASPI_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:41"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=raspi_interface.fifo_recv.in_data[7] D_OUT_0=raspi_interface.raspi_dout[7] OUTPUT_ENABLE=$abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y PACKAGE_PIN=RASPI_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:41"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=raspi_interface.raspi_din[8] D_OUT_0=raspi_interface.raspi_dout[8] OUTPUT_ENABLE=$abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y PACKAGE_PIN=RASPI_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:167|../../common/icosoc_raspif.v:41"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[0] D_OUT_0=sram_dout[0] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D0
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[10] D_OUT_0=sram_dout[10] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D10
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[11] D_OUT_0=sram_dout[11] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D11
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[12] D_OUT_0=sram_dout[12] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D12
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[13] D_OUT_0=sram_dout[13] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D13
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[14] D_OUT_0=sram_dout[14] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D14
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[15] D_OUT_0=sram_dout[15] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D15
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[1] D_OUT_0=sram_dout[1] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D1
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[2] D_OUT_0=sram_dout[2] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D2
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[3] D_OUT_0=sram_dout[3] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D3
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[4] D_OUT_0=sram_dout[4] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D4
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[5] D_OUT_0=sram_dout[5] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D5
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[6] D_OUT_0=sram_dout[6] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D6
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[7] D_OUT_0=sram_dout[7] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D7
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[8] D_OUT_0=sram_dout[8] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D8
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=sram_din[9] D_OUT_0=sram_dout[9] OUTPUT_ENABLE=SRAM_OE PACKAGE_PIN=SRAM_D9
.attr module_not_derived 00000000000000000000000000000001
.attr src "icosoc.v:248"
.param PIN_TYPE 101001
.param PULLUP 0
.names mod_pwm0.pin C16
1 1
.names $false HRAM_CK
1 1
.names spiflash_cs SPI_FLASH_CS
1 1
.names spiflash_mosi SPI_FLASH_MOSI
1 1
.names spiflash_sclk SPI_FLASH_SCLK
1 1
.names $false SRAM_CE
1 1
.names CLKIN clk_100mhz
1 1
.names clk cpu.clk
1 1
.names cpu.mem_addr[0] cpu.dbg_mem_addr[0]
1 1
.names cpu.mem_addr[1] cpu.dbg_mem_addr[1]
1 1
.names cpu.mem_addr[2] cpu.dbg_mem_addr[2]
1 1
.names cpu.mem_addr[3] cpu.dbg_mem_addr[3]
1 1
.names cpu.mem_addr[4] cpu.dbg_mem_addr[4]
1 1
.names cpu.mem_addr[5] cpu.dbg_mem_addr[5]
1 1
.names cpu.mem_addr[6] cpu.dbg_mem_addr[6]
1 1
.names cpu.mem_addr[7] cpu.dbg_mem_addr[7]
1 1
.names cpu.mem_addr[8] cpu.dbg_mem_addr[8]
1 1
.names cpu.mem_addr[9] cpu.dbg_mem_addr[9]
1 1
.names cpu.mem_addr[10] cpu.dbg_mem_addr[10]
1 1
.names cpu.mem_addr[11] cpu.dbg_mem_addr[11]
1 1
.names cpu.mem_addr[12] cpu.dbg_mem_addr[12]
1 1
.names cpu.mem_addr[13] cpu.dbg_mem_addr[13]
1 1
.names cpu.mem_addr[14] cpu.dbg_mem_addr[14]
1 1
.names cpu.mem_addr[15] cpu.dbg_mem_addr[15]
1 1
.names cpu.mem_addr[16] cpu.dbg_mem_addr[16]
1 1
.names cpu.mem_addr[17] cpu.dbg_mem_addr[17]
1 1
.names cpu.mem_addr[18] cpu.dbg_mem_addr[18]
1 1
.names cpu.mem_addr[19] cpu.dbg_mem_addr[19]
1 1
.names cpu.mem_addr[20] cpu.dbg_mem_addr[20]
1 1
.names cpu.mem_addr[21] cpu.dbg_mem_addr[21]
1 1
.names cpu.mem_addr[22] cpu.dbg_mem_addr[22]
1 1
.names cpu.mem_addr[23] cpu.dbg_mem_addr[23]
1 1
.names cpu.mem_addr[24] cpu.dbg_mem_addr[24]
1 1
.names cpu.mem_addr[25] cpu.dbg_mem_addr[25]
1 1
.names cpu.mem_addr[26] cpu.dbg_mem_addr[26]
1 1
.names cpu.mem_addr[27] cpu.dbg_mem_addr[27]
1 1
.names cpu.mem_addr[28] cpu.dbg_mem_addr[28]
1 1
.names cpu.mem_addr[29] cpu.dbg_mem_addr[29]
1 1
.names cpu.mem_addr[30] cpu.dbg_mem_addr[30]
1 1
.names cpu.mem_addr[31] cpu.dbg_mem_addr[31]
1 1
.names cpu.mem_instr cpu.dbg_mem_instr
1 1
.names mem_rdata[0] cpu.dbg_mem_rdata[0]
1 1
.names mem_rdata[1] cpu.dbg_mem_rdata[1]
1 1
.names mem_rdata[2] cpu.dbg_mem_rdata[2]
1 1
.names mem_rdata[3] cpu.dbg_mem_rdata[3]
1 1
.names mem_rdata[4] cpu.dbg_mem_rdata[4]
1 1
.names mem_rdata[5] cpu.dbg_mem_rdata[5]
1 1
.names mem_rdata[6] cpu.dbg_mem_rdata[6]
1 1
.names mem_rdata[7] cpu.dbg_mem_rdata[7]
1 1
.names mem_rdata[8] cpu.dbg_mem_rdata[8]
1 1
.names mem_rdata[9] cpu.dbg_mem_rdata[9]
1 1
.names mem_rdata[10] cpu.dbg_mem_rdata[10]
1 1
.names mem_rdata[11] cpu.dbg_mem_rdata[11]
1 1
.names mem_rdata[12] cpu.dbg_mem_rdata[12]
1 1
.names mem_rdata[13] cpu.dbg_mem_rdata[13]
1 1
.names mem_rdata[14] cpu.dbg_mem_rdata[14]
1 1
.names mem_rdata[15] cpu.dbg_mem_rdata[15]
1 1
.names mem_rdata[16] cpu.dbg_mem_rdata[16]
1 1
.names mem_rdata[17] cpu.dbg_mem_rdata[17]
1 1
.names mem_rdata[18] cpu.dbg_mem_rdata[18]
1 1
.names mem_rdata[19] cpu.dbg_mem_rdata[19]
1 1
.names mem_rdata[20] cpu.dbg_mem_rdata[20]
1 1
.names mem_rdata[21] cpu.dbg_mem_rdata[21]
1 1
.names mem_rdata[22] cpu.dbg_mem_rdata[22]
1 1
.names mem_rdata[23] cpu.dbg_mem_rdata[23]
1 1
.names mem_rdata[24] cpu.dbg_mem_rdata[24]
1 1
.names mem_rdata[25] cpu.dbg_mem_rdata[25]
1 1
.names mem_rdata[26] cpu.dbg_mem_rdata[26]
1 1
.names mem_rdata[27] cpu.dbg_mem_rdata[27]
1 1
.names mem_rdata[28] cpu.dbg_mem_rdata[28]
1 1
.names mem_rdata[29] cpu.dbg_mem_rdata[29]
1 1
.names mem_rdata[30] cpu.dbg_mem_rdata[30]
1 1
.names mem_rdata[31] cpu.dbg_mem_rdata[31]
1 1
.names mem_ready cpu.dbg_mem_ready
1 1
.names cpu.mem_valid cpu.dbg_mem_valid
1 1
.names cpu.mem_wdata[0] cpu.dbg_mem_wdata[0]
1 1
.names cpu.mem_wdata[1] cpu.dbg_mem_wdata[1]
1 1
.names cpu.mem_wdata[2] cpu.dbg_mem_wdata[2]
1 1
.names cpu.mem_wdata[3] cpu.dbg_mem_wdata[3]
1 1
.names cpu.mem_wdata[4] cpu.dbg_mem_wdata[4]
1 1
.names cpu.mem_wdata[5] cpu.dbg_mem_wdata[5]
1 1
.names cpu.mem_wdata[6] cpu.dbg_mem_wdata[6]
1 1
.names cpu.mem_wdata[7] cpu.dbg_mem_wdata[7]
1 1
.names cpu.mem_wdata[8] cpu.dbg_mem_wdata[8]
1 1
.names cpu.mem_wdata[9] cpu.dbg_mem_wdata[9]
1 1
.names cpu.mem_wdata[10] cpu.dbg_mem_wdata[10]
1 1
.names cpu.mem_wdata[11] cpu.dbg_mem_wdata[11]
1 1
.names cpu.mem_wdata[12] cpu.dbg_mem_wdata[12]
1 1
.names cpu.mem_wdata[13] cpu.dbg_mem_wdata[13]
1 1
.names cpu.mem_wdata[14] cpu.dbg_mem_wdata[14]
1 1
.names cpu.mem_wdata[15] cpu.dbg_mem_wdata[15]
1 1
.names cpu.mem_wdata[16] cpu.dbg_mem_wdata[16]
1 1
.names cpu.mem_wdata[17] cpu.dbg_mem_wdata[17]
1 1
.names cpu.mem_wdata[18] cpu.dbg_mem_wdata[18]
1 1
.names cpu.mem_wdata[19] cpu.dbg_mem_wdata[19]
1 1
.names cpu.mem_wdata[20] cpu.dbg_mem_wdata[20]
1 1
.names cpu.mem_wdata[21] cpu.dbg_mem_wdata[21]
1 1
.names cpu.mem_wdata[22] cpu.dbg_mem_wdata[22]
1 1
.names cpu.mem_wdata[23] cpu.dbg_mem_wdata[23]
1 1
.names cpu.mem_wdata[24] cpu.dbg_mem_wdata[24]
1 1
.names cpu.mem_wdata[25] cpu.dbg_mem_wdata[25]
1 1
.names cpu.mem_wdata[26] cpu.dbg_mem_wdata[26]
1 1
.names cpu.mem_wdata[27] cpu.dbg_mem_wdata[27]
1 1
.names cpu.mem_wdata[28] cpu.dbg_mem_wdata[28]
1 1
.names cpu.mem_wdata[29] cpu.dbg_mem_wdata[29]
1 1
.names cpu.mem_wdata[30] cpu.dbg_mem_wdata[30]
1 1
.names cpu.mem_wdata[31] cpu.dbg_mem_wdata[31]
1 1
.names cpu.mem_wstrb[0] cpu.dbg_mem_wstrb[0]
1 1
.names cpu.mem_wstrb[1] cpu.dbg_mem_wstrb[1]
1 1
.names cpu.mem_wstrb[2] cpu.dbg_mem_wstrb[2]
1 1
.names cpu.mem_wstrb[3] cpu.dbg_mem_wstrb[3]
1 1
.names $false cpu.mem_la_addr[0]
1 1
.names $false cpu.mem_la_addr[1]
1 1
.names cpu.reg_op2[0] cpu.mem_la_wdata[0]
1 1
.names cpu.reg_op2[1] cpu.mem_la_wdata[1]
1 1
.names cpu.reg_op2[2] cpu.mem_la_wdata[2]
1 1
.names cpu.reg_op2[3] cpu.mem_la_wdata[3]
1 1
.names cpu.reg_op2[4] cpu.mem_la_wdata[4]
1 1
.names cpu.reg_op2[5] cpu.mem_la_wdata[5]
1 1
.names cpu.reg_op2[6] cpu.mem_la_wdata[6]
1 1
.names cpu.reg_op2[7] cpu.mem_la_wdata[7]
1 1
.names mem_rdata[0] cpu.mem_rdata[0]
1 1
.names mem_rdata[1] cpu.mem_rdata[1]
1 1
.names mem_rdata[2] cpu.mem_rdata[2]
1 1
.names mem_rdata[3] cpu.mem_rdata[3]
1 1
.names mem_rdata[4] cpu.mem_rdata[4]
1 1
.names mem_rdata[5] cpu.mem_rdata[5]
1 1
.names mem_rdata[6] cpu.mem_rdata[6]
1 1
.names mem_rdata[7] cpu.mem_rdata[7]
1 1
.names mem_rdata[8] cpu.mem_rdata[8]
1 1
.names mem_rdata[9] cpu.mem_rdata[9]
1 1
.names mem_rdata[10] cpu.mem_rdata[10]
1 1
.names mem_rdata[11] cpu.mem_rdata[11]
1 1
.names mem_rdata[12] cpu.mem_rdata[12]
1 1
.names mem_rdata[13] cpu.mem_rdata[13]
1 1
.names mem_rdata[14] cpu.mem_rdata[14]
1 1
.names mem_rdata[15] cpu.mem_rdata[15]
1 1
.names mem_rdata[16] cpu.mem_rdata[16]
1 1
.names mem_rdata[17] cpu.mem_rdata[17]
1 1
.names mem_rdata[18] cpu.mem_rdata[18]
1 1
.names mem_rdata[19] cpu.mem_rdata[19]
1 1
.names mem_rdata[20] cpu.mem_rdata[20]
1 1
.names mem_rdata[21] cpu.mem_rdata[21]
1 1
.names mem_rdata[22] cpu.mem_rdata[22]
1 1
.names mem_rdata[23] cpu.mem_rdata[23]
1 1
.names mem_rdata[24] cpu.mem_rdata[24]
1 1
.names mem_rdata[25] cpu.mem_rdata[25]
1 1
.names mem_rdata[26] cpu.mem_rdata[26]
1 1
.names mem_rdata[27] cpu.mem_rdata[27]
1 1
.names mem_rdata[28] cpu.mem_rdata[28]
1 1
.names mem_rdata[29] cpu.mem_rdata[29]
1 1
.names mem_rdata[30] cpu.mem_rdata[30]
1 1
.names mem_rdata[31] cpu.mem_rdata[31]
1 1
.names mem_ready cpu.mem_ready
1 1
.names $undef cpu.next_pc[0]
1 1
.names cpu.reg_op1[0] cpu.pcpi_rs1[0]
1 1
.names cpu.reg_op1[1] cpu.pcpi_rs1[1]
1 1
.names cpu.reg_op1[2] cpu.pcpi_rs1[2]
1 1
.names cpu.reg_op1[3] cpu.pcpi_rs1[3]
1 1
.names cpu.reg_op1[4] cpu.pcpi_rs1[4]
1 1
.names cpu.reg_op1[5] cpu.pcpi_rs1[5]
1 1
.names cpu.reg_op1[6] cpu.pcpi_rs1[6]
1 1
.names cpu.reg_op1[7] cpu.pcpi_rs1[7]
1 1
.names cpu.reg_op1[8] cpu.pcpi_rs1[8]
1 1
.names cpu.reg_op1[9] cpu.pcpi_rs1[9]
1 1
.names cpu.reg_op1[10] cpu.pcpi_rs1[10]
1 1
.names cpu.reg_op1[11] cpu.pcpi_rs1[11]
1 1
.names cpu.reg_op1[12] cpu.pcpi_rs1[12]
1 1
.names cpu.reg_op1[13] cpu.pcpi_rs1[13]
1 1
.names cpu.reg_op1[14] cpu.pcpi_rs1[14]
1 1
.names cpu.reg_op1[15] cpu.pcpi_rs1[15]
1 1
.names cpu.reg_op1[16] cpu.pcpi_rs1[16]
1 1
.names cpu.reg_op1[17] cpu.pcpi_rs1[17]
1 1
.names cpu.reg_op1[18] cpu.pcpi_rs1[18]
1 1
.names cpu.reg_op1[19] cpu.pcpi_rs1[19]
1 1
.names cpu.reg_op1[20] cpu.pcpi_rs1[20]
1 1
.names cpu.reg_op1[21] cpu.pcpi_rs1[21]
1 1
.names cpu.reg_op1[22] cpu.pcpi_rs1[22]
1 1
.names cpu.reg_op1[23] cpu.pcpi_rs1[23]
1 1
.names cpu.reg_op1[24] cpu.pcpi_rs1[24]
1 1
.names cpu.reg_op1[25] cpu.pcpi_rs1[25]
1 1
.names cpu.reg_op1[26] cpu.pcpi_rs1[26]
1 1
.names cpu.reg_op1[27] cpu.pcpi_rs1[27]
1 1
.names cpu.reg_op1[28] cpu.pcpi_rs1[28]
1 1
.names cpu.reg_op1[29] cpu.pcpi_rs1[29]
1 1
.names cpu.reg_op1[30] cpu.pcpi_rs1[30]
1 1
.names cpu.reg_op1[31] cpu.pcpi_rs1[31]
1 1
.names cpu.reg_op2[0] cpu.pcpi_rs2[0]
1 1
.names cpu.reg_op2[1] cpu.pcpi_rs2[1]
1 1
.names cpu.reg_op2[2] cpu.pcpi_rs2[2]
1 1
.names cpu.reg_op2[3] cpu.pcpi_rs2[3]
1 1
.names cpu.reg_op2[4] cpu.pcpi_rs2[4]
1 1
.names cpu.reg_op2[5] cpu.pcpi_rs2[5]
1 1
.names cpu.reg_op2[6] cpu.pcpi_rs2[6]
1 1
.names cpu.reg_op2[7] cpu.pcpi_rs2[7]
1 1
.names cpu.reg_op2[8] cpu.pcpi_rs2[8]
1 1
.names cpu.reg_op2[9] cpu.pcpi_rs2[9]
1 1
.names cpu.reg_op2[10] cpu.pcpi_rs2[10]
1 1
.names cpu.reg_op2[11] cpu.pcpi_rs2[11]
1 1
.names cpu.reg_op2[12] cpu.pcpi_rs2[12]
1 1
.names cpu.reg_op2[13] cpu.pcpi_rs2[13]
1 1
.names cpu.reg_op2[14] cpu.pcpi_rs2[14]
1 1
.names cpu.reg_op2[15] cpu.pcpi_rs2[15]
1 1
.names cpu.reg_op2[16] cpu.pcpi_rs2[16]
1 1
.names cpu.reg_op2[17] cpu.pcpi_rs2[17]
1 1
.names cpu.reg_op2[18] cpu.pcpi_rs2[18]
1 1
.names cpu.reg_op2[19] cpu.pcpi_rs2[19]
1 1
.names cpu.reg_op2[20] cpu.pcpi_rs2[20]
1 1
.names cpu.reg_op2[21] cpu.pcpi_rs2[21]
1 1
.names cpu.reg_op2[22] cpu.pcpi_rs2[22]
1 1
.names cpu.reg_op2[23] cpu.pcpi_rs2[23]
1 1
.names cpu.reg_op2[24] cpu.pcpi_rs2[24]
1 1
.names cpu.reg_op2[25] cpu.pcpi_rs2[25]
1 1
.names cpu.reg_op2[26] cpu.pcpi_rs2[26]
1 1
.names cpu.reg_op2[27] cpu.pcpi_rs2[27]
1 1
.names cpu.reg_op2[28] cpu.pcpi_rs2[28]
1 1
.names cpu.reg_op2[29] cpu.pcpi_rs2[29]
1 1
.names cpu.reg_op2[30] cpu.pcpi_rs2[30]
1 1
.names cpu.reg_op2[31] cpu.pcpi_rs2[31]
1 1
.names cpu.trap cpu_trap
1 1
.names cpu.resetn debug_data[0]
1 1
.names cpu.mem_wstrb[3] debug_data[1]
1 1
.names cpu.mem_wstrb[2] debug_data[2]
1 1
.names cpu.mem_wstrb[1] debug_data[3]
1 1
.names cpu.mem_wstrb[0] debug_data[4]
1 1
.names cpu.mem_valid debug_data[5]
1 1
.names mem_ready debug_data[6]
1 1
.names cpu.mem_instr debug_data[7]
1 1
.names cpu.mem_addr[31] debug_data[9]
1 1
.names cpu.mem_addr[30] debug_data[10]
1 1
.names cpu.mem_addr[29] debug_data[11]
1 1
.names cpu.mem_addr[28] debug_data[12]
1 1
.names cpu.mem_addr[17] debug_data[13]
1 1
.names cpu.mem_addr[16] debug_data[14]
1 1
.names cpu.mem_addr[15] debug_data[15]
1 1
.names cpu.mem_addr[14] debug_data[16]
1 1
.names cpu.mem_addr[13] debug_data[17]
1 1
.names cpu.mem_addr[12] debug_data[18]
1 1
.names cpu.mem_addr[11] debug_data[19]
1 1
.names cpu.mem_addr[10] debug_data[20]
1 1
.names cpu.mem_addr[9] debug_data[21]
1 1
.names cpu.mem_addr[8] debug_data[22]
1 1
.names cpu.mem_addr[7] debug_data[23]
1 1
.names cpu.mem_addr[6] debug_data[24]
1 1
.names cpu.mem_addr[5] debug_data[25]
1 1
.names cpu.mem_addr[4] debug_data[26]
1 1
.names cpu.mem_addr[3] debug_data[27]
1 1
.names cpu.mem_addr[2] debug_data[28]
1 1
.names cpu.mem_addr[1] debug_data[29]
1 1
.names cpu.mem_addr[0] debug_data[30]
1 1
.names clk debugger.clk
1 1
.names cpu.resetn debugger.data[0]
1 1
.names cpu.mem_wstrb[3] debugger.data[1]
1 1
.names cpu.mem_wstrb[2] debugger.data[2]
1 1
.names cpu.mem_wstrb[1] debugger.data[3]
1 1
.names cpu.mem_wstrb[0] debugger.data[4]
1 1
.names cpu.mem_valid debugger.data[5]
1 1
.names mem_ready debugger.data[6]
1 1
.names cpu.mem_instr debugger.data[7]
1 1
.names debug_data[8] debugger.data[8]
1 1
.names cpu.mem_addr[31] debugger.data[9]
1 1
.names cpu.mem_addr[30] debugger.data[10]
1 1
.names cpu.mem_addr[29] debugger.data[11]
1 1
.names cpu.mem_addr[28] debugger.data[12]
1 1
.names cpu.mem_addr[17] debugger.data[13]
1 1
.names cpu.mem_addr[16] debugger.data[14]
1 1
.names cpu.mem_addr[15] debugger.data[15]
1 1
.names cpu.mem_addr[14] debugger.data[16]
1 1
.names cpu.mem_addr[13] debugger.data[17]
1 1
.names cpu.mem_addr[12] debugger.data[18]
1 1
.names cpu.mem_addr[11] debugger.data[19]
1 1
.names cpu.mem_addr[10] debugger.data[20]
1 1
.names cpu.mem_addr[9] debugger.data[21]
1 1
.names cpu.mem_addr[8] debugger.data[22]
1 1
.names cpu.mem_addr[7] debugger.data[23]
1 1
.names cpu.mem_addr[6] debugger.data[24]
1 1
.names cpu.mem_addr[5] debugger.data[25]
1 1
.names cpu.mem_addr[4] debugger.data[26]
1 1
.names cpu.mem_addr[3] debugger.data[27]
1 1
.names cpu.mem_addr[2] debugger.data[28]
1 1
.names cpu.mem_addr[1] debugger.data[29]
1 1
.names cpu.mem_addr[0] debugger.data[30]
1 1
.names cpu.resetn debugger.resetn
1 1
.names cpu.mem_addr[0] mem_addr[0]
1 1
.names cpu.mem_addr[1] mem_addr[1]
1 1
.names cpu.mem_addr[2] mem_addr[2]
1 1
.names cpu.mem_addr[3] mem_addr[3]
1 1
.names cpu.mem_addr[4] mem_addr[4]
1 1
.names cpu.mem_addr[5] mem_addr[5]
1 1
.names cpu.mem_addr[6] mem_addr[6]
1 1
.names cpu.mem_addr[7] mem_addr[7]
1 1
.names cpu.mem_addr[8] mem_addr[8]
1 1
.names cpu.mem_addr[9] mem_addr[9]
1 1
.names cpu.mem_addr[10] mem_addr[10]
1 1
.names cpu.mem_addr[11] mem_addr[11]
1 1
.names cpu.mem_addr[12] mem_addr[12]
1 1
.names cpu.mem_addr[13] mem_addr[13]
1 1
.names cpu.mem_addr[14] mem_addr[14]
1 1
.names cpu.mem_addr[15] mem_addr[15]
1 1
.names cpu.mem_addr[16] mem_addr[16]
1 1
.names cpu.mem_addr[17] mem_addr[17]
1 1
.names cpu.mem_addr[18] mem_addr[18]
1 1
.names cpu.mem_addr[19] mem_addr[19]
1 1
.names cpu.mem_addr[20] mem_addr[20]
1 1
.names cpu.mem_addr[21] mem_addr[21]
1 1
.names cpu.mem_addr[22] mem_addr[22]
1 1
.names cpu.mem_addr[23] mem_addr[23]
1 1
.names cpu.mem_addr[24] mem_addr[24]
1 1
.names cpu.mem_addr[25] mem_addr[25]
1 1
.names cpu.mem_addr[26] mem_addr[26]
1 1
.names cpu.mem_addr[27] mem_addr[27]
1 1
.names cpu.mem_addr[28] mem_addr[28]
1 1
.names cpu.mem_addr[29] mem_addr[29]
1 1
.names cpu.mem_addr[30] mem_addr[30]
1 1
.names cpu.mem_addr[31] mem_addr[31]
1 1
.names cpu.mem_instr mem_instr
1 1
.names cpu.mem_valid mem_valid
1 1
.names cpu.mem_wdata[0] mem_wdata[0]
1 1
.names cpu.mem_wdata[1] mem_wdata[1]
1 1
.names cpu.mem_wdata[2] mem_wdata[2]
1 1
.names cpu.mem_wdata[3] mem_wdata[3]
1 1
.names cpu.mem_wdata[4] mem_wdata[4]
1 1
.names cpu.mem_wdata[5] mem_wdata[5]
1 1
.names cpu.mem_wdata[6] mem_wdata[6]
1 1
.names cpu.mem_wdata[7] mem_wdata[7]
1 1
.names cpu.mem_wdata[8] mem_wdata[8]
1 1
.names cpu.mem_wdata[9] mem_wdata[9]
1 1
.names cpu.mem_wdata[10] mem_wdata[10]
1 1
.names cpu.mem_wdata[11] mem_wdata[11]
1 1
.names cpu.mem_wdata[12] mem_wdata[12]
1 1
.names cpu.mem_wdata[13] mem_wdata[13]
1 1
.names cpu.mem_wdata[14] mem_wdata[14]
1 1
.names cpu.mem_wdata[15] mem_wdata[15]
1 1
.names cpu.mem_wdata[16] mem_wdata[16]
1 1
.names cpu.mem_wdata[17] mem_wdata[17]
1 1
.names cpu.mem_wdata[18] mem_wdata[18]
1 1
.names cpu.mem_wdata[19] mem_wdata[19]
1 1
.names cpu.mem_wdata[20] mem_wdata[20]
1 1
.names cpu.mem_wdata[21] mem_wdata[21]
1 1
.names cpu.mem_wdata[22] mem_wdata[22]
1 1
.names cpu.mem_wdata[23] mem_wdata[23]
1 1
.names cpu.mem_wdata[24] mem_wdata[24]
1 1
.names cpu.mem_wdata[25] mem_wdata[25]
1 1
.names cpu.mem_wdata[26] mem_wdata[26]
1 1
.names cpu.mem_wdata[27] mem_wdata[27]
1 1
.names cpu.mem_wdata[28] mem_wdata[28]
1 1
.names cpu.mem_wdata[29] mem_wdata[29]
1 1
.names cpu.mem_wdata[30] mem_wdata[30]
1 1
.names cpu.mem_wdata[31] mem_wdata[31]
1 1
.names cpu.mem_wstrb[0] mem_wstrb[0]
1 1
.names cpu.mem_wstrb[1] mem_wstrb[1]
1 1
.names cpu.mem_wstrb[2] mem_wstrb[2]
1 1
.names cpu.mem_wstrb[3] mem_wstrb[3]
1 1
.names pmod1_1 mod_ledstrip.IO[0]
1 1
.names pmod1_2 mod_ledstrip.IO[1]
1 1
.names pmod1_3 mod_ledstrip.IO[2]
1 1
.names pmod1_4 mod_ledstrip.IO[3]
1 1
.names pmod1_7 mod_ledstrip.IO[4]
1 1
.names pmod1_8 mod_ledstrip.IO[5]
1 1
.names pmod1_9 mod_ledstrip.IO[6]
1 1
.names pmod1_10 mod_ledstrip.IO[7]
1 1
.names pmod2_1 mod_ledstrip.IO[8]
1 1
.names pmod2_2 mod_ledstrip.IO[9]
1 1
.names pmod2_3 mod_ledstrip.IO[10]
1 1
.names pmod2_4 mod_ledstrip.IO[11]
1 1
.names pmod2_7 mod_ledstrip.IO[12]
1 1
.names pmod2_8 mod_ledstrip.IO[13]
1 1
.names pmod2_9 mod_ledstrip.IO[14]
1 1
.names pmod2_10 mod_ledstrip.IO[15]
1 1
.names clk mod_ledstrip.clk
1 1
.names mod_ser0_ctrl_addr[0] mod_ledstrip.ctrl_addr[0]
1 1
.names mod_ser0_ctrl_addr[1] mod_ledstrip.ctrl_addr[1]
1 1
.names SRAM_A1 mod_ledstrip.ctrl_addr[2]
1 1
.names SRAM_A2 mod_ledstrip.ctrl_addr[3]
1 1
.names SRAM_A3 mod_ledstrip.ctrl_addr[4]
1 1
.names SRAM_A4 mod_ledstrip.ctrl_addr[5]
1 1
.names SRAM_A5 mod_ledstrip.ctrl_addr[6]
1 1
.names SRAM_A6 mod_ledstrip.ctrl_addr[7]
1 1
.names SRAM_A7 mod_ledstrip.ctrl_addr[8]
1 1
.names SRAM_A8 mod_ledstrip.ctrl_addr[9]
1 1
.names SRAM_A9 mod_ledstrip.ctrl_addr[10]
1 1
.names SRAM_A10 mod_ledstrip.ctrl_addr[11]
1 1
.names SRAM_A11 mod_ledstrip.ctrl_addr[12]
1 1
.names SRAM_A12 mod_ledstrip.ctrl_addr[13]
1 1
.names SRAM_A13 mod_ledstrip.ctrl_addr[14]
1 1
.names SRAM_A14 mod_ledstrip.ctrl_addr[15]
1 1
.names mod_ledstrip_ctrl_rd mod_ledstrip.ctrl_rd
1 1
.names $false mod_ledstrip.ctrl_rdat[16]
1 1
.names $false mod_ledstrip.ctrl_rdat[17]
1 1
.names $false mod_ledstrip.ctrl_rdat[18]
1 1
.names $false mod_ledstrip.ctrl_rdat[19]
1 1
.names $false mod_ledstrip.ctrl_rdat[20]
1 1
.names $false mod_ledstrip.ctrl_rdat[21]
1 1
.names $false mod_ledstrip.ctrl_rdat[22]
1 1
.names $false mod_ledstrip.ctrl_rdat[23]
1 1
.names $false mod_ledstrip.ctrl_rdat[24]
1 1
.names $false mod_ledstrip.ctrl_rdat[25]
1 1
.names $false mod_ledstrip.ctrl_rdat[26]
1 1
.names $false mod_ledstrip.ctrl_rdat[27]
1 1
.names $false mod_ledstrip.ctrl_rdat[28]
1 1
.names $false mod_ledstrip.ctrl_rdat[29]
1 1
.names $false mod_ledstrip.ctrl_rdat[30]
1 1
.names $false mod_ledstrip.ctrl_rdat[31]
1 1
.names mod_ser0_ctrl_wdat[0] mod_ledstrip.ctrl_wdat[0]
1 1
.names mod_ser0_ctrl_wdat[1] mod_ledstrip.ctrl_wdat[1]
1 1
.names mod_ser0_ctrl_wdat[2] mod_ledstrip.ctrl_wdat[2]
1 1
.names mod_ser0_ctrl_wdat[3] mod_ledstrip.ctrl_wdat[3]
1 1
.names mod_ser0_ctrl_wdat[4] mod_ledstrip.ctrl_wdat[4]
1 1
.names mod_ser0_ctrl_wdat[5] mod_ledstrip.ctrl_wdat[5]
1 1
.names mod_ser0_ctrl_wdat[6] mod_ledstrip.ctrl_wdat[6]
1 1
.names mod_ser0_ctrl_wdat[7] mod_ledstrip.ctrl_wdat[7]
1 1
.names mod_ser0_ctrl_wdat[8] mod_ledstrip.ctrl_wdat[8]
1 1
.names mod_ser0_ctrl_wdat[9] mod_ledstrip.ctrl_wdat[9]
1 1
.names mod_ser0_ctrl_wdat[10] mod_ledstrip.ctrl_wdat[10]
1 1
.names mod_ser0_ctrl_wdat[11] mod_ledstrip.ctrl_wdat[11]
1 1
.names mod_ser0_ctrl_wdat[12] mod_ledstrip.ctrl_wdat[12]
1 1
.names mod_ser0_ctrl_wdat[13] mod_ledstrip.ctrl_wdat[13]
1 1
.names mod_ser0_ctrl_wdat[14] mod_ledstrip.ctrl_wdat[14]
1 1
.names mod_ser0_ctrl_wdat[15] mod_ledstrip.ctrl_wdat[15]
1 1
.names mod_ser0_ctrl_wdat[16] mod_ledstrip.ctrl_wdat[16]
1 1
.names mod_ser0_ctrl_wdat[17] mod_ledstrip.ctrl_wdat[17]
1 1
.names mod_ser0_ctrl_wdat[18] mod_ledstrip.ctrl_wdat[18]
1 1
.names mod_ser0_ctrl_wdat[19] mod_ledstrip.ctrl_wdat[19]
1 1
.names mod_ser0_ctrl_wdat[20] mod_ledstrip.ctrl_wdat[20]
1 1
.names mod_ser0_ctrl_wdat[21] mod_ledstrip.ctrl_wdat[21]
1 1
.names mod_ser0_ctrl_wdat[22] mod_ledstrip.ctrl_wdat[22]
1 1
.names mod_ser0_ctrl_wdat[23] mod_ledstrip.ctrl_wdat[23]
1 1
.names mod_ser0_ctrl_wdat[24] mod_ledstrip.ctrl_wdat[24]
1 1
.names mod_ser0_ctrl_wdat[25] mod_ledstrip.ctrl_wdat[25]
1 1
.names mod_ser0_ctrl_wdat[26] mod_ledstrip.ctrl_wdat[26]
1 1
.names mod_ser0_ctrl_wdat[27] mod_ledstrip.ctrl_wdat[27]
1 1
.names mod_ser0_ctrl_wdat[28] mod_ledstrip.ctrl_wdat[28]
1 1
.names mod_ser0_ctrl_wdat[29] mod_ledstrip.ctrl_wdat[29]
1 1
.names mod_ser0_ctrl_wdat[30] mod_ledstrip.ctrl_wdat[30]
1 1
.names mod_ser0_ctrl_wdat[31] mod_ledstrip.ctrl_wdat[31]
1 1
.names mod_ledstrip_ctrl_wr[0] mod_ledstrip.ctrl_wr[0]
1 1
.names mod_ledstrip_ctrl_wr[1] mod_ledstrip.ctrl_wr[1]
1 1
.names mod_ledstrip_ctrl_wr[2] mod_ledstrip.ctrl_wr[2]
1 1
.names mod_ledstrip_ctrl_wr[3] mod_ledstrip.ctrl_wr[3]
1 1
.names cpu.resetn mod_ledstrip.resetn
1 1
.names mod_ser0_ctrl_addr[0] mod_ledstrip_ctrl_addr[0]
1 1
.names mod_ser0_ctrl_addr[1] mod_ledstrip_ctrl_addr[1]
1 1
.names SRAM_A1 mod_ledstrip_ctrl_addr[2]
1 1
.names SRAM_A2 mod_ledstrip_ctrl_addr[3]
1 1
.names SRAM_A3 mod_ledstrip_ctrl_addr[4]
1 1
.names SRAM_A4 mod_ledstrip_ctrl_addr[5]
1 1
.names SRAM_A5 mod_ledstrip_ctrl_addr[6]
1 1
.names SRAM_A6 mod_ledstrip_ctrl_addr[7]
1 1
.names SRAM_A7 mod_ledstrip_ctrl_addr[8]
1 1
.names SRAM_A8 mod_ledstrip_ctrl_addr[9]
1 1
.names SRAM_A9 mod_ledstrip_ctrl_addr[10]
1 1
.names SRAM_A10 mod_ledstrip_ctrl_addr[11]
1 1
.names SRAM_A11 mod_ledstrip_ctrl_addr[12]
1 1
.names SRAM_A12 mod_ledstrip_ctrl_addr[13]
1 1
.names SRAM_A13 mod_ledstrip_ctrl_addr[14]
1 1
.names SRAM_A14 mod_ledstrip_ctrl_addr[15]
1 1
.names mod_ledstrip.ctrl_done mod_ledstrip_ctrl_done
1 1
.names mod_ledstrip.ctrl_rdat[0] mod_ledstrip_ctrl_rdat[0]
1 1
.names mod_ledstrip.ctrl_rdat[1] mod_ledstrip_ctrl_rdat[1]
1 1
.names mod_ledstrip.ctrl_rdat[2] mod_ledstrip_ctrl_rdat[2]
1 1
.names mod_ledstrip.ctrl_rdat[3] mod_ledstrip_ctrl_rdat[3]
1 1
.names mod_ledstrip.ctrl_rdat[4] mod_ledstrip_ctrl_rdat[4]
1 1
.names mod_ledstrip.ctrl_rdat[5] mod_ledstrip_ctrl_rdat[5]
1 1
.names mod_ledstrip.ctrl_rdat[6] mod_ledstrip_ctrl_rdat[6]
1 1
.names mod_ledstrip.ctrl_rdat[7] mod_ledstrip_ctrl_rdat[7]
1 1
.names mod_ledstrip.ctrl_rdat[8] mod_ledstrip_ctrl_rdat[8]
1 1
.names mod_ledstrip.ctrl_rdat[9] mod_ledstrip_ctrl_rdat[9]
1 1
.names mod_ledstrip.ctrl_rdat[10] mod_ledstrip_ctrl_rdat[10]
1 1
.names mod_ledstrip.ctrl_rdat[11] mod_ledstrip_ctrl_rdat[11]
1 1
.names mod_ledstrip.ctrl_rdat[12] mod_ledstrip_ctrl_rdat[12]
1 1
.names mod_ledstrip.ctrl_rdat[13] mod_ledstrip_ctrl_rdat[13]
1 1
.names mod_ledstrip.ctrl_rdat[14] mod_ledstrip_ctrl_rdat[14]
1 1
.names mod_ledstrip.ctrl_rdat[15] mod_ledstrip_ctrl_rdat[15]
1 1
.names $false mod_ledstrip_ctrl_rdat[16]
1 1
.names $false mod_ledstrip_ctrl_rdat[17]
1 1
.names $false mod_ledstrip_ctrl_rdat[18]
1 1
.names $false mod_ledstrip_ctrl_rdat[19]
1 1
.names $false mod_ledstrip_ctrl_rdat[20]
1 1
.names $false mod_ledstrip_ctrl_rdat[21]
1 1
.names $false mod_ledstrip_ctrl_rdat[22]
1 1
.names $false mod_ledstrip_ctrl_rdat[23]
1 1
.names $false mod_ledstrip_ctrl_rdat[24]
1 1
.names $false mod_ledstrip_ctrl_rdat[25]
1 1
.names $false mod_ledstrip_ctrl_rdat[26]
1 1
.names $false mod_ledstrip_ctrl_rdat[27]
1 1
.names $false mod_ledstrip_ctrl_rdat[28]
1 1
.names $false mod_ledstrip_ctrl_rdat[29]
1 1
.names $false mod_ledstrip_ctrl_rdat[30]
1 1
.names $false mod_ledstrip_ctrl_rdat[31]
1 1
.names mod_ser0_ctrl_wdat[0] mod_ledstrip_ctrl_wdat[0]
1 1
.names mod_ser0_ctrl_wdat[1] mod_ledstrip_ctrl_wdat[1]
1 1
.names mod_ser0_ctrl_wdat[2] mod_ledstrip_ctrl_wdat[2]
1 1
.names mod_ser0_ctrl_wdat[3] mod_ledstrip_ctrl_wdat[3]
1 1
.names mod_ser0_ctrl_wdat[4] mod_ledstrip_ctrl_wdat[4]
1 1
.names mod_ser0_ctrl_wdat[5] mod_ledstrip_ctrl_wdat[5]
1 1
.names mod_ser0_ctrl_wdat[6] mod_ledstrip_ctrl_wdat[6]
1 1
.names mod_ser0_ctrl_wdat[7] mod_ledstrip_ctrl_wdat[7]
1 1
.names mod_ser0_ctrl_wdat[8] mod_ledstrip_ctrl_wdat[8]
1 1
.names mod_ser0_ctrl_wdat[9] mod_ledstrip_ctrl_wdat[9]
1 1
.names mod_ser0_ctrl_wdat[10] mod_ledstrip_ctrl_wdat[10]
1 1
.names mod_ser0_ctrl_wdat[11] mod_ledstrip_ctrl_wdat[11]
1 1
.names mod_ser0_ctrl_wdat[12] mod_ledstrip_ctrl_wdat[12]
1 1
.names mod_ser0_ctrl_wdat[13] mod_ledstrip_ctrl_wdat[13]
1 1
.names mod_ser0_ctrl_wdat[14] mod_ledstrip_ctrl_wdat[14]
1 1
.names mod_ser0_ctrl_wdat[15] mod_ledstrip_ctrl_wdat[15]
1 1
.names mod_ser0_ctrl_wdat[16] mod_ledstrip_ctrl_wdat[16]
1 1
.names mod_ser0_ctrl_wdat[17] mod_ledstrip_ctrl_wdat[17]
1 1
.names mod_ser0_ctrl_wdat[18] mod_ledstrip_ctrl_wdat[18]
1 1
.names mod_ser0_ctrl_wdat[19] mod_ledstrip_ctrl_wdat[19]
1 1
.names mod_ser0_ctrl_wdat[20] mod_ledstrip_ctrl_wdat[20]
1 1
.names mod_ser0_ctrl_wdat[21] mod_ledstrip_ctrl_wdat[21]
1 1
.names mod_ser0_ctrl_wdat[22] mod_ledstrip_ctrl_wdat[22]
1 1
.names mod_ser0_ctrl_wdat[23] mod_ledstrip_ctrl_wdat[23]
1 1
.names mod_ser0_ctrl_wdat[24] mod_ledstrip_ctrl_wdat[24]
1 1
.names mod_ser0_ctrl_wdat[25] mod_ledstrip_ctrl_wdat[25]
1 1
.names mod_ser0_ctrl_wdat[26] mod_ledstrip_ctrl_wdat[26]
1 1
.names mod_ser0_ctrl_wdat[27] mod_ledstrip_ctrl_wdat[27]
1 1
.names mod_ser0_ctrl_wdat[28] mod_ledstrip_ctrl_wdat[28]
1 1
.names mod_ser0_ctrl_wdat[29] mod_ledstrip_ctrl_wdat[29]
1 1
.names mod_ser0_ctrl_wdat[30] mod_ledstrip_ctrl_wdat[30]
1 1
.names mod_ser0_ctrl_wdat[31] mod_ledstrip_ctrl_wdat[31]
1 1
.names clk mod_pwm0.clk
1 1
.names mod_ser0_ctrl_addr[0] mod_pwm0.ctrl_addr[0]
1 1
.names mod_ser0_ctrl_addr[1] mod_pwm0.ctrl_addr[1]
1 1
.names SRAM_A1 mod_pwm0.ctrl_addr[2]
1 1
.names SRAM_A2 mod_pwm0.ctrl_addr[3]
1 1
.names SRAM_A3 mod_pwm0.ctrl_addr[4]
1 1
.names SRAM_A4 mod_pwm0.ctrl_addr[5]
1 1
.names SRAM_A5 mod_pwm0.ctrl_addr[6]
1 1
.names SRAM_A6 mod_pwm0.ctrl_addr[7]
1 1
.names SRAM_A7 mod_pwm0.ctrl_addr[8]
1 1
.names SRAM_A8 mod_pwm0.ctrl_addr[9]
1 1
.names SRAM_A9 mod_pwm0.ctrl_addr[10]
1 1
.names SRAM_A10 mod_pwm0.ctrl_addr[11]
1 1
.names SRAM_A11 mod_pwm0.ctrl_addr[12]
1 1
.names SRAM_A12 mod_pwm0.ctrl_addr[13]
1 1
.names SRAM_A13 mod_pwm0.ctrl_addr[14]
1 1
.names SRAM_A14 mod_pwm0.ctrl_addr[15]
1 1
.names mod_pwm0_ctrl_rd mod_pwm0.ctrl_rd
1 1
.names mod_ser0_ctrl_wdat[0] mod_pwm0.ctrl_wdat[0]
1 1
.names mod_ser0_ctrl_wdat[1] mod_pwm0.ctrl_wdat[1]
1 1
.names mod_ser0_ctrl_wdat[2] mod_pwm0.ctrl_wdat[2]
1 1
.names mod_ser0_ctrl_wdat[3] mod_pwm0.ctrl_wdat[3]
1 1
.names mod_ser0_ctrl_wdat[4] mod_pwm0.ctrl_wdat[4]
1 1
.names mod_ser0_ctrl_wdat[5] mod_pwm0.ctrl_wdat[5]
1 1
.names mod_ser0_ctrl_wdat[6] mod_pwm0.ctrl_wdat[6]
1 1
.names mod_ser0_ctrl_wdat[7] mod_pwm0.ctrl_wdat[7]
1 1
.names mod_ser0_ctrl_wdat[8] mod_pwm0.ctrl_wdat[8]
1 1
.names mod_ser0_ctrl_wdat[9] mod_pwm0.ctrl_wdat[9]
1 1
.names mod_ser0_ctrl_wdat[10] mod_pwm0.ctrl_wdat[10]
1 1
.names mod_ser0_ctrl_wdat[11] mod_pwm0.ctrl_wdat[11]
1 1
.names mod_ser0_ctrl_wdat[12] mod_pwm0.ctrl_wdat[12]
1 1
.names mod_ser0_ctrl_wdat[13] mod_pwm0.ctrl_wdat[13]
1 1
.names mod_ser0_ctrl_wdat[14] mod_pwm0.ctrl_wdat[14]
1 1
.names mod_ser0_ctrl_wdat[15] mod_pwm0.ctrl_wdat[15]
1 1
.names mod_ser0_ctrl_wdat[16] mod_pwm0.ctrl_wdat[16]
1 1
.names mod_ser0_ctrl_wdat[17] mod_pwm0.ctrl_wdat[17]
1 1
.names mod_ser0_ctrl_wdat[18] mod_pwm0.ctrl_wdat[18]
1 1
.names mod_ser0_ctrl_wdat[19] mod_pwm0.ctrl_wdat[19]
1 1
.names mod_ser0_ctrl_wdat[20] mod_pwm0.ctrl_wdat[20]
1 1
.names mod_ser0_ctrl_wdat[21] mod_pwm0.ctrl_wdat[21]
1 1
.names mod_ser0_ctrl_wdat[22] mod_pwm0.ctrl_wdat[22]
1 1
.names mod_ser0_ctrl_wdat[23] mod_pwm0.ctrl_wdat[23]
1 1
.names mod_ser0_ctrl_wdat[24] mod_pwm0.ctrl_wdat[24]
1 1
.names mod_ser0_ctrl_wdat[25] mod_pwm0.ctrl_wdat[25]
1 1
.names mod_ser0_ctrl_wdat[26] mod_pwm0.ctrl_wdat[26]
1 1
.names mod_ser0_ctrl_wdat[27] mod_pwm0.ctrl_wdat[27]
1 1
.names mod_ser0_ctrl_wdat[28] mod_pwm0.ctrl_wdat[28]
1 1
.names mod_ser0_ctrl_wdat[29] mod_pwm0.ctrl_wdat[29]
1 1
.names mod_ser0_ctrl_wdat[30] mod_pwm0.ctrl_wdat[30]
1 1
.names mod_ser0_ctrl_wdat[31] mod_pwm0.ctrl_wdat[31]
1 1
.names mod_pwm0_ctrl_wr[0] mod_pwm0.ctrl_wr[0]
1 1
.names mod_pwm0_ctrl_wr[1] mod_pwm0.ctrl_wr[1]
1 1
.names mod_pwm0_ctrl_wr[2] mod_pwm0.ctrl_wr[2]
1 1
.names mod_pwm0_ctrl_wr[3] mod_pwm0.ctrl_wr[3]
1 1
.names cpu.resetn mod_pwm0.resetn
1 1
.names mod_ser0_ctrl_addr[0] mod_pwm0_ctrl_addr[0]
1 1
.names mod_ser0_ctrl_addr[1] mod_pwm0_ctrl_addr[1]
1 1
.names SRAM_A1 mod_pwm0_ctrl_addr[2]
1 1
.names SRAM_A2 mod_pwm0_ctrl_addr[3]
1 1
.names SRAM_A3 mod_pwm0_ctrl_addr[4]
1 1
.names SRAM_A4 mod_pwm0_ctrl_addr[5]
1 1
.names SRAM_A5 mod_pwm0_ctrl_addr[6]
1 1
.names SRAM_A6 mod_pwm0_ctrl_addr[7]
1 1
.names SRAM_A7 mod_pwm0_ctrl_addr[8]
1 1
.names SRAM_A8 mod_pwm0_ctrl_addr[9]
1 1
.names SRAM_A9 mod_pwm0_ctrl_addr[10]
1 1
.names SRAM_A10 mod_pwm0_ctrl_addr[11]
1 1
.names SRAM_A11 mod_pwm0_ctrl_addr[12]
1 1
.names SRAM_A12 mod_pwm0_ctrl_addr[13]
1 1
.names SRAM_A13 mod_pwm0_ctrl_addr[14]
1 1
.names SRAM_A14 mod_pwm0_ctrl_addr[15]
1 1
.names mod_pwm0.ctrl_done mod_pwm0_ctrl_done
1 1
.names mod_pwm0.ctrl_rdat[0] mod_pwm0_ctrl_rdat[0]
1 1
.names mod_pwm0.ctrl_rdat[1] mod_pwm0_ctrl_rdat[1]
1 1
.names mod_pwm0.ctrl_rdat[2] mod_pwm0_ctrl_rdat[2]
1 1
.names mod_pwm0.ctrl_rdat[3] mod_pwm0_ctrl_rdat[3]
1 1
.names mod_pwm0.ctrl_rdat[4] mod_pwm0_ctrl_rdat[4]
1 1
.names mod_pwm0.ctrl_rdat[5] mod_pwm0_ctrl_rdat[5]
1 1
.names mod_pwm0.ctrl_rdat[6] mod_pwm0_ctrl_rdat[6]
1 1
.names mod_pwm0.ctrl_rdat[7] mod_pwm0_ctrl_rdat[7]
1 1
.names mod_pwm0.ctrl_rdat[8] mod_pwm0_ctrl_rdat[8]
1 1
.names mod_pwm0.ctrl_rdat[9] mod_pwm0_ctrl_rdat[9]
1 1
.names mod_pwm0.ctrl_rdat[10] mod_pwm0_ctrl_rdat[10]
1 1
.names mod_pwm0.ctrl_rdat[11] mod_pwm0_ctrl_rdat[11]
1 1
.names mod_pwm0.ctrl_rdat[12] mod_pwm0_ctrl_rdat[12]
1 1
.names mod_pwm0.ctrl_rdat[13] mod_pwm0_ctrl_rdat[13]
1 1
.names mod_pwm0.ctrl_rdat[14] mod_pwm0_ctrl_rdat[14]
1 1
.names mod_pwm0.ctrl_rdat[15] mod_pwm0_ctrl_rdat[15]
1 1
.names mod_pwm0.ctrl_rdat[16] mod_pwm0_ctrl_rdat[16]
1 1
.names mod_pwm0.ctrl_rdat[17] mod_pwm0_ctrl_rdat[17]
1 1
.names mod_pwm0.ctrl_rdat[18] mod_pwm0_ctrl_rdat[18]
1 1
.names mod_pwm0.ctrl_rdat[19] mod_pwm0_ctrl_rdat[19]
1 1
.names mod_pwm0.ctrl_rdat[20] mod_pwm0_ctrl_rdat[20]
1 1
.names mod_pwm0.ctrl_rdat[21] mod_pwm0_ctrl_rdat[21]
1 1
.names mod_pwm0.ctrl_rdat[22] mod_pwm0_ctrl_rdat[22]
1 1
.names mod_pwm0.ctrl_rdat[23] mod_pwm0_ctrl_rdat[23]
1 1
.names mod_pwm0.ctrl_rdat[24] mod_pwm0_ctrl_rdat[24]
1 1
.names mod_pwm0.ctrl_rdat[25] mod_pwm0_ctrl_rdat[25]
1 1
.names mod_pwm0.ctrl_rdat[26] mod_pwm0_ctrl_rdat[26]
1 1
.names mod_pwm0.ctrl_rdat[27] mod_pwm0_ctrl_rdat[27]
1 1
.names mod_pwm0.ctrl_rdat[28] mod_pwm0_ctrl_rdat[28]
1 1
.names mod_pwm0.ctrl_rdat[29] mod_pwm0_ctrl_rdat[29]
1 1
.names mod_pwm0.ctrl_rdat[30] mod_pwm0_ctrl_rdat[30]
1 1
.names mod_pwm0.ctrl_rdat[31] mod_pwm0_ctrl_rdat[31]
1 1
.names mod_ser0_ctrl_wdat[0] mod_pwm0_ctrl_wdat[0]
1 1
.names mod_ser0_ctrl_wdat[1] mod_pwm0_ctrl_wdat[1]
1 1
.names mod_ser0_ctrl_wdat[2] mod_pwm0_ctrl_wdat[2]
1 1
.names mod_ser0_ctrl_wdat[3] mod_pwm0_ctrl_wdat[3]
1 1
.names mod_ser0_ctrl_wdat[4] mod_pwm0_ctrl_wdat[4]
1 1
.names mod_ser0_ctrl_wdat[5] mod_pwm0_ctrl_wdat[5]
1 1
.names mod_ser0_ctrl_wdat[6] mod_pwm0_ctrl_wdat[6]
1 1
.names mod_ser0_ctrl_wdat[7] mod_pwm0_ctrl_wdat[7]
1 1
.names mod_ser0_ctrl_wdat[8] mod_pwm0_ctrl_wdat[8]
1 1
.names mod_ser0_ctrl_wdat[9] mod_pwm0_ctrl_wdat[9]
1 1
.names mod_ser0_ctrl_wdat[10] mod_pwm0_ctrl_wdat[10]
1 1
.names mod_ser0_ctrl_wdat[11] mod_pwm0_ctrl_wdat[11]
1 1
.names mod_ser0_ctrl_wdat[12] mod_pwm0_ctrl_wdat[12]
1 1
.names mod_ser0_ctrl_wdat[13] mod_pwm0_ctrl_wdat[13]
1 1
.names mod_ser0_ctrl_wdat[14] mod_pwm0_ctrl_wdat[14]
1 1
.names mod_ser0_ctrl_wdat[15] mod_pwm0_ctrl_wdat[15]
1 1
.names mod_ser0_ctrl_wdat[16] mod_pwm0_ctrl_wdat[16]
1 1
.names mod_ser0_ctrl_wdat[17] mod_pwm0_ctrl_wdat[17]
1 1
.names mod_ser0_ctrl_wdat[18] mod_pwm0_ctrl_wdat[18]
1 1
.names mod_ser0_ctrl_wdat[19] mod_pwm0_ctrl_wdat[19]
1 1
.names mod_ser0_ctrl_wdat[20] mod_pwm0_ctrl_wdat[20]
1 1
.names mod_ser0_ctrl_wdat[21] mod_pwm0_ctrl_wdat[21]
1 1
.names mod_ser0_ctrl_wdat[22] mod_pwm0_ctrl_wdat[22]
1 1
.names mod_ser0_ctrl_wdat[23] mod_pwm0_ctrl_wdat[23]
1 1
.names mod_ser0_ctrl_wdat[24] mod_pwm0_ctrl_wdat[24]
1 1
.names mod_ser0_ctrl_wdat[25] mod_pwm0_ctrl_wdat[25]
1 1
.names mod_ser0_ctrl_wdat[26] mod_pwm0_ctrl_wdat[26]
1 1
.names mod_ser0_ctrl_wdat[27] mod_pwm0_ctrl_wdat[27]
1 1
.names mod_ser0_ctrl_wdat[28] mod_pwm0_ctrl_wdat[28]
1 1
.names mod_ser0_ctrl_wdat[29] mod_pwm0_ctrl_wdat[29]
1 1
.names mod_ser0_ctrl_wdat[30] mod_pwm0_ctrl_wdat[30]
1 1
.names mod_ser0_ctrl_wdat[31] mod_pwm0_ctrl_wdat[31]
1 1
.names clk mod_ser0.clk
1 1
.names mod_ser0_ctrl_addr[0] mod_ser0.ctrl_addr[0]
1 1
.names mod_ser0_ctrl_addr[1] mod_ser0.ctrl_addr[1]
1 1
.names SRAM_A1 mod_ser0.ctrl_addr[2]
1 1
.names SRAM_A2 mod_ser0.ctrl_addr[3]
1 1
.names SRAM_A3 mod_ser0.ctrl_addr[4]
1 1
.names SRAM_A4 mod_ser0.ctrl_addr[5]
1 1
.names SRAM_A5 mod_ser0.ctrl_addr[6]
1 1
.names SRAM_A6 mod_ser0.ctrl_addr[7]
1 1
.names SRAM_A7 mod_ser0.ctrl_addr[8]
1 1
.names SRAM_A8 mod_ser0.ctrl_addr[9]
1 1
.names SRAM_A9 mod_ser0.ctrl_addr[10]
1 1
.names SRAM_A10 mod_ser0.ctrl_addr[11]
1 1
.names SRAM_A11 mod_ser0.ctrl_addr[12]
1 1
.names SRAM_A12 mod_ser0.ctrl_addr[13]
1 1
.names SRAM_A13 mod_ser0.ctrl_addr[14]
1 1
.names SRAM_A14 mod_ser0.ctrl_addr[15]
1 1
.names mod_ser0_ctrl_rd mod_ser0.ctrl_rd
1 1
.names $false mod_ser0.ctrl_rdat[8]
1 1
.names $false mod_ser0.ctrl_rdat[9]
1 1
.names $false mod_ser0.ctrl_rdat[10]
1 1
.names $false mod_ser0.ctrl_rdat[11]
1 1
.names $false mod_ser0.ctrl_rdat[12]
1 1
.names $false mod_ser0.ctrl_rdat[13]
1 1
.names $false mod_ser0.ctrl_rdat[14]
1 1
.names $false mod_ser0.ctrl_rdat[15]
1 1
.names $false mod_ser0.ctrl_rdat[16]
1 1
.names $false mod_ser0.ctrl_rdat[17]
1 1
.names $false mod_ser0.ctrl_rdat[18]
1 1
.names $false mod_ser0.ctrl_rdat[19]
1 1
.names $false mod_ser0.ctrl_rdat[20]
1 1
.names $false mod_ser0.ctrl_rdat[21]
1 1
.names $false mod_ser0.ctrl_rdat[22]
1 1
.names $false mod_ser0.ctrl_rdat[23]
1 1
.names $false mod_ser0.ctrl_rdat[24]
1 1
.names $false mod_ser0.ctrl_rdat[25]
1 1
.names $false mod_ser0.ctrl_rdat[26]
1 1
.names $false mod_ser0.ctrl_rdat[27]
1 1
.names $false mod_ser0.ctrl_rdat[28]
1 1
.names $false mod_ser0.ctrl_rdat[29]
1 1
.names $false mod_ser0.ctrl_rdat[30]
1 1
.names $false mod_ser0.ctrl_rdat[31]
1 1
.names mod_ser0_ctrl_wdat[0] mod_ser0.ctrl_wdat[0]
1 1
.names mod_ser0_ctrl_wdat[1] mod_ser0.ctrl_wdat[1]
1 1
.names mod_ser0_ctrl_wdat[2] mod_ser0.ctrl_wdat[2]
1 1
.names mod_ser0_ctrl_wdat[3] mod_ser0.ctrl_wdat[3]
1 1
.names mod_ser0_ctrl_wdat[4] mod_ser0.ctrl_wdat[4]
1 1
.names mod_ser0_ctrl_wdat[5] mod_ser0.ctrl_wdat[5]
1 1
.names mod_ser0_ctrl_wdat[6] mod_ser0.ctrl_wdat[6]
1 1
.names mod_ser0_ctrl_wdat[7] mod_ser0.ctrl_wdat[7]
1 1
.names mod_ser0_ctrl_wdat[8] mod_ser0.ctrl_wdat[8]
1 1
.names mod_ser0_ctrl_wdat[9] mod_ser0.ctrl_wdat[9]
1 1
.names mod_ser0_ctrl_wdat[10] mod_ser0.ctrl_wdat[10]
1 1
.names mod_ser0_ctrl_wdat[11] mod_ser0.ctrl_wdat[11]
1 1
.names mod_ser0_ctrl_wdat[12] mod_ser0.ctrl_wdat[12]
1 1
.names mod_ser0_ctrl_wdat[13] mod_ser0.ctrl_wdat[13]
1 1
.names mod_ser0_ctrl_wdat[14] mod_ser0.ctrl_wdat[14]
1 1
.names mod_ser0_ctrl_wdat[15] mod_ser0.ctrl_wdat[15]
1 1
.names mod_ser0_ctrl_wdat[16] mod_ser0.ctrl_wdat[16]
1 1
.names mod_ser0_ctrl_wdat[17] mod_ser0.ctrl_wdat[17]
1 1
.names mod_ser0_ctrl_wdat[18] mod_ser0.ctrl_wdat[18]
1 1
.names mod_ser0_ctrl_wdat[19] mod_ser0.ctrl_wdat[19]
1 1
.names mod_ser0_ctrl_wdat[20] mod_ser0.ctrl_wdat[20]
1 1
.names mod_ser0_ctrl_wdat[21] mod_ser0.ctrl_wdat[21]
1 1
.names mod_ser0_ctrl_wdat[22] mod_ser0.ctrl_wdat[22]
1 1
.names mod_ser0_ctrl_wdat[23] mod_ser0.ctrl_wdat[23]
1 1
.names mod_ser0_ctrl_wdat[24] mod_ser0.ctrl_wdat[24]
1 1
.names mod_ser0_ctrl_wdat[25] mod_ser0.ctrl_wdat[25]
1 1
.names mod_ser0_ctrl_wdat[26] mod_ser0.ctrl_wdat[26]
1 1
.names mod_ser0_ctrl_wdat[27] mod_ser0.ctrl_wdat[27]
1 1
.names mod_ser0_ctrl_wdat[28] mod_ser0.ctrl_wdat[28]
1 1
.names mod_ser0_ctrl_wdat[29] mod_ser0.ctrl_wdat[29]
1 1
.names mod_ser0_ctrl_wdat[30] mod_ser0.ctrl_wdat[30]
1 1
.names mod_ser0_ctrl_wdat[31] mod_ser0.ctrl_wdat[31]
1 1
.names mod_ser0_ctrl_wr[0] mod_ser0.ctrl_wr[0]
1 1
.names mod_ser0_ctrl_wr[1] mod_ser0.ctrl_wr[1]
1 1
.names mod_ser0_ctrl_wr[2] mod_ser0.ctrl_wr[2]
1 1
.names mod_ser0_ctrl_wr[3] mod_ser0.ctrl_wr[3]
1 1
.names clk mod_ser0.recv_fifo.clk
1 1
.names mod_ser0.recv_din[0] mod_ser0.recv_fifo.din[0]
1 1
.names mod_ser0.recv_din[1] mod_ser0.recv_fifo.din[1]
1 1
.names mod_ser0.recv_din[2] mod_ser0.recv_fifo.din[2]
1 1
.names mod_ser0.recv_din[3] mod_ser0.recv_fifo.din[3]
1 1
.names mod_ser0.recv_din[4] mod_ser0.recv_fifo.din[4]
1 1
.names mod_ser0.recv_din[5] mod_ser0.recv_fifo.din[5]
1 1
.names mod_ser0.recv_din[6] mod_ser0.recv_fifo.din[6]
1 1
.names mod_ser0.recv_din[7] mod_ser0.recv_fifo.din[7]
1 1
.names cpu.resetn mod_ser0.recv_fifo.resetn
1 1
.names mod_ser0.recv_shift_in mod_ser0.recv_fifo.shift_in
1 1
.names mod_ser0.recv_shift_out mod_ser0.recv_fifo.shift_out
1 1
.names mod_ser0.recv_fifo.free_slots[0] mod_ser0.recv_free_slots[0]
1 1
.names mod_ser0.recv_fifo.free_slots[1] mod_ser0.recv_free_slots[1]
1 1
.names mod_ser0.recv_fifo.free_slots[2] mod_ser0.recv_free_slots[2]
1 1
.names mod_ser0.recv_fifo.free_slots[3] mod_ser0.recv_free_slots[3]
1 1
.names mod_ser0.recv_fifo.free_slots[4] mod_ser0.recv_free_slots[4]
1 1
.names mod_ser0.recv_fifo.free_slots[5] mod_ser0.recv_free_slots[5]
1 1
.names mod_ser0.recv_fifo.free_slots[6] mod_ser0.recv_free_slots[6]
1 1
.names mod_ser0.recv_fifo.free_slots[7] mod_ser0.recv_free_slots[7]
1 1
.names mod_ser0.recv_fifo.used_slots[0] mod_ser0.recv_used_slots[0]
1 1
.names mod_ser0.recv_fifo.used_slots[1] mod_ser0.recv_used_slots[1]
1 1
.names mod_ser0.recv_fifo.used_slots[2] mod_ser0.recv_used_slots[2]
1 1
.names mod_ser0.recv_fifo.used_slots[3] mod_ser0.recv_used_slots[3]
1 1
.names mod_ser0.recv_fifo.used_slots[4] mod_ser0.recv_used_slots[4]
1 1
.names mod_ser0.recv_fifo.used_slots[5] mod_ser0.recv_used_slots[5]
1 1
.names mod_ser0.recv_fifo.used_slots[6] mod_ser0.recv_used_slots[6]
1 1
.names mod_ser0.recv_fifo.used_slots[7] mod_ser0.recv_used_slots[7]
1 1
.names cpu.resetn mod_ser0.resetn
1 1
.names pmod3_3 mod_ser0.rx
1 1
.names clk mod_ser0.send_fifo.clk
1 1
.names mod_ser0.send_din[0] mod_ser0.send_fifo.din[0]
1 1
.names mod_ser0.send_din[1] mod_ser0.send_fifo.din[1]
1 1
.names mod_ser0.send_din[2] mod_ser0.send_fifo.din[2]
1 1
.names mod_ser0.send_din[3] mod_ser0.send_fifo.din[3]
1 1
.names mod_ser0.send_din[4] mod_ser0.send_fifo.din[4]
1 1
.names mod_ser0.send_din[5] mod_ser0.send_fifo.din[5]
1 1
.names mod_ser0.send_din[6] mod_ser0.send_fifo.din[6]
1 1
.names mod_ser0.send_din[7] mod_ser0.send_fifo.din[7]
1 1
.names mod_ser0.send_dout[0] mod_ser0.send_fifo.dout[0]
1 1
.names mod_ser0.send_dout[1] mod_ser0.send_fifo.dout[1]
1 1
.names mod_ser0.send_dout[2] mod_ser0.send_fifo.dout[2]
1 1
.names mod_ser0.send_dout[3] mod_ser0.send_fifo.dout[3]
1 1
.names mod_ser0.send_dout[4] mod_ser0.send_fifo.dout[4]
1 1
.names mod_ser0.send_dout[5] mod_ser0.send_fifo.dout[5]
1 1
.names mod_ser0.send_dout[6] mod_ser0.send_fifo.dout[6]
1 1
.names mod_ser0.send_dout[7] mod_ser0.send_fifo.dout[7]
1 1
.names mod_ser0.send_free_slots[0] mod_ser0.send_fifo.free_slots[0]
1 1
.names mod_ser0.send_free_slots[1] mod_ser0.send_fifo.free_slots[1]
1 1
.names mod_ser0.send_free_slots[2] mod_ser0.send_fifo.free_slots[2]
1 1
.names cpu.resetn mod_ser0.send_fifo.resetn
1 1
.names mod_ser0.send_shift_in mod_ser0.send_fifo.shift_in
1 1
.names mod_ser0.send_shift_out mod_ser0.send_fifo.shift_out
1 1
.names mod_ser0.send_fifo.used_slots[0] mod_ser0.send_used_slots[0]
1 1
.names mod_ser0.send_fifo.used_slots[1] mod_ser0.send_used_slots[1]
1 1
.names mod_ser0.send_fifo.used_slots[2] mod_ser0.send_used_slots[2]
1 1
.names mod_ser0.send_fifo.used_slots[3] mod_ser0.send_used_slots[3]
1 1
.names mod_ser0.send_fifo.used_slots[4] mod_ser0.send_used_slots[4]
1 1
.names mod_ser0.send_fifo.used_slots[5] mod_ser0.send_used_slots[5]
1 1
.names mod_ser0.send_fifo.used_slots[6] mod_ser0.send_used_slots[6]
1 1
.names mod_ser0.send_fifo.used_slots[7] mod_ser0.send_used_slots[7]
1 1
.names pmod3_2 mod_ser0.tx
1 1
.names SRAM_A1 mod_ser0_ctrl_addr[2]
1 1
.names SRAM_A2 mod_ser0_ctrl_addr[3]
1 1
.names SRAM_A3 mod_ser0_ctrl_addr[4]
1 1
.names SRAM_A4 mod_ser0_ctrl_addr[5]
1 1
.names SRAM_A5 mod_ser0_ctrl_addr[6]
1 1
.names SRAM_A6 mod_ser0_ctrl_addr[7]
1 1
.names SRAM_A7 mod_ser0_ctrl_addr[8]
1 1
.names SRAM_A8 mod_ser0_ctrl_addr[9]
1 1
.names SRAM_A9 mod_ser0_ctrl_addr[10]
1 1
.names SRAM_A10 mod_ser0_ctrl_addr[11]
1 1
.names SRAM_A11 mod_ser0_ctrl_addr[12]
1 1
.names SRAM_A12 mod_ser0_ctrl_addr[13]
1 1
.names SRAM_A13 mod_ser0_ctrl_addr[14]
1 1
.names SRAM_A14 mod_ser0_ctrl_addr[15]
1 1
.names mod_ser0.ctrl_done mod_ser0_ctrl_done
1 1
.names mod_ser0.ctrl_rdat[0] mod_ser0_ctrl_rdat[0]
1 1
.names mod_ser0.ctrl_rdat[1] mod_ser0_ctrl_rdat[1]
1 1
.names mod_ser0.ctrl_rdat[2] mod_ser0_ctrl_rdat[2]
1 1
.names mod_ser0.ctrl_rdat[3] mod_ser0_ctrl_rdat[3]
1 1
.names mod_ser0.ctrl_rdat[4] mod_ser0_ctrl_rdat[4]
1 1
.names mod_ser0.ctrl_rdat[5] mod_ser0_ctrl_rdat[5]
1 1
.names mod_ser0.ctrl_rdat[6] mod_ser0_ctrl_rdat[6]
1 1
.names mod_ser0.ctrl_rdat[7] mod_ser0_ctrl_rdat[7]
1 1
.names $false mod_ser0_ctrl_rdat[8]
1 1
.names $false mod_ser0_ctrl_rdat[9]
1 1
.names $false mod_ser0_ctrl_rdat[10]
1 1
.names $false mod_ser0_ctrl_rdat[11]
1 1
.names $false mod_ser0_ctrl_rdat[12]
1 1
.names $false mod_ser0_ctrl_rdat[13]
1 1
.names $false mod_ser0_ctrl_rdat[14]
1 1
.names $false mod_ser0_ctrl_rdat[15]
1 1
.names $false mod_ser0_ctrl_rdat[16]
1 1
.names $false mod_ser0_ctrl_rdat[17]
1 1
.names $false mod_ser0_ctrl_rdat[18]
1 1
.names $false mod_ser0_ctrl_rdat[19]
1 1
.names $false mod_ser0_ctrl_rdat[20]
1 1
.names $false mod_ser0_ctrl_rdat[21]
1 1
.names $false mod_ser0_ctrl_rdat[22]
1 1
.names $false mod_ser0_ctrl_rdat[23]
1 1
.names $false mod_ser0_ctrl_rdat[24]
1 1
.names $false mod_ser0_ctrl_rdat[25]
1 1
.names $false mod_ser0_ctrl_rdat[26]
1 1
.names $false mod_ser0_ctrl_rdat[27]
1 1
.names $false mod_ser0_ctrl_rdat[28]
1 1
.names $false mod_ser0_ctrl_rdat[29]
1 1
.names $false mod_ser0_ctrl_rdat[30]
1 1
.names $false mod_ser0_ctrl_rdat[31]
1 1
.names pll2_locked pll_locked
1 1
.names clk pmod4_1
1 1
.names cpu.resetn pmod4_2
1 1
.names cpu.trap pmod4_3
1 1
.names cpu.mem_valid pmod4_4
1 1
.names RASPI_11 raspi_interface.RASPI_11
1 1
.names RASPI_12 raspi_interface.RASPI_12
1 1
.names RASPI_15 raspi_interface.RASPI_15
1 1
.names RASPI_16 raspi_interface.RASPI_16
1 1
.names RASPI_19 raspi_interface.RASPI_19
1 1
.names RASPI_21 raspi_interface.RASPI_21
1 1
.names RASPI_26 raspi_interface.RASPI_26
1 1
.names RASPI_35 raspi_interface.RASPI_35
1 1
.names RASPI_36 raspi_interface.RASPI_36
1 1
.names RASPI_38 raspi_interface.RASPI_38
1 1
.names RASPI_40 raspi_interface.RASPI_40
1 1
.names clk raspi_interface.clk
1 1
.names raspi_interface.raspi_din_ep[0] raspi_interface.fifo_recv.in_data[8]
1 1
.names raspi_interface.raspi_din_ep[1] raspi_interface.fifo_recv.in_data[9]
1 1
.names raspi_interface.raspi_din_ep[2] raspi_interface.fifo_recv.in_data[10]
1 1
.names raspi_interface.raspi_din_ep[3] raspi_interface.fifo_recv.in_data[11]
1 1
.names raspi_interface.raspi_din_ep[4] raspi_interface.fifo_recv.in_data[12]
1 1
.names raspi_interface.raspi_din_ep[5] raspi_interface.fifo_recv.in_data[13]
1 1
.names raspi_interface.raspi_din_ep[6] raspi_interface.fifo_recv.in_data[14]
1 1
.names raspi_interface.raspi_din_ep[7] raspi_interface.fifo_recv.in_data[15]
1 1
.names clk raspi_interface.fifo_recv.out_clk
1 1
.names clk raspi_interface.fifo_send.in_clk
1 1
.names raspi_interface.send_tdata[0] raspi_interface.fifo_send.in_data[0]
1 1
.names raspi_interface.send_tdata[1] raspi_interface.fifo_send.in_data[1]
1 1
.names raspi_interface.send_tdata[2] raspi_interface.fifo_send.in_data[2]
1 1
.names raspi_interface.send_tdata[3] raspi_interface.fifo_send.in_data[3]
1 1
.names raspi_interface.send_tdata[4] raspi_interface.fifo_send.in_data[4]
1 1
.names raspi_interface.send_tdata[5] raspi_interface.fifo_send.in_data[5]
1 1
.names raspi_interface.send_tdata[6] raspi_interface.fifo_send.in_data[6]
1 1
.names raspi_interface.send_tdata[7] raspi_interface.fifo_send.in_data[7]
1 1
.names raspi_interface.send_epnum[0] raspi_interface.fifo_send.in_data[8]
1 1
.names send_ep2_valid raspi_interface.fifo_send.in_data[9]
1 1
.names raspi_interface.fifo_recv.in_clk raspi_interface.fifo_send.out_clk
1 1
.names raspi_interface.fifo_recv.in_clk raspi_interface.raspi_clk
1 1
.names raspi_interface.fifo_recv.in_data[0] raspi_interface.raspi_din[0]
1 1
.names raspi_interface.fifo_recv.in_data[1] raspi_interface.raspi_din[1]
1 1
.names raspi_interface.fifo_recv.in_data[2] raspi_interface.raspi_din[2]
1 1
.names raspi_interface.fifo_recv.in_data[3] raspi_interface.raspi_din[3]
1 1
.names raspi_interface.fifo_recv.in_data[4] raspi_interface.raspi_din[4]
1 1
.names raspi_interface.fifo_recv.in_data[5] raspi_interface.raspi_din[5]
1 1
.names raspi_interface.fifo_recv.in_data[6] raspi_interface.raspi_din[6]
1 1
.names raspi_interface.fifo_recv.in_data[7] raspi_interface.raspi_din[7]
1 1
.names RASPI_38 raspi_interface.raspi_dir
1 1
.names raspi_interface.fifo_recv.in_nempty raspi_interface.raspi_recv_nempty
1 1
.names raspi_interface.fifo_send.out_nempty raspi_interface.raspi_send_nempty
1 1
.names raspi_interface.fifo_recv.out_nempty raspi_interface.recv_nempty
1 1
.names $true raspi_interface.recv_ready[1]
1 1
.names recv_ep2_ready raspi_interface.recv_ready[2]
1 1
.names raspi_interface.fifo_recv.out_data[0] raspi_interface.recv_tdata[0]
1 1
.names raspi_interface.fifo_recv.out_data[1] raspi_interface.recv_tdata[1]
1 1
.names raspi_interface.fifo_recv.out_data[2] raspi_interface.recv_tdata[2]
1 1
.names raspi_interface.fifo_recv.out_data[3] raspi_interface.recv_tdata[3]
1 1
.names raspi_interface.fifo_recv.out_data[4] raspi_interface.recv_tdata[4]
1 1
.names raspi_interface.fifo_recv.out_data[5] raspi_interface.recv_tdata[5]
1 1
.names raspi_interface.fifo_recv.out_data[6] raspi_interface.recv_tdata[6]
1 1
.names raspi_interface.fifo_recv.out_data[7] raspi_interface.recv_tdata[7]
1 1
.names send_ep2_valid raspi_interface.send_epnum[1]
1 1
.names raspi_interface.fifo_send.in_full raspi_interface.send_full
1 1
.names raspi_interface.recv_valid[0] raspi_interface.send_valid[0]
1 1
.names debugger.dump_valid raspi_interface.send_valid[1]
1 1
.names send_ep2_valid raspi_interface.send_valid[2]
1 1
.names raspi_interface.fifo_recv.out_data[0] recv_ep0_data[0]
1 1
.names raspi_interface.fifo_recv.out_data[1] recv_ep0_data[1]
1 1
.names raspi_interface.fifo_recv.out_data[2] recv_ep0_data[2]
1 1
.names raspi_interface.fifo_recv.out_data[3] recv_ep0_data[3]
1 1
.names raspi_interface.fifo_recv.out_data[4] recv_ep0_data[4]
1 1
.names raspi_interface.fifo_recv.out_data[5] recv_ep0_data[5]
1 1
.names raspi_interface.fifo_recv.out_data[6] recv_ep0_data[6]
1 1
.names raspi_interface.fifo_recv.out_data[7] recv_ep0_data[7]
1 1
.names raspi_interface.recv_valid[0] recv_ep0_valid
1 1
.names raspi_interface.fifo_recv.out_data[0] recv_ep1_data[0]
1 1
.names raspi_interface.fifo_recv.out_data[1] recv_ep1_data[1]
1 1
.names raspi_interface.fifo_recv.out_data[2] recv_ep1_data[2]
1 1
.names raspi_interface.fifo_recv.out_data[3] recv_ep1_data[3]
1 1
.names raspi_interface.fifo_recv.out_data[4] recv_ep1_data[4]
1 1
.names raspi_interface.fifo_recv.out_data[5] recv_ep1_data[5]
1 1
.names raspi_interface.fifo_recv.out_data[6] recv_ep1_data[6]
1 1
.names raspi_interface.fifo_recv.out_data[7] recv_ep1_data[7]
1 1
.names raspi_interface.fifo_recv.out_data[0] recv_ep2_data[0]
1 1
.names raspi_interface.fifo_recv.out_data[1] recv_ep2_data[1]
1 1
.names raspi_interface.fifo_recv.out_data[2] recv_ep2_data[2]
1 1
.names raspi_interface.fifo_recv.out_data[3] recv_ep2_data[3]
1 1
.names raspi_interface.fifo_recv.out_data[4] recv_ep2_data[4]
1 1
.names raspi_interface.fifo_recv.out_data[5] recv_ep2_data[5]
1 1
.names raspi_interface.fifo_recv.out_data[6] recv_ep2_data[6]
1 1
.names raspi_interface.fifo_recv.out_data[7] recv_ep2_data[7]
1 1
.names raspi_interface.fifo_recv.out_data[0] recv_ep3_data[0]
1 1
.names raspi_interface.fifo_recv.out_data[1] recv_ep3_data[1]
1 1
.names raspi_interface.fifo_recv.out_data[2] recv_ep3_data[2]
1 1
.names raspi_interface.fifo_recv.out_data[3] recv_ep3_data[3]
1 1
.names raspi_interface.fifo_recv.out_data[4] recv_ep3_data[4]
1 1
.names raspi_interface.fifo_recv.out_data[5] recv_ep3_data[5]
1 1
.names raspi_interface.fifo_recv.out_data[6] recv_ep3_data[6]
1 1
.names raspi_interface.fifo_recv.out_data[7] recv_ep3_data[7]
1 1
.names cpu.resetn resetn
1 1
.names raspi_interface.fifo_recv.out_data[3] send_ep0_data[3]
1 1
.names raspi_interface.fifo_recv.out_data[4] send_ep0_data[4]
1 1
.names raspi_interface.recv_valid[0] send_ep0_valid
1 1
.names debugger.dump_data[0] send_ep1_data[0]
1 1
.names debugger.dump_data[1] send_ep1_data[1]
1 1
.names debugger.dump_data[2] send_ep1_data[2]
1 1
.names debugger.dump_data[3] send_ep1_data[3]
1 1
.names debugger.dump_data[4] send_ep1_data[4]
1 1
.names debugger.dump_data[5] send_ep1_data[5]
1 1
.names debugger.dump_data[6] send_ep1_data[6]
1 1
.names debugger.dump_data[7] send_ep1_data[7]
1 1
.names debugger.dump_valid send_ep1_valid
1 1
.names SPI_FLASH_MISO spiflash_miso
1 1
.names SRAM_A0 sram_addr[0]
1 1
.names SRAM_A1 sram_addr[1]
1 1
.names SRAM_A2 sram_addr[2]
1 1
.names SRAM_A3 sram_addr[3]
1 1
.names SRAM_A4 sram_addr[4]
1 1
.names SRAM_A5 sram_addr[5]
1 1
.names SRAM_A6 sram_addr[6]
1 1
.names SRAM_A7 sram_addr[7]
1 1
.names SRAM_A8 sram_addr[8]
1 1
.names SRAM_A9 sram_addr[9]
1 1
.names SRAM_A10 sram_addr[10]
1 1
.names SRAM_A11 sram_addr[11]
1 1
.names SRAM_A12 sram_addr[12]
1 1
.names SRAM_A13 sram_addr[13]
1 1
.names SRAM_A14 sram_addr[14]
1 1
.names SRAM_A15 sram_addr[15]
1 1
.names SRAM_A16 sram_addr[16]
1 1
.names SRAM_A17 sram_addr[17]
1 1
.names SRAM_A18 sram_addr[18]
1 1
.end
