\hypertarget{struct_c_a_n___type}{}\doxysection{CAN\+\_\+\+Type Struct Reference}
\label{struct_c_a_n___type}\index{CAN\_Type@{CAN\_Type}}


CAN -\/ Register Layout Typedef.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\begin{DoxyCompactList}\small\item\em Module Configuration Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a57996484e084b8cc5005765971c49681}{CTRL1}}
\begin{DoxyCompactList}\small\item\em Control 1 register, offset\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_ae7b8b29e4cdd642fd36ac94c68c33357}{TIMER}}
\begin{DoxyCompactList}\small\item\em Free Running Timer, offset\+: 0x8. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a5c2048bfa07070031acbee2dd7e64391}{RXMGMASK}}
\begin{DoxyCompactList}\small\item\em Rx Mailboxes Global Mask Register, offset\+: 0x10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a30926c424788b94e5d29ab98cb8bac1e}{RX14\+MASK}}
\begin{DoxyCompactList}\small\item\em Rx 14 Mask register, offset\+: 0x14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_ab3ebd58a3a24c6ca80f804ea56fd3d3b}{RX15\+MASK}}
\begin{DoxyCompactList}\small\item\em Rx 15 Mask register, offset\+: 0x18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}}
\begin{DoxyCompactList}\small\item\em Error Counter, offset\+: 0x1C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a6b6c4a2f3760d4fb727c7c070d0555e4}{ESR1}}
\begin{DoxyCompactList}\small\item\em Error and Status 1 register, offset\+: 0x20. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a422ac2beba1cc5c797380d1c5832b885}{RESERVED\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a0071f98a0dbef8205320a7b4b1dd9031}{IMASK1}}
\begin{DoxyCompactList}\small\item\em Interrupt Masks 1 register, offset\+: 0x28. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_acc19a07675d1806592b3ed4a92f91e1c}{RESERVED\+\_\+2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_aa45c5366e27007e4ceedba56462d190c}{IFLAG1}}
\begin{DoxyCompactList}\small\item\em Interrupt Flags 1 register, offset\+: 0x30. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_aa664264685320acc9b7ce3c69b986c39}{CTRL2}}
\begin{DoxyCompactList}\small\item\em Control 2 register, offset\+: 0x34. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a39e345241e4dcbd3d51d8aedfcdb03c8}{ESR2}}
\begin{DoxyCompactList}\small\item\em Error and Status 2 register, offset\+: 0x38. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a86684537b595133db57a7bcc73843d2a}{RESERVED\+\_\+3}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_aa45f956fe143e80070116cda6ecf5f1b}{CRCR}}
\begin{DoxyCompactList}\small\item\em CRC Register, offset\+: 0x44. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a0dea8ce252243b9f7caaabeb24bd880a}{RXFGMASK}}
\begin{DoxyCompactList}\small\item\em Rx FIFO Global Mask register, offset\+: 0x48. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a068e84aeb58da0d6b60963aba62ca254}{RXFIR}}
\begin{DoxyCompactList}\small\item\em Rx FIFO Information Register, offset\+: 0x4C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_af81370e9a1e6d7d445ba1c5a780ead88}{CBT}}
\begin{DoxyCompactList}\small\item\em CAN Bit Timing Register, offset\+: 0x50. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_ac69a17463d0d60995aaf9c4a6ebaee8e}{RESERVED\+\_\+4}} \mbox{[}44\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a7282b53b7b50ec119d0c8cef03bd7af0}{RAMn}} \mbox{[}\mbox{\hyperlink{group___c_a_n___peripheral___access___layer_ga29658d0ecefbb4bfdbb1d3ec87b9dbe4}{CAN\+\_\+\+RAMn\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Embedded RAM, array offset\+: 0x80, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a754a74ec9bbb332248582984f052e5a0}{RESERVED\+\_\+5}} \mbox{[}1536\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a4931de67ca76faa8f6e5cbaa06a87247}{RXIMR}} \mbox{[}\mbox{\hyperlink{group___c_a_n___peripheral___access___layer_gaf43c8a3f50f289b5bb877205570ac1cc}{CAN\+\_\+\+RXIMR\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Rx Individual Mask Registers, array offset\+: 0x880, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_af4adcabd25db4bb33167566bc997cdc5}{RESERVED\+\_\+6}} \mbox{[}512\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_af073d0ef12e175e84b07fd899ff43277}{CTRL1\+\_\+\+PN}}
\begin{DoxyCompactList}\small\item\em Pretended Networking Control 1 Register, offset\+: 0x\+B00. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a00d323e2e3b88dc1d55f399a45959826}{CTRL2\+\_\+\+PN}}
\begin{DoxyCompactList}\small\item\em Pretended Networking Control 2 Register, offset\+: 0x\+B04. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a2f5e095a4071db805dcd3c42a9a3fdc9}{WU\+\_\+\+MTC}}
\begin{DoxyCompactList}\small\item\em Pretended Networking Wake Up Match Register, offset\+: 0x\+B08. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a66acff91df0f4fb9904b939c94380878}{FLT\+\_\+\+ID1}}
\begin{DoxyCompactList}\small\item\em Pretended Networking ID Filter 1 Register, offset\+: 0x\+B0C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a89f46912ebd046e7ad432e50dc7de10e}{FLT\+\_\+\+DLC}}
\begin{DoxyCompactList}\small\item\em Pretended Networking DLC Filter Register, offset\+: 0x\+B10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a067e69553504894e09369327013fcdda}{PL1\+\_\+\+LO}}
\begin{DoxyCompactList}\small\item\em Pretended Networking Payload Low Filter 1 Register, offset\+: 0x\+B14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a2a1ff38ada513f08351be88fa5415406}{PL1\+\_\+\+HI}}
\begin{DoxyCompactList}\small\item\em Pretended Networking Payload High Filter 1 Register, offset\+: 0x\+B18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a336ca9d4506c4fe0c5da9e050391bbbe}{FLT\+\_\+\+ID2\+\_\+\+IDMASK}}
\begin{DoxyCompactList}\small\item\em Pretended Networking ID Filter 2 Register / ID Mask Register, offset\+: 0x\+B1C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a67fa69ee29d76501d3533df82e7e632a}{PL2\+\_\+\+PLMASK\+\_\+\+LO}}
\begin{DoxyCompactList}\small\item\em Pretended Networking Payload Low Filter 2 Register / Payload Low Mask Register, offset\+: 0x\+B20. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a398327b53197765768ecafeff709ce31}{PL2\+\_\+\+PLMASK\+\_\+\+HI}}
\begin{DoxyCompactList}\small\item\em Pretended Networking Payload High Filter 2 low order bits / Payload High Mask Register, offset\+: 0x\+B24. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a12b0f5b94b46e307d64707e334c71093}{RESERVED\+\_\+7}} \mbox{[}24\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{struct_c_a_n___type_a4d41adcfbb8f98b31bfbe7d9f144d4fa}{WMBn\_CS}}\\
\>\>{\em Wake Up Message Buffer Register for C/S, array offset: 0xB40, array step: 0x10. }\\
\>\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{struct_c_a_n___type_a6c9e8d76e1149e40eb46cae752422ce3}{WMBn\_ID}}\\
\>\>{\em Wake Up Message Buffer Register for ID, array offset: 0xB44, array step: 0x10. }\\
\>\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{struct_c_a_n___type_a2e48415297e9f681fa5669e8b41c98b4}{WMBn\_D03}}\\
\>\>{\em Wake Up Message Buffer Register for Data 0-\/3, array offset: 0xB48, array step: 0x10. }\\
\>\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{struct_c_a_n___type_a588c1925b6163e91c2405036f3af54c5}{WMBn\_D47}}\\
\>\>{\em Wake Up Message Buffer Register Data 4-\/7, array offset: 0xB4C, array step: 0x10. }\\
\} \mbox{\hyperlink{struct_c_a_n___type_a55f45483c62e2f48e79393005866e0c3}{WMB}} \mbox{[}\mbox{\hyperlink{group___c_a_n___peripheral___access___layer_gaf6eba9dfa1f7077b183d7cf804810f16}{CAN\_WMB\_COUNT}}\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a7be48f9221b3280f367c322a84c4f80d}{RESERVED\+\_\+8}} \mbox{[}128\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a2c03cda1df4c6f7c71ee274857e7a171}{FDCTRL}}
\begin{DoxyCompactList}\small\item\em CAN FD Control Register, offset\+: 0x\+C00. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_a3474ed6902852ea98ad143096d179a43}{FDCBT}}
\begin{DoxyCompactList}\small\item\em CAN FD Bit Timing Register, offset\+: 0x\+C04. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___type_ad6729055d74e0945881de7a9bf406f3f}{FDCRC}}
\begin{DoxyCompactList}\small\item\em CAN FD CRC Register, offset\+: 0x\+C08. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CAN -\/ Register Layout Typedef. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_c_a_n___type_af81370e9a1e6d7d445ba1c5a780ead88}\label{struct_c_a_n___type_af81370e9a1e6d7d445ba1c5a780ead88}} 
\index{CAN\_Type@{CAN\_Type}!CBT@{CBT}}
\index{CBT@{CBT}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{CBT}{CBT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CBT}



CAN Bit Timing Register, offset\+: 0x50. 

\mbox{\Hypertarget{struct_c_a_n___type_aa45f956fe143e80070116cda6ecf5f1b}\label{struct_c_a_n___type_aa45f956fe143e80070116cda6ecf5f1b}} 
\index{CAN\_Type@{CAN\_Type}!CRCR@{CRCR}}
\index{CRCR@{CRCR}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{CRCR}{CRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CRCR}



CRC Register, offset\+: 0x44. 

\mbox{\Hypertarget{struct_c_a_n___type_a57996484e084b8cc5005765971c49681}\label{struct_c_a_n___type_a57996484e084b8cc5005765971c49681}} 
\index{CAN\_Type@{CAN\_Type}!CTRL1@{CTRL1}}
\index{CTRL1@{CTRL1}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{CTRL1}{CTRL1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTRL1}



Control 1 register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_c_a_n___type_af073d0ef12e175e84b07fd899ff43277}\label{struct_c_a_n___type_af073d0ef12e175e84b07fd899ff43277}} 
\index{CAN\_Type@{CAN\_Type}!CTRL1\_PN@{CTRL1\_PN}}
\index{CTRL1\_PN@{CTRL1\_PN}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{CTRL1\_PN}{CTRL1\_PN}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTRL1\+\_\+\+PN}



Pretended Networking Control 1 Register, offset\+: 0x\+B00. 

\mbox{\Hypertarget{struct_c_a_n___type_aa664264685320acc9b7ce3c69b986c39}\label{struct_c_a_n___type_aa664264685320acc9b7ce3c69b986c39}} 
\index{CAN\_Type@{CAN\_Type}!CTRL2@{CTRL2}}
\index{CTRL2@{CTRL2}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{CTRL2}{CTRL2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTRL2}



Control 2 register, offset\+: 0x34. 

\mbox{\Hypertarget{struct_c_a_n___type_a00d323e2e3b88dc1d55f399a45959826}\label{struct_c_a_n___type_a00d323e2e3b88dc1d55f399a45959826}} 
\index{CAN\_Type@{CAN\_Type}!CTRL2\_PN@{CTRL2\_PN}}
\index{CTRL2\_PN@{CTRL2\_PN}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{CTRL2\_PN}{CTRL2\_PN}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTRL2\+\_\+\+PN}



Pretended Networking Control 2 Register, offset\+: 0x\+B04. 

\mbox{\Hypertarget{struct_c_a_n___type_a1c146954c72b1cc2c05a85dd55ae5c9b}\label{struct_c_a_n___type_a1c146954c72b1cc2c05a85dd55ae5c9b}} 
\index{CAN\_Type@{CAN\_Type}!ECR@{ECR}}
\index{ECR@{ECR}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{ECR}{ECR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECR}



Error Counter, offset\+: 0x1C. 

\mbox{\Hypertarget{struct_c_a_n___type_a6b6c4a2f3760d4fb727c7c070d0555e4}\label{struct_c_a_n___type_a6b6c4a2f3760d4fb727c7c070d0555e4}} 
\index{CAN\_Type@{CAN\_Type}!ESR1@{ESR1}}
\index{ESR1@{ESR1}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{ESR1}{ESR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ESR1}



Error and Status 1 register, offset\+: 0x20. 

\mbox{\Hypertarget{struct_c_a_n___type_a39e345241e4dcbd3d51d8aedfcdb03c8}\label{struct_c_a_n___type_a39e345241e4dcbd3d51d8aedfcdb03c8}} 
\index{CAN\_Type@{CAN\_Type}!ESR2@{ESR2}}
\index{ESR2@{ESR2}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{ESR2}{ESR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ESR2}



Error and Status 2 register, offset\+: 0x38. 

\mbox{\Hypertarget{struct_c_a_n___type_a3474ed6902852ea98ad143096d179a43}\label{struct_c_a_n___type_a3474ed6902852ea98ad143096d179a43}} 
\index{CAN\_Type@{CAN\_Type}!FDCBT@{FDCBT}}
\index{FDCBT@{FDCBT}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{FDCBT}{FDCBT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCBT}



CAN FD Bit Timing Register, offset\+: 0x\+C04. 

\mbox{\Hypertarget{struct_c_a_n___type_ad6729055d74e0945881de7a9bf406f3f}\label{struct_c_a_n___type_ad6729055d74e0945881de7a9bf406f3f}} 
\index{CAN\_Type@{CAN\_Type}!FDCRC@{FDCRC}}
\index{FDCRC@{FDCRC}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{FDCRC}{FDCRC}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t FDCRC}



CAN FD CRC Register, offset\+: 0x\+C08. 

\mbox{\Hypertarget{struct_c_a_n___type_a2c03cda1df4c6f7c71ee274857e7a171}\label{struct_c_a_n___type_a2c03cda1df4c6f7c71ee274857e7a171}} 
\index{CAN\_Type@{CAN\_Type}!FDCTRL@{FDCTRL}}
\index{FDCTRL@{FDCTRL}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{FDCTRL}{FDCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDCTRL}



CAN FD Control Register, offset\+: 0x\+C00. 

\mbox{\Hypertarget{struct_c_a_n___type_a89f46912ebd046e7ad432e50dc7de10e}\label{struct_c_a_n___type_a89f46912ebd046e7ad432e50dc7de10e}} 
\index{CAN\_Type@{CAN\_Type}!FLT\_DLC@{FLT\_DLC}}
\index{FLT\_DLC@{FLT\_DLC}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{FLT\_DLC}{FLT\_DLC}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLT\+\_\+\+DLC}



Pretended Networking DLC Filter Register, offset\+: 0x\+B10. 

\mbox{\Hypertarget{struct_c_a_n___type_a66acff91df0f4fb9904b939c94380878}\label{struct_c_a_n___type_a66acff91df0f4fb9904b939c94380878}} 
\index{CAN\_Type@{CAN\_Type}!FLT\_ID1@{FLT\_ID1}}
\index{FLT\_ID1@{FLT\_ID1}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{FLT\_ID1}{FLT\_ID1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLT\+\_\+\+ID1}



Pretended Networking ID Filter 1 Register, offset\+: 0x\+B0C. 

\mbox{\Hypertarget{struct_c_a_n___type_a336ca9d4506c4fe0c5da9e050391bbbe}\label{struct_c_a_n___type_a336ca9d4506c4fe0c5da9e050391bbbe}} 
\index{CAN\_Type@{CAN\_Type}!FLT\_ID2\_IDMASK@{FLT\_ID2\_IDMASK}}
\index{FLT\_ID2\_IDMASK@{FLT\_ID2\_IDMASK}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{FLT\_ID2\_IDMASK}{FLT\_ID2\_IDMASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLT\+\_\+\+ID2\+\_\+\+IDMASK}



Pretended Networking ID Filter 2 Register / ID Mask Register, offset\+: 0x\+B1C. 

\mbox{\Hypertarget{struct_c_a_n___type_aa45c5366e27007e4ceedba56462d190c}\label{struct_c_a_n___type_aa45c5366e27007e4ceedba56462d190c}} 
\index{CAN\_Type@{CAN\_Type}!IFLAG1@{IFLAG1}}
\index{IFLAG1@{IFLAG1}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{IFLAG1}{IFLAG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IFLAG1}



Interrupt Flags 1 register, offset\+: 0x30. 

\mbox{\Hypertarget{struct_c_a_n___type_a0071f98a0dbef8205320a7b4b1dd9031}\label{struct_c_a_n___type_a0071f98a0dbef8205320a7b4b1dd9031}} 
\index{CAN\_Type@{CAN\_Type}!IMASK1@{IMASK1}}
\index{IMASK1@{IMASK1}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{IMASK1}{IMASK1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMASK1}



Interrupt Masks 1 register, offset\+: 0x28. 

\mbox{\Hypertarget{struct_c_a_n___type_a27af4e9f888f0b7b1e8da7e002d98798}\label{struct_c_a_n___type_a27af4e9f888f0b7b1e8da7e002d98798}} 
\index{CAN\_Type@{CAN\_Type}!MCR@{MCR}}
\index{MCR@{MCR}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCR}



Module Configuration Register, offset\+: 0x0. 

\mbox{\Hypertarget{struct_c_a_n___type_a2a1ff38ada513f08351be88fa5415406}\label{struct_c_a_n___type_a2a1ff38ada513f08351be88fa5415406}} 
\index{CAN\_Type@{CAN\_Type}!PL1\_HI@{PL1\_HI}}
\index{PL1\_HI@{PL1\_HI}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{PL1\_HI}{PL1\_HI}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PL1\+\_\+\+HI}



Pretended Networking Payload High Filter 1 Register, offset\+: 0x\+B18. 

\mbox{\Hypertarget{struct_c_a_n___type_a067e69553504894e09369327013fcdda}\label{struct_c_a_n___type_a067e69553504894e09369327013fcdda}} 
\index{CAN\_Type@{CAN\_Type}!PL1\_LO@{PL1\_LO}}
\index{PL1\_LO@{PL1\_LO}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{PL1\_LO}{PL1\_LO}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PL1\+\_\+\+LO}



Pretended Networking Payload Low Filter 1 Register, offset\+: 0x\+B14. 

\mbox{\Hypertarget{struct_c_a_n___type_a398327b53197765768ecafeff709ce31}\label{struct_c_a_n___type_a398327b53197765768ecafeff709ce31}} 
\index{CAN\_Type@{CAN\_Type}!PL2\_PLMASK\_HI@{PL2\_PLMASK\_HI}}
\index{PL2\_PLMASK\_HI@{PL2\_PLMASK\_HI}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{PL2\_PLMASK\_HI}{PL2\_PLMASK\_HI}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PL2\+\_\+\+PLMASK\+\_\+\+HI}



Pretended Networking Payload High Filter 2 low order bits / Payload High Mask Register, offset\+: 0x\+B24. 

\mbox{\Hypertarget{struct_c_a_n___type_a67fa69ee29d76501d3533df82e7e632a}\label{struct_c_a_n___type_a67fa69ee29d76501d3533df82e7e632a}} 
\index{CAN\_Type@{CAN\_Type}!PL2\_PLMASK\_LO@{PL2\_PLMASK\_LO}}
\index{PL2\_PLMASK\_LO@{PL2\_PLMASK\_LO}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{PL2\_PLMASK\_LO}{PL2\_PLMASK\_LO}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PL2\+\_\+\+PLMASK\+\_\+\+LO}



Pretended Networking Payload Low Filter 2 Register / Payload Low Mask Register, offset\+: 0x\+B20. 

\mbox{\Hypertarget{struct_c_a_n___type_a7282b53b7b50ec119d0c8cef03bd7af0}\label{struct_c_a_n___type_a7282b53b7b50ec119d0c8cef03bd7af0}} 
\index{CAN\_Type@{CAN\_Type}!RAMn@{RAMn}}
\index{RAMn@{RAMn}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RAMn}{RAMn}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RAMn\mbox{[}\mbox{\hyperlink{group___c_a_n___peripheral___access___layer_ga29658d0ecefbb4bfdbb1d3ec87b9dbe4}{CAN\+\_\+\+RAMn\+\_\+\+COUNT}}\mbox{]}}



Embedded RAM, array offset\+: 0x80, array step\+: 0x4. 

\mbox{\Hypertarget{struct_c_a_n___type_a71277aaa40be4473ac2521981f273bd3}\label{struct_c_a_n___type_a71277aaa40be4473ac2521981f273bd3}} 
\index{CAN\_Type@{CAN\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_c_a_n___type_a422ac2beba1cc5c797380d1c5832b885}\label{struct_c_a_n___type_a422ac2beba1cc5c797380d1c5832b885}} 
\index{CAN\_Type@{CAN\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_c_a_n___type_acc19a07675d1806592b3ed4a92f91e1c}\label{struct_c_a_n___type_acc19a07675d1806592b3ed4a92f91e1c}} 
\index{CAN\_Type@{CAN\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_c_a_n___type_a86684537b595133db57a7bcc73843d2a}\label{struct_c_a_n___type_a86684537b595133db57a7bcc73843d2a}} 
\index{CAN\_Type@{CAN\_Type}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_c_a_n___type_ac69a17463d0d60995aaf9c4a6ebaee8e}\label{struct_c_a_n___type_ac69a17463d0d60995aaf9c4a6ebaee8e}} 
\index{CAN\_Type@{CAN\_Type}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}44\mbox{]}}

\mbox{\Hypertarget{struct_c_a_n___type_a754a74ec9bbb332248582984f052e5a0}\label{struct_c_a_n___type_a754a74ec9bbb332248582984f052e5a0}} 
\index{CAN\_Type@{CAN\_Type}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}1536\mbox{]}}

\mbox{\Hypertarget{struct_c_a_n___type_af4adcabd25db4bb33167566bc997cdc5}\label{struct_c_a_n___type_af4adcabd25db4bb33167566bc997cdc5}} 
\index{CAN\_Type@{CAN\_Type}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}512\mbox{]}}

\mbox{\Hypertarget{struct_c_a_n___type_a12b0f5b94b46e307d64707e334c71093}\label{struct_c_a_n___type_a12b0f5b94b46e307d64707e334c71093}} 
\index{CAN\_Type@{CAN\_Type}!RESERVED\_7@{RESERVED\_7}}
\index{RESERVED\_7@{RESERVED\_7}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_7}{RESERVED\_7}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+7\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{struct_c_a_n___type_a7be48f9221b3280f367c322a84c4f80d}\label{struct_c_a_n___type_a7be48f9221b3280f367c322a84c4f80d}} 
\index{CAN\_Type@{CAN\_Type}!RESERVED\_8@{RESERVED\_8}}
\index{RESERVED\_8@{RESERVED\_8}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_8}{RESERVED\_8}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+8\mbox{[}128\mbox{]}}

\mbox{\Hypertarget{struct_c_a_n___type_a30926c424788b94e5d29ab98cb8bac1e}\label{struct_c_a_n___type_a30926c424788b94e5d29ab98cb8bac1e}} 
\index{CAN\_Type@{CAN\_Type}!RX14MASK@{RX14MASK}}
\index{RX14MASK@{RX14MASK}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RX14MASK}{RX14MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RX14\+MASK}



Rx 14 Mask register, offset\+: 0x14. 

\mbox{\Hypertarget{struct_c_a_n___type_ab3ebd58a3a24c6ca80f804ea56fd3d3b}\label{struct_c_a_n___type_ab3ebd58a3a24c6ca80f804ea56fd3d3b}} 
\index{CAN\_Type@{CAN\_Type}!RX15MASK@{RX15MASK}}
\index{RX15MASK@{RX15MASK}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RX15MASK}{RX15MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RX15\+MASK}



Rx 15 Mask register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_c_a_n___type_a0dea8ce252243b9f7caaabeb24bd880a}\label{struct_c_a_n___type_a0dea8ce252243b9f7caaabeb24bd880a}} 
\index{CAN\_Type@{CAN\_Type}!RXFGMASK@{RXFGMASK}}
\index{RXFGMASK@{RXFGMASK}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RXFGMASK}{RXFGMASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXFGMASK}



Rx FIFO Global Mask register, offset\+: 0x48. 

\mbox{\Hypertarget{struct_c_a_n___type_a068e84aeb58da0d6b60963aba62ca254}\label{struct_c_a_n___type_a068e84aeb58da0d6b60963aba62ca254}} 
\index{CAN\_Type@{CAN\_Type}!RXFIR@{RXFIR}}
\index{RXFIR@{RXFIR}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RXFIR}{RXFIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RXFIR}



Rx FIFO Information Register, offset\+: 0x4C. 

\mbox{\Hypertarget{struct_c_a_n___type_a4931de67ca76faa8f6e5cbaa06a87247}\label{struct_c_a_n___type_a4931de67ca76faa8f6e5cbaa06a87247}} 
\index{CAN\_Type@{CAN\_Type}!RXIMR@{RXIMR}}
\index{RXIMR@{RXIMR}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RXIMR}{RXIMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXIMR\mbox{[}\mbox{\hyperlink{group___c_a_n___peripheral___access___layer_gaf43c8a3f50f289b5bb877205570ac1cc}{CAN\+\_\+\+RXIMR\+\_\+\+COUNT}}\mbox{]}}



Rx Individual Mask Registers, array offset\+: 0x880, array step\+: 0x4. 

\mbox{\Hypertarget{struct_c_a_n___type_a5c2048bfa07070031acbee2dd7e64391}\label{struct_c_a_n___type_a5c2048bfa07070031acbee2dd7e64391}} 
\index{CAN\_Type@{CAN\_Type}!RXMGMASK@{RXMGMASK}}
\index{RXMGMASK@{RXMGMASK}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{RXMGMASK}{RXMGMASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXMGMASK}



Rx Mailboxes Global Mask Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_c_a_n___type_ae7b8b29e4cdd642fd36ac94c68c33357}\label{struct_c_a_n___type_ae7b8b29e4cdd642fd36ac94c68c33357}} 
\index{CAN\_Type@{CAN\_Type}!TIMER@{TIMER}}
\index{TIMER@{TIMER}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{TIMER}{TIMER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMER}



Free Running Timer, offset\+: 0x8. 

\mbox{\Hypertarget{struct_c_a_n___type_a55f45483c62e2f48e79393005866e0c3}\label{struct_c_a_n___type_a55f45483c62e2f48e79393005866e0c3}} 
\index{CAN\_Type@{CAN\_Type}!WMB@{WMB}}
\index{WMB@{WMB}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \}  WMB\mbox{[}\mbox{\hyperlink{group___c_a_n___peripheral___access___layer_gaf6eba9dfa1f7077b183d7cf804810f16}{CAN\+\_\+\+WMB\+\_\+\+COUNT}}\mbox{]}}

\mbox{\Hypertarget{struct_c_a_n___type_a4d41adcfbb8f98b31bfbe7d9f144d4fa}\label{struct_c_a_n___type_a4d41adcfbb8f98b31bfbe7d9f144d4fa}} 
\index{CAN\_Type@{CAN\_Type}!WMBn\_CS@{WMBn\_CS}}
\index{WMBn\_CS@{WMBn\_CS}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{WMBn\_CS}{WMBn\_CS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t WMBn\+\_\+\+CS}



Wake Up Message Buffer Register for C/S, array offset\+: 0x\+B40, array step\+: 0x10. 

\mbox{\Hypertarget{struct_c_a_n___type_a2e48415297e9f681fa5669e8b41c98b4}\label{struct_c_a_n___type_a2e48415297e9f681fa5669e8b41c98b4}} 
\index{CAN\_Type@{CAN\_Type}!WMBn\_D03@{WMBn\_D03}}
\index{WMBn\_D03@{WMBn\_D03}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{WMBn\_D03}{WMBn\_D03}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t WMBn\+\_\+\+D03}



Wake Up Message Buffer Register for Data 0-\/3, array offset\+: 0x\+B48, array step\+: 0x10. 

\mbox{\Hypertarget{struct_c_a_n___type_a588c1925b6163e91c2405036f3af54c5}\label{struct_c_a_n___type_a588c1925b6163e91c2405036f3af54c5}} 
\index{CAN\_Type@{CAN\_Type}!WMBn\_D47@{WMBn\_D47}}
\index{WMBn\_D47@{WMBn\_D47}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{WMBn\_D47}{WMBn\_D47}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t WMBn\+\_\+\+D47}



Wake Up Message Buffer Register Data 4-\/7, array offset\+: 0x\+B4C, array step\+: 0x10. 

\mbox{\Hypertarget{struct_c_a_n___type_a6c9e8d76e1149e40eb46cae752422ce3}\label{struct_c_a_n___type_a6c9e8d76e1149e40eb46cae752422ce3}} 
\index{CAN\_Type@{CAN\_Type}!WMBn\_ID@{WMBn\_ID}}
\index{WMBn\_ID@{WMBn\_ID}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{WMBn\_ID}{WMBn\_ID}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t WMBn\+\_\+\+ID}



Wake Up Message Buffer Register for ID, array offset\+: 0x\+B44, array step\+: 0x10. 

\mbox{\Hypertarget{struct_c_a_n___type_a2f5e095a4071db805dcd3c42a9a3fdc9}\label{struct_c_a_n___type_a2f5e095a4071db805dcd3c42a9a3fdc9}} 
\index{CAN\_Type@{CAN\_Type}!WU\_MTC@{WU\_MTC}}
\index{WU\_MTC@{WU\_MTC}!CAN\_Type@{CAN\_Type}}
\doxysubsubsection{\texorpdfstring{WU\_MTC}{WU\_MTC}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WU\+\_\+\+MTC}



Pretended Networking Wake Up Match Register, offset\+: 0x\+B08. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
