// Seed: 2142141843
module module_0 ();
  tri1 id_1 = id_1 - 1;
  assign id_1 = id_1;
  final begin
    if (1) $display(id_1);
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_3;
  supply1 id_4;
  always @(posedge 1'h0 or negedge id_3) id_3 = id_4;
  wire id_5;
  always @(id_1 or negedge 1);
  module_0();
  assign id_4 = id_1;
  assign id_4 = 1;
endmodule
