ISim log file
Running: D:\Verilog\DeMux_1to8\DeMux_1to8_testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Verilog/DeMux_1to8/DeMux_1to8_testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Verilog/DeMux_1to8/DeMux_1to8_testbench.v" Line 30.  For instance DeMux_1to8_testbench/uut/, width 3 of formal port en is not equal to width 1 of actual variable en. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
