/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\lib\T_regdisp.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\utility.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\translator.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\memory-space.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\ram.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\signal.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\sim-get-class.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view-read-only.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_regdisp.h"
#include "T_regdisp-protos.c"
static void  _DML_PIFACE_HRESET__signal__signal_lower(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_HRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_HRESET__signal__signal_raise(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_HRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_HRESET__signal__signal_lower(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_HRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_HRESET__signal__signal_raise(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_HRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_nonpar_nonover__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_nonpar_nonover__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_nonpar_nonover__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_nonpar_nonover__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_nonpar_nonover__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_nonpar_nonover__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_nonpar_nonover__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_nonpar_nonover__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_nonpar_nonover__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_nonover__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_nonpar_nonover__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_nonover__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_nonpar_nonover__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_nonover__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_nonpar_nonover__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_nonover__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_nonpar_nonover__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_nonpar_nonover__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_nonpar_nonover__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_nonover__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_nonpar_nonover__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_nonpar_nonover__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_nonpar_nonover__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_nonpar_nonover__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_nonpar_nonover__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_nonover__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_nonpar_nonover__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_nonpar_nonover__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_nonpar_nonover__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_nonover__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_nonpar_nonover__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_nonpar_nonover__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_nonpar_nonover__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_nonpar_nonover__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_nonpar_nonover__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_nonpar_nonover__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_nonover__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_nonpar_nonover__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_nonpar_nonover__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_nonpar_nonover__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_nonover__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_nonpar_nonover__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_nonover__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_nonpar_nonover__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_nonover__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_nonpar_nonover__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_nonover__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_nonpar_nonover__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_nonover__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_nonpar_nonover__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_nonover__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_nonpar_over__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_nonpar_over__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_nonpar_over__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_nonpar_over__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_nonpar_over__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_nonpar_over__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_nonpar_over__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_nonpar_over__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_nonpar_over__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_nonpar_over__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_nonpar_over__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_nonpar_over__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_nonpar_over__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_nonpar_over__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_nonpar_over__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_nonpar_over__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_nonpar_over__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_over__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_nonpar_over__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_over__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_nonpar_over__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_over__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_nonpar_over__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_over__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_nonpar_over__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_nonpar_over__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_nonpar_over__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_over__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_nonpar_over__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_nonpar_over__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_nonpar_over__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_nonpar_over__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_nonpar_over__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_over__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_nonpar_over__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_nonpar_over__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_nonpar_over__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_over__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_nonpar_over__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_nonpar_over__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_nonpar_over__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_nonpar_over__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_nonpar_over__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_nonpar_over__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_over__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_nonpar_over__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_nonpar_over__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_nonpar_over__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_over__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_nonpar_over__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_over__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_nonpar_over__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_over__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_nonpar_over__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_nonpar_over__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_nonpar_over__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_over__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_nonpar_over__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_nonpar_over__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_par_nonover__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_nonover__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_par_nonover__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_nonover__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_par_nonover__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_nonover__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_par_nonover__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_nonover__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_par_nonover__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_nonover__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_par_nonover__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_nonover__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_par_nonover__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_nonover__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_par_nonover__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_nonover__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_par_nonover__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_nonover__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_par_nonover__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_nonover__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_par_nonover__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_nonover__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_par_nonover__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_nonover__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_par_nonover__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_nonover__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_par_nonover__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_nonover__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_par_nonover__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_nonover__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_par_nonover__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_nonover__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_par_nonover__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_nonover__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_par_nonover__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_par_nonover__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_nonover__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_nonover__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_par_nonover__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_par_nonover__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_par_nonover__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_par_nonover__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_par_nonover__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_par_nonover__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_par_nonover__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_par_nonover__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_par_nonover__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_par_nonover__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_par_nonover__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_par_nonover__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_par_nonover__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_par_nonover__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_par_nonover__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_nonover__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_par_nonover__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_nonover__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_par_nonover__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_par_nonover__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_par_nonover__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_par_nonover__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_par_nonover__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_par_nonover__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_par_nonover__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_par_nonover__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_nonover__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_nonover__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_par_nonover__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_nonover__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_par_nonover__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_nonover__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_par_nonover__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_nonover__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_nonover__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_nonover__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_nonover__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_nonover__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_par_nonover__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_par_nonover__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_par_nonover__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_par_nonover__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_par_over__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_over__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_par_over__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_over__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_par_over__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_par_over__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_par_over__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_par_over__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_par_over__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_over__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_par_over__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_over__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_par_over__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_over__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_par_over__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_over__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_par_over__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_par_over__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_par_over__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_par_over__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_par_over__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_over__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_par_over__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_over__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_par_over__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_par_over__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_par_over__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_over__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_par_over__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_par_over__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_par_over__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_par_over__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_par_over__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_par_over__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_par_over__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_par_over__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_par_over__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_par_over__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_par_over__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_par_over__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_par_over__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_par_over__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_par_over__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_par_over__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_over__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_par_over__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_par_over__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_par_over__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_par_over__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_par_over__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_par_over__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_par_over__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_par_over__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_over__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_par_over__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_over__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_par_over__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_par_over__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_over__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_over__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_par_over__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_par_over__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_par_over__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_par_over__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_par_over_be__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_over_be__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_par_over_be__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_over_be__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_par_over_be__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over_be__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_par_over_be__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over_be__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_par_over_be__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over_be__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_par_over_be__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over_be__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_par_over_be__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_over_be__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_par_over_be__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_over_be__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_par_over_be__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_over_be__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_par_over_be__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_over_be__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_par_over_be__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over_be__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_par_over_be__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over_be__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_par_over_be__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over_be__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_par_over_be__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_par_over_be__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_par_over_be__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_over_be__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_par_over_be__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_over_be__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_par_over_be__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over_be__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_par_over_be__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_par_over_be__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_over_be__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over_be__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_par_over_be__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_par_over_be__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_par_over_be__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_par_over_be__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_par_over_be__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_par_over_be__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_par_over_be__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_par_over_be__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_par_over_be__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_par_over_be__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_par_over_be__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_par_over_be__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_par_over_be__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_par_over_be__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_par_over_be__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over_be__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_par_over_be__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_par_over_be__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_par_over_be__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_par_over_be__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_par_over_be__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_par_over_be__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_par_over_be__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_par_over_be__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_par_over_be__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_par_over_be__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_over_be__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over_be__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_par_over_be__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_par_over_be__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_par_over_be__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over_be__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_par_over_be__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over_be__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_over_be__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over_be__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_par_over_be__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_par_over_be__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_par_over_be__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_par_over_be__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_par_over_be__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_par_over_be__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_sort_test__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_sort_test__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_sort_test__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_sort_test__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_sort_test__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_sort_test__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_sort_test__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_sort_test__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_sort_test__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_sort_test__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_sort_test__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_sort_test__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_sort_test__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_sort_test__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_sort_test__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_sort_test__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_sort_test__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_sort_test__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_sort_test__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_sort_test__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_sort_test__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_sort_test__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_sort_test__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_sort_test__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_sort_test__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_sort_test__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_sort_test__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_sort_test__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_sort_test__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_sort_test__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_sort_test__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_sort_test__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_sort_test__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_sort_test__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_sort_test__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_sort_test__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_sort_test__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_sort_test__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_sort_test__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_sort_test__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_sort_test__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_sort_test__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_sort_test__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_sort_test__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_sort_test__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_sort_test__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_sort_test__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_sort_test__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_sort_test__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_sort_test__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_sort_test__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_sort_test__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_sort_test__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_sort_test__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_sort_test__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_sort_test__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_sort_test__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_sort_test__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_sort_test__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_sort_test__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_sort_test__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_sort_test__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_sort_test__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_sort_test__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_sort_test__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_sort_test__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_sort_test__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_sort_test__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_sort_test__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_sort_test__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_sort_test__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_sort_test__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_sort_test__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_sort_test__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_sort_test__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_sort_test__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_sort_test__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_sort_test__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_sort_test__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_sort_test__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void
 test_notify_state_change(test_t *dev)
{
    if (!dev->_issuing_state_callbacks) {
        dev->_issuing_state_callbacks = true;
        SIM_notify(&dev->obj, Sim_Notify_State_Change);
        dev->_issuing_state_callbacks = false;
    }
}
// DML notification registration callback
static void _test_update_has_state_notifier(conf_object_t *_obj, notifier_type_t type, bool has_subscribers)
{
    if (type == Sim_Notify_State_Change) {
        test_t *_dev = (test_t*)_obj;
        _dev->_has_state_callbacks = has_subscribers;
    }
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    #line 667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_init___rec_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, init));
    #line 2842 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_post_init___rec_post_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, post_init));
    #line 2852 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 669 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_destroy___rec_destroy(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, destroy));
    #line 2878 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[291] UNUSED = {
    {"dev", NULL, 0, 1},
    {"HRESET.signal", NULL, 0, 2},
    {"HRESET", NULL, 0, 3},
    {"nonpar_nonover.a1[%u][%u].f", (const uint32 []) {4, 4}, 2, 4},
    {"nonpar_nonover.a1[%u][%u]", (const uint32 []) {4, 4}, 2, 5},
    {"nonpar_nonover.a2[%u].f", (const uint32 []) {4}, 1, 6},
    {"nonpar_nonover.a2[%u]", (const uint32 []) {4}, 1, 7},
    {"nonpar_nonover.a3[%u].f", (const uint32 []) {4}, 1, 8},
    {"nonpar_nonover.a3[%u]", (const uint32 []) {4}, 1, 9},
    {"nonpar_nonover.a4[%u].f", (const uint32 []) {4}, 1, 10},
    {"nonpar_nonover.a4[%u]", (const uint32 []) {4}, 1, 11},
    {"nonpar_nonover.a5[%u].f", (const uint32 []) {4}, 1, 12},
    {"nonpar_nonover.a5[%u]", (const uint32 []) {4}, 1, 13},
    {"nonpar_nonover.a6[%u].f", (const uint32 []) {3}, 1, 14},
    {"nonpar_nonover.a6[%u]", (const uint32 []) {3}, 1, 15},
    {"nonpar_nonover.a7[%u].f", (const uint32 []) {4}, 1, 16},
    {"nonpar_nonover.a7[%u]", (const uint32 []) {4}, 1, 17},
    {"nonpar_nonover.bank_instrumentation_subscribe", NULL, 0, 18},
    {"nonpar_nonover.instrumentation_order", NULL, 0, 19},
    {"nonpar_nonover.io_memory", NULL, 0, 20},
    {"nonpar_nonover.r1.f1", NULL, 0, 21},
    {"nonpar_nonover.r1.f2", NULL, 0, 22},
    {"nonpar_nonover.r1.f3", NULL, 0, 23},
    {"nonpar_nonover.r1.f4", NULL, 0, 24},
    {"nonpar_nonover.r1", NULL, 0, 25},
    {"nonpar_nonover.r2.f1", NULL, 0, 26},
    {"nonpar_nonover.r2.f2", NULL, 0, 27},
    {"nonpar_nonover.r2.f3", NULL, 0, 28},
    {"nonpar_nonover.r2.f4", NULL, 0, 29},
    {"nonpar_nonover.r2", NULL, 0, 30},
    {"nonpar_nonover.r3.f1", NULL, 0, 31},
    {"nonpar_nonover.r3.f2", NULL, 0, 32},
    {"nonpar_nonover.r3.f3", NULL, 0, 33},
    {"nonpar_nonover.r3.f4", NULL, 0, 34},
    {"nonpar_nonover.r3", NULL, 0, 35},
    {"nonpar_nonover.register_view", NULL, 0, 36},
    {"nonpar_nonover.register_view_catalog", NULL, 0, 37},
    {"nonpar_nonover.register_view_read_only", NULL, 0, 38},
    {"nonpar_nonover.s1.f", NULL, 0, 39},
    {"nonpar_nonover.s1", NULL, 0, 40},
    {"nonpar_nonover.s2.f", NULL, 0, 41},
    {"nonpar_nonover.s2", NULL, 0, 42},
    {"nonpar_nonover.s3.f", NULL, 0, 43},
    {"nonpar_nonover.s3", NULL, 0, 44},
    {"nonpar_nonover.s4.f", NULL, 0, 45},
    {"nonpar_nonover.s4", NULL, 0, 46},
    {"nonpar_nonover.s5.f", NULL, 0, 47},
    {"nonpar_nonover.s5", NULL, 0, 48},
    {"nonpar_nonover.s6.f", NULL, 0, 49},
    {"nonpar_nonover.s6", NULL, 0, 50},
    {"nonpar_nonover.s7.f", NULL, 0, 51},
    {"nonpar_nonover.s7", NULL, 0, 52},
    {"nonpar_nonover.s8.f", NULL, 0, 53},
    {"nonpar_nonover.s8", NULL, 0, 54},
    {"nonpar_nonover.x1.f", NULL, 0, 55},
    {"nonpar_nonover.x1", NULL, 0, 56},
    {"nonpar_nonover.x2.f", NULL, 0, 57},
    {"nonpar_nonover.x2", NULL, 0, 58},
    {"nonpar_nonover", NULL, 0, 59},
    {"nonpar_over.a1[%u][%u].f", (const uint32 []) {4, 4}, 2, 60},
    {"nonpar_over.a1[%u][%u]", (const uint32 []) {4, 4}, 2, 61},
    {"nonpar_over.a2[%u].f", (const uint32 []) {4}, 1, 62},
    {"nonpar_over.a2[%u]", (const uint32 []) {4}, 1, 63},
    {"nonpar_over.a3[%u].f", (const uint32 []) {4}, 1, 64},
    {"nonpar_over.a3[%u]", (const uint32 []) {4}, 1, 65},
    {"nonpar_over.a4[%u].f", (const uint32 []) {4}, 1, 66},
    {"nonpar_over.a4[%u]", (const uint32 []) {4}, 1, 67},
    {"nonpar_over.a5[%u].f", (const uint32 []) {4}, 1, 68},
    {"nonpar_over.a5[%u]", (const uint32 []) {4}, 1, 69},
    {"nonpar_over.a6[%u].f", (const uint32 []) {3}, 1, 70},
    {"nonpar_over.a6[%u]", (const uint32 []) {3}, 1, 71},
    {"nonpar_over.a7[%u].f", (const uint32 []) {4}, 1, 72},
    {"nonpar_over.a7[%u]", (const uint32 []) {4}, 1, 73},
    {"nonpar_over.bank_instrumentation_subscribe", NULL, 0, 74},
    {"nonpar_over.instrumentation_order", NULL, 0, 75},
    {"nonpar_over.io_memory", NULL, 0, 76},
    {"nonpar_over.r1.f1", NULL, 0, 77},
    {"nonpar_over.r1.f2", NULL, 0, 78},
    {"nonpar_over.r1.f3", NULL, 0, 79},
    {"nonpar_over.r1.f4", NULL, 0, 80},
    {"nonpar_over.r1", NULL, 0, 81},
    {"nonpar_over.r2.f1", NULL, 0, 82},
    {"nonpar_over.r2.f2", NULL, 0, 83},
    {"nonpar_over.r2.f3", NULL, 0, 84},
    {"nonpar_over.r2.f4", NULL, 0, 85},
    {"nonpar_over.r2", NULL, 0, 86},
    {"nonpar_over.r3.f1", NULL, 0, 87},
    {"nonpar_over.r3.f2", NULL, 0, 88},
    {"nonpar_over.r3.f3", NULL, 0, 89},
    {"nonpar_over.r3.f4", NULL, 0, 90},
    {"nonpar_over.r3", NULL, 0, 91},
    {"nonpar_over.register_view", NULL, 0, 92},
    {"nonpar_over.register_view_catalog", NULL, 0, 93},
    {"nonpar_over.register_view_read_only", NULL, 0, 94},
    {"nonpar_over.s1.f", NULL, 0, 95},
    {"nonpar_over.s1", NULL, 0, 96},
    {"nonpar_over.s2.f", NULL, 0, 97},
    {"nonpar_over.s2", NULL, 0, 98},
    {"nonpar_over.s3.f", NULL, 0, 99},
    {"nonpar_over.s3", NULL, 0, 100},
    {"nonpar_over.s4.f", NULL, 0, 101},
    {"nonpar_over.s4", NULL, 0, 102},
    {"nonpar_over.s5.f", NULL, 0, 103},
    {"nonpar_over.s5", NULL, 0, 104},
    {"nonpar_over.s6.f", NULL, 0, 105},
    {"nonpar_over.s6", NULL, 0, 106},
    {"nonpar_over.s7.f", NULL, 0, 107},
    {"nonpar_over.s7", NULL, 0, 108},
    {"nonpar_over.s8.f", NULL, 0, 109},
    {"nonpar_over.s8", NULL, 0, 110},
    {"nonpar_over.x1.f", NULL, 0, 111},
    {"nonpar_over.x1", NULL, 0, 112},
    {"nonpar_over.x2.f", NULL, 0, 113},
    {"nonpar_over.x2", NULL, 0, 114},
    {"nonpar_over", NULL, 0, 115},
    {"par_nonover.a1[%u][%u].f", (const uint32 []) {4, 4}, 2, 116},
    {"par_nonover.a1[%u][%u]", (const uint32 []) {4, 4}, 2, 117},
    {"par_nonover.a2[%u].f", (const uint32 []) {4}, 1, 118},
    {"par_nonover.a2[%u]", (const uint32 []) {4}, 1, 119},
    {"par_nonover.a3[%u].f", (const uint32 []) {4}, 1, 120},
    {"par_nonover.a3[%u]", (const uint32 []) {4}, 1, 121},
    {"par_nonover.a4[%u].f", (const uint32 []) {4}, 1, 122},
    {"par_nonover.a4[%u]", (const uint32 []) {4}, 1, 123},
    {"par_nonover.a5[%u].f", (const uint32 []) {4}, 1, 124},
    {"par_nonover.a5[%u]", (const uint32 []) {4}, 1, 125},
    {"par_nonover.a6[%u].f", (const uint32 []) {3}, 1, 126},
    {"par_nonover.a6[%u]", (const uint32 []) {3}, 1, 127},
    {"par_nonover.a7[%u].f", (const uint32 []) {4}, 1, 128},
    {"par_nonover.a7[%u]", (const uint32 []) {4}, 1, 129},
    {"par_nonover.bank_instrumentation_subscribe", NULL, 0, 130},
    {"par_nonover.instrumentation_order", NULL, 0, 131},
    {"par_nonover.io_memory", NULL, 0, 132},
    {"par_nonover.r1.f1", NULL, 0, 133},
    {"par_nonover.r1.f2", NULL, 0, 134},
    {"par_nonover.r1.f3", NULL, 0, 135},
    {"par_nonover.r1.f4", NULL, 0, 136},
    {"par_nonover.r1", NULL, 0, 137},
    {"par_nonover.r2.f1", NULL, 0, 138},
    {"par_nonover.r2.f2", NULL, 0, 139},
    {"par_nonover.r2.f3", NULL, 0, 140},
    {"par_nonover.r2.f4", NULL, 0, 141},
    {"par_nonover.r2", NULL, 0, 142},
    {"par_nonover.r3.f1", NULL, 0, 143},
    {"par_nonover.r3.f2", NULL, 0, 144},
    {"par_nonover.r3.f3", NULL, 0, 145},
    {"par_nonover.r3.f4", NULL, 0, 146},
    {"par_nonover.r3", NULL, 0, 147},
    {"par_nonover.register_view", NULL, 0, 148},
    {"par_nonover.register_view_catalog", NULL, 0, 149},
    {"par_nonover.register_view_read_only", NULL, 0, 150},
    {"par_nonover.s1.f", NULL, 0, 151},
    {"par_nonover.s1", NULL, 0, 152},
    {"par_nonover.s2.f", NULL, 0, 153},
    {"par_nonover.s2", NULL, 0, 154},
    {"par_nonover.s3.f", NULL, 0, 155},
    {"par_nonover.s3", NULL, 0, 156},
    {"par_nonover.s4.f", NULL, 0, 157},
    {"par_nonover.s4", NULL, 0, 158},
    {"par_nonover.s5.f", NULL, 0, 159},
    {"par_nonover.s5", NULL, 0, 160},
    {"par_nonover.s6.f", NULL, 0, 161},
    {"par_nonover.s6", NULL, 0, 162},
    {"par_nonover.s7.f", NULL, 0, 163},
    {"par_nonover.s7", NULL, 0, 164},
    {"par_nonover.s8.f", NULL, 0, 165},
    {"par_nonover.s8", NULL, 0, 166},
    {"par_nonover.x1.f", NULL, 0, 167},
    {"par_nonover.x1", NULL, 0, 168},
    {"par_nonover.x2.f", NULL, 0, 169},
    {"par_nonover.x2", NULL, 0, 170},
    {"par_nonover", NULL, 0, 171},
    {"par_over.a1[%u][%u].f", (const uint32 []) {4, 4}, 2, 172},
    {"par_over.a1[%u][%u]", (const uint32 []) {4, 4}, 2, 173},
    {"par_over.a2[%u].f", (const uint32 []) {4}, 1, 174},
    {"par_over.a2[%u]", (const uint32 []) {4}, 1, 175},
    {"par_over.a3[%u].f", (const uint32 []) {4}, 1, 176},
    {"par_over.a3[%u]", (const uint32 []) {4}, 1, 177},
    {"par_over.a4[%u].f", (const uint32 []) {4}, 1, 178},
    {"par_over.a4[%u]", (const uint32 []) {4}, 1, 179},
    {"par_over.a5[%u].f", (const uint32 []) {4}, 1, 180},
    {"par_over.a5[%u]", (const uint32 []) {4}, 1, 181},
    {"par_over.a6[%u].f", (const uint32 []) {3}, 1, 182},
    {"par_over.a6[%u]", (const uint32 []) {3}, 1, 183},
    {"par_over.a7[%u].f", (const uint32 []) {4}, 1, 184},
    {"par_over.a7[%u]", (const uint32 []) {4}, 1, 185},
    {"par_over.bank_instrumentation_subscribe", NULL, 0, 186},
    {"par_over.instrumentation_order", NULL, 0, 187},
    {"par_over.io_memory", NULL, 0, 188},
    {"par_over.r1.f1", NULL, 0, 189},
    {"par_over.r1.f2", NULL, 0, 190},
    {"par_over.r1.f3", NULL, 0, 191},
    {"par_over.r1.f4", NULL, 0, 192},
    {"par_over.r1", NULL, 0, 193},
    {"par_over.r2.f1", NULL, 0, 194},
    {"par_over.r2.f2", NULL, 0, 195},
    {"par_over.r2.f3", NULL, 0, 196},
    {"par_over.r2.f4", NULL, 0, 197},
    {"par_over.r2", NULL, 0, 198},
    {"par_over.r3.f1", NULL, 0, 199},
    {"par_over.r3.f2", NULL, 0, 200},
    {"par_over.r3.f3", NULL, 0, 201},
    {"par_over.r3.f4", NULL, 0, 202},
    {"par_over.r3", NULL, 0, 203},
    {"par_over.register_view", NULL, 0, 204},
    {"par_over.register_view_catalog", NULL, 0, 205},
    {"par_over.register_view_read_only", NULL, 0, 206},
    {"par_over.s1.f", NULL, 0, 207},
    {"par_over.s1", NULL, 0, 208},
    {"par_over.s2.f", NULL, 0, 209},
    {"par_over.s2", NULL, 0, 210},
    {"par_over.s3.f", NULL, 0, 211},
    {"par_over.s3", NULL, 0, 212},
    {"par_over.s4.f", NULL, 0, 213},
    {"par_over.s4", NULL, 0, 214},
    {"par_over.s5.f", NULL, 0, 215},
    {"par_over.s5", NULL, 0, 216},
    {"par_over.s6.f", NULL, 0, 217},
    {"par_over.s6", NULL, 0, 218},
    {"par_over.s7.f", NULL, 0, 219},
    {"par_over.s7", NULL, 0, 220},
    {"par_over.s8.f", NULL, 0, 221},
    {"par_over.s8", NULL, 0, 222},
    {"par_over.x1.f", NULL, 0, 223},
    {"par_over.x1", NULL, 0, 224},
    {"par_over.x2.f", NULL, 0, 225},
    {"par_over.x2", NULL, 0, 226},
    {"par_over", NULL, 0, 227},
    {"par_over_be.a1[%u][%u].f", (const uint32 []) {4, 4}, 2, 228},
    {"par_over_be.a1[%u][%u]", (const uint32 []) {4, 4}, 2, 229},
    {"par_over_be.a2[%u].f", (const uint32 []) {4}, 1, 230},
    {"par_over_be.a2[%u]", (const uint32 []) {4}, 1, 231},
    {"par_over_be.a3[%u].f", (const uint32 []) {4}, 1, 232},
    {"par_over_be.a3[%u]", (const uint32 []) {4}, 1, 233},
    {"par_over_be.a4[%u].f", (const uint32 []) {4}, 1, 234},
    {"par_over_be.a4[%u]", (const uint32 []) {4}, 1, 235},
    {"par_over_be.a5[%u].f", (const uint32 []) {4}, 1, 236},
    {"par_over_be.a5[%u]", (const uint32 []) {4}, 1, 237},
    {"par_over_be.a6[%u].f", (const uint32 []) {3}, 1, 238},
    {"par_over_be.a6[%u]", (const uint32 []) {3}, 1, 239},
    {"par_over_be.a7[%u].f", (const uint32 []) {4}, 1, 240},
    {"par_over_be.a7[%u]", (const uint32 []) {4}, 1, 241},
    {"par_over_be.bank_instrumentation_subscribe", NULL, 0, 242},
    {"par_over_be.instrumentation_order", NULL, 0, 243},
    {"par_over_be.io_memory", NULL, 0, 244},
    {"par_over_be.r1.f1", NULL, 0, 245},
    {"par_over_be.r1.f2", NULL, 0, 246},
    {"par_over_be.r1.f3", NULL, 0, 247},
    {"par_over_be.r1.f4", NULL, 0, 248},
    {"par_over_be.r1", NULL, 0, 249},
    {"par_over_be.r2.f1", NULL, 0, 250},
    {"par_over_be.r2.f2", NULL, 0, 251},
    {"par_over_be.r2.f3", NULL, 0, 252},
    {"par_over_be.r2.f4", NULL, 0, 253},
    {"par_over_be.r2", NULL, 0, 254},
    {"par_over_be.r3.f1", NULL, 0, 255},
    {"par_over_be.r3.f2", NULL, 0, 256},
    {"par_over_be.r3.f3", NULL, 0, 257},
    {"par_over_be.r3.f4", NULL, 0, 258},
    {"par_over_be.r3", NULL, 0, 259},
    {"par_over_be.register_view", NULL, 0, 260},
    {"par_over_be.register_view_catalog", NULL, 0, 261},
    {"par_over_be.register_view_read_only", NULL, 0, 262},
    {"par_over_be.s1.f", NULL, 0, 263},
    {"par_over_be.s1", NULL, 0, 264},
    {"par_over_be.s2.f", NULL, 0, 265},
    {"par_over_be.s2", NULL, 0, 266},
    {"par_over_be.s3.f", NULL, 0, 267},
    {"par_over_be.s3", NULL, 0, 268},
    {"par_over_be.s4.f", NULL, 0, 269},
    {"par_over_be.s4", NULL, 0, 270},
    {"par_over_be.s5.f", NULL, 0, 271},
    {"par_over_be.s5", NULL, 0, 272},
    {"par_over_be.s6.f", NULL, 0, 273},
    {"par_over_be.s6", NULL, 0, 274},
    {"par_over_be.s7.f", NULL, 0, 275},
    {"par_over_be.s7", NULL, 0, 276},
    {"par_over_be.s8.f", NULL, 0, 277},
    {"par_over_be.s8", NULL, 0, 278},
    {"par_over_be.x1.f", NULL, 0, 279},
    {"par_over_be.x1", NULL, 0, 280},
    {"par_over_be.x2.f", NULL, 0, 281},
    {"par_over_be.x2", NULL, 0, 282},
    {"par_over_be", NULL, 0, 283},
    {"sort_test.bank_instrumentation_subscribe", NULL, 0, 284},
    {"sort_test.instrumentation_order", NULL, 0, 285},
    {"sort_test.io_memory", NULL, 0, 286},
    {"sort_test.r[%u]", (const uint32 []) {129}, 1, 287},
    {"sort_test.register_view", NULL, 0, 288},
    {"sort_test.register_view_catalog", NULL, 0, 289},
    {"sort_test.register_view_read_only", NULL, 0, 290},
    {"sort_test", NULL, 0, 291}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[291] UNUSED = {(&_tr__dev__device.object), (&_tr_HRESET_signal__implement.object), (&_tr_HRESET__port.object), (&_tr_nonpar_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_a1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_a2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_a3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_a4____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_a5____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_a6____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_a7____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_bank_instrumentation_subscribe__implement.object), (&_tr_nonpar_nonover_instrumentation_order__implement.object), (&_tr_nonpar_nonover_io_memory__bank_io_memory.implement.object), (&_tr_nonpar_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_r3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_register_view__implement.object), (&_tr_nonpar_nonover_register_view_catalog__implement.object), (&_tr_nonpar_nonover_register_view_read_only__implement.object), (&_tr_nonpar_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_s1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_s2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_s3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_s4____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_s5____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_s6____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_s7____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_s8____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_x1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_nonover_x2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_nonover__testbank.bank.object), (&_tr_nonpar_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_a1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_a2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_a3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_a4____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_a5____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_a6____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_a7____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_bank_instrumentation_subscribe__implement.object), (&_tr_nonpar_over_instrumentation_order__implement.object), (&_tr_nonpar_over_io_memory__bank_io_memory.implement.object), (&_tr_nonpar_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_r3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_register_view__implement.object), (&_tr_nonpar_over_register_view_catalog__implement.object), (&_tr_nonpar_over_register_view_read_only__implement.object), (&_tr_nonpar_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_s1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_s2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_s3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_s4____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_s5____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_s6____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_s7____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_s8____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_x1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_nonpar_over_x2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_nonpar_over__testbank.bank.object), (&_tr_par_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_a1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_a2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_a3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_a4____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_a5____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_a6____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_a7____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_bank_instrumentation_subscribe__implement.object), (&_tr_par_nonover_instrumentation_order__implement.object), (&_tr_par_nonover_io_memory__bank_io_memory.implement.object), (&_tr_par_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_r3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_register_view__implement.object), (&_tr_par_nonover_register_view_catalog__implement.object), (&_tr_par_nonover_register_view_read_only__implement.object), (&_tr_par_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_s1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_s2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_s3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_s4____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_s5____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_s6____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_s7____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_s8____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_x1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_nonover_x2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_nonover__testbank.bank.object), (&_tr_par_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_a1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_a2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_a3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_a4____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_a5____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_a6____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_a7____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_bank_instrumentation_subscribe__implement.object), (&_tr_par_over_instrumentation_order__implement.object), (&_tr_par_over_io_memory__bank_io_memory.implement.object), (&_tr_par_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_r3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_register_view__implement.object), (&_tr_par_over_register_view_catalog__implement.object), (&_tr_par_over_register_view_read_only__implement.object), (&_tr_par_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_s1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_s2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_s3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_s4____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_s5____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_s6____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_s7____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_s8____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_x1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_x2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over__testbank.bank.object), (&_tr_par_over_be_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_a1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_a2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_a3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_a4____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_a5____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_a6____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_a7____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_bank_instrumentation_subscribe__implement.object), (&_tr_par_over_be_instrumentation_order__implement.object), (&_tr_par_over_be_io_memory__bank_io_memory.implement.object), (&_tr_par_over_be_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_r3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_register_view__implement.object), (&_tr_par_over_be_register_view_catalog__implement.object), (&_tr_par_over_be_register_view_read_only__implement.object), (&_tr_par_over_be_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_s1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_s2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_s3____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_s4____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_s5____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_s6____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_s7____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_s8____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_x1____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field.object), (&_tr_par_over_be_x2____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_par_over_be__testbank.bank.object), (&_tr_sort_test_bank_instrumentation_subscribe__implement.object), (&_tr_sort_test_instrumentation_order__implement.object), (&_tr_sort_test_io_memory__bank_io_memory.implement.object), (&_tr_sort_test_r____implicit__init_val_hard_reset__register._register._conf_attribute.object), (&_tr_sort_test_register_view__implement.object), (&_tr_sort_test_register_view_catalog__implement.object), (&_tr_sort_test_register_view_read_only__implement.object), (&_tr_sort_test__bank.object)};
static const _dml_port_object_assoc_t _port_object_assocs[291] UNUSED = {{0, 0}, {offsetof(test_t, HRESET._obj), 1}, {offsetof(test_t, HRESET._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 16}, {offsetof(test_t, nonpar_nonover._obj), 16}, {offsetof(test_t, nonpar_nonover._obj), 4}, {offsetof(test_t, nonpar_nonover._obj), 4}, {offsetof(test_t, nonpar_nonover._obj), 4}, {offsetof(test_t, nonpar_nonover._obj), 4}, {offsetof(test_t, nonpar_nonover._obj), 4}, {offsetof(test_t, nonpar_nonover._obj), 4}, {offsetof(test_t, nonpar_nonover._obj), 4}, {offsetof(test_t, nonpar_nonover._obj), 4}, {offsetof(test_t, nonpar_nonover._obj), 3}, {offsetof(test_t, nonpar_nonover._obj), 3}, {offsetof(test_t, nonpar_nonover._obj), 4}, {offsetof(test_t, nonpar_nonover._obj), 4}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_nonover._obj), 1}, {offsetof(test_t, nonpar_over._obj), 16}, {offsetof(test_t, nonpar_over._obj), 16}, {offsetof(test_t, nonpar_over._obj), 4}, {offsetof(test_t, nonpar_over._obj), 4}, {offsetof(test_t, nonpar_over._obj), 4}, {offsetof(test_t, nonpar_over._obj), 4}, {offsetof(test_t, nonpar_over._obj), 4}, {offsetof(test_t, nonpar_over._obj), 4}, {offsetof(test_t, nonpar_over._obj), 4}, {offsetof(test_t, nonpar_over._obj), 4}, {offsetof(test_t, nonpar_over._obj), 3}, {offsetof(test_t, nonpar_over._obj), 3}, {offsetof(test_t, nonpar_over._obj), 4}, {offsetof(test_t, nonpar_over._obj), 4}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, nonpar_over._obj), 1}, {offsetof(test_t, par_nonover._obj), 16}, {offsetof(test_t, par_nonover._obj), 16}, {offsetof(test_t, par_nonover._obj), 4}, {offsetof(test_t, par_nonover._obj), 4}, {offsetof(test_t, par_nonover._obj), 4}, {offsetof(test_t, par_nonover._obj), 4}, {offsetof(test_t, par_nonover._obj), 4}, {offsetof(test_t, par_nonover._obj), 4}, {offsetof(test_t, par_nonover._obj), 4}, {offsetof(test_t, par_nonover._obj), 4}, {offsetof(test_t, par_nonover._obj), 3}, {offsetof(test_t, par_nonover._obj), 3}, {offsetof(test_t, par_nonover._obj), 4}, {offsetof(test_t, par_nonover._obj), 4}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_nonover._obj), 1}, {offsetof(test_t, par_over._obj), 16}, {offsetof(test_t, par_over._obj), 16}, {offsetof(test_t, par_over._obj), 4}, {offsetof(test_t, par_over._obj), 4}, {offsetof(test_t, par_over._obj), 4}, {offsetof(test_t, par_over._obj), 4}, {offsetof(test_t, par_over._obj), 4}, {offsetof(test_t, par_over._obj), 4}, {offsetof(test_t, par_over._obj), 4}, {offsetof(test_t, par_over._obj), 4}, {offsetof(test_t, par_over._obj), 3}, {offsetof(test_t, par_over._obj), 3}, {offsetof(test_t, par_over._obj), 4}, {offsetof(test_t, par_over._obj), 4}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over._obj), 1}, {offsetof(test_t, par_over_be._obj), 16}, {offsetof(test_t, par_over_be._obj), 16}, {offsetof(test_t, par_over_be._obj), 4}, {offsetof(test_t, par_over_be._obj), 4}, {offsetof(test_t, par_over_be._obj), 4}, {offsetof(test_t, par_over_be._obj), 4}, {offsetof(test_t, par_over_be._obj), 4}, {offsetof(test_t, par_over_be._obj), 4}, {offsetof(test_t, par_over_be._obj), 4}, {offsetof(test_t, par_over_be._obj), 4}, {offsetof(test_t, par_over_be._obj), 3}, {offsetof(test_t, par_over_be._obj), 3}, {offsetof(test_t, par_over_be._obj), 4}, {offsetof(test_t, par_over_be._obj), 4}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, par_over_be._obj), 1}, {offsetof(test_t, sort_test._obj), 1}, {offsetof(test_t, sort_test._obj), 1}, {offsetof(test_t, sort_test._obj), 1}, {offsetof(test_t, sort_test._obj), 129}, {offsetof(test_t, sort_test._obj), 1}, {offsetof(test_t, sort_test._obj), 1}, {offsetof(test_t, sort_test._obj), 1}, {offsetof(test_t, sort_test._obj), 1}};
static void _startup_calls(void)
{
    _DML_M__register_all_attributes();
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_nonpar_nonover__testbank.bank), ((_identity_t) {.id = 59, .encoded_index = 0})});
        {
            uint64 v250__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v250__ret__out1);
            *((uint64 [1LL]) {0}) = v250__ret__out1;
        }
        {
            int v251__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v251__ret__out1);
            *((int [1LL]) {0}) = v251__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_nonpar_over__testbank.bank), ((_identity_t) {.id = 115, .encoded_index = 0})});
        {
            uint64 v252__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v252__ret__out1);
            *((uint64 [1LL]) {0}) = v252__ret__out1;
        }
        {
            int v253__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v253__ret__out1);
            *((int [1LL]) {0}) = v253__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_par_nonover__testbank.bank), ((_identity_t) {.id = 171, .encoded_index = 0})});
        {
            uint64 v254__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v254__ret__out1);
            *((uint64 [1LL]) {0}) = v254__ret__out1;
        }
        {
            int v255__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v255__ret__out1);
            *((int [1LL]) {0}) = v255__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_par_over__testbank.bank), ((_identity_t) {.id = 227, .encoded_index = 0})});
        {
            uint64 v256__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v256__ret__out1);
            *((uint64 [1LL]) {0}) = v256__ret__out1;
        }
        {
            int v257__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v257__ret__out1);
            *((int [1LL]) {0}) = v257__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_par_over_be__testbank.bank), ((_identity_t) {.id = 283, .encoded_index = 0})});
        {
            uint64 v258__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v258__ret__out1);
            *((uint64 [1LL]) {0}) = v258__ret__out1;
        }
        {
            int v259__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v259__ret__out1);
            *((int [1LL]) {0}) = v259__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})});
        {
            uint64 v260__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v260__ret__out1);
            *((uint64 [1LL]) {0}) = v260__ret__out1;
        }
        {
            int v261__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v261__ret__out1);
            *((int [1LL]) {0}) = v261__ret__out1;
        }
    }
}
static void _init_data_objs(test_t *_dev)
{
    #line 700 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 3282 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    #line 699 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 3285 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
}

/* _qname._qname */
static char const *_DML_TM__qname___qname(test_t *_dev, _qname __qname)
#line 3742 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _qname v263_ref UNUSED  = __qname;
    return _DML_get_qname(((_traitref_t *)&v263_ref)->id, _id_infos, &_dev->_qname_cache, "test");
    #line 3746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3296 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* object.cancel_after */
static void  _DML_TM_object__cancel_after(test_t *_dev, object _object)
#line 562 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    object v265_ref UNUSED  = _object;
    _cancel_simple_events(&_dev->obj, ((_traitref_t *)&v265_ref)->id);
    return;
    #line 565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3306 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* init._rec_init */
static void  _DML_TM_init___rec_init(test_t *_dev, init _init)
#line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_init, offsetof(struct _init, _each_init));
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__init[__each_in_expr.base_idx + _outer_idx];
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                init v268_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_init___rec_init(_dev, v268_obj);
                #line 3329 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, _init);
    return;
    #line 391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3340 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* init_val.init */
static void  _DML_TM_init_val__init(test_t *_dev, init _init)
#line 3731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3345 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    init_val _init_val UNUSED = DOWNCAST(_init, init_val, init);
    #line 3732 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init_val, _default_init, _dev, _init_val);
    return;
    #line 3733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3352 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _get.get */
static uint64 _DML_TM__get__get(test_t *_dev, _get __get)
#line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(get_val, _default_get, _dev, UPCAST(__get, _get, get_val));
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3361 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _set.set */
static void  _DML_TM__set__set(test_t *_dev, _set __set, uint64 value)
#line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(set_val, _default_set, _dev, UPCAST(__set, _set, set_val), value);
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3372 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* field.get_val */
static uint64 _DML_TM_field__get_val(test_t *_dev, get_val _get_val)
#line 3332 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3377 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb))) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3333)) - 1ULL);
}
#line 3382 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* field.set_val */
static void  _DML_TM_field__set_val(test_t *_dev, set_val _set_val, uint64 val)
#line 3336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3387 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)) = DML_combine_bits(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), DML_shlu(val, (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)));
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3398 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* field._default_get */
static uint64 _DML_TM_field___default_get(test_t *_dev, get_val _get_val)
#line 3340 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3403 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_field__get_val(_dev, UPCAST(_field, field, _get.get_val));
}
#line 3408 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* field._default_set */
static void  _DML_TM_field___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3413 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3344 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), value);
    return;
    #line 3345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3420 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* field._default_init */
static void  _DML_TM_field___default_init(test_t *_dev, init_val _init_val)
#line 3347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3425 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    field _field UNUSED = DOWNCAST(_init_val, field, init_val);
    #line 3348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), VTABLE_PARAM(UPCAST(_field, field, init_val), struct _init_val, init_val));
    return;
    #line 3349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3432 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* read.read_field */
static uint64 _DML_TM_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 3654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3437 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    __read ___read UNUSED = DOWNCAST(_read_field, __read, read_field);
    #line 3655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bits) == 0LL ? 0ULL : (CALL_TRAIT_METHOD0(__read, read, _dev, ___read)) & (enabled_bits);
}
#line 3442 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* read.read */
static uint64 _DML_TM_read__read(test_t *_dev, __read ___read)
#line 3658 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___read, __read, _get));
}
#line 3449 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* write.write_field */
static void  _DML_TM_write__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 3685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3454 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    __write ___write UNUSED = DOWNCAST(_write_field, __write, write_field);
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bits) == 0LL))
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v295_patched UNUSED  = (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___write, __write, _get))) & (~(enabled_bits));
        CALL_TRAIT_METHOD(__write, write, _dev, ___write, (v295_patched) | ((val) & (enabled_bits)));
    }
    return;
    #line 3690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3466 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* write.write */
static void  _DML_TM_write__write(test_t *_dev, __write ___write, uint64 val)
#line 3692 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(___write, __write, _set), val);
    return;
    #line 3694 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3475 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register.set_attribute */
static set_error_t _DML_TM_register__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 2946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3480 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2947 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(__register, _register, set._set), (uint64 )SIM_attr_integer(value));
    return (int32 )0LL;
}
#line 3486 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register.get_attribute */
static attr_value_t _DML_TM_register__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 2951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3491 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(__register, _register, get._get)));
}
#line 3496 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._size */
static int _DML_TM_register___size(_register __register)
#line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int )(DML_div((int64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize), 8LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2961));
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3505 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._num_fields */
static uint32 _DML_TM_register___num_fields(test_t *_dev, _register __register)
#line 2962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint32 v305_num_fields UNUSED  = (uint32 )0ULL;
    {
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v306_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                (int64 )(v305_num_fields)++;
                #line 3529 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v305_num_fields;
}
#line 3538 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._field_bits */
static uint64 _DML_TM_register___field_bits(_register __register)
#line 2970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v309_bits UNUSED  = 0ULL;
    {
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v310_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v309_bits = DML_combine_bits(v309_bits, DML_shlu(0xffffffffffffffffULL, (uint64 )VTABLE_PARAM(UPCAST(v310_f, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(v310_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v310_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(v310_f, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(v310_f, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)));
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3566 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v309_bits;
}
#line 3575 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._get_get_fields */
static int _DML_TM_register___get_get_fields(test_t *_dev, _register __register, _get_field *fields, uint64 *_out1)
#line 2980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v314_unmapped UNUSED  = 0LL;
    {
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v314_unmapped = DML_combine_bits(v314_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)));
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v314_n UNUSED  = (int32 )0LL;
    uint64 v314_lsbs UNUSED  = 0ULL;
    #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v316_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v317_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v316_f, _get_field, _lsb), struct __lsb, lsb);
                    {
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v314_lsbs = DML_combine_bits(v314_lsbs, (uint64 )(DML_shl(1LL, (int64 )v317_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2989)), DML_shlu(1ULL, (uint64 )v317_lsb));
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v314_unmapped = DML_combine_bits(v314_unmapped, DML_shlu(0ULL, (uint64 )v317_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v317_lsb + (uint64 )VTABLE_PARAM(UPCAST(v316_f, _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v317_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)) - 1ULL), (int64 )v317_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)));
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v314_n);
                }
                #line 3621 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v320_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v314_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v320_f, _get_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2995)) - 1ULL)) - 1ULL)] = v320_f;
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3650 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v314_unmapped;
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v314_n;
}
#line 3661 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._get_set_fields */
static int _DML_TM_register___get_set_fields(test_t *_dev, _register __register, _set_field *fields, uint64 *_out1)
#line 3002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v324_unmapped UNUSED  = 0LL;
    {
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v324_unmapped = DML_combine_bits(v324_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)));
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v324_n UNUSED  = (int32 )0LL;
    uint64 v324_lsbs UNUSED  = 0ULL;
    #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v326_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v327_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v326_f, _set_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v324_lsbs = DML_combine_bits(v324_lsbs, (uint64 )(DML_shl(1LL, (int64 )v327_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3011)), DML_shlu(1ULL, (uint64 )v327_lsb));
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v324_unmapped = DML_combine_bits(v324_unmapped, DML_shlu(0ULL, (uint64 )v327_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v327_lsb + (uint64 )VTABLE_PARAM(UPCAST(v326_f, _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v327_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)) - 1ULL), (int64 )v327_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)));
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v324_n);
                }
                #line 3707 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v330_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v324_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v330_f, _set_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3017)) - 1ULL)) - 1ULL)] = v330_f;
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3736 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v324_unmapped;
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v324_n;
}
#line 3747 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._get_write_fields */
static int _DML_TM_register___get_write_fields(test_t *_dev, _register __register, _write_field *fields, uint64 *_out1)
#line 3024 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v334_unmapped UNUSED  = 0LL;
    {
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v334_unmapped = DML_combine_bits(v334_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)));
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v334_n UNUSED  = (int32 )0LL;
    uint64 v334_lsbs UNUSED  = 0ULL;
    #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v336_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v337_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v336_f, _write_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v334_lsbs = DML_combine_bits(v334_lsbs, (uint64 )(DML_shl(1LL, (int64 )v337_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3033)), DML_shlu(1ULL, (uint64 )v337_lsb));
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v334_unmapped = DML_combine_bits(v334_unmapped, DML_shlu(0ULL, (uint64 )v337_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v337_lsb + (uint64 )VTABLE_PARAM(UPCAST(v336_f, _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v337_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)) - 1ULL), (int64 )v337_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)));
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v334_n);
                }
                #line 3793 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v340_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v334_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v340_f, _write_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3039)) - 1ULL)) - 1ULL)] = v340_f;
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3822 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v334_unmapped;
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v334_n;
}
#line 3833 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._get_read_fields */
static int _DML_TM_register___get_read_fields(test_t *_dev, _register __register, _read_field *fields, uint64 *_out1)
#line 3046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v344_unmapped UNUSED  = 0LL;
    {
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v344_unmapped = DML_combine_bits(v344_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)));
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v344_n UNUSED  = (int32 )0LL;
    uint64 v344_lsbs UNUSED  = 0ULL;
    #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v346_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v347_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v346_f, _read_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v344_lsbs = DML_combine_bits(v344_lsbs, (uint64 )(DML_shl(1LL, (int64 )v347_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3055)), DML_shlu(1ULL, (uint64 )v347_lsb));
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v344_unmapped = DML_combine_bits(v344_unmapped, DML_shlu(0ULL, (uint64 )v347_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v347_lsb + (uint64 )VTABLE_PARAM(UPCAST(v346_f, _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v347_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)) - 1ULL), (int64 )v347_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)));
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v344_n);
                }
                #line 3879 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v350_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v344_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v350_f, _read_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3061)) - 1ULL)) - 1ULL)] = v350_f;
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3908 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v344_unmapped;
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v344_n;
}
#line 3919 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._default_init */
static void  _DML_TM_register___default_init(test_t *_dev, init_val _init_val)
#line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3924 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _register __register UNUSED = DOWNCAST(_init_val, _register, init_val);
    #line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v354_mapped UNUSED  = _DML_TM_register___field_bits(__register);
        #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v354_mapped)) | ((VTABLE_PARAM(UPCAST(__register, _register, init_val), struct _init_val, init_val)) & (~(v354_mapped))), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3075)) - 1ULL);
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3941 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register.read_unmapped_bits */
static uint64 _DML_TM_register__read_unmapped_bits(test_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
#line 3078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bits);
}
#line 3948 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._base_read_register */
static uint64 _DML_TM_register___base_read_register(test_t *_dev, _register __register, uint64 enabled_bytes, void  *aux)
#line 3083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0ULL;
    #line 3088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v359_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v359_field_bits) == 0LL)
    #line 3091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bytes);
    #line 3093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v359_num_fields UNUSED  = 0LL;
    _read_field v359_fields[64LL] UNUSED ;
    #line 3094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v359_fields, 0, sizeof(_read_field [64LL]));
    uint64 v359_unmapped UNUSED  = 0LL;
    {
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v362__ret__out1 UNUSED  = 0LL;
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v359_num_fields = _DML_TM_register___get_read_fields(_dev, __register, v359_fields, &v362__ret__out1);
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v359_unmapped = v362__ret__out1;
        #line 3973 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 3097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v359_default_access_bits UNUSED  = (v359_unmapped) & (v359_field_bits);
    uint64 v359_unmapped_bits UNUSED  = (v359_unmapped) & (~(v359_field_bits));
    uint64 v359_val UNUSED  = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v359_default_access_bits)) & (enabled_bytes);
    #line 3101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v359_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    {
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v363_f UNUSED  = (int32 )0LL;
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v363_f < (int64 )v359_num_fields; (int64 )(v363_f)++)
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v364_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v359_fields[(int64 )v363_f], _read_field, _lsb), struct __lsb, lsb);
            int v364_f_msb UNUSED  = (int )(((uint64 )v364_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v359_fields[(int64 )v363_f], _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v364_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v364_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v364_f_msb - (uint64 )v364_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3106)) - 1ULL);
            if (!((v364_f_enabled_bytes) == 0LL))
            {
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v359_val = DML_combine_bits(v359_val, DML_shlu((CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(v359_fields[(int64 )v363_f], _read_field, read_field), v364_f_enabled_bytes, aux)) & (v364_f_enabled_bytes), (uint64 )v364_f_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v364_f_msb - (uint64 )v364_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)) - 1ULL), (int64 )v364_f_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)));
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3114 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v359_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v359_val = (v359_val) | ((CALL_TRAIT_METHOD(_register, read_unmapped_bits, _dev, __register, (v359_unmapped_bits) & (enabled_bytes), aux)) & ((v359_unmapped_bits) & (enabled_bytes)));
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v359_val;
}
#line 4013 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register.read_register */
static uint64 _DML_TM_register__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3123 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4018 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _register __register UNUSED = DOWNCAST(_read_register, _register, read_register);
    #line 3124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_register___base_read_register(_dev, __register, enabled_bytes, aux);
}
#line 4023 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register.write_unmapped_bits */
static void  _DML_TM_register__write_unmapped_bits(test_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
#line 3129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v372_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bits) * 8ULL);
    #line 3134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v372_write_outside_fields UNUSED  = DML_shlu(((enabled_bits) & (value)) ^ ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (value)), (uint64 )v372_lsb);
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v372_write_outside_fields) == 0LL))
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v373_unmapped_msb UNUSED  = (int32 )-1LL;
        strbuf_t v373_ranges UNUSED ;
        #line 3140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v373_ranges, 0, sizeof(strbuf_t ));
        sb_init(&v373_ranges);
        #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v374_i UNUSED  = (int )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize);
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; -1LL <= (int64 )v374_i; (int64 )(v374_i)--)
            if (0LL <= (int64 )v374_i && (int64 )((uint8 )(((DML_shru(enabled_bits, (uint64 )v374_i)) & (1ULL)) & (1ULL))))
            {
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if ((int64 )v373_unmapped_msb < 0LL)
                {
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v373_unmapped_msb = v374_i;
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (0LL <= (int64 )v373_unmapped_msb)
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (!(((DML_shru(v372_write_outside_fields, (uint64 )v374_i + 1ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v373_unmapped_msb - ((uint64 )v374_i + 1ULL)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3150)) - 1ULL)) == 0LL))
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    char v379_written[65LL] UNUSED ;
                    #line 3151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v379_written, 0, sizeof(char [65LL]));
                    char v379_current[65LL] UNUSED ;
                    #line 3152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v379_current, 0, sizeof(char [65LL]));
                    {
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v380_bit UNUSED  = (int )((uint64 )v374_i + 1ULL);
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v380_bit <= (int64 )v373_unmapped_msb; (int64 )(v380_bit)++)
                        {
                            {
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v379_written[(int64 )(((uint64 )v380_bit - (uint64 )v374_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(value, (uint64 )v380_bit - (uint64 )v372_lsb)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            {
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v379_current[(int64 )(((uint64 )v380_bit - (uint64 )v374_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), (uint64 )v380_bit)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3159 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 3163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    sb_addfmt(&v373_ranges, "\012\011%d:%d (value written = 0b%s, previous value = 0b%s)", v373_unmapped_msb, (int )((uint64 )v374_i + 1ULL), v379_written, v379_current);
                    {
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v379_written[(int64 )((uint64 )v373_unmapped_msb - (uint64 )v374_i)] = (int8 )0LL;
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v379_current[(int64 )((uint64 )v373_unmapped_msb - (uint64 )v374_i)] = (int8 )0LL;
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                }
                {
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v373_unmapped_msb = (int32 )-1LL;
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__register).id), 0ULL, 1ULL, 5ULL);
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, 0LL, "Write outside fields in register %s, bitranges;%s", _DML_TM__qname___qname(_dev, UPCAST(__register, _register, _conf_attribute.object._qname)), sb_str(&v373_ranges));
            #line 4121 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
        }
        #line 3173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        sb_free(&v373_ranges);
    }
    return;
    #line 3175 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4129 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._base_write_register */
static void  _DML_TM_register___base_write_register(test_t *_dev, _register __register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3179 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v388_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v388_field_bits) == 0LL)
    #line 3181 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        {
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(enabled_bytes))) | ((value) & (enabled_bytes));
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        return;
    }
    int v388_num_fields UNUSED  = 0LL;
    _write_field v388_fields[64LL] UNUSED ;
    #line 3186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v388_fields, 0, sizeof(_write_field [64LL]));
    uint64 v388_unmapped UNUSED  = 0LL;
    {
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v391__ret__out1 UNUSED  = 0LL;
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v388_num_fields = _DML_TM_register___get_write_fields(_dev, __register, v388_fields, &v391__ret__out1);
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v388_unmapped = v391__ret__out1;
        #line 4157 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 3189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v388_default_write_bits UNUSED  = (v388_unmapped) & (v388_field_bits);
    uint64 v388_unmapped_bits UNUSED  = (v388_unmapped) & (~(v388_field_bits));
    if ((enabled_bytes) == 0LL)
    return;
    #line 3195 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v388_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    int v388_r_msb UNUSED  = (int )(_DML_M__enabled_bytes_to_size(_dev, enabled_bytes) * 8ULL - 1ULL);
    {
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v393_f UNUSED  = (int32 )0LL;
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v393_f < (int64 )v388_num_fields; (int64 )(v393_f)++)
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v394_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v388_fields[(int64 )v393_f], _write_field, _lsb), struct __lsb, lsb);
            int v394_f_msb UNUSED  = (int )(((uint64 )v394_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v388_fields[(int64 )v393_f], _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v394_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v394_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v394_f_msb - (uint64 )v394_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3201)) - 1ULL);
            if (!((v394_f_enabled_bytes) == 0LL))
            #line 3202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                uint64 v395_f_value UNUSED  = (DML_shru(value, (uint64 )v394_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v394_f_msb - (uint64 )v394_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3203)) - 1ULL);
                #line 3205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(v388_fields[(int64 )v393_f], _write_field, write_field), (v395_f_value) & (v394_f_enabled_bytes), v394_f_enabled_bytes, aux);
            }
        }
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~((v388_default_write_bits) & (enabled_bytes)))) | (((value) & (v388_default_write_bits)) & (enabled_bytes));
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v388_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_register, write_unmapped_bits, _dev, __register, (value) & (v388_unmapped_bits), (v388_unmapped_bits) & (enabled_bytes), aux);
    return;
    #line 3215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4201 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register.write_register */
static void  _DML_TM_register__write_register(test_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4206 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _register __register UNUSED = DOWNCAST(_write_register, _register, write_register);
    #line 3219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_register___base_write_register(_dev, __register, value, enabled_bytes, aux);
    return;
    #line 3220 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4213 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register.set_val */
static void  _DML_TM_register__set_val(test_t *_dev, set_val _set_val, uint64 value)
#line 3223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4218 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(value, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3224)) - 1ULL);
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3225 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4229 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register.get_val */
static uint64 _DML_TM_register__get_val(test_t *_dev, get_val _get_val)
#line 3226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4234 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3227)) - 1ULL);
}
#line 4239 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._default_get */
static uint64 _DML_TM_register___default_get(test_t *_dev, get_val _get_val)
#line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4244 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _get_field v405_fields[64LL] UNUSED ;
        #line 3231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v405_fields, 0, sizeof(_get_field [64LL]));
        int v405_num UNUSED  = 0LL;
        uint64 v405_unmapped UNUSED  = 0LL;
        {
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v406__ret__out1 UNUSED  = 0LL;
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v405_num = _DML_TM_register___get_get_fields(_dev, __register, v405_fields, &v406__ret__out1);
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v405_unmapped = v406__ret__out1;
            #line 4260 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
        }
        #line 3235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v405_val UNUSED  = (_DML_TM_register__get_val(_dev, UPCAST(__register, _register, get._get.get_val))) & (v405_unmapped);
        {
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v407_i UNUSED  = (int32 )0LL;
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v407_i < (int64 )v405_num; (int64 )(v407_i)++)
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v408_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v405_fields[(int64 )v407_i], _get_field, _lsb), struct __lsb, lsb);
                {
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v405_val = DML_combine_bits(v405_val, DML_shlu(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v405_fields[(int64 )v407_i], _get_field, get._get)), (uint64 )v408_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v408_lsb + (uint64 )VTABLE_PARAM(UPCAST(v405_fields[(int64 )v407_i], _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v408_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)) - 1ULL), (int64 )v408_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)));
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v405_val;
        #line 4282 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 3241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4286 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* register._default_set */
static void  _DML_TM_register___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4291 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _set_field v411_fields[64LL] UNUSED ;
        #line 3244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v411_fields, 0, sizeof(_set_field [64LL]));
        int v411_num UNUSED  = 0LL;
        uint64 v411_unmapped UNUSED  = 0LL;
        {
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v412__ret__out1 UNUSED  = 0LL;
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v411_num = _DML_TM_register___get_set_fields(_dev, __register, v411_fields, &v412__ret__out1);
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v411_unmapped = v412__ret__out1;
            #line 4307 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
        }
        #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(v411_unmapped))) | ((value) & (v411_unmapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3249)) - 1ULL);
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v414_i UNUSED  = (int32 )0LL;
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v414_i < (int64 )v411_num; (int64 )(v414_i)++)
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v415_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v411_fields[(int64 )v414_i], _set_field, _lsb), struct __lsb, lsb);
                CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v411_fields[(int64 )v414_i], _set_field, set._set), (DML_shru(value, (uint64 )v415_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v415_lsb + (uint64 )VTABLE_PARAM(UPCAST(v411_fields[(int64 )v414_i], _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v415_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3252)) - 1ULL));
            }
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4334 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._reginfo_table */
static _register const *_DML_TM_bank___reginfo_table(bank _bank, uint64 *_out1)
#line 1944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4339 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_reginfo_table");
    }
    #line 1945 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v417_size UNUSED  = 0ULL;
    {
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v418_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v418_r, struct __register, offset) == 0xffffffffffffffffULL))
                (v417_size)++;
                #line 4372 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register *v417_table UNUSED  = MM_ZALLOC(v417_size, _register );
    uint64 v417_num UNUSED  = 0ULL;
    {
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v421_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v421_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v417_table[v417_num] = v421_r;
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (v417_num)++;
                }
                #line 4408 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0 = v417_table;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1 = v417_size;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
}
#line 4425 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._get_register */
static bool _DML_TM_bank___get_register(test_t *_dev, bank _bank, uint32 reg, _register *_out0)
#line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v426_table UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v426_table_size UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v427__ret__out1 UNUSED  = 0LL;
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v426_table = _DML_TM_bank___reginfo_table(_bank, &v427__ret__out1);
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v426_table_size = v427__ret__out1;
        #line 4441 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 1964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((v426_table_size) <= (int64 )reg)
    return 1;
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v426_table[(int64 )reg];
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 4451 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._num_registers */
static uint32 _DML_TM_bank___num_registers(test_t *_dev, bank _bank)
#line 1970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v430__ UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v430_table_size UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v431__ret__out1 UNUSED  = 0LL;
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v430__ = _DML_TM_bank___reginfo_table(_bank, &v431__ret__out1);
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v430_table_size = v431__ret__out1;
        #line 4467 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 1972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (uint32 )v430_table_size;
}
#line 4472 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._intersect */
static int _DML_TM_bank___intersect(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 roffset, uint64 rsize, bool endian_swap, int *_out1)
#line 1980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v433_start UNUSED  = (int )((roffset) - (offset));
    int v433_end UNUSED  = (int )((uint64 )v433_start + (rsize));
    if ((int64 )v433_start < 0LL)
    {
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v433_start = (int32 )0LL;
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (DML_lt_ui(size, (int64 )v433_end))
    {
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v433_end = (int )size;
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order) || !endian_swap)
    {
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = v433_end;
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v433_start;
        #line 4498 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 1990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    {
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = (int )((size) - (uint64 )v433_start);
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int )((size) - (uint64 )v433_end);
        #line 4507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 1992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4511 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._sorted_regs */
static _register const *_DML_TM_bank___sorted_regs(bank _bank, int *_out1)
#line 1995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4516 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_sorted_regs");
    }
    #line 1996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v438_num UNUSED  = (int32 )0LL;
    {
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v439_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v439_r, struct __register, offset) == 0xffffffffffffffffULL))
                (int64 )++(v438_num);
                #line 4549 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )v438_num == 0LL)
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = NULL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = (int32 )0LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    }
    _register *v438_src UNUSED  = MM_ZALLOC((int64 )v438_num, _register );
    _register *v438_dest UNUSED  = MM_ZALLOC((int64 )v438_num, _register );
    int v438_i UNUSED  = (int32 )0LL;
    {
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v442_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v442_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 2008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v438_src[(int64 )v438_i] = v442_r;
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v438_i);
                }
                #line 4599 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v446_size UNUSED  = (int32 )1LL;
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v446_size < (int64 )v438_num; ({
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int *v447_tmp UNUSED  = &v446_size;
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v447_tmp = (int )((uint64 )*v447_tmp * 2ULL);
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
         }))
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v449_low UNUSED  = (int32 )0LL;
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v449_low < (int64 )v438_num; ({
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int *v450_tmp UNUSED  = &v449_low;
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *v450_tmp = (int )((uint64 )*v450_tmp + (uint64 )v446_size * 2ULL);
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                 }))
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    #line 2020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int v451_mid UNUSED  = (int )((uint64 )v449_low + (uint64 )v446_size);
                    int v451_end UNUSED  = (int )((uint64 )v451_mid + (uint64 )v446_size);
                    if ((int64 )v438_num < (int64 )v451_mid)
                    #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v451_mid = v438_num;
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    if ((int64 )v438_num < (int64 )v451_end)
                    #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v451_end = v438_num;
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    int v451_low_idx UNUSED  = v449_low;
                    int v451_high_idx UNUSED  = v451_mid;
                    int v451_dest_idx UNUSED  = v449_low;
                    while ((int64 )v451_low_idx < (int64 )v451_mid || (int64 )v451_high_idx < (int64 )v451_end)
                    #line 2027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        if ((int64 )v451_low_idx < (int64 )v451_mid && ((int64 )v451_end <= (int64 )v451_high_idx || VTABLE_PARAM(v438_src[(int64 )v451_low_idx], struct __register, offset) < VTABLE_PARAM(v438_src[(int64 )v451_high_idx], struct __register, offset)))
                        #line 2030 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v438_dest[(int64 )v451_dest_idx] = v438_src[(int64 )v451_low_idx];
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v451_low_idx);
                        }
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        else
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v438_dest[(int64 )v451_dest_idx] = v438_src[(int64 )v451_high_idx];
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v451_high_idx);
                        }
                        (int64 )++(v451_dest_idx);
                    }
                }
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _register *v448_tmp UNUSED  = v438_src;
            {
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v438_src = v438_dest;
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v438_dest = v448_tmp;
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v438_dest);
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = v438_src;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = v438_num;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
}
#line 4708 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._dispatch */
static int _DML_TM_bank___dispatch(test_t *_dev, bank _bank, uint64 offset, uint64 size, _register *hits, bool inquiry, uint64 *_out1)
#line 2055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v462_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v462_num_mapped_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v463__ret__out1 UNUSED  = 0LL;
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v462_regs = _DML_TM_bank___sorted_regs(_bank, &v463__ret__out1);
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v462_num_mapped_regs = v463__ret__out1;
        #line 4724 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v462_unmapped_bytes UNUSED  = (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL);
    if ((int64 )v462_num_mapped_regs == 0LL)
    #line 2058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out1 = v462_unmapped_bytes;
        #line 2059 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
    }
    #line 2063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v462_first UNUSED  = (int32 )0LL;
    int v462_last UNUSED  = (int )((uint64 )v462_num_mapped_regs - 1ULL);
    while ((int64 )v462_first < (int64 )v462_last)
    #line 2065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v465_middle UNUSED  = (int )(DML_div((int64 )(((uint64 )v462_first + (uint64 )v462_last) + 1ULL), 2LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2067));
        if ((offset) < VTABLE_PARAM(v462_regs[(int64 )v465_middle], struct __register, offset))
        #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v462_last = (int )((uint64 )v465_middle - 1ULL);
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        {
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v462_first = v465_middle;
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v462_nhits UNUSED  = (int32 )0LL;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2076, (int64 )v462_first == (int64 )v462_last);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2077, 0LL <= (int64 )v462_last);
    {
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v470_i UNUSED  = v462_last;
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v470_i < (int64 )v462_num_mapped_regs && VTABLE_PARAM(v462_regs[(int64 )v470_i], struct __register, offset) < (offset) + (size); (int64 )++(v470_i))
        #line 2080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _register v471_r UNUSED  = v462_regs[(int64 )v470_i];
            if (((offset) < VTABLE_PARAM(v471_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v471_r)) && ((VTABLE_PARAM(_bank, struct _bank, partial) || inquiry) || ((offset) <= VTABLE_PARAM(v471_r, struct __register, offset) && VTABLE_PARAM(v471_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v471_r)) <= (offset) + (size)))) && (VTABLE_PARAM(_bank, struct _bank, overlapping) || (VTABLE_PARAM(v471_r, struct __register, offset) <= (offset) && (offset) + (size) <= VTABLE_PARAM(v471_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v471_r)))))
            #line 2088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                {
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    hits[(int64 )v462_nhits] = v471_r;
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                (int64 )++(v462_nhits);
                DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2091, (int64 )v462_nhits <= 8LL);
            }
        }
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v474_i UNUSED  = (int32 )0LL;
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v474_i < (int64 )v462_nhits; (int64 )(v474_i)++)
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v475_start UNUSED  = 0LL;
            int v475_end UNUSED  = 0LL;
            {
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v476__ret__out1 UNUSED  = 0LL;
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v475_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(hits[(int64 )v474_i], struct __register, offset), (uint64 )(_DML_TM_register___size(hits[(int64 )v474_i])), 1, &v476__ret__out1);
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v475_end = v476__ret__out1;
                #line 4800 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v462_unmapped_bytes = DML_combine_bits(v462_unmapped_bytes, DML_shlu(0ULL, (uint64 )v475_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v475_end * 8ULL - 1ULL) - (uint64 )v475_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)) - 1ULL), (int64 )((uint64 )v475_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)));
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v462_unmapped_bytes;
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v462_nhits;
}
#line 4816 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank.unmapped_read */
static bool _DML_TM_bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 2106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Read, "%lld byte read access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 4825 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank.unmapped_write */
static bool _DML_TM_bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 2116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Write, "%lld byte write access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 4834 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank.read */
static bool _DML_TM_bank__read(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
#line 2125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    #line 2126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out0 = 0ULL;
        #line 2127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 0;
    }
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v483_hits[8LL] UNUSED ;
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v483_hits, 0, sizeof(_register [8LL]));
    int v483_num_hits UNUSED  = 0LL;
    uint64 v483_unmapped_bytes UNUSED  = 0LL;
    #line 2134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v483_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v485__ret__out1 UNUSED  = 0LL;
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v483_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v483_size, v483_hits, 0, &v485__ret__out1);
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v483_unmapped_bytes = v485__ret__out1;
        #line 4861 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v483_readval UNUSED  = 0ULL;
    if (!(((v483_unmapped_bytes) & (enabled_bytes)) == 0LL))
    {
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v487__ret__out0 UNUSED  = 0LL;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_read, _dev, _bank, offset, (v483_unmapped_bytes) & (enabled_bytes), aux, &v487__ret__out0))
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v483_readval = DML_combine_bits(v483_readval, DML_shlu(v487__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((v483_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 4875 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v488_r UNUSED  = (int32 )0LL;
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v488_r < (int64 )v483_num_hits; (int64 )++(v488_r))
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v489_r_start UNUSED  = 0LL;
            int v489_r_end UNUSED  = 0LL;
            {
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v490__ret__out1 UNUSED  = 0LL;
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v489_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v483_hits[(int64 )v488_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v483_hits[(int64 )v488_r])), offset, v483_size, 1, &v490__ret__out1);
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v489_r_end = v490__ret__out1;
                #line 4894 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2149 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v489_start UNUSED  = 0LL;
            int v489_end UNUSED  = 0LL;
            {
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v491__ret__out1 UNUSED  = 0LL;
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v489_start = _DML_TM_bank___intersect(_dev, _bank, offset, v483_size, VTABLE_PARAM(v483_hits[(int64 )v488_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v483_hits[(int64 )v488_r])), 1, &v491__ret__out1);
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v489_end = v491__ret__out1;
                #line 4906 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2154 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v489_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v489_r_enabled_bytes = DML_combine_bits(v489_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v489_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v489_end * 8ULL - 1ULL) - (uint64 )v489_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2156)) - 1ULL), (uint64 )v489_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v489_r_end * 8ULL - 1ULL) - (uint64 )v489_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)) - 1ULL), (int64 )((uint64 )v489_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)));
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v489_r_enabled_bytes) == 0LL)
            continue;
            #line 2161 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v489_r_val UNUSED  = CALL_TRAIT_METHOD(read_register, read_register, _dev, UPCAST(v483_hits[(int64 )v488_r], _register, read_register), v489_r_enabled_bytes, aux);
            if ((int64 )((uint64 )v489_r_end - (uint64 )v489_r_start) == (int64 )(_DML_TM_register___size(v483_hits[(int64 )v488_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Read from register %s -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v483_hits[(int64 )v488_r], _register, _conf_attribute.object._qname)), (int )((v483_size) * 2ULL), v489_r_val);
            #line 2166 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Partial read from register %s[%lld:%lld] -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v483_hits[(int64 )v488_r], _register, _conf_attribute.object._qname)), (uint64 )v489_r_end * 8ULL - 1ULL, (uint64 )v489_r_start * 8ULL, (int )(((uint64 )v489_r_end - (uint64 )v489_r_start) * 2ULL), (DML_shru(v489_r_val, (uint64 )v489_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v489_r_end * 8ULL - 1ULL) - (uint64 )v489_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2171)) - 1ULL));
            #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v483_readval = DML_combine_bits(v483_readval, DML_shlu((DML_shru((v489_r_val) & (v489_r_enabled_bytes), (uint64 )v489_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v489_r_end * 8ULL - 1ULL) - (uint64 )v489_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2175)) - 1ULL), (uint64 )v489_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v489_end * 8ULL - 1ULL) - (uint64 )v489_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)) - 1ULL), (int64 )((uint64 )v489_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)));
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v483_readval;
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 4940 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank.unmapped_get */
static bool _DML_TM_bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 2182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 4947 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank.get */
static bool _DML_TM_bank__get(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
#line 2186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v500_hits[8LL] UNUSED ;
    #line 2187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v500_hits, 0, sizeof(_register [8LL]));
    int v500_num_hits UNUSED  = 0LL;
    uint64 v500_unmapped_bytes UNUSED  = 0LL;
    {
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v501__ret__out1 UNUSED  = 0LL;
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v500_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v500_hits, 1, &v501__ret__out1);
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v500_unmapped_bytes = v501__ret__out1;
        #line 4964 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v500_readval UNUSED  = 0ULL;
    if (!((v500_unmapped_bytes) == 0LL))
    {
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v503__ret__out0 UNUSED  = 0LL;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, _bank, offset, v500_unmapped_bytes, &v503__ret__out0))
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v500_readval = DML_combine_bits(v500_readval, DML_shlu(v503__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 4978 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v504_r UNUSED  = (int32 )0LL;
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v504_r < (int64 )v500_num_hits; (int64 )++(v504_r))
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v505_r_start UNUSED  = 0LL;
            int v505_r_end UNUSED  = 0LL;
            {
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v506__ret__out1 UNUSED  = 0LL;
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v505_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v500_hits[(int64 )v504_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v500_hits[(int64 )v504_r])), offset, size, 1, &v506__ret__out1);
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v505_r_end = v506__ret__out1;
                #line 4997 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2204 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v505_start UNUSED  = 0LL;
            int v505_end UNUSED  = 0LL;
            {
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v507__ret__out1 UNUSED  = 0LL;
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v505_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v500_hits[(int64 )v504_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v500_hits[(int64 )v504_r])), 1, &v507__ret__out1);
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v505_end = v507__ret__out1;
                #line 5009 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v505_r_val UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v500_hits[(int64 )v504_r], _register, get._get));
            {
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v500_readval = DML_combine_bits(v500_readval, DML_shlu((DML_shru(v505_r_val, (uint64 )v505_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v505_r_end * 8ULL - 1ULL) - (uint64 )v505_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2211)) - 1ULL), (uint64 )v505_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v505_end * 8ULL - 1ULL) - (uint64 )v505_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)) - 1ULL), (int64 )((uint64 )v505_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)));
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v500_readval;
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 5027 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank.write */
static bool _DML_TM_bank__write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
#line 2218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v510_hits[8LL] UNUSED ;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v510_hits, 0, sizeof(_register [8LL]));
    int v510_num_hits UNUSED  = 0LL;
    uint64 v510_unmapped_bytes UNUSED  = 0LL;
    #line 2227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v510_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v512__ret__out1 UNUSED  = 0LL;
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v510_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v510_size, v510_hits, 0, &v512__ret__out1);
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v510_unmapped_bytes = v512__ret__out1;
        #line 5049 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v510_unmapped_bytes) & (enabled_bytes)) == 0LL))
    #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_write, _dev, _bank, offset, value, (v510_unmapped_bytes) & (enabled_bytes), aux))
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v515_r UNUSED  = (int32 )0LL;
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v515_r < (int64 )v510_num_hits; (int64 )++(v515_r))
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v516_r_start UNUSED  = 0LL;
            int v516_r_end UNUSED  = 0LL;
            {
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v517__ret__out1 UNUSED  = 0LL;
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v516_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v510_hits[(int64 )v515_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v510_hits[(int64 )v515_r])), offset, v510_size, 1, &v517__ret__out1);
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v516_r_end = v517__ret__out1;
                #line 5078 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v516_start UNUSED  = 0LL;
            int v516_end UNUSED  = 0LL;
            {
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v518__ret__out1 UNUSED  = 0LL;
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v516_start = _DML_TM_bank___intersect(_dev, _bank, offset, v510_size, VTABLE_PARAM(v510_hits[(int64 )v515_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v510_hits[(int64 )v515_r])), 1, &v518__ret__out1);
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v516_end = v518__ret__out1;
                #line 5090 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2245 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v516_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v516_r_enabled_bytes = DML_combine_bits(v516_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v516_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v516_end * 8ULL - 1ULL) - (uint64 )v516_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2247)) - 1ULL), (uint64 )v516_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v516_r_end * 8ULL - 1ULL) - (uint64 )v516_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)) - 1ULL), (int64 )((uint64 )v516_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)));
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v516_r_enabled_bytes) == 0LL)
            continue;
            #line 2252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v516_r_value UNUSED  = 0ULL;
            {
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v516_r_value = DML_combine_bits(v516_r_value, DML_shlu((DML_shru(value, (uint64 )v516_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v516_end * 8ULL - 1ULL) - (uint64 )v516_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2254)) - 1ULL), (uint64 )v516_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v516_r_end * 8ULL - 1ULL) - (uint64 )v516_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)) - 1ULL), (int64 )((uint64 )v516_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)));
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v516_r_end - (uint64 )v516_r_start) == (int64 )(_DML_TM_register___size(v510_hits[(int64 )v515_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v510_hits[(int64 )v515_r], _register, _conf_attribute.object._qname)), (int )((v510_size) * 2ULL), v516_r_value);
            #line 2259 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partial write to register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v510_hits[(int64 )v515_r], _register, _conf_attribute.object._qname)), (uint64 )v516_r_end * 8ULL - 1ULL, (uint64 )v516_r_start * 8ULL, (int )(((uint64 )v516_r_end - (uint64 )v516_r_start) * 2ULL), (DML_shru(v516_r_value, (uint64 )v516_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v516_r_end * 8ULL - 1ULL) - (uint64 )v516_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2264)) - 1ULL));
            #line 2268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(write_register, write_register, _dev, UPCAST(v510_hits[(int64 )v515_r], _register, write_register), (v516_r_value) & (v516_r_enabled_bytes), v516_r_enabled_bytes, aux);
        }
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5124 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank.set */
static void  _DML_TM_bank__set(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
#line 2272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v525_hits[8LL] UNUSED ;
    #line 2273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v525_hits, 0, sizeof(_register [8LL]));
    int v525_num_hits UNUSED  = 0LL;
    uint64 v525_unmapped_bytes UNUSED  = 0LL;
    #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v526__ret__out1 UNUSED  = 0LL;
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v525_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v525_hits, 1, &v526__ret__out1);
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v525_unmapped_bytes = v526__ret__out1;
        #line 5142 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2278 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v525_unmapped_bytes) == 0LL))
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Unmapped inquiry write at 0x%llx", offset);
    #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v528_r UNUSED  = (int32 )0LL;
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v528_r < (int64 )v525_num_hits; (int64 )++(v528_r))
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v529_r_start UNUSED  = 0LL;
            int v529_r_end UNUSED  = 0LL;
            {
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v530__ret__out1 UNUSED  = 0LL;
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v529_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v525_hits[(int64 )v528_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v525_hits[(int64 )v528_r])), offset, size, 1, &v530__ret__out1);
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v529_r_end = v530__ret__out1;
                #line 5164 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v529_start UNUSED  = 0LL;
            int v529_end UNUSED  = 0LL;
            {
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v531__ret__out1 UNUSED  = 0LL;
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v529_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v525_hits[(int64 )v528_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v525_hits[(int64 )v528_r])), 1, &v531__ret__out1);
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v529_end = v531__ret__out1;
                #line 5176 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v529_r_value UNUSED  = (int64 )v529_r_start == 0LL && (int64 )v529_r_end == (int64 )(_DML_TM_register___size(v525_hits[(int64 )v528_r])) ? 0ULL : (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v525_hits[(int64 )v528_r], _register, get._get)));
            #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v529_r_value = DML_combine_bits(v529_r_value, DML_shlu((DML_shru(value, (uint64 )v529_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v529_end * 8ULL - 1ULL) - (uint64 )v529_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2296)) - 1ULL), (uint64 )v529_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v529_r_end * 8ULL - 1ULL) - (uint64 )v529_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)) - 1ULL), (int64 )((uint64 )v529_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)));
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v529_r_end - (uint64 )v529_r_start) == (int64 )(_DML_TM_register___size(v525_hits[(int64 )v528_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Setting register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v525_hits[(int64 )v528_r], _register, _conf_attribute.object._qname)), (int )((size) * 2ULL), v529_r_value);
            #line 2301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partially setting register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v525_hits[(int64 )v528_r], _register, _conf_attribute.object._qname)), (uint64 )v529_r_end * 8ULL - 1ULL, (uint64 )v529_r_start * 8ULL, (int )(((uint64 )v529_r_end - (uint64 )v529_r_start) * 2ULL), (DML_shru(v529_r_value, (uint64 )v529_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v529_r_end * 8ULL - 1ULL) - (uint64 )v529_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2306)) - 1ULL));
            #line 2309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v525_hits[(int64 )v528_r], _register, set._set), v529_r_value);
        }
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5201 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._memop_set_read_value */
static void  _DML_TM_bank___memop_set_read_value(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 val)
#line 2313 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    SIM_set_mem_op_value_le(memop, val);
    else
    SIM_set_mem_op_value_be(memop, val);
    return;
    #line 2318 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5213 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._memop_write_value */
static uint64 _DML_TM_bank___memop_write_value(test_t *_dev, bank _bank, generic_transaction_t *memop)
#line 2319 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    return SIM_get_mem_op_value_le(memop);
    else
    return SIM_get_mem_op_value_be(memop);
}
#line 5223 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._set_read_value */
static void  _DML_TM_bank___set_read_value(test_t *_dev, bank _bank, uint64 size, uint8 *buf, uint64 val)
#line 2325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2326, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v541_v UNUSED  = dml_store_uint64_le_t(val);
        memcpy(buf, &v541_v, size);
    }
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v542_v UNUSED  = dml_store_uint64_be_t(val);
        memcpy(buf, ((char *)&v542_v + 8LL) - (size), size);
    }
    return;
    #line 2334 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5245 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._write_value */
static uint64 _DML_TM_bank___write_value(test_t *_dev, bank _bank, uint64 size, uint8 const *buf)
#line 2335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2336, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v545_v UNUSED ;
        #line 2338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v545_v, 0, sizeof(uint64_le_t ));
        memcpy(&v545_v, buf, size);
        return dml_load_uint64_le_t(v545_v);
    }
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v546_v UNUSED ;
        #line 2342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v546_v, 0, sizeof(uint64_be_t ));
        memcpy(((char *)&v546_v + 8LL) - (size), buf, size);
        return dml_load_uint64_be_t(v546_v);
    }
}
#line 5271 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._bank_obj */
static conf_object_t *_DML_TM_bank___bank_obj(test_t *_dev, bank _bank)
#line 2349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
    #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)), "bank.");
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2355 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
}
#line 5287 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank.io_memory_access */
static bool _DML_TM_bank__io_memory_access(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2360 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v552_size UNUSED  = (uint64 )SIM_get_mem_op_size(memop);
    bool v552_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
    conf_object_t *v552_ini UNUSED  = SIM_get_mem_op_initiator(memop);
    #line 2365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v552_success UNUSED  = 1;
    if (v552_inquiry)
    {
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_mem_op_is_read(memop))
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v554_value UNUSED  = 0LL;
            #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v556__ret__out0 UNUSED  = 0LL;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v552_size, &v556__ret__out0))
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw1;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v554_value = v556__ret__out0;
                #line 5314 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw1:
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v552_success = 0;
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v552_success)
            _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v554_value);
            #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v560_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, v552_size, v560_writevalue);
        }
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2382 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (SIM_mem_op_is_read(memop))
    #line 2383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v562_value UNUSED  = 0ULL;
        bool v562_inquiry_override UNUSED  = 0;
        #line 2388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), v552_ini, &v562_inquiry_override, &offset, v552_size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        #line 2390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v562_inquiry_override)
        {
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v565__ret__out0 UNUSED  = 0LL;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v552_size, &v565__ret__out0))
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw2;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v562_value = v565__ret__out0;
            #line 5358 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
        }
        #line 2392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v567__ret__out0 UNUSED  = 0LL;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, v552_size), aux, &v567__ret__out0))
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw2;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v562_value = v567__ret__out0;
            #line 5371 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
        }
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw2:
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v552_success = 0;
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), v552_ini, &offset, v552_size, &v562_value, &v552_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v552_success)
        _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v562_value);
        #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v571_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
        #line 2408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v571_suppress UNUSED  = 0;
        #line 2411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), v552_ini, &offset, v552_size, &v571_writevalue, &v571_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v571_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v571_writevalue, _DML_M__mask(_dev, v552_size), aux))
            #line 2414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw3;
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw3:
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v552_success = 0;
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), v552_ini, &offset, v552_size, &v552_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v552_success;
}
#line 5418 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank.transaction_access */
static exception_type_t _DML_TM_bank__transaction_access(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
#line 2429 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v578_size UNUSED  = (uint64 )SIM_transaction_size(t);
    conf_object_t *v578_ini UNUSED  = SIM_transaction_initiator(t);
    uint8 v578_buf[v578_size] UNUSED ;
    #line 2432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v578_buf, 0, sizeof(uint8 [v578_size]));
    if (SIM_transaction_is_write(t))
    #line 2433 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        buffer_t v579_bytes UNUSED ;
        #line 2434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v579_bytes, 0, sizeof(buffer_t ));
        {
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v579_bytes.data = v578_buf;
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v579_bytes.len = v578_size;
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_get_transaction_bytes(t, v579_bytes);
    }
    bool v578_inquiry UNUSED  = SIM_transaction_is_inquiry(t);
    bool v578_is_read UNUSED  = SIM_transaction_is_read(t);
    if ((v578_size) <= 8LL)
    {
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(_DML_TM_bank___transaction_access(_dev, _bank, v578_ini, v578_is_read, v578_inquiry, offset, v578_size, v578_buf, aux)))
        #line 2444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0x407LL;
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v583_sz UNUSED  = (int )(8ULL - DML_modu(offset, 8ULL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2446));
        uint64 v583_offs UNUSED  = 0ULL;
        while ((v583_offs) < (v578_size))
        #line 2448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(_DML_TM_bank___transaction_access(_dev, _bank, v578_ini, v578_is_read, v578_inquiry, (offset) + (v583_offs), (uint64 )v583_sz, v578_buf + (v583_offs), aux)))
            #line 2451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            return (int32 )0x407LL;
            uint64 *v585_tmp UNUSED  = &v583_offs;
            #line 2452 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v585_tmp = (*v585_tmp) + (uint64 )v583_sz;
            {
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v583_sz = (int )((v578_size) - (v583_offs) < 8LL ? (v578_size) - (v583_offs) : 8ULL);
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
    }
    if (SIM_transaction_is_read(t))
    #line 2456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bytes_t v587_bytes UNUSED ;
        #line 2457 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v587_bytes, 0, sizeof(bytes_t ));
        {
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v587_bytes.data = v578_buf;
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v587_bytes.len = v578_size;
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_set_transaction_bytes(t, v587_bytes);
    }
    #line 2463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
}
#line 5499 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank._transaction_access */
static bool _DML_TM_bank___transaction_access(test_t *_dev, bank _bank, conf_object_t *ini, bool is_read, bool inquiry, uint64 offset, uint64 size, uint8 *buf, void  *aux)
#line 2468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v591_success UNUSED  = 1;
    if (inquiry)
    {
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (is_read)
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v593_value UNUSED  = 0LL;
            #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v595__ret__out0 UNUSED  = 0LL;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v595__ret__out0))
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw4;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v593_value = v595__ret__out0;
                #line 5523 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw4:
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v591_success = 0;
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2480 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v591_success)
            _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v593_value);
            #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v599_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, size, v599_writevalue);
        }
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (is_read)
    #line 2488 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bool v601_inquiry_override UNUSED  = 0;
        #line 2492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &v601_inquiry_override, &offset, size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        uint64 v601_value UNUSED  = 0ULL;
        #line 2495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v601_inquiry_override)
        {
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v604__ret__out0 UNUSED  = 0LL;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v604__ret__out0))
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw5;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v601_value = v604__ret__out0;
            #line 5567 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
        }
        #line 2497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v606__ret__out0 UNUSED  = 0LL;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, size), aux, &v606__ret__out0))
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw5;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v601_value = v606__ret__out0;
            #line 5580 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
        }
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw5:
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v591_success = 0;
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v601_value, &v591_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v591_success)
        _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v601_value);
        #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v610_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
        #line 2514 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v610_suppress UNUSED  = 0;
        #line 2517 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v610_writevalue, &v610_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v610_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v610_writevalue, _DML_M__mask(_dev, size), aux))
            #line 2520 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw6;
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw6:
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v591_success = 0;
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2519 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2527 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v591_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2531 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v591_success;
}
#line 5627 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* hard_reset.hard_reset */
static void  _DML_TM_hard_reset__hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 221 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(_hard_reset, _default_hard_reset, _dev, __hard_reset);
    return;
    #line 223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5636 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* hard_reset._default_hard_reset */
static void  _DML_TM_hard_reset___default_hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, __hard_reset);
    return;
    #line 226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5645 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* hard_reset.hard_reset_subobjs */
static void  _DML_TM_hard_reset__hard_reset_subobjs(test_t *_dev, _hard_reset __hard_reset)
#line 227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__hard_reset, offsetof(struct __hard_reset, _each_hard_reset));
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__hard_reset[__each_in_expr.base_idx + _outer_idx];
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                _hard_reset v622_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, v622_obj);
                #line 5668 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5678 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _init_val_hard_reset._default_hard_reset */
static void  _DML_TM__init_val_hard_reset___default_hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 5683 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _init_val_hard_reset __init_val_hard_reset UNUSED = DOWNCAST(__hard_reset, _init_val_hard_reset, _hard_reset);
    #line 235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, _hard_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, init_val.init));
    return;
    #line 237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5691 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* port._port_obj */
static conf_object_t *_DML_TM_port___port_obj(test_t *_dev, port _port)
#line 1564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
    #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_port, port, object._qname)), "port.");
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1570, !(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
}
#line 5708 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* read_only.write_field */
static void  _DML_TM_read_only__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 5713 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    read_only _read_only UNUSED = DOWNCAST(_write_field, read_only, write_field);
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val))) & (enabled_bits))))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_read_only).id), 1ULL, 1ULL, 2ULL);
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to read-only %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_read_only, read_only, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val)));
        #line 5723 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5729 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* destroy._rec_destroy */
static void  _DML_TM_destroy___rec_destroy(test_t *_dev, destroy _destroy)
#line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_destroy, offsetof(struct _destroy, _each_destroy));
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__destroy[__each_in_expr.base_idx + _outer_idx];
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                destroy v634_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_destroy___rec_destroy(_dev, v634_obj);
                #line 5752 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(destroy, destroy, _dev, _destroy);
    return;
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5763 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* post_init._rec_post_init */
static void  _DML_TM_post_init___rec_post_init(test_t *_dev, post_init _post_init)
#line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_post_init, offsetof(struct _post_init, _each_post_init));
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__post_init[__each_in_expr.base_idx + _outer_idx];
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                post_init v637_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_post_init___rec_post_init(_dev, v637_obj);
                #line 5786 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(post_init, post_init, _dev, _post_init);
    return;
    #line 414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5797 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _reg_write_as_field.write_register */
static void  _DML_TM__reg_write_as_field__write_register(test_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
#line 3619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5802 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _reg_write_as_field __reg_write_as_field UNUSED = DOWNCAST(_write_register, _reg_write_as_field, _register.write_register);
    #line 3620 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bytes) == 0LL))
    CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(__reg_write_as_field, _reg_write_as_field, write_field), (val) & (enabled_bytes), enabled_bytes, aux);
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5811 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _reg_read_as_field.read_register */
static uint64 _DML_TM__reg_read_as_field__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3610 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5816 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _reg_read_as_field __reg_read_as_field UNUSED = DOWNCAST(_read_register, _reg_read_as_field, _register.read_register);
    #line 3611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bytes) == 0LL ? 0ULL : (CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(__reg_read_as_field, _reg_read_as_field, read_field), enabled_bytes, aux)) & (enabled_bytes);
    #line 3613 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5822 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* power_on_reset.power_on_reset */
static void  _DML_TM_power_on_reset__power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 180 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(power_on_reset, _default_power_on_reset, _dev, _power_on_reset);
    return;
    #line 182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5831 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* power_on_reset._default_power_on_reset */
static void  _DML_TM_power_on_reset___default_power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 183 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, _power_on_reset);
    return;
    #line 185 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5840 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* power_on_reset.power_on_reset_subobjs */
static void  _DML_TM_power_on_reset__power_on_reset_subobjs(test_t *_dev, power_on_reset _power_on_reset)
#line 186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_power_on_reset, offsetof(struct _power_on_reset, _each_power_on_reset));
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__power_on_reset[__each_in_expr.base_idx + _outer_idx];
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                power_on_reset v649_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(power_on_reset, power_on_reset, _dev, v649_obj);
                #line 5863 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5873 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _init_val_power_on_reset._default_power_on_reset */
static void  _DML_TM__init_val_power_on_reset___default_power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 5878 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _init_val_power_on_reset __init_val_power_on_reset UNUSED = DOWNCAST(_power_on_reset, _init_val_power_on_reset, power_on_reset);
    #line 194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, power_on_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, init_val.init));
    return;
    #line 196 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5886 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* soft_reset.soft_reset */
static void  _DML_TM_soft_reset__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 280 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(_soft_reset, _default_soft_reset, _dev, __soft_reset);
    return;
    #line 282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5895 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* soft_reset._default_soft_reset */
static void  _DML_TM_soft_reset___default_soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, __soft_reset);
    return;
    #line 285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5904 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* soft_reset.soft_reset_subobjs */
static void  _DML_TM_soft_reset__soft_reset_subobjs(test_t *_dev, _soft_reset __soft_reset)
#line 286 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__soft_reset, offsetof(struct __soft_reset, _each_soft_reset));
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__soft_reset[__each_in_expr.base_idx + _outer_idx];
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                _soft_reset v658_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, v658_obj);
                #line 5927 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 289 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 289 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5937 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _init_val_soft_reset._default_soft_reset */
static void  _DML_TM__init_val_soft_reset___default_soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 5942 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _init_val_soft_reset __init_val_soft_reset UNUSED = DOWNCAST(__soft_reset, _init_val_soft_reset, _soft_reset);
    #line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, _soft_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, init_val.init));
    return;
    #line 296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5950 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* soft_reset_val.soft_reset */
static void  _DML_TM_soft_reset_val__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 5955 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    soft_reset_val _soft_reset_val UNUSED = DOWNCAST(__soft_reset, soft_reset_val, _soft_reset);
    #line 366 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(_soft_reset_val, soft_reset_val, _soft_reset));
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_soft_reset_val, soft_reset_val, set_val), VTABLE_PARAM(_soft_reset_val, struct _soft_reset_val, soft_reset_val));
    return;
    #line 368 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5963 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* write_only.read_field */
static uint64 _DML_TM_write_only__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 5968 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    write_only _write_only UNUSED = DOWNCAST(_read_field, write_only, read_field);
    #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_write_only).id), 2ULL, 1ULL, 2ULL);
        #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from write-only register %s (returning 0).", _DML_TM__qname___qname(_dev, UPCAST(_write_only, write_only, _qname)));
        #line 5976 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0ULL;
}
#line 5981 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _simple_write._simple_write */
static void  _DML_TM__simple_write___simple_write(test_t *_dev, _simple_write __simple_write, uint64 value, uint64 enabled_bits)
#line 891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v666_patched UNUSED  = (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__simple_write, _simple_write, get_val))) & (~(enabled_bits));
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(__simple_write, _simple_write, set_val), (v666_patched) | ((value) & (enabled_bits)));
    return;
    #line 894 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 5991 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* write_1_clears.write_field */
static void  _DML_TM_write_1_clears__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 5996 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    write_1_clears _write_1_clears UNUSED = DOWNCAST(_write_field, write_1_clears, write_field);
    #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_clears, write_1_clears, _simple_write), ~(value), (enabled_bits) & (value));
    return;
    #line 493 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6003 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* clear_on_read.read_field */
static uint64 _DML_TM_clear_on_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6008 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    clear_on_read _clear_on_read UNUSED = DOWNCAST(_read_field, clear_on_read, read_field);
    #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        uint64 v670_value UNUSED  = CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_clear_on_read, clear_on_read, get_val));
        CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_clear_on_read, clear_on_read, set_val), 0ULL);
        return (v670_value) & (enabled_bits);
        #line 6015 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 513 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6019 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* write_1_only.write_field */
static void  _DML_TM_write_1_only__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 534 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6024 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    write_1_only _write_1_only UNUSED = DOWNCAST(_write_field, write_1_only, write_field);
    #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_only, write_1_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_1_only, write_1_only, _simple_write.get_val))) | (value), enabled_bits);
    return;
    #line 536 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6031 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* write_0_only.write_field */
static void  _DML_TM_write_0_only__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6036 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    write_0_only _write_0_only UNUSED = DOWNCAST(_write_field, write_0_only, write_field);
    #line 558 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_0_only, write_0_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_0_only, write_0_only, _simple_write.get_val))) & (value), enabled_bits);
    return;
    #line 559 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6043 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* no_reset.power_on_reset */
static void  _DML_TM_no_reset__power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6048 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    no_reset _no_reset UNUSED = DOWNCAST(_power_on_reset, no_reset, power_on_reset);
    #line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6054 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* no_reset.hard_reset */
static void  _DML_TM_no_reset__hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6059 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    no_reset _no_reset UNUSED = DOWNCAST(__hard_reset, no_reset, _hard_reset);
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6065 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* no_reset.soft_reset */
static void  _DML_TM_no_reset__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6070 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    no_reset _no_reset UNUSED = DOWNCAST(__soft_reset, no_reset, _soft_reset);
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6076 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* constant.write_field */
static void  _DML_TM_constant__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 643 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6081 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    constant _constant UNUSED = DOWNCAST(_write_field, constant, write_field);
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val))) & (enabled_bits))))
    #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_constant).id), 3ULL, 1ULL, 2ULL);
        #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to constant %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_constant, constant, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val)));
        #line 6091 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6097 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* reserved.write_field */
static void  _DML_TM_reserved__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6102 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    reserved _reserved UNUSED = DOWNCAST(_write_field, reserved, write_field);
    #line 763 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (!(*(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *))) && (VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val))) & (enabled_bits)))))
    {
        SIM_LOG_SPEC_VIOLATION(2LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to reserved %s %s (value written = %#llx, contents = %#llx), will not warn again.", VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_reserved, reserved, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val)));
        #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        {
            #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            *(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *)) = 1;
            #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
    }
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_reserved, reserved, _simple_write), val, enabled_bits);
    return;
    #line 773 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _log_unimpl_read.read_field */
static uint64 _DML_TM__log_unimpl_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 777 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6124 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _log_unimpl_read __log_unimpl_read UNUSED = DOWNCAST(_read_field, _log_unimpl_read, read_field);
    #line 778 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_read, _log_unimpl_read, _reg_or_field), struct __reg_or_field, is_register))
    {
        #line 779 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_read).id), 4ULL, 1ULL, 3ULL);
        #line 779 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_read, _log_unimpl_read, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val)));
        #line 6133 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val))) & (enabled_bits);
}
#line 6138 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _log_unimpl_write.write_field */
static void  _DML_TM__log_unimpl_write__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 788 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6143 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _log_unimpl_write __log_unimpl_write UNUSED = DOWNCAST(_write_field, _log_unimpl_write, write_field);
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val))) & (enabled_bits))))
    #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_write).id), 5ULL, 1ULL, 3ULL);
        #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val)));
        #line 6153 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 796 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write), val, enabled_bits);
    return;
    #line 797 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6160 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* silent_unimpl.write_field */
static void  _DML_TM_silent_unimpl__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6165 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_write_field, silent_unimpl, write_field);
    #line 927 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits))))
    #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 6ULL, 2ULL, 3ULL);
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
        #line 6175 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 934 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write), val, enabled_bits);
    return;
    #line 935 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6182 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* silent_unimpl.read_field */
static uint64 _DML_TM_silent_unimpl__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 936 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6187 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_read_field, silent_unimpl, read_field);
    #line 937 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register))
    {
        #line 938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 7ULL, 2ULL, 3ULL);
        #line 938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
        #line 6196 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 942 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits);
}
#line 6201 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* undocumented.write_field */
static void  _DML_TM_undocumented__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6206 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    undocumented _undocumented UNUSED = DOWNCAST(_write_field, undocumented, write_field);
    #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 8ULL, 1ULL, 2ULL);
        #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to poorly or non-documented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
        #line 6214 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_undocumented, undocumented, _simple_write), val, enabled_bits);
    return;
    #line 973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6221 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* undocumented.read_field */
static uint64 _DML_TM_undocumented__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 974 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6226 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    undocumented _undocumented UNUSED = DOWNCAST(_read_field, undocumented, read_field);
    #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 9ULL, 1ULL, 2ULL);
        #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Read from poorly or non-documented %s %s (contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
        #line 6234 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val))) & (enabled_bits);
}
#line 6239 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* sticky.soft_reset */
static void  _DML_TM_sticky__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6244 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    sticky _sticky UNUSED = DOWNCAST(__soft_reset, sticky, _soft_reset);
    #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6250 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* miss_pattern_bank.unmapped_read */
static bool _DML_TM_miss_pattern_bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6255 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        uint64 v708_tmp0 UNUSED ;
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        {
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint64 v709__ret__out0 UNUSED  = 0LL;
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, UPCAST(_miss_pattern_bank, miss_pattern_bank, bank), offset, bits, &v709__ret__out0))
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            return 1;
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            v708_tmp0 = v709__ret__out0;
            #line 6270 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
        }
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        *_out0 = v708_tmp0;
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 0;
        #line 6276 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 1203 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6280 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* miss_pattern_bank.unmapped_get */
static bool _DML_TM_miss_pattern_bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6285 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    *_out0 = (uint64 )VTABLE_PARAM(_miss_pattern_bank, struct _miss_pattern_bank, miss_pattern) * 0x101010101010101ULL;
    #line 1206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
}
#line 6292 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* miss_pattern_bank.unmapped_write */
static bool _DML_TM_miss_pattern_bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 1209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 6297 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
    #line 1210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6303 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bank_obj.bank_obj */
static conf_object_t *_DML_TM_bank_obj__bank_obj(test_t *_dev, bank_obj _bank_obj)
#line 1219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 1221 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return _DML_TM_bank___bank_obj(_dev, UPCAST(_bank_obj, bank_obj, bank));
}
#line 6311 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* connect.validate */
static bool _DML_TM_connect__validate(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 6318 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* connect.set_attribute */
static set_error_t _DML_TM_connect__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        conf_object_t *v720_obj UNUSED  = NULL;
        char const *v720_port UNUSED  = NULL;
        #line 1384 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_object(value))
        {
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v720_obj = SIM_attr_object(value);
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_list(value))
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v720_obj = SIM_attr_object(SIM_attr_list_item(value, (uint32 )0ULL));
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v720_port = SIM_attr_string(SIM_attr_list_item(value, (uint32 )1ULL));
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v720_obj == *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) && (*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL ? v720_port == NULL : !(v720_port == NULL) && (int64 )strcmp(v720_port, *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))) == 0LL))
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(v720_obj == NULL))
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            bool v725_valid UNUSED  = 1;
            {
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _num = _list.num / __each_in_expr.array_size;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _start = _num * __each_in_expr.array_idx;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        _interface v726_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                        if (VTABLE_PARAM(v726_iface, struct __interface, _required))
                        {
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            if (SIM_c_get_port_interface(v720_obj, VTABLE_PARAM(UPCAST(v726_iface, _interface, object.name), struct _name, name), v720_port) == NULL)
                            {
                                if (!(v720_port == NULL))
                                #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("Interface '%s' not found for port '%s' in object '%s'", VTABLE_PARAM(UPCAST(v726_iface, _interface, object.name), struct _name, name), v720_port, SIM_object_name(v720_obj));
                                else
                                #line 1413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("The %s object does not implement the required %s interface", SIM_object_name(v720_obj), VTABLE_PARAM(UPCAST(v726_iface, _interface, object.name), struct _name, name));
                                {
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                    v725_valid = 0;
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                }
                            }
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 6397 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
                    }
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!v725_valid)
            return (int32 )2LL;
            char const *v725_old_port UNUSED  = *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **));
            {
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v720_port;
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            bool v725_ok UNUSED  = CALL_TRAIT_METHOD(_connect, validate, _dev, __connect, v720_obj);
            {
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v725_old_port;
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            if (!v725_ok)
            return (int32 )3LL;
            #line 1427 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1430 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
        MM_FREE((void  *)*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
        {
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = !(v720_port == NULL) ? MM_STRDUP(v720_port) : NULL;
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        CALL_TRAIT_METHOD(_connect, set, _dev, __connect, v720_obj);
        return (int32 )0LL;
        #line 6433 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 1436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6437 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* connect.set */
static void  _DML_TM_connect__set(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) = obj;
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    {
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _interface v738_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *(VTABLE_SESSION(_dev, v738_iface, struct __interface, val, void const  **)) = obj == NULL ? NULL : SIM_c_get_port_interface(obj, VTABLE_PARAM(UPCAST(v738_iface, _interface, object.name), struct _name, name), *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 6469 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6479 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* connect.get_attribute */
static attr_value_t _DML_TM_connect__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 1446 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6484 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1447 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
    return SIM_make_attr_list((uint32 )2ULL, SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **))), SIM_make_attr_string(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))));
    #line 1450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    return SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)));
}
#line 6493 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* map_target.read */
static bool _DML_TM_map_target__read(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 *_out0)
#line 1282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    if (8LL < (size))
    #line 1283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.read: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1286 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 1;
    }
    uint8 v745_val[size] UNUSED ;
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v745_val, 0, sizeof(uint8 [size]));
    atom_t v745_atoms[4LL] UNUSED  = {ATOM_data(v745_val), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v745_t UNUSED ;
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v745_t, 0, sizeof(transaction_t ));
    {
        #line 1296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v745_t.atoms = v745_atoms;
        #line 1296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v745_t, addr)) == 0x401LL))
    return 1;
    *_out0 = SIM_get_transaction_value_le(&v745_t);
    #line 1299 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
}
#line 6524 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* map_target.read_bytes */
static bool _DML_TM_map_target__read_bytes(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 *bytes)
#line 1308 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    atom_t v749_atoms[4LL] UNUSED  = {ATOM_data(bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1315 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v749_t UNUSED ;
    #line 1315 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v749_t, 0, sizeof(transaction_t ));
    {
        #line 1316 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v749_t.atoms = v749_atoms;
        #line 1316 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v749_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1319 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6544 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* map_target.write */
static bool _DML_TM_map_target__write(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 value)
#line 1328 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    if (8LL < (size))
    #line 1329 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.write: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1332 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 1;
    }
    uint8 v752_buf[size] UNUSED ;
    #line 1334 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v752_buf, 0, sizeof(uint8 [size]));
    atom_t v752_atoms[5LL] UNUSED  = {ATOM_data(v752_buf), ATOM_size((uint32 )size), ATOM_flags(Sim_Transaction_Write), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v752_t UNUSED ;
    #line 1342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v752_t, 0, sizeof(transaction_t ));
    {
        #line 1343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v752_t.atoms = v752_atoms;
        #line 1343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    SIM_set_transaction_value_le(&v752_t, value);
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v752_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6575 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* map_target.write_bytes */
static bool _DML_TM_map_target__write_bytes(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 const *bytes)
#line 1356 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    atom_t v756_atoms[5LL] UNUSED  = {ATOM_flags(Sim_Transaction_Write), ATOM_data((uint8 *)bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1364 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v756_t UNUSED ;
    #line 1364 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v756_t, 0, sizeof(transaction_t ));
    {
        #line 1365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v756_t.atoms = v756_atoms;
        #line 1365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v756_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1368 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 6595 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* attribute.set_attribute */
static set_error_t _DML_TM_attribute__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 907 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6600 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (CALL_TRAIT_METHOD(attribute, set, _dev, _attribute, value))
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto throw7;
    return (int32 )0LL;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    throw7:;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )3LL;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6613 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* attribute.get_attribute */
static attr_value_t _DML_TM_attribute__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6618 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(attribute, get, _dev, _attribute);
}
#line 6623 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bool_attr.init */
static void  _DML_TM_bool_attr__init(test_t *_dev, init _init)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6628 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_init, bool_attr, init);
    #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = VTABLE_PARAM(_bool_attr, struct _bool_attr, init_val);
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6639 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bool_attr.get */
static attr_value_t _DML_TM_bool_attr__get(test_t *_dev, attribute _attribute)
#line 1214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6644 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_boolean(*(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)));
}
#line 6649 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* bool_attr.set */
static bool _DML_TM_bool_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6654 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = SIM_attr_boolean(val);
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6665 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* uint64_attr.init */
static void  _DML_TM_uint64_attr__init(test_t *_dev, init _init)
#line 1227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6670 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_init, uint64_attr, init);
    #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = VTABLE_PARAM(_uint64_attr, struct _uint64_attr, init_val);
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6681 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* uint64_attr.get */
static attr_value_t _DML_TM_uint64_attr__get(test_t *_dev, attribute _attribute)
#line 1230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6686 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(*(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)));
}
#line 6691 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* uint64_attr.set */
static bool _DML_TM_uint64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1233 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6696 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(val))
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("negative integer value: %lld", SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = (uint64 )SIM_attr_integer(val);
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6714 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* int64_attr.init */
static void  _DML_TM_int64_attr__init(test_t *_dev, init _init)
#line 1248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6719 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_init, int64_attr, init);
    #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = VTABLE_PARAM(_int64_attr, struct _int64_attr, init_val);
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6730 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* int64_attr.get */
static attr_value_t _DML_TM_int64_attr__get(test_t *_dev, attribute _attribute)
#line 1251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6735 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_int64(*(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)));
}
#line 6740 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* int64_attr.set */
static bool _DML_TM_int64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6745 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_int64(val))
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1257 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("integer value too large: %llu", (uint64 )SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = SIM_attr_integer(val);
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1261 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6763 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* double_attr.init */
static void  _DML_TM_double_attr__init(test_t *_dev, init _init)
#line 1269 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6768 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    double_attr _double_attr UNUSED = DOWNCAST(_init, double_attr, init);
    #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = VTABLE_PARAM(_double_attr, struct _double_attr, init_val);
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6779 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* double_attr.get */
static attr_value_t _DML_TM_double_attr__get(test_t *_dev, attribute _attribute)
#line 1272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6784 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_floating(*(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)));
}
#line 6789 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* double_attr.set */
static bool _DML_TM_double_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1275 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6794 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = SIM_attr_floating(val);
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6805 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* read_only_attr.set */
static bool _DML_TM_read_only_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6810 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    read_only_attr _read_only_attr UNUSED = DOWNCAST(_attribute, read_only_attr, pseudo_attr.attribute);
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1288, 0);
}
#line 6815 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* write_only_attr.get */
static attr_value_t _DML_TM_write_only_attr__get(test_t *_dev, attribute _attribute)
#line 1294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6820 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    write_only_attr _write_only_attr UNUSED = DOWNCAST(_attribute, write_only_attr, pseudo_attr.attribute);
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1295, 0);
}
#line 6825 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* subdevice._port_obj */
static conf_object_t *_DML_TM_subdevice___port_obj(test_t *_dev, subdevice _subdevice)
#line 1590 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
    #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) = SIM_object_descendant(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_subdevice, subdevice, object._qname)));
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1595, !(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
}
#line 6841 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _time_event._post */
static void  _DML_TM__time_event___post(test_t *_dev, _time_event __time_event, double when, void  *data)
#line 3944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v809_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v809_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3949 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_time(v809_clk, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, when, data);
    return;
    #line 3951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6855 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _time_event._next */
static double _DML_TM__time_event___next(test_t *_dev, _time_event __time_event, void  *data)
#line 3952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return SIM_event_find_next_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6863 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _cycle_event._post */
static void  _DML_TM__cycle_event___post(test_t *_dev, _cycle_event __cycle_event, uint64 when, void  *data)
#line 3959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v813_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v813_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_cycle(v813_clk, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, (int64 )when, data);
    return;
    #line 3966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6877 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _cycle_event._next */
static uint64 _DML_TM__cycle_event___next(test_t *_dev, _cycle_event __cycle_event, void  *data)
#line 3967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (uint64 )SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6885 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _simple_event._describe_event */
static char *_DML_TM__simple_event___describe_event(test_t *_dev, event _event, void  *data)
#line 3978 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6890 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname))));
}
#line 6895 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _simple_event._get_event_info */
static attr_value_t _DML_TM__simple_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 3981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6900 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(data == NULL))
    #line 3984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: non-NULL event data", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
}
#line 6909 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _simple_event._set_event_info */
static void  *_DML_TM__simple_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 3988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6914 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: strange event info", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return NULL;
}
#line 6922 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _simple_event._callback */
static void  _DML_TM__simple_event___callback(test_t *_dev, event _event, void  *data)
#line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6927 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(_simple_event, event, _dev, __simple_event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6935 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _simple_event._destroy */
static void  _DML_TM__simple_event___destroy(test_t *_dev, event _event, void  *data)
#line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6940 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6946 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _simple_event.posted */
static bool _DML_TM__simple_event__posted(test_t *_dev, _simple_event __simple_event)
#line 3997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    #line 4000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6954 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _simple_event.remove */
static void  _DML_TM__simple_event__remove(test_t *_dev, _simple_event __simple_event)
#line 4002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    return;
    #line 4005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6964 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* simple_time_event.post */
static void  _DML_TM_simple_time_event__post(test_t *_dev, simple_time_event _simple_time_event, double when)
#line 4009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), when, NULL);
    return;
    #line 4011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6973 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* simple_time_event.next */
static double _DML_TM_simple_time_event__next(test_t *_dev, simple_time_event _simple_time_event)
#line 4012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), NULL);
}
#line 6980 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* simple_cycle_event.post */
static void  _DML_TM_simple_cycle_event__post(test_t *_dev, simple_cycle_event _simple_cycle_event, cycles_t when)
#line 4018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), (uint64 )when, NULL);
    return;
    #line 4020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6989 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* simple_cycle_event.next */
static cycles_t _DML_TM_simple_cycle_event__next(test_t *_dev, simple_cycle_event _simple_cycle_event)
#line 4021 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), NULL));
}
#line 6996 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _custom_event._callback */
static void  _DML_TM__custom_event___callback(test_t *_dev, event _event, void  *data)
#line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7001 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, event, _dev, __custom_event, data);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7009 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _custom_event._describe_event */
static char *_DML_TM__custom_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7014 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__custom_event, _custom_event, _event.event.object._qname))));
}
#line 7019 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _custom_event._get_event_info */
static attr_value_t _DML_TM__custom_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7024 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, get_event_info, _dev, __custom_event, data);
}
#line 7029 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _custom_event._set_event_info */
static void  *_DML_TM__custom_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7034 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, set_event_info, _dev, __custom_event, info);
}
#line 7039 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _custom_event._destroy */
static void  _DML_TM__custom_event___destroy(test_t *_dev, event _event, void  *data)
#line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7044 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, destroy, _dev, __custom_event, data);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7052 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* custom_time_event.post */
static void  _DML_TM_custom_time_event__post(test_t *_dev, custom_time_event _custom_time_event, double when, void  *data)
#line 4065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_custom_time_event, custom_time_event, _time_event), when, data);
    return;
    #line 4067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7061 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* custom_cycle_event.post */
static void  _DML_TM_custom_cycle_event__post(test_t *_dev, custom_cycle_event _custom_cycle_event, cycles_t when, void  *data)
#line 4071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_custom_cycle_event, custom_cycle_event, _cycle_event), (uint64 )when, data);
    return;
    #line 4073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7070 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _uint64_event._callback */
static void  _DML_TM__uint64_event___callback(test_t *_dev, event _event, void  *user)
#line 4078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7075 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_uint64_event, event, _dev, __uint64_event, (uint64 )((uintptr_t )((uint64 )user)));
    return;
    #line 4080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7082 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _uint64_event._describe_event */
static char *_DML_TM__uint64_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4081 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7087 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_describe_uint64_event(!(VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__uint64_event, _uint64_event, _event.event.object._qname))), (uint64 )((uintptr_t )((uint64 )data)));
    #line 4084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7093 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _uint64_event._get_event_info */
static attr_value_t _DML_TM__uint64_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7098 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64((uint64 )((uintptr_t )((uint64 )data)));
}
#line 7103 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _uint64_event._set_event_info */
static void  *_DML_TM__uint64_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7108 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(info))
    #line 4091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "negative integer in event info: %lld", (uint64 )SIM_attr_integer(info));
    #line 4093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, (uint64 )SIM_attr_integer(info));
}
#line 7117 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _uint64_event._destroy */
static void  _DML_TM__uint64_event___destroy(test_t *_dev, event _event, void  *data)
#line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7122 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7128 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _uint64_event._int_to_voidp */
static void  *_DML_TM__uint64_event___int_to_voidp(test_t *_dev, _uint64_event __uint64_event, uint64 val)
#line 4097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 4099, (uint64 )sizeof(uintptr_t ) == (uint64 )sizeof(uint64 ));
    return (void  *)((uintptr_t )val);
}
#line 7137 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _uint64_event.posted */
static bool _DML_TM__uint64_event__posted(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    #line 4107 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7145 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _uint64_event.remove */
static void  _DML_TM__uint64_event__remove(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4109 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    return;
    #line 4112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7155 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* uint64_time_event.post */
static void  _DML_TM_uint64_time_event__post(test_t *_dev, uint64_time_event _uint64_time_event, double when, uint64 data)
#line 4118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
    return;
    #line 4120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7164 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* uint64_time_event.next */
static double _DML_TM_uint64_time_event__next(test_t *_dev, uint64_time_event _uint64_time_event, uint64 data)
#line 4121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
}
#line 7171 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* uint64_cycle_event.post */
static void  _DML_TM_uint64_cycle_event__post(test_t *_dev, uint64_cycle_event _uint64_cycle_event, cycles_t when, uint64 data)
#line 4127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), (uint64 )when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data));
    return;
    #line 4129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7180 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* uint64_cycle_event.next */
static cycles_t _DML_TM_uint64_cycle_event__next(test_t *_dev, uint64_cycle_event _uint64_cycle_event, uint64 data)
#line 4130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data)));
}
#line 7187 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
/* _mask */
static uint64 _DML_M__mask(test_t *_dev, uint64 size)
#line 1659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 8LL <= (size) ? 0xffffffffffffffffULL : (DML_shlu(1ULL, (size) * 8ULL)) - 1ULL;
}
#line 7194 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* _enabled_bytes_to_size */
static uint64 _DML_M__enabled_bytes_to_size(test_t *_dev, uint64 enabled_bytes)
#line 1673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v887_size UNUSED  = (int32 )8LL;
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; 0LL < (int64 )v887_size; (int64 )--(v887_size))
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(((enabled_bytes) & (0xff00000000000000ULL)) == 0LL))
            return (uint64 )v887_size;
            #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                enabled_bytes = DML_shlu(enabled_bytes, 8ULL);
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1680 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1680, 0);
}
#line 7221 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* _enabled_bytes_to_offset */
static uint64 _DML_M__enabled_bytes_to_offset(test_t *_dev, uint64 enabled_bytes)
#line 1684 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v892_offset UNUSED  = (int32 )0LL;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v892_offset <= 8LL; (int64 )++(v892_offset))
        if (!(((DML_shru(enabled_bytes, (uint64 )v892_offset * 8ULL)) & (255ULL)) == 0LL))
        return (uint64 )v892_offset;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1690, 0);
}
#line 7239 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.init */
static void  _DML_M_sort_test__init(test_t *_dev)
#line 82 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
{
    _register const *v895_r UNUSED ;
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
    int v895_n UNUSED ;
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
    {
        #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
        int v896__ret__out1 UNUSED  = 0LL;
        #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
        v895_r = _DML_TM_bank___sorted_regs(((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}), &v896__ret__out1);
        #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
        v895_n = v896__ret__out1;
        #line 7256 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 84 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\lib\\T_regdisp.dml", 84, (int64 )v895_n == 129LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
        int v897_i UNUSED  = (int32 )0LL;
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
        for (; (int64 )v897_i < 129LL; (int64 )(v897_i)++)
        DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\lib\\T_regdisp.dml", 86, DML_eq(VTABLE_PARAM(v895_r[(int64 )v897_i], struct __register, offset), (uint64 )v897_i));
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
    }
    #line 88 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
    return;
    #line 88 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\lib\\\\T_regdisp.dml"
}
#line 7272 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.transaction_access */
static exception_type_t _DML_M_sort_test__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->sort_test._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 7282 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.transaction_access */
static exception_type_t _DML_M_par_over_be__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->par_over_be._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 7292 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.transaction_access */
static exception_type_t _DML_M_par_over__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->par_over._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 7302 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.transaction_access */
static exception_type_t _DML_M_par_nonover__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->par_nonover._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 7312 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.transaction_access */
static exception_type_t _DML_M_nonpar_over__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->nonpar_over._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 7322 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.transaction_access */
static exception_type_t _DML_M_nonpar_nonover__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->nonpar_nonover._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 7332 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* destroy */
static void  _DML_M_destroy(test_t *_dev)
#line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7342 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* post_init */
static void  _DML_M_post_init(test_t *_dev)
#line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7352 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* init */
static void  _DML_M_init(test_t *_dev)
#line 670 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 670 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 670 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7362 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.register_view_read_only.is_read_only */
static bool _DML_M_sort_test__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v908_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v908_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v910__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v910__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}), reg, &v910__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw8;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v908_r = v910__ret__out0;
        #line 7383 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw8:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v908_r, struct __register, _is_read_only);
}
#line 7392 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.register_view_catalog.register_offsets */
static attr_value_t _DML_M_sort_test__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v912_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v912_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v913__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v912_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}), &v913__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v912_table_size = v913__ret__out1;
        #line 7409 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v912_ret UNUSED  = SIM_alloc_attr_list((uint32 )v912_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v914_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v914_i, v912_table_size); (int64 )(v914_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v912_ret, (uint32 )v914_i, SIM_make_attr_uint64(VTABLE_PARAM(v912_table[(int64 )v914_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v912_ret;
}
#line 7425 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.register_view_catalog.register_names */
static attr_value_t _DML_M_sort_test__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v916_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v916_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v917__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v916_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}), &v917__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v916_table_size = v917__ret__out1;
        #line 7442 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v916_ret UNUSED  = SIM_alloc_attr_list((uint32 )v916_table_size);
    size_t v916_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v918_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v918_i, v916_table_size); (int64 )(v918_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v916_ret, (uint32 )v918_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v916_table[(int64 )v918_i], _register, _conf_attribute.object._qname))) + (uint64 )v916_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v916_ret;
}
#line 7459 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.register_view.set_register_value */
static void  _DML_M_sort_test__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v920_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v920_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v922__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v922__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}), reg, &v922__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw9;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v920_r = v922__ret__out0;
        #line 7480 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw9:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v920_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7491 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.register_view.register_info */
static attr_value_t _DML_M_sort_test__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v924_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v924_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v926__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v926__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}), reg, &v926__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw10;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v924_r = v926__ret__out0;
        #line 7512 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw10:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v924_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v924_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v924_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v924_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v928_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v929_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v928_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v924_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v928_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v928_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v928_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v928_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v928_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v924_fields, v924_idx, v929_elem);
                    (int64 )(v924_idx)++;
                }
                #line 7546 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v924_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v924_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v924_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v924_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v924_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v924_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v924_r))), SIM_make_attr_uint64(VTABLE_PARAM(v924_r, struct __register, offset)), v924_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v924_ret;
}
#line 7564 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.register_view.number_of_registers */
static uint32 _DML_M_sort_test__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}));
}
#line 7572 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.register_view.get_register_value */
static uint64 _DML_M_sort_test__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v933_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v933_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v935__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v935__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}), reg, &v935__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw11;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v933_r = v935__ret__out0;
        #line 7593 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw11:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v933_r, _register, get._get));
}
#line 7602 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.register_view.description */
static char const *_DML_M_sort_test__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 7611 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.register_view.big_endian_bitorder */
static bool _DML_M_sort_test__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 7619 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.io_memory.operation */
static exception_type_t _DML_M_sort_test__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7632 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.instrumentation_order.move_before */
static bool _DML_M_sort_test__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->sort_test._connections);
}
#line 7640 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.instrumentation_order.get_connections */
static attr_value_t _DML_M_sort_test__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->sort_test._connections);
}
#line 7648 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_sort_test__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})})), connection, &_dev->sort_test._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7659 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_sort_test__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->sort_test._connections, &_dev->sort_test._before_read_callbacks, &_dev->sort_test._after_read_callbacks, &_dev->sort_test._before_write_callbacks, &_dev->sort_test._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7670 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_sort_test__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->sort_test._connections, &_dev->sort_test._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7679 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_sort_test__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->sort_test._connections, &_dev->sort_test._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7688 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_sort_test__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->sort_test._connections, &_dev->sort_test._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7697 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_sort_test__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_sort_test__bank), ((_identity_t) {.id = 291, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->sort_test._connections, &_dev->sort_test._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7706 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_sort_test__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->sort_test._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7716 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* sort_test.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_sort_test__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->sort_test._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7726 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.register_view_read_only.is_read_only */
static bool _DML_M_par_over_be__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v953_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v953_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v955__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v955__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank), reg, &v955__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw12;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v953_r = v955__ret__out0;
        #line 7747 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw12:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v953_r, struct __register, _is_read_only);
}
#line 7756 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.register_view_catalog.register_offsets */
static attr_value_t _DML_M_par_over_be__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v957_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v957_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v958__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v957_table = _DML_TM_bank___reginfo_table(UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank), &v958__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v957_table_size = v958__ret__out1;
        #line 7773 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v957_ret UNUSED  = SIM_alloc_attr_list((uint32 )v957_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v959_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v959_i, v957_table_size); (int64 )(v959_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v957_ret, (uint32 )v959_i, SIM_make_attr_uint64(VTABLE_PARAM(v957_table[(int64 )v959_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v957_ret;
}
#line 7789 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.register_view_catalog.register_names */
static attr_value_t _DML_M_par_over_be__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v961_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v961_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v962__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v961_table = _DML_TM_bank___reginfo_table(UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank), &v962__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v961_table_size = v962__ret__out1;
        #line 7806 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v961_ret UNUSED  = SIM_alloc_attr_list((uint32 )v961_table_size);
    size_t v961_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v963_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v963_i, v961_table_size); (int64 )(v963_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v961_ret, (uint32 )v963_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v961_table[(int64 )v963_i], _register, _conf_attribute.object._qname))) + (uint64 )v961_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v961_ret;
}
#line 7823 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.register_view.set_register_value */
static void  _DML_M_par_over_be__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v965_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v965_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v967__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v967__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank), reg, &v967__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw13;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v965_r = v967__ret__out0;
        #line 7844 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw13:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v965_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7855 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.register_view.register_info */
static attr_value_t _DML_M_par_over_be__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v969_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v969_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v971__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v971__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank), reg, &v971__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw14;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v969_r = v971__ret__out0;
        #line 7876 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw14:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v969_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v969_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v969_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v969_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v973_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v974_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v973_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v969_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v973_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v973_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v973_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v973_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v973_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v969_fields, v969_idx, v974_elem);
                    (int64 )(v969_idx)++;
                }
                #line 7910 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v969_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v969_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v969_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v969_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v969_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v969_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v969_r))), SIM_make_attr_uint64(VTABLE_PARAM(v969_r, struct __register, offset)), v969_fields, SIM_make_attr_boolean(1));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v969_ret;
}
#line 7928 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.register_view.number_of_registers */
static uint32 _DML_M_par_over_be__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank));
}
#line 7936 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.register_view.get_register_value */
static uint64 _DML_M_par_over_be__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v978_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v978_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v980__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v980__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank), reg, &v980__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw15;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v978_r = v980__ret__out0;
        #line 7957 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw15:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v978_r, _register, get._get));
}
#line 7966 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.register_view.description */
static char const *_DML_M_par_over_be__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 7975 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.register_view.big_endian_bitorder */
static bool _DML_M_par_over_be__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 7983 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.io_memory.operation */
static exception_type_t _DML_M_par_over_be__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7996 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.instrumentation_order.move_before */
static bool _DML_M_par_over_be__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->par_over_be._connections);
}
#line 8004 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.instrumentation_order.get_connections */
static attr_value_t _DML_M_par_over_be__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->par_over_be._connections);
}
#line 8012 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_par_over_be__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank)), connection, &_dev->par_over_be._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8023 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_par_over_be__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->par_over_be._connections, &_dev->par_over_be._before_read_callbacks, &_dev->par_over_be._after_read_callbacks, &_dev->par_over_be._before_write_callbacks, &_dev->par_over_be._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8034 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_par_over_be__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank)), connection, offset, size, before_write, user_data, &_dev->par_over_be._connections, &_dev->par_over_be._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8043 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_par_over_be__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank)), connection, offset, size, before_read, user_data, &_dev->par_over_be._connections, &_dev->par_over_be._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8052 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_par_over_be__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank)), connection, offset, size, after_write, user_data, &_dev->par_over_be._connections, &_dev->par_over_be._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8061 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_par_over_be__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_over_be__testbank), ((_identity_t) {.id = 283, .encoded_index = 0})}), testbank, bank)), connection, offset, size, after_read, user_data, &_dev->par_over_be._connections, &_dev->par_over_be._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8070 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_par_over_be__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->par_over_be._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8080 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over_be.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_par_over_be__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->par_over_be._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8090 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.register_view_read_only.is_read_only */
static bool _DML_M_par_over__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v998_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v998_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1000__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1000__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank), reg, &v1000__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw16;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v998_r = v1000__ret__out0;
        #line 8111 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw16:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v998_r, struct __register, _is_read_only);
}
#line 8120 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.register_view_catalog.register_offsets */
static attr_value_t _DML_M_par_over__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1002_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1002_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1003__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1002_table = _DML_TM_bank___reginfo_table(UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank), &v1003__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1002_table_size = v1003__ret__out1;
        #line 8137 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1002_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1002_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1004_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1004_i, v1002_table_size); (int64 )(v1004_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1002_ret, (uint32 )v1004_i, SIM_make_attr_uint64(VTABLE_PARAM(v1002_table[(int64 )v1004_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1002_ret;
}
#line 8153 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.register_view_catalog.register_names */
static attr_value_t _DML_M_par_over__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1006_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1006_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1007__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1006_table = _DML_TM_bank___reginfo_table(UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank), &v1007__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1006_table_size = v1007__ret__out1;
        #line 8170 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1006_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1006_table_size);
    size_t v1006_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1008_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1008_i, v1006_table_size); (int64 )(v1008_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1006_ret, (uint32 )v1008_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1006_table[(int64 )v1008_i], _register, _conf_attribute.object._qname))) + (uint64 )v1006_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1006_ret;
}
#line 8187 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.register_view.set_register_value */
static void  _DML_M_par_over__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1010_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1010_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1012__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1012__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank), reg, &v1012__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw17;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1010_r = v1012__ret__out0;
        #line 8208 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw17:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1010_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8219 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.register_view.register_info */
static attr_value_t _DML_M_par_over__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1014_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1014_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1016__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1016__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank), reg, &v1016__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw18;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1014_r = v1016__ret__out0;
        #line 8240 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw18:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1014_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1014_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1014_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1014_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1018_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1019_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1018_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1014_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1018_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1018_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1018_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1018_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1018_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1014_fields, v1014_idx, v1019_elem);
                    (int64 )(v1014_idx)++;
                }
                #line 8274 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1014_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1014_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1014_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1014_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1014_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1014_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1014_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1014_r, struct __register, offset)), v1014_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1014_ret;
}
#line 8292 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.register_view.number_of_registers */
static uint32 _DML_M_par_over__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank));
}
#line 8300 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.register_view.get_register_value */
static uint64 _DML_M_par_over__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1023_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1023_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1025__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1025__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank), reg, &v1025__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw19;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1023_r = v1025__ret__out0;
        #line 8321 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw19:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1023_r, _register, get._get));
}
#line 8330 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.register_view.description */
static char const *_DML_M_par_over__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 8339 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.register_view.big_endian_bitorder */
static bool _DML_M_par_over__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 8347 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.io_memory.operation */
static exception_type_t _DML_M_par_over__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8360 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.instrumentation_order.move_before */
static bool _DML_M_par_over__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->par_over._connections);
}
#line 8368 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.instrumentation_order.get_connections */
static attr_value_t _DML_M_par_over__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->par_over._connections);
}
#line 8376 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_par_over__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank)), connection, &_dev->par_over._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8387 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_par_over__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->par_over._connections, &_dev->par_over._before_read_callbacks, &_dev->par_over._after_read_callbacks, &_dev->par_over._before_write_callbacks, &_dev->par_over._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8398 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_par_over__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank)), connection, offset, size, before_write, user_data, &_dev->par_over._connections, &_dev->par_over._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8407 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_par_over__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank)), connection, offset, size, before_read, user_data, &_dev->par_over._connections, &_dev->par_over._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8416 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_par_over__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank)), connection, offset, size, after_write, user_data, &_dev->par_over._connections, &_dev->par_over._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8425 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_par_over__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_over__testbank), ((_identity_t) {.id = 227, .encoded_index = 0})}), testbank, bank)), connection, offset, size, after_read, user_data, &_dev->par_over._connections, &_dev->par_over._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8434 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_par_over__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->par_over._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8444 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_over.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_par_over__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->par_over._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8454 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.register_view_read_only.is_read_only */
static bool _DML_M_par_nonover__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1043_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1043_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1045__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1045__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank), reg, &v1045__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw20;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1043_r = v1045__ret__out0;
        #line 8475 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw20:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1043_r, struct __register, _is_read_only);
}
#line 8484 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.register_view_catalog.register_offsets */
static attr_value_t _DML_M_par_nonover__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1047_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1047_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1048__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1047_table = _DML_TM_bank___reginfo_table(UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank), &v1048__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1047_table_size = v1048__ret__out1;
        #line 8501 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1047_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1047_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1049_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1049_i, v1047_table_size); (int64 )(v1049_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1047_ret, (uint32 )v1049_i, SIM_make_attr_uint64(VTABLE_PARAM(v1047_table[(int64 )v1049_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1047_ret;
}
#line 8517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.register_view_catalog.register_names */
static attr_value_t _DML_M_par_nonover__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1051_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1051_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1052__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1051_table = _DML_TM_bank___reginfo_table(UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank), &v1052__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1051_table_size = v1052__ret__out1;
        #line 8534 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1051_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1051_table_size);
    size_t v1051_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1053_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1053_i, v1051_table_size); (int64 )(v1053_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1051_ret, (uint32 )v1053_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1051_table[(int64 )v1053_i], _register, _conf_attribute.object._qname))) + (uint64 )v1051_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1051_ret;
}
#line 8551 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.register_view.set_register_value */
static void  _DML_M_par_nonover__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1055_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1055_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1057__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1057__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank), reg, &v1057__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw21;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1055_r = v1057__ret__out0;
        #line 8572 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw21:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1055_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8583 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.register_view.register_info */
static attr_value_t _DML_M_par_nonover__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1059_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1059_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1061__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1061__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank), reg, &v1061__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw22;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1059_r = v1061__ret__out0;
        #line 8604 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw22:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1059_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1059_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1059_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1059_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1063_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1064_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1063_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1059_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1063_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1063_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1063_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1063_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1063_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1059_fields, v1059_idx, v1064_elem);
                    (int64 )(v1059_idx)++;
                }
                #line 8638 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1059_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1059_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1059_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1059_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1059_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1059_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1059_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1059_r, struct __register, offset)), v1059_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1059_ret;
}
#line 8656 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.register_view.number_of_registers */
static uint32 _DML_M_par_nonover__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank));
}
#line 8664 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.register_view.get_register_value */
static uint64 _DML_M_par_nonover__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1068_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1068_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1070__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1070__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank), reg, &v1070__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw23;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1068_r = v1070__ret__out0;
        #line 8685 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw23:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1068_r, _register, get._get));
}
#line 8694 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.register_view.description */
static char const *_DML_M_par_nonover__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 8703 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.register_view.big_endian_bitorder */
static bool _DML_M_par_nonover__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 8711 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.io_memory.operation */
static exception_type_t _DML_M_par_nonover__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8724 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.instrumentation_order.move_before */
static bool _DML_M_par_nonover__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->par_nonover._connections);
}
#line 8732 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.instrumentation_order.get_connections */
static attr_value_t _DML_M_par_nonover__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->par_nonover._connections);
}
#line 8740 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_par_nonover__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank)), connection, &_dev->par_nonover._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8751 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_par_nonover__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->par_nonover._connections, &_dev->par_nonover._before_read_callbacks, &_dev->par_nonover._after_read_callbacks, &_dev->par_nonover._before_write_callbacks, &_dev->par_nonover._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8762 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_par_nonover__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank)), connection, offset, size, before_write, user_data, &_dev->par_nonover._connections, &_dev->par_nonover._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8771 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_par_nonover__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank)), connection, offset, size, before_read, user_data, &_dev->par_nonover._connections, &_dev->par_nonover._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8780 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_par_nonover__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank)), connection, offset, size, after_write, user_data, &_dev->par_nonover._connections, &_dev->par_nonover._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8789 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_par_nonover__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_par_nonover__testbank), ((_identity_t) {.id = 171, .encoded_index = 0})}), testbank, bank)), connection, offset, size, after_read, user_data, &_dev->par_nonover._connections, &_dev->par_nonover._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8798 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_par_nonover__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->par_nonover._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8808 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* par_nonover.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_par_nonover__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->par_nonover._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8818 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.register_view_read_only.is_read_only */
static bool _DML_M_nonpar_over__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1088_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1088_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1090__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1090__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank), reg, &v1090__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw24;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1088_r = v1090__ret__out0;
        #line 8839 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw24:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1088_r, struct __register, _is_read_only);
}
#line 8848 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.register_view_catalog.register_offsets */
static attr_value_t _DML_M_nonpar_over__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1092_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1092_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1093__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1092_table = _DML_TM_bank___reginfo_table(UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank), &v1093__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1092_table_size = v1093__ret__out1;
        #line 8865 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1092_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1092_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1094_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1094_i, v1092_table_size); (int64 )(v1094_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1092_ret, (uint32 )v1094_i, SIM_make_attr_uint64(VTABLE_PARAM(v1092_table[(int64 )v1094_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1092_ret;
}
#line 8881 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.register_view_catalog.register_names */
static attr_value_t _DML_M_nonpar_over__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1096_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1096_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1097__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1096_table = _DML_TM_bank___reginfo_table(UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank), &v1097__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1096_table_size = v1097__ret__out1;
        #line 8898 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1096_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1096_table_size);
    size_t v1096_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1098_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1098_i, v1096_table_size); (int64 )(v1098_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1096_ret, (uint32 )v1098_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1096_table[(int64 )v1098_i], _register, _conf_attribute.object._qname))) + (uint64 )v1096_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1096_ret;
}
#line 8915 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.register_view.set_register_value */
static void  _DML_M_nonpar_over__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1100_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1100_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1102__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1102__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank), reg, &v1102__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw25;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1100_r = v1102__ret__out0;
        #line 8936 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw25:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1100_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8947 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.register_view.register_info */
static attr_value_t _DML_M_nonpar_over__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1104_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1104_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1106__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1106__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank), reg, &v1106__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw26;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1104_r = v1106__ret__out0;
        #line 8968 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw26:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1104_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1104_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1104_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1104_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1108_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1109_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1108_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1104_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1108_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1108_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1108_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1108_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1108_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1104_fields, v1104_idx, v1109_elem);
                    (int64 )(v1104_idx)++;
                }
                #line 9002 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1104_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1104_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1104_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1104_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1104_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1104_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1104_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1104_r, struct __register, offset)), v1104_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1104_ret;
}
#line 9020 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.register_view.number_of_registers */
static uint32 _DML_M_nonpar_over__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank));
}
#line 9028 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.register_view.get_register_value */
static uint64 _DML_M_nonpar_over__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1113_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1113_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1115__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1115__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank), reg, &v1115__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw27;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1113_r = v1115__ret__out0;
        #line 9049 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw27:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1113_r, _register, get._get));
}
#line 9058 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.register_view.description */
static char const *_DML_M_nonpar_over__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 9067 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.register_view.big_endian_bitorder */
static bool _DML_M_nonpar_over__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 9075 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.io_memory.operation */
static exception_type_t _DML_M_nonpar_over__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9088 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.instrumentation_order.move_before */
static bool _DML_M_nonpar_over__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->nonpar_over._connections);
}
#line 9096 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.instrumentation_order.get_connections */
static attr_value_t _DML_M_nonpar_over__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->nonpar_over._connections);
}
#line 9104 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_nonpar_over__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank)), connection, &_dev->nonpar_over._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9115 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_nonpar_over__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->nonpar_over._connections, &_dev->nonpar_over._before_read_callbacks, &_dev->nonpar_over._after_read_callbacks, &_dev->nonpar_over._before_write_callbacks, &_dev->nonpar_over._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9126 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_nonpar_over__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank)), connection, offset, size, before_write, user_data, &_dev->nonpar_over._connections, &_dev->nonpar_over._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9135 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_nonpar_over__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank)), connection, offset, size, before_read, user_data, &_dev->nonpar_over._connections, &_dev->nonpar_over._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9144 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_nonpar_over__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank)), connection, offset, size, after_write, user_data, &_dev->nonpar_over._connections, &_dev->nonpar_over._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9153 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_nonpar_over__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_nonpar_over__testbank), ((_identity_t) {.id = 115, .encoded_index = 0})}), testbank, bank)), connection, offset, size, after_read, user_data, &_dev->nonpar_over._connections, &_dev->nonpar_over._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_nonpar_over__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->nonpar_over._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9172 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_over.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_nonpar_over__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->nonpar_over._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9182 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.register_view_read_only.is_read_only */
static bool _DML_M_nonpar_nonover__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1133_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1133_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1135__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1135__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank), reg, &v1135__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw28;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1133_r = v1135__ret__out0;
        #line 9203 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw28:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1133_r, struct __register, _is_read_only);
}
#line 9212 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.register_view_catalog.register_offsets */
static attr_value_t _DML_M_nonpar_nonover__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1137_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1137_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1138__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1137_table = _DML_TM_bank___reginfo_table(UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank), &v1138__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1137_table_size = v1138__ret__out1;
        #line 9229 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1137_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1137_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1139_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1139_i, v1137_table_size); (int64 )(v1139_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1137_ret, (uint32 )v1139_i, SIM_make_attr_uint64(VTABLE_PARAM(v1137_table[(int64 )v1139_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1137_ret;
}
#line 9245 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.register_view_catalog.register_names */
static attr_value_t _DML_M_nonpar_nonover__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1141_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1141_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1142__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1141_table = _DML_TM_bank___reginfo_table(UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank), &v1142__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1141_table_size = v1142__ret__out1;
        #line 9262 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1141_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1141_table_size);
    size_t v1141_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1143_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1143_i, v1141_table_size); (int64 )(v1143_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1141_ret, (uint32 )v1143_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1141_table[(int64 )v1143_i], _register, _conf_attribute.object._qname))) + (uint64 )v1141_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1141_ret;
}
#line 9279 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.register_view.set_register_value */
static void  _DML_M_nonpar_nonover__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1145_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1145_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1147__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1147__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank), reg, &v1147__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw29;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1145_r = v1147__ret__out0;
        #line 9300 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw29:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1145_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9311 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.register_view.register_info */
static attr_value_t _DML_M_nonpar_nonover__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1149_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1149_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1151__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1151__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank), reg, &v1151__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw30;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1149_r = v1151__ret__out0;
        #line 9332 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw30:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1149_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1149_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1149_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1149_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1153_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1154_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1153_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1149_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1153_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1153_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1153_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1153_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1153_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1149_fields, v1149_idx, v1154_elem);
                    (int64 )(v1149_idx)++;
                }
                #line 9366 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1149_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1149_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1149_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1149_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1149_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1149_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1149_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1149_r, struct __register, offset)), v1149_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1149_ret;
}
#line 9384 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.register_view.number_of_registers */
static uint32 _DML_M_nonpar_nonover__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank));
}
#line 9392 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.register_view.get_register_value */
static uint64 _DML_M_nonpar_nonover__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1158_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1158_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1160__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1160__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank), reg, &v1160__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw31;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1158_r = v1160__ret__out0;
        #line 9413 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw31:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1158_r, _register, get._get));
}
#line 9422 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.register_view.description */
static char const *_DML_M_nonpar_nonover__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 9431 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.register_view.big_endian_bitorder */
static bool _DML_M_nonpar_nonover__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 9439 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.io_memory.operation */
static exception_type_t _DML_M_nonpar_nonover__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9452 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.instrumentation_order.move_before */
static bool _DML_M_nonpar_nonover__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->nonpar_nonover._connections);
}
#line 9460 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.instrumentation_order.get_connections */
static attr_value_t _DML_M_nonpar_nonover__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->nonpar_nonover._connections);
}
#line 9468 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_nonpar_nonover__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank)), connection, &_dev->nonpar_nonover._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9479 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_nonpar_nonover__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->nonpar_nonover._connections, &_dev->nonpar_nonover._before_read_callbacks, &_dev->nonpar_nonover._after_read_callbacks, &_dev->nonpar_nonover._before_write_callbacks, &_dev->nonpar_nonover._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9490 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank)), connection, offset, size, before_write, user_data, &_dev->nonpar_nonover._connections, &_dev->nonpar_nonover._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9499 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank)), connection, offset, size, before_read, user_data, &_dev->nonpar_nonover._connections, &_dev->nonpar_nonover._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9508 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank)), connection, offset, size, after_write, user_data, &_dev->nonpar_nonover._connections, &_dev->nonpar_nonover._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_nonpar_nonover__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((testbank) {(&_tr_nonpar_nonover__testbank), ((_identity_t) {.id = 59, .encoded_index = 0})}), testbank, bank)), connection, offset, size, after_read, user_data, &_dev->nonpar_nonover._connections, &_dev->nonpar_nonover._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9526 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_nonpar_nonover__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->nonpar_nonover._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9536 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* nonpar_nonover.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_nonpar_nonover__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->nonpar_nonover._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9546 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* HRESET.signal.signal_raise */
static void  _DML_M_HRESET__signal__signal_raise(test_t *_dev)
#line 244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, UPCAST(((hreset) {(&_tr__dev__hreset), ((_identity_t) {.id = 1, .encoded_index = 0})}), hreset, _hard_reset));
    return;
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9556 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* HRESET.signal.signal_lower */
static void  _DML_M_HRESET__signal__signal_lower(test_t *_dev)
#line 247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    return;
    #line 248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9565 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* _register_all_attributes */
static void  _DML_M__register_all_attributes()
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_register_attributes(SIM_get_class("test"), _id_infos, _port_object_assocs, _each___conf_attribute, (_each_in_t){_each___conf_attribute__in__dev, 101, 0, 1}, (&_DML_M__get_attribute_info), (&_trampoline_DML_M__get_attribute_attr_trampoline), (&_trampoline_DML_M__set_attribute_attr_trampoline), (&_DML_M__get_attribute_attr_portobj_trampoline), (&_DML_M__set_attribute_attr_portobj_trampoline));
    return;
    #line 1135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9576 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* _set_attribute_attr_portobj_trampoline */
static set_error_t _DML_M__set_attribute_attr_portobj_trampoline(conf_object_t *_portobj, attr_value_t *val, void  *_info)
#line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v1181_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v1181_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 1035 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1181_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v1181_offset_coefficient UNUSED  = v1181_info->num;
    {
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1182_i UNUSED  = (uint32 )0ULL;
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v1182_i, (int64 )v1181_portobj->ndims); (int64 )++(v1182_i))
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v1184_tmp UNUSED  = &v1181_offset_coefficient;
            #line 1038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1184_tmp = (uint32 )(DML_div((int64 )*v1184_tmp, (int64 )v1181_info->id_info->dimsizes[(int64 )v1182_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1038));
            uint32 *v1185_tmp UNUSED  = &v1181_flat_index_offset;
            #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1185_tmp = (uint32 )((uint64 )*v1185_tmp + (uint64 )v1181_portobj->indices[(int64 )v1182_i] * (uint64 )v1181_offset_coefficient);
        }
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__set_attribute_attr)(v1181_portobj->dev, _info, (uint32 )v1181_portobj->ndims, v1181_flat_index_offset, val);
    #line 1044 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9607 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* _set_attribute_attr */
static set_error_t _DML_M__set_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
#line 1048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v1186_conf_info UNUSED  = *_conf_info;
    _id_info_t v1186_id_info UNUSED  = *v1186_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1051, (int64 )start_dim <= (int64 )v1186_id_info.dimensions);
    if ((int64 )((uint64 )v1186_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 1052 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v1187_traitref UNUSED  = {.trait=v1186_conf_info.vtable, .id={.id=v1186_id_info.id, .encoded_index=flat_index_offset}};
        #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1187_traitref), *val);
    }
    #line 1058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v1186_items UNUSED  = MM_ZALLOC((int64 )v1186_conf_info.num, attr_value_t );
    attr_value_t *v1186_items_buf UNUSED  = MM_ZALLOC((int64 )v1186_conf_info.num, attr_value_t );
    {
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *v1186_items = *val;
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    size_t v1186_no_items UNUSED  = 1LL;
    bool v1186_allow_cutoff UNUSED  = v1186_conf_info.allow_cutoff;
    #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1190_i UNUSED  = start_dim;
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1190_i < (int64 )v1186_id_info.dimensions; (int64 )++(v1190_i))
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 v1191_frag_size UNUSED  = v1186_id_info.dimsizes[(int64 )v1190_i];
            size_t v1191_new_no_items UNUSED  = (uint64 )v1186_no_items * (uint64 )v1191_frag_size;
            if (v1186_allow_cutoff)
            {
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v1193_j UNUSED  = (uint32 )0ULL;
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v1193_j < (uint64 )v1186_no_items; (int64 )++(v1193_j))
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    uint32 v1194_subfrag_size UNUSED  = (uint32 )(SIM_attr_is_list(v1186_items[(int64 )v1193_j]) ? (int64 )SIM_attr_list_size(v1186_items[(int64 )v1193_j]) : 0LL);
                    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    attr_value_t *v1194_subfrags UNUSED  = 0LL < (int64 )v1194_subfrag_size ? SIM_attr_list(v1186_items[(int64 )v1193_j]) : NULL;
                    #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1195_k UNUSED  = (uint32 )0ULL;
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1195_k < (int64 )v1194_subfrag_size; (int64 )++(v1195_k))
                        #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1186_items_buf[(int64 )((uint64 )v1193_j * (uint64 )v1191_frag_size + (uint64 )v1195_k)] = v1194_subfrags[(int64 )v1195_k];
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1198_k UNUSED  = v1194_subfrag_size;
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1198_k < (int64 )v1191_frag_size; (int64 )++(v1198_k))
                        {
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1186_items_buf[(int64 )((uint64 )v1193_j * (uint64 )v1191_frag_size + (uint64 )v1198_k)] = SIM_make_attr_nil();
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            {
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v1202_j UNUSED  = (uint32 )0ULL;
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v1202_j < (uint64 )v1186_no_items; (int64 )++(v1202_j))
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t *v1203_subfrags UNUSED  = SIM_attr_list(v1186_items[(int64 )v1202_j]);
                    {
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1204_k UNUSED  = (uint32 )0ULL;
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1204_k < (int64 )v1191_frag_size; (int64 )++(v1204_k))
                        {
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1186_items_buf[(int64 )((uint64 )v1202_j * (uint64 )v1191_frag_size + (uint64 )v1204_k)] = v1203_subfrags[(int64 )v1204_k];
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1207_tmp0 UNUSED  = v1186_items_buf;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1207_tmp1 UNUSED  = v1186_items;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1186_items = v1207_tmp0;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1186_items_buf = v1207_tmp1;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1186_no_items = v1191_new_no_items;
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v1186_items_buf);
    {
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1209_i UNUSED  = (uint32 )0ULL;
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1209_i < (uint64 )v1186_no_items; (int64 )++(v1209_i))
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v1210_traitref UNUSED  = {.trait=v1186_conf_info.vtable, .id={.id=v1186_id_info.id, .encoded_index=(uint32 )((uint64 )v1209_i + (uint64 )flat_index_offset)}};
            #line 1098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            set_error_t v1210_status UNUSED  = CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1210_traitref), v1186_items[(int64 )v1209_i]);
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!((int64 )v1210_status == 0LL))
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                MM_FREE(v1186_items);
                return v1210_status;
            }
        }
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v1186_items);
    return (int32 )0LL;
}
#line 9761 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* _get_attribute_attr_portobj_trampoline */
static attr_value_t _DML_M__get_attribute_attr_portobj_trampoline(conf_object_t *_portobj, void  *_info)
#line 966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v1212_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v1212_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1212_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v1212_offset_coefficient UNUSED  = v1212_info->num;
    {
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1213_i UNUSED  = (uint32 )0ULL;
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v1213_i, (int64 )v1212_portobj->ndims); (int64 )++(v1213_i))
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v1215_tmp UNUSED  = &v1212_offset_coefficient;
            #line 973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1215_tmp = (uint32 )(DML_div((int64 )*v1215_tmp, (int64 )v1212_info->id_info->dimsizes[(int64 )v1213_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 973));
            uint32 *v1216_tmp UNUSED  = &v1212_flat_index_offset;
            #line 974 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1216_tmp = (uint32 )((uint64 )*v1216_tmp + (uint64 )v1212_portobj->indices[(int64 )v1213_i] * (uint64 )v1212_offset_coefficient);
        }
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__get_attribute_attr)(v1212_portobj->dev, _info, (uint32 )v1212_portobj->ndims, v1212_flat_index_offset);
    #line 979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9792 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* _get_attribute_attr */
static attr_value_t _DML_M__get_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
#line 983 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v1217_conf_info UNUSED  = *_conf_info;
    _id_info_t v1217_id_info UNUSED  = *v1217_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 986, (int64 )start_dim <= (int64 )v1217_id_info.dimensions);
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )((uint64 )v1217_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v1218_traitref UNUSED  = {.trait=v1217_conf_info.vtable, .id={.id=v1217_id_info.id, .encoded_index=flat_index_offset}};
        #line 991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1218_traitref));
    }
    #line 994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    size_t v1217_no_items UNUSED  = v1217_conf_info.num;
    {
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1220_i UNUSED  = (uint32 )0ULL;
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1220_i < (int64 )start_dim; (int64 )++(v1220_i))
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            size_t *v1222_tmp UNUSED  = &v1217_no_items;
            #line 996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1222_tmp = DML_divu((uint64 )*v1222_tmp, (uint64 )v1217_id_info.dimsizes[(int64 )v1220_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 996);
        }
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 998 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v1217_items UNUSED  = MM_ZALLOC((uint64 )v1217_no_items, attr_value_t );
    attr_value_t *v1217_items_buf UNUSED  = MM_ZALLOC((uint64 )v1217_no_items, attr_value_t );
    {
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1223_i UNUSED  = (int32 )0LL;
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1223_i, (uint64 )v1217_no_items); (int64 )++(v1223_i))
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v1224_traitref UNUSED  = {.trait=v1217_conf_info.vtable, .id={.id=v1217_id_info.id, .encoded_index=(uint32 )((uint64 )v1223_i + (uint64 )flat_index_offset)}};
            #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1217_items[(int64 )v1223_i] = CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1224_traitref));
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1226_i UNUSED  = (int )((uint64 )((int )v1217_id_info.dimensions) - 1ULL);
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_leq_ui((uint64 )start_dim, (int64 )v1226_i); (int64 )--(v1226_i))
        {
            uint32 v1227_new_frag_size UNUSED  = v1217_id_info.dimsizes[(int64 )v1226_i];
            size_t v1227_new_no_items UNUSED  = DML_divu((uint64 )v1217_no_items, (uint64 )v1227_new_frag_size, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1008);
            {
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1228_j UNUSED  = (int32 )0LL;
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; DML_lt_iu((int64 )v1228_j, (uint64 )v1227_new_no_items); (int64 )++(v1228_j))
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1217_items_buf[(int64 )v1228_j] = SIM_alloc_attr_list(v1227_new_frag_size);
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    attr_value_t *v1229_new_frag UNUSED  = SIM_attr_list(v1217_items_buf[(int64 )v1228_j]);
                    {
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v1231_k UNUSED  = (int32 )0LL;
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; DML_lt_iu((int64 )v1231_k, (uint64 )v1227_new_frag_size); (int64 )++(v1231_k))
                        {
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1229_new_frag[(int64 )v1231_k] = v1217_items[(int64 )((uint64 )v1228_j * (uint64 )v1227_new_frag_size + (uint64 )v1231_k)];
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1015 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1234_tmp0 UNUSED  = v1217_items_buf;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1234_tmp1 UNUSED  = v1217_items;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1217_items = v1234_tmp0;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1217_items_buf = v1234_tmp1;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1217_no_items = v1227_new_no_items;
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1217_to_ret UNUSED  = *v1217_items;
    MM_FREE(v1217_items);
    MM_FREE(v1217_items_buf);
    return v1217_to_ret;
}
#line 9912 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* _set_attribute_attr_trampoline */
static set_error_t _DML_M__set_attribute_attr_trampoline(test_t *_dev, attr_value_t *val, void  *info)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__set_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL, val);
}
#line 9920 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* _get_attribute_attr_trampoline */
static attr_value_t _DML_M__get_attribute_attr_trampoline(test_t *_dev, void  *info)
#line 960 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__get_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL);
}
#line 9928 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

/* _get_attribute_info */
static _dml_attr_conf_info_t _DML_M__get_attribute_info(_conf_attribute attr)
#line 936 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (_dml_attr_conf_info_t ) {.name=VTABLE_PARAM(attr, struct __conf_attribute, _attr_name), .type=VTABLE_PARAM(attr, struct __conf_attribute, _attr_type), .doc=VTABLE_PARAM(attr, struct __conf_attribute, _documentation), .parent_obj_class=!(VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) == NULL) ? *VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) : NULL, .proxy_info=VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_proxy_info), .flags=VTABLE_PARAM(attr, struct __conf_attribute, _flags), .object_relative_dims=VTABLE_PARAM(attr, struct __conf_attribute, _object_relative_dims), .readable=VTABLE_PARAM(attr, struct __conf_attribute, readable), .writable=VTABLE_PARAM(attr, struct __conf_attribute, writable), .should_be_registered=VTABLE_PARAM(attr, struct __conf_attribute, _should_be_registered), .allow_cutoff=VTABLE_PARAM(attr, struct __conf_attribute, _attr_allow_cutoff)};
    #line 944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9937 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\lib\\regdisp\\T_regdisp.c"

conf_class_t *
_initialize_T_regdisp(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    GET_API_FUNCTION(_SIM_rtn, SIM_register_tracked_notifier);
    if (_SIM_rtn != NULL) {
        _SIM_rtn(class, Sim_Notify_State_Change, "Notifier on potential DML state change" , _test_update_has_state_notifier);
    }
    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_HRESET = _register_port_class("test.HRESET", NULL, NULL);
    SIM_register_port(class, "port.HRESET", _port_class_HRESET, NULL);
    _port_class_nonpar_nonover = _register_port_class("test.nonpar_nonover", NULL, NULL);
    SIM_register_port(class, "bank.nonpar_nonover", _port_class_nonpar_nonover, NULL);
    _port_class_nonpar_over = _register_port_class("test.nonpar_over", NULL, NULL);
    SIM_register_port(class, "bank.nonpar_over", _port_class_nonpar_over, NULL);
    _port_class_par_nonover = _register_port_class("test.par_nonover", NULL, NULL);
    SIM_register_port(class, "bank.par_nonover", _port_class_par_nonover, NULL);
    _port_class_par_over = _register_port_class("test.par_over", NULL, NULL);
    SIM_register_port(class, "bank.par_over", _port_class_par_over, NULL);
    _port_class_par_over_be = _register_port_class("test.par_over_be", NULL, NULL);
    SIM_register_port(class, "bank.par_over_be", _port_class_par_over_be, NULL);
    _port_class_sort_test = _register_port_class("test.sort_test", NULL, NULL);
    SIM_register_port(class, "bank.sort_test", _port_class_sort_test, NULL);
    {
        static const signal_interface_t signal_interface = {
        .signal_lower = &_DML_PIFACE_HRESET__signal__signal_lower,
        .signal_raise = &_DML_PIFACE_HRESET__signal__signal_raise,
    };
        SIM_register_interface(_port_class_HRESET, "signal", &signal_interface);
        static const signal_interface_t port_iface = {
        .signal_lower = &_DML_IFACE_HRESET__signal__signal_lower,
        .signal_raise = &_DML_IFACE_HRESET__signal__signal_raise,
    };
        SIM_register_port_interface(class, "signal", &port_iface, "HRESET", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_nonpar_nonover__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_nonpar_nonover, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_nonpar_nonover__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "nonpar_nonover", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_nonpar_nonover__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_nonpar_nonover__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_nonpar_nonover, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_nonpar_nonover__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_nonpar_nonover__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "nonpar_nonover", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_nonpar_nonover__io_memory__operation,
    };
        SIM_register_interface(_port_class_nonpar_nonover, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_nonpar_nonover__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "nonpar_nonover", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_nonpar_nonover__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_nonpar_nonover__register_view__description,
        .get_register_value = &_DML_PIFACE_nonpar_nonover__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_nonpar_nonover__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_nonpar_nonover__register_view__register_info,
        .set_register_value = &_DML_PIFACE_nonpar_nonover__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_nonpar_nonover, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_nonpar_nonover__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_nonpar_nonover__register_view__description,
        .get_register_value = &_DML_IFACE_nonpar_nonover__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_nonpar_nonover__register_view__number_of_registers,
        .register_info = &_DML_IFACE_nonpar_nonover__register_view__register_info,
        .set_register_value = &_DML_IFACE_nonpar_nonover__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "nonpar_nonover", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_nonpar_nonover__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_nonpar_nonover__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_nonpar_nonover, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_nonpar_nonover__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_nonpar_nonover__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "nonpar_nonover", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_nonpar_nonover__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_nonpar_nonover, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_nonpar_nonover__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "nonpar_nonover", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_nonpar_over__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_nonpar_over, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_nonpar_over__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_nonpar_over__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_nonpar_over__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_nonpar_over__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_nonpar_over__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_nonpar_over__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_nonpar_over__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_nonpar_over__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "nonpar_over", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_nonpar_over__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_nonpar_over__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_nonpar_over, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_nonpar_over__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_nonpar_over__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "nonpar_over", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_nonpar_over__io_memory__operation,
    };
        SIM_register_interface(_port_class_nonpar_over, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_nonpar_over__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "nonpar_over", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_nonpar_over__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_nonpar_over__register_view__description,
        .get_register_value = &_DML_PIFACE_nonpar_over__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_nonpar_over__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_nonpar_over__register_view__register_info,
        .set_register_value = &_DML_PIFACE_nonpar_over__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_nonpar_over, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_nonpar_over__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_nonpar_over__register_view__description,
        .get_register_value = &_DML_IFACE_nonpar_over__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_nonpar_over__register_view__number_of_registers,
        .register_info = &_DML_IFACE_nonpar_over__register_view__register_info,
        .set_register_value = &_DML_IFACE_nonpar_over__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "nonpar_over", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_nonpar_over__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_nonpar_over__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_nonpar_over, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_nonpar_over__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_nonpar_over__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "nonpar_over", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_nonpar_over__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_nonpar_over, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_nonpar_over__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "nonpar_over", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_par_nonover__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_par_nonover__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_par_nonover__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_par_nonover__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_par_nonover__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_par_nonover__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_par_nonover__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_par_nonover__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_par_nonover, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_par_nonover__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_par_nonover__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_par_nonover__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_par_nonover__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_par_nonover__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_par_nonover__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_par_nonover__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_par_nonover__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "par_nonover", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_par_nonover__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_par_nonover__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_par_nonover, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_par_nonover__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_par_nonover__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "par_nonover", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_par_nonover__io_memory__operation,
    };
        SIM_register_interface(_port_class_par_nonover, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_par_nonover__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "par_nonover", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_par_nonover__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_par_nonover__register_view__description,
        .get_register_value = &_DML_PIFACE_par_nonover__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_par_nonover__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_par_nonover__register_view__register_info,
        .set_register_value = &_DML_PIFACE_par_nonover__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_par_nonover, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_par_nonover__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_par_nonover__register_view__description,
        .get_register_value = &_DML_IFACE_par_nonover__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_par_nonover__register_view__number_of_registers,
        .register_info = &_DML_IFACE_par_nonover__register_view__register_info,
        .set_register_value = &_DML_IFACE_par_nonover__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "par_nonover", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_par_nonover__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_par_nonover__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_par_nonover, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_par_nonover__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_par_nonover__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "par_nonover", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_par_nonover__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_par_nonover, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_par_nonover__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "par_nonover", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_par_over__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_par_over__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_par_over__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_par_over__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_par_over__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_par_over__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_par_over__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_par_over__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_par_over, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_par_over__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_par_over__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_par_over__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_par_over__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_par_over__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_par_over__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_par_over__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_par_over__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "par_over", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_par_over__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_par_over__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_par_over, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_par_over__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_par_over__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "par_over", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_par_over__io_memory__operation,
    };
        SIM_register_interface(_port_class_par_over, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_par_over__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "par_over", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_par_over__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_par_over__register_view__description,
        .get_register_value = &_DML_PIFACE_par_over__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_par_over__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_par_over__register_view__register_info,
        .set_register_value = &_DML_PIFACE_par_over__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_par_over, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_par_over__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_par_over__register_view__description,
        .get_register_value = &_DML_IFACE_par_over__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_par_over__register_view__number_of_registers,
        .register_info = &_DML_IFACE_par_over__register_view__register_info,
        .set_register_value = &_DML_IFACE_par_over__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "par_over", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_par_over__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_par_over__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_par_over, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_par_over__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_par_over__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "par_over", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_par_over__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_par_over, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_par_over__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "par_over", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_par_over_be__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_par_over_be__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_par_over_be__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_par_over_be__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_par_over_be__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_par_over_be__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_par_over_be__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_par_over_be__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_par_over_be, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_par_over_be__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_par_over_be__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_par_over_be__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_par_over_be__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_par_over_be__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_par_over_be__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_par_over_be__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_par_over_be__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "par_over_be", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_par_over_be__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_par_over_be__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_par_over_be, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_par_over_be__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_par_over_be__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "par_over_be", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_par_over_be__io_memory__operation,
    };
        SIM_register_interface(_port_class_par_over_be, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_par_over_be__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "par_over_be", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_par_over_be__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_par_over_be__register_view__description,
        .get_register_value = &_DML_PIFACE_par_over_be__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_par_over_be__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_par_over_be__register_view__register_info,
        .set_register_value = &_DML_PIFACE_par_over_be__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_par_over_be, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_par_over_be__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_par_over_be__register_view__description,
        .get_register_value = &_DML_IFACE_par_over_be__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_par_over_be__register_view__number_of_registers,
        .register_info = &_DML_IFACE_par_over_be__register_view__register_info,
        .set_register_value = &_DML_IFACE_par_over_be__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "par_over_be", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_par_over_be__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_par_over_be__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_par_over_be, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_par_over_be__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_par_over_be__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "par_over_be", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_par_over_be__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_par_over_be, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_par_over_be__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "par_over_be", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_sort_test__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_sort_test__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_sort_test__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_sort_test__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_sort_test__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_sort_test__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_sort_test__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_sort_test__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_sort_test, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_sort_test__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_sort_test__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_sort_test__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_sort_test__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_sort_test__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_sort_test__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_sort_test__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_sort_test__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "sort_test", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_sort_test__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_sort_test__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_sort_test, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_sort_test__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_sort_test__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "sort_test", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_sort_test__io_memory__operation,
    };
        SIM_register_interface(_port_class_sort_test, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_sort_test__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "sort_test", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_sort_test__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_sort_test__register_view__description,
        .get_register_value = &_DML_PIFACE_sort_test__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_sort_test__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_sort_test__register_view__register_info,
        .set_register_value = &_DML_PIFACE_sort_test__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_sort_test, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_sort_test__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_sort_test__register_view__description,
        .get_register_value = &_DML_IFACE_sort_test__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_sort_test__register_view__number_of_registers,
        .register_info = &_DML_IFACE_sort_test__register_view__register_info,
        .set_register_value = &_DML_IFACE_sort_test__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "sort_test", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_sort_test__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_sort_test__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_sort_test, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_sort_test__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_sort_test__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "sort_test", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_sort_test__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_sort_test, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_sort_test__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "sort_test", NULL);
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_HRESET, log_groups);
    SIM_log_register_groups(_port_class_nonpar_nonover, log_groups);
    SIM_log_register_groups(_port_class_nonpar_over, log_groups);
    SIM_log_register_groups(_port_class_par_nonover, log_groups);
    SIM_log_register_groups(_port_class_par_over, log_groups);
    SIM_log_register_groups(_port_class_par_over_be, log_groups);
    SIM_log_register_groups(_port_class_sort_test, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_destroy(struct _destroy *_ret, _each_in_param_t _destroy__each_destroy, void  (*_destroy_destroy)(test_t *arg0, destroy arg1))
{
    *_ret = (struct _destroy){
        .destroy = _destroy_destroy,
        ._each_destroy = _destroy__each_destroy,
        };
}
static void __attribute__((optimize("O0")))
_tinit_init(struct _init *_ret, _each_in_param_t _init__each_init, void  (*_init_init)(test_t *arg0, init arg1))
{
    *_ret = (struct _init){
        .init = _init_init,
        ._each_init = _init__each_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit__qname(struct __qname *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_desc(struct _desc *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_documentation(struct _documentation *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_limitations(struct _limitations *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_name(struct _name *_ret, char const **_name_name)
{
    *_ret = (struct _name){
        .name = _name_name,
        };
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret, char const **_object_name)
{
    _tinit__qname(&_ret->_qname);
    _tinit_desc(&_ret->desc);
    _tinit_documentation(&_ret->documentation);
    _tinit_limitations(&_ret->limitations);
    _tinit_name(&_ret->name, _object_name);
}
static void __attribute__((optimize("O0")))
_tinit_post_init(struct _post_init *_ret, _each_in_param_t _post_init__each_post_init, void  (*_post_init_post_init)(test_t *arg0, post_init arg1))
{
    *_ret = (struct _post_init){
        .post_init = _post_init_post_init,
        ._each_post_init = _post_init__each_post_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit_device(struct _device *_ret, _each_in_param_t _device__each_destroy, _each_in_param_t _device__each_init, _each_in_param_t _device__each_post_init, void  (*_device_destroy)(test_t *arg0, destroy arg1), void  (*_device_init)(test_t *arg0, init arg1), char const **_device_name, void  (*_device_post_init)(test_t *arg0, post_init arg1))
{
    _tinit_destroy(&_ret->destroy, _device__each_destroy, _device_destroy);
    _tinit_init(&_ret->init, _device__each_init, _device_init);
    _tinit_object(&_ret->object, _device_name);
    _tinit_post_init(&_ret->post_init, _device__each_post_init, _device_post_init);
}
static void __attribute__((optimize("O0")))
_tinit_implement(struct _implement *_ret, char const **_implement_name)
{
    _tinit_object(&_ret->object, _implement_name);
}
static void __attribute__((optimize("O0")))
_tinit_port(struct _port *_ret, uint32 _port__cached_port_obj, char const **_port_name)
{
    *_ret = (struct _port){
        ._cached_port_obj = _port__cached_port_obj,
        };
    _tinit_object(&_ret->object, _port_name);
}
static void __attribute__((optimize("O0")))
_tinit_hard_reset(struct __hard_reset *_ret, void  (*_hard_reset__default_hard_reset)(test_t *arg0, _hard_reset arg1), _each_in_param_t _hard_reset__each_hard_reset, void  (*_hard_reset_hard_reset)(test_t *arg0, _hard_reset arg1))
{
    *_ret = (struct __hard_reset){
        ._default_hard_reset = _hard_reset__default_hard_reset == NULL ? _DML_TM_hard_reset___default_hard_reset : _hard_reset__default_hard_reset,
        .hard_reset = _hard_reset_hard_reset == NULL ? _DML_TM_hard_reset__hard_reset : _hard_reset_hard_reset,
        ._each_hard_reset = _hard_reset__each_hard_reset,
        };
}
static void __attribute__((optimize("O0")))
_tinit_init_val(struct _init_val *_ret, void  (*_init_val__default_init)(test_t *arg0, init_val arg1), _each_in_param_t _init_val__each_init, void  (*_init_val_init)(test_t *arg0, init arg1), uint64 *_init_val_init_val)
{
    *_ret = (struct _init_val){
        ._default_init = _init_val__default_init,
        .init_val = _init_val_init_val,
        };
    _tinit_init(&_ret->init, _init_val__each_init, _init_val_init == NULL ? _DML_TM_init_val__init : _init_val_init);
}
static void __attribute__((optimize("O0")))
_tinit__init_val_hard_reset(struct __init_val_hard_reset *_ret, void  (*__init_val_hard_reset__default_init)(test_t *arg0, init_val arg1), _each_in_param_t __init_val_hard_reset__each_hard_reset, _each_in_param_t __init_val_hard_reset__each_init, void  (*__init_val_hard_reset_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*__init_val_hard_reset_init)(test_t *arg0, init arg1), uint64 *__init_val_hard_reset_init_val)
{
    _tinit_hard_reset(&_ret->_hard_reset, _DML_TM__init_val_hard_reset___default_hard_reset, __init_val_hard_reset__each_hard_reset, __init_val_hard_reset_hard_reset);
    _tinit_init_val(&_ret->init_val, __init_val_hard_reset__default_init, __init_val_hard_reset__each_init, __init_val_hard_reset_init, __init_val_hard_reset_init_val);
}
static void __attribute__((optimize("O0")))
_tinit__bitsize(struct __bitsize *_ret, uint8 *__bitsize_bitsize)
{
    *_ret = (struct __bitsize){
        .bitsize = __bitsize_bitsize,
        };
}
static void __attribute__((optimize("O0")))
_tinit__lsb(struct __lsb *_ret, uint8 *__lsb_lsb)
{
    *_ret = (struct __lsb){
        .lsb = __lsb_lsb,
        };
}
static void __attribute__((optimize("O0")))
_tinit_read_field(struct _read_field *_ret, uint64 (*_read_field_read_field)(test_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_field){
        .read_field = _read_field_read_field,
        };
}
static void __attribute__((optimize("O0")))
_tinit__read_field(struct __read_field *_ret, uint8 *__read_field_bitsize, uint8 *__read_field_lsb, uint64 (*__read_field_read_field)(test_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    _tinit__bitsize(&_ret->_bitsize, __read_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __read_field_lsb);
    _tinit_read_field(&_ret->read_field, __read_field_read_field);
}
static void __attribute__((optimize("O0")))
_tinit_write_field(struct _write_field *_ret, void  (*_write_field_write_field)(test_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_field){
        .write_field = _write_field_write_field,
        };
}
static void __attribute__((optimize("O0")))
_tinit__write_field(struct __write_field *_ret, uint8 *__write_field_bitsize, uint8 *__write_field_lsb, void  (*__write_field_write_field)(test_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__bitsize(&_ret->_bitsize, __write_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __write_field_lsb);
    _tinit_write_field(&_ret->write_field, __write_field_write_field);
}
static void __attribute__((optimize("O0")))
_tinit_get_val(struct _get_val *_ret, uint64 (*_get_val__default_get)(test_t *arg0, get_val arg1), uint64 (*_get_val_get_val)(test_t *arg0, get_val arg1))
{
    *_ret = (struct _get_val){
        ._default_get = _get_val__default_get,
        .get_val = _get_val_get_val,
        };
}
static void __attribute__((optimize("O0")))
_tinit__get(struct __get *_ret, uint64 (*__get__default_get)(test_t *arg0, get_val arg1), uint64 (*__get_get)(test_t *arg0, _get arg1), uint64 (*__get_get_val)(test_t *arg0, get_val arg1))
{
    *_ret = (struct __get){
        .get = __get_get == NULL ? _DML_TM__get__get : __get_get,
        };
    _tinit_get_val(&_ret->get_val, __get__default_get, __get_get_val);
}
static void __attribute__((optimize("O0")))
_tinit_set_val(struct _set_val *_ret, void  (*_set_val__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_set_val_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct _set_val){
        ._default_set = _set_val__default_set,
        .set_val = _set_val_set_val,
        };
}
static void __attribute__((optimize("O0")))
_tinit__set(struct __set *_ret, void  (*__set__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*__set_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*__set_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct __set){
        .set = __set_set == NULL ? _DML_TM__set__set : __set_set,
        };
    _tinit_set_val(&_ret->set_val, __set__default_set, __set_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_shown_desc(struct _shown_desc *_ret, char const **_shown_desc_shown_desc)
{
    *_ret = (struct _shown_desc){
        .shown_desc = _shown_desc_shown_desc,
        };
    _tinit_desc(&_ret->desc);
}
static void __attribute__((optimize("O0")))
_tinit_field(struct _field *_ret, _each_in_param_t _field__each_init, uint8 *_field_bitsize, uint64 (*_field_get)(test_t *arg0, _get arg1), void  (*_field_init)(test_t *arg0, init arg1), uint64 *_field_init_val, uint8 *_field_lsb, char const **_field_name, _register *_field_reg, void  (*_field_set)(test_t *arg0, _set arg1, uint64 arg2), char const **_field_shown_desc)
{
    *_ret = (struct _field){
        .reg = _field_reg,
        };
    _tinit__bitsize(&_ret->_bitsize, _field_bitsize);
    _tinit__get(&_ret->_get, _DML_TM_field___default_get, _field_get, _DML_TM_field__get_val);
    _tinit__lsb(&_ret->_lsb, _field_lsb);
    _tinit__set(&_ret->_set, _DML_TM_field___default_set, _field_set, _DML_TM_field__set_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_field___default_init, _field__each_init, _field_init, _field_init_val);
    _tinit_object(&_ret->object, _field_name);
    _tinit_shown_desc(&_ret->shown_desc, _field_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_read(struct ___read *_ret, uint64 (*_read__default_get)(test_t *arg0, get_val arg1), uint64 (*_read_get)(test_t *arg0, _get arg1), uint64 (*_read_get_val)(test_t *arg0, get_val arg1), uint64 (*_read_read)(test_t *arg0, __read arg1))
{
    *_ret = (struct ___read){
        .read = _read_read == NULL ? _DML_TM_read__read : _read_read,
        };
    _tinit__get(&_ret->_get, _read__default_get, _read_get, _read_get_val);
    _tinit_read_field(&_ret->read_field, _DML_TM_read__read_field);
}
static void __attribute__((optimize("O0")))
_tinit_write(struct ___write *_ret, uint64 (*_write__default_get)(test_t *arg0, get_val arg1), void  (*_write__default_set)(test_t *arg0, set_val arg1, uint64 arg2), uint64 (*_write_get)(test_t *arg0, _get arg1), uint64 (*_write_get_val)(test_t *arg0, get_val arg1), void  (*_write_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*_write_set_val)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_write_write)(test_t *arg0, __write arg1, uint64 arg2))
{
    *_ret = (struct ___write){
        .write = _write_write == NULL ? _DML_TM_write__write : _write_write,
        };
    _tinit__get(&_ret->_get, _write__default_get, _write_get, _write_get_val);
    _tinit__set(&_ret->_set, _write__default_set, _write_set, _write_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_write__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write___read_field__read_field__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, _read_field.read_field).trait)->__read.read_field;
    return _DML_TM_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write___write_field__write_field__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, _write_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__field__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__read___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__read___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, __read._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__read___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___set__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, __write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, __write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___set__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___read_field___write_field__field__read__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(struct ___implicit__init_val_hard_reset___read_field___write_field__field__read__write *_ret, _each_in_param_t ___implicit__init_val_hard_reset___read_field___write_field__field__read__write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___read_field___write_field__field__read__write__each_init, uint8 *___implicit__init_val_hard_reset___read_field___write_field__field__read__write_bitsize, uint64 (*___implicit__init_val_hard_reset___read_field___write_field__field__read__write_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___read_field___write_field__field__read__write_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___read_field___write_field__field__read__write_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___read_field___write_field__field__read__write_init_val, uint8 *___implicit__init_val_hard_reset___read_field___write_field__field__read__write_lsb, char const **___implicit__init_val_hard_reset___read_field___write_field__field__read__write_name, uint64 (*___implicit__init_val_hard_reset___read_field___write_field__field__read__write_read)(test_t *arg0, __read arg1), _register *___implicit__init_val_hard_reset___read_field___write_field__field__read__write_reg, void  (*___implicit__init_val_hard_reset___read_field___write_field__field__read__write_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___read_field___write_field__field__read__write_shown_desc, void  (*___implicit__init_val_hard_reset___read_field___write_field__field__read__write_write)(test_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write__each_hard_reset, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write__each_init, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_hard_reset, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_init, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_init_val);
    _tinit__read_field(&_ret->_read_field, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_lsb, __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write___read_field__read_field__read_field);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_lsb, __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write__each_init, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_get, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__field__init_val__init__init, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_init_val, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_lsb, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_name, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_reg, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_set, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_shown_desc);
    _tinit_read(&_ret->__read, __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__read___get__get_val___default_get, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__read___get__get, __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__read___get__get_val__get_val, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_read);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___get__get, __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___set__set, __adj___implicit__init_val_hard_reset___read_field___write_field__field__read__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___read_field___write_field__field__read__write_write);
}
static void __attribute__((optimize("O0")))
_tinit__conf_attribute(struct __conf_attribute *_ret, bool *__conf_attribute__attr_allow_cutoff, char const **__conf_attribute__attr_name, char const **__conf_attribute__attr_type, char const **__conf_attribute__documentation, attr_attr_t *__conf_attribute__flags, uint32 *__conf_attribute__object_relative_dims, conf_class_t ***__conf_attribute__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__conf_attribute__parent_obj_proxy_info, bool *__conf_attribute__should_be_registered, attr_value_t (*__conf_attribute_get_attribute)(test_t *arg0, _conf_attribute arg1), char const **__conf_attribute_name, bool *__conf_attribute_readable, set_error_t (*__conf_attribute_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *__conf_attribute_writable)
{
    *_ret = (struct __conf_attribute){
        .get_attribute = __conf_attribute_get_attribute,
        .set_attribute = __conf_attribute_set_attribute,
        ._attr_allow_cutoff = __conf_attribute__attr_allow_cutoff,
        ._attr_name = __conf_attribute__attr_name,
        ._attr_type = __conf_attribute__attr_type,
        ._documentation = __conf_attribute__documentation,
        ._flags = __conf_attribute__flags,
        ._object_relative_dims = __conf_attribute__object_relative_dims,
        ._parent_obj_class = __conf_attribute__parent_obj_class,
        ._parent_obj_proxy_info = __conf_attribute__parent_obj_proxy_info,
        ._should_be_registered = __conf_attribute__should_be_registered,
        .readable = __conf_attribute_readable,
        .writable = __conf_attribute_writable,
        };
    _tinit_object(&_ret->object, __conf_attribute_name);
}
static void __attribute__((optimize("O0")))
_tinit_get(struct _get *_ret, uint64 (*_get__default_get)(test_t *arg0, get_val arg1), uint64 (*_get_get)(test_t *arg0, _get arg1), uint64 (*_get_get_val)(test_t *arg0, get_val arg1))
{
    _tinit__get(&_ret->_get, _get__default_get, _get_get, _get_get_val);
}
static void __attribute__((optimize("O0")))
_tinit_read_register(struct _read_register *_ret, uint64 (*_read_register_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_register){
        .read_register = _read_register_read_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_set(struct _set *_ret, void  (*_set__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_set_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*_set_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__set(&_ret->_set, _set__default_set, _set_set, _set_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_write_register(struct _write_register *_ret, void  (*_write_register_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_register){
        .write_register = _write_register_write_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_register(struct __register *_ret, bool *_register__attr_allow_cutoff, char const **_register__attr_name, char const **_register__attr_type, char const **_register__documentation, _each_in_param_t _register__each_init, attr_attr_t *_register__flags, _each_in_param_t _register__get_fields, bool *_register__is_read_only, bool *_register__le_byte_order, uint32 *_register__object_relative_dims, conf_class_t ***_register__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_register__parent_obj_proxy_info, _each_in_param_t _register__read_fields, _each_in_param_t _register__set_fields, bool *_register__should_be_registered, _each_in_param_t _register__write_fields, uint8 *_register_bitsize, _each_in_param_t _register_fields, uint64 (*_register_get)(test_t *arg0, _get arg1), void  (*_register_init)(test_t *arg0, init arg1), uint64 *_register_init_val, bool *_register_mapped, char const **_register_name, uint64 *_register_offset, uint64 (*_register_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_register_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_register_readable, void  (*_register_set)(test_t *arg0, _set arg1, uint64 arg2), char const **_register_shown_desc, uint32 _register_val, bool *_register_writable, void  (*_register_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_register_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct __register){
        .read_unmapped_bits = _register_read_unmapped_bits == NULL ? _DML_TM_register__read_unmapped_bits : _register_read_unmapped_bits,
        .write_unmapped_bits = _register_write_unmapped_bits == NULL ? _DML_TM_register__write_unmapped_bits : _register_write_unmapped_bits,
        ._get_fields = _register__get_fields,
        ._is_read_only = _register__is_read_only,
        ._le_byte_order = _register__le_byte_order,
        ._read_fields = _register__read_fields,
        ._set_fields = _register__set_fields,
        ._write_fields = _register__write_fields,
        .fields = _register_fields,
        .mapped = _register_mapped,
        .offset = _register_offset,
        .val = _register_val,
        };
    _tinit__bitsize(&_ret->_bitsize, _register_bitsize);
    _tinit__conf_attribute(&_ret->_conf_attribute, _register__attr_allow_cutoff, _register__attr_name, _register__attr_type, _register__documentation, _register__flags, _register__object_relative_dims, _register__parent_obj_class, _register__parent_obj_proxy_info, _register__should_be_registered, _DML_TM_register__get_attribute, _register_name, _register_readable, _DML_TM_register__set_attribute, _register_writable);
    _tinit_get(&_ret->get, _DML_TM_register___default_get, _register_get, _DML_TM_register__get_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_register___default_init, _register__each_init, _register_init, _register_init_val);
    _tinit_read_register(&_ret->read_register, _register_read_register == NULL ? _DML_TM_register__read_register : _register_read_register);
    _tinit_set(&_ret->set, _DML_TM_register___default_set, _register_set, _DML_TM_register__set_val);
    _tinit_shown_desc(&_ret->shown_desc, _register_shown_desc);
    _tinit_write_register(&_ret->write_register, _register_write_register == NULL ? _DML_TM_register__write_register : _register_write_register);
}
static void  
__adj___implicit__init_val_hard_reset__register___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset__register *) DOWNCAST(_init_val, __implicit__init_val_hard_reset__register, _init_val_hard_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset__register__register__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset__register *) DOWNCAST(_init, __implicit__init_val_hard_reset__register, _register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset__register(struct ___implicit__init_val_hard_reset__register *_ret, bool *___implicit__init_val_hard_reset__register__attr_allow_cutoff, char const **___implicit__init_val_hard_reset__register__attr_name, char const **___implicit__init_val_hard_reset__register__attr_type, char const **___implicit__init_val_hard_reset__register__documentation, _each_in_param_t ___implicit__init_val_hard_reset__register__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset__register__each_init, attr_attr_t *___implicit__init_val_hard_reset__register__flags, _each_in_param_t ___implicit__init_val_hard_reset__register__get_fields, bool *___implicit__init_val_hard_reset__register__is_read_only, bool *___implicit__init_val_hard_reset__register__le_byte_order, uint32 *___implicit__init_val_hard_reset__register__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset__register__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset__register__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset__register__read_fields, _each_in_param_t ___implicit__init_val_hard_reset__register__set_fields, bool *___implicit__init_val_hard_reset__register__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset__register__write_fields, uint8 *___implicit__init_val_hard_reset__register_bitsize, _each_in_param_t ___implicit__init_val_hard_reset__register_fields, uint64 (*___implicit__init_val_hard_reset__register_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset__register_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset__register_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset__register_init_val, bool *___implicit__init_val_hard_reset__register_mapped, char const **___implicit__init_val_hard_reset__register_name, uint64 *___implicit__init_val_hard_reset__register_offset, uint64 (*___implicit__init_val_hard_reset__register_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset__register_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset__register_readable, void  (*___implicit__init_val_hard_reset__register_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset__register_shown_desc, uint32 ___implicit__init_val_hard_reset__register_val, bool *___implicit__init_val_hard_reset__register_writable, void  (*___implicit__init_val_hard_reset__register_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset__register_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset__register___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset__register__each_hard_reset, ___implicit__init_val_hard_reset__register__each_init, ___implicit__init_val_hard_reset__register_hard_reset, ___implicit__init_val_hard_reset__register_init, ___implicit__init_val_hard_reset__register_init_val);
    _tinit_register(&_ret->_register, ___implicit__init_val_hard_reset__register__attr_allow_cutoff, ___implicit__init_val_hard_reset__register__attr_name, ___implicit__init_val_hard_reset__register__attr_type, ___implicit__init_val_hard_reset__register__documentation, ___implicit__init_val_hard_reset__register__each_init, ___implicit__init_val_hard_reset__register__flags, ___implicit__init_val_hard_reset__register__get_fields, ___implicit__init_val_hard_reset__register__is_read_only, ___implicit__init_val_hard_reset__register__le_byte_order, ___implicit__init_val_hard_reset__register__object_relative_dims, ___implicit__init_val_hard_reset__register__parent_obj_class, ___implicit__init_val_hard_reset__register__parent_obj_proxy_info, ___implicit__init_val_hard_reset__register__read_fields, ___implicit__init_val_hard_reset__register__set_fields, ___implicit__init_val_hard_reset__register__should_be_registered, ___implicit__init_val_hard_reset__register__write_fields, ___implicit__init_val_hard_reset__register_bitsize, ___implicit__init_val_hard_reset__register_fields, ___implicit__init_val_hard_reset__register_get, ___implicit__init_val_hard_reset__register_init == NULL ? NULL : __adj___implicit__init_val_hard_reset__register__register__init_val__init__init, ___implicit__init_val_hard_reset__register_init_val, ___implicit__init_val_hard_reset__register_mapped, ___implicit__init_val_hard_reset__register_name, ___implicit__init_val_hard_reset__register_offset, ___implicit__init_val_hard_reset__register_read_register, ___implicit__init_val_hard_reset__register_read_unmapped_bits, ___implicit__init_val_hard_reset__register_readable, ___implicit__init_val_hard_reset__register_set, ___implicit__init_val_hard_reset__register_shown_desc, ___implicit__init_val_hard_reset__register_val, ___implicit__init_val_hard_reset__register_writable, ___implicit__init_val_hard_reset__register_write_register, ___implicit__init_val_hard_reset__register_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_bank_io_memory(struct _bank_io_memory *_ret, char const **_bank_io_memory_name)
{
    _tinit_implement(&_ret->implement, _bank_io_memory_name);
}
static void __attribute__((optimize("O0")))
_tinit_bank(struct _bank *_ret, uint32 _bank__after_read_callbacks, uint32 _bank__after_write_callbacks, uint32 _bank__before_read_callbacks, uint32 _bank__before_write_callbacks, uint32 _bank__cached_bank_obj, uint32 _bank__connections, _each_in_param_t _bank__each_register, bool (*_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_bank__le_byte_order, struct _memo_bank___reginfo_table *_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_bank__memo_outs__sorted_regs, bool *_bank_be_bitorder, bool (*_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_bank_name, bool *_bank_overlapping, bool *_bank_partial, bool (*_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_bank_shown_desc, exception_type_t (*_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_bank_use_io_memory, bool (*_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _bank){
        ._get_register = _bank__get_register == NULL ? _DML_TM_bank___get_register : _bank__get_register,
        .get = _bank_get == NULL ? _DML_TM_bank__get : _bank_get,
        .io_memory_access = _bank_io_memory_access == NULL ? _DML_TM_bank__io_memory_access : _bank_io_memory_access,
        .read = _bank_read == NULL ? _DML_TM_bank__read : _bank_read,
        .set = _bank_set == NULL ? _DML_TM_bank__set : _bank_set,
        .transaction_access = _bank_transaction_access == NULL ? _DML_TM_bank__transaction_access : _bank_transaction_access,
        .unmapped_get = _bank_unmapped_get == NULL ? _DML_TM_bank__unmapped_get : _bank_unmapped_get,
        .unmapped_read = _bank_unmapped_read == NULL ? _DML_TM_bank__unmapped_read : _bank_unmapped_read,
        .unmapped_write = _bank_unmapped_write == NULL ? _DML_TM_bank__unmapped_write : _bank_unmapped_write,
        .write = _bank_write == NULL ? _DML_TM_bank__write : _bank_write,
        ._each_register = _bank__each_register,
        ._le_byte_order = _bank__le_byte_order,
        .be_bitorder = _bank_be_bitorder,
        .overlapping = _bank_overlapping,
        .partial = _bank_partial,
        .use_io_memory = _bank_use_io_memory,
        ._after_read_callbacks = _bank__after_read_callbacks,
        ._after_write_callbacks = _bank__after_write_callbacks,
        ._before_read_callbacks = _bank__before_read_callbacks,
        ._before_write_callbacks = _bank__before_write_callbacks,
        ._cached_bank_obj = _bank__cached_bank_obj,
        ._connections = _bank__connections,
        ._memo_outs__reginfo_table = _bank__memo_outs__reginfo_table,
        ._memo_outs__sorted_regs = _bank__memo_outs__sorted_regs,
        };
    _tinit_object(&_ret->object, _bank_name);
    _tinit_shown_desc(&_ret->shown_desc, _bank_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_testbank(struct _testbank *_ret, uint32 _testbank__after_read_callbacks, uint32 _testbank__after_write_callbacks, uint32 _testbank__before_read_callbacks, uint32 _testbank__before_write_callbacks, uint32 _testbank__cached_bank_obj, uint32 _testbank__connections, _each_in_param_t _testbank__each_register, bool (*_testbank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_testbank__le_byte_order, struct _memo_bank___reginfo_table *_testbank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_testbank__memo_outs__sorted_regs, bool *_testbank_be_bitorder, bool (*_testbank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_testbank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_testbank_name, bool *_testbank_overlapping, bool *_testbank_partial, bool (*_testbank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_testbank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_testbank_shown_desc, exception_type_t (*_testbank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_testbank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_testbank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_testbank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_testbank_use_io_memory, bool (*_testbank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit_bank(&_ret->bank, _testbank__after_read_callbacks, _testbank__after_write_callbacks, _testbank__before_read_callbacks, _testbank__before_write_callbacks, _testbank__cached_bank_obj, _testbank__connections, _testbank__each_register, _testbank__get_register, _testbank__le_byte_order, _testbank__memo_outs__reginfo_table, _testbank__memo_outs__sorted_regs, _testbank_be_bitorder, _testbank_get, _testbank_io_memory_access, _testbank_name, _testbank_overlapping, _testbank_partial, _testbank_read, _testbank_set, _testbank_shown_desc, _testbank_transaction_access, _testbank_unmapped_get, _testbank_unmapped_read, _testbank_unmapped_write, _testbank_use_io_memory, _testbank_write);
}
static void __attribute__((optimize("O0")))
_tinit_hreset(struct _hreset *_ret, void  (*_hreset__default_hard_reset)(test_t *arg0, _hard_reset arg1), _each_in_param_t _hreset__each_hard_reset, void  (*_hreset_hard_reset)(test_t *arg0, _hard_reset arg1))
{
    _tinit_hard_reset(&_ret->_hard_reset, _hreset__default_hard_reset, _hreset__each_hard_reset, _hreset_hard_reset);
}
static void  init__trampoline_from_init(test_t *_dev, init _init)
{
    _DML_M_init(_dev);
}
static void  post_init__trampoline_from_post_init(test_t *_dev, post_init _post_init)
{
    _DML_M_post_init(_dev);
}
static void  destroy__trampoline_from_destroy(test_t *_dev, destroy _destroy)
{
    _DML_M_destroy(_dev);
}
static exception_type_t nonpar_nonover__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_nonpar_nonover__transaction_access(_dev, t, offset, aux);
}
static exception_type_t nonpar_over__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_nonpar_over__transaction_access(_dev, t, offset, aux);
}
static exception_type_t par_nonover__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_par_nonover__transaction_access(_dev, t, offset, aux);
}
static exception_type_t par_over__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_par_over__transaction_access(_dev, t, offset, aux);
}
static exception_type_t par_over_be__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_par_over_be__transaction_access(_dev, t, offset, aux);
}
static exception_type_t sort_test__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_sort_test__transaction_access(_dev, t, offset, aux);
}
static void  sort_test__init__trampoline_from_init(test_t *_dev, init _init)
{
    _DML_M_sort_test__init(_dev);
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_device(&_tr__dev__device, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__dev, .num = 101, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, destroy__trampoline_from_destroy, init__trampoline_from_init, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "test"; &_tmp; }), post_init__trampoline_from_post_init);
    _tinit_hreset(&_tr__dev__hreset, NULL, (_each_in_param_t){.base_idx = _each__hard_reset__in__dev, .num = 101, .array_idx = 0, .array_size = 1}, NULL);
    _tinit_port(&_tr_HRESET__port, offsetof(test_t, HRESET._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "HRESET"; &_tmp; }));
    _tinit_implement(&_tr_HRESET_signal__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "signal"; &_tmp; }));
    _tinit_testbank(&_tr_nonpar_nonover__testbank, offsetof(test_t, nonpar_nonover._after_read_callbacks), offsetof(test_t, nonpar_nonover._after_write_callbacks), offsetof(test_t, nonpar_nonover._before_read_callbacks), offsetof(test_t, nonpar_nonover._before_write_callbacks), offsetof(test_t, nonpar_nonover._cached_bank_obj), offsetof(test_t, nonpar_nonover._connections), (_each_in_param_t){.base_idx = _each__register__in__nonpar_nonover, .num = 20, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "nonpar_nonover"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), nonpar_nonover__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    {
        bool (*_param_mapped)[4LL][4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL][4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 4; ++_i1) {
                (*_param_mapped)[_i0][_i1] = !DML_eq((0x100ULL + (uint64 )(_i0) * 16ULL) + (uint64 )(_i1) * 4ULL, 0xffffffffffffffffULL);
                (*_param_offset)[_i0][_i1] = (0x100ULL + (uint64 )(_i0) * 16ULL) + (uint64 )(_i1) * 4ULL;
            }
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_a1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.a1[i][j]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )2ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a1"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.a1.val[0ULL][0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL][4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL][4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL][4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 4; ++_i1) {
                (*_param_bitsize)[_i0][_i1] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_nonpar_nonover_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 5, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
                (*_param_init_val)[_i0][_i1] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_nonpar_nonover_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 5, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
                (*_param_reg)[_i0][_i1] = ({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_nonpar_nonover_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 5, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});});
            }
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x200ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x200ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_a2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.a2[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a2"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.a2.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 7, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 7, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 7, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x300ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x300ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_a3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.a3[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a3"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.a3.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 9, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 9, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 9, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x304ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x304ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_a4____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.a4[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a4"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.a4.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 11, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 11, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 11, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x408ULL + (uint64 )(_i0) * 4ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x408ULL + (uint64 )(_i0) * 4ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_a5____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.a5[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a5"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.a5.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 13, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 13, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 13, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[3LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[3LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x508ULL - (uint64 )(_i0) * 4ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x508ULL - (uint64 )(_i0) * 4ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_a6____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.a6[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a6"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.a6.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[3LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[3LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[3LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 15, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 15, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 15, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x501ULL + (uint64 )(_i0) * 2ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x501ULL + (uint64 )(_i0) * 2ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_a7____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.a7[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a7"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.a7.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_nonover_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    _tinit_implement(&_tr_nonpar_nonover_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_nonpar_nonover_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits1(void)
{
    _tinit_bank_io_memory(&_tr_nonpar_nonover_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_r1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.r1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_r1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_r1, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_r1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_r1, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_r1, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.r1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 25, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 25, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 25, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 25, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_r2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.r2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_r2, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_r2, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_r2, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_r2, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_r2, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.r2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 30, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 30, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 30, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 30, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_r3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.r3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_r3, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_r3, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_r3, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_r3, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_r3, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 8ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.r3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 35, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 35, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 35, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 35, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit_implement(&_tr_nonpar_nonover_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_nonpar_nonover_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_nonpar_nonover_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_s1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.s1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_s1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_s1, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_s1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_s1, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_s1, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x1000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.s1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits2(void)
{
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 40, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 40, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 40, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_s2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.s2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_s2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_s2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_s2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_s2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_s2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x2000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.s2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 42, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 42, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 42, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_s3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.s3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_s3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_s3, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_s3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_s3, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_s3, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x3000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.s3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 44, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 44, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 44, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_s4____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.s4"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_s4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_s4, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_s4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_s4, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_s4, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x4000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.s4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 46, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 46, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 46, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_s5____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.s5"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_s5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_s5, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_s5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_s5, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )40ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_s5, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s5"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x5000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.s5.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 48, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 48, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 48, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_s6____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.s6"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_s6, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_s6, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_s6, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_s6, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )48ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_s6, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s6"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x6000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.s6.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 50, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 50, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 50, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_s7____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.s7"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_s7, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_s7, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_s7, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_s7, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )56ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_s7, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s7"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x7000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.s7.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 52, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 52, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 52, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_s8____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s8"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.s8"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_s8, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_s8, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_s8, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_s8, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )64ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_s8, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s8"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x8000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.s8.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 54, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 54, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 54, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_x1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.x1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_x1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_x1, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_x1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_x1, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_x1, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x502ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.x1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 56, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 56, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 56, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_nonover_x2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_nonover.x2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_nonover_x2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_nonover_x2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_nonover_x2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_nonover_x2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_nonover_x2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x506ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_nonover.x2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 58, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_nonover_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 58, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_nonover_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 58, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit_testbank(&_tr_nonpar_over__testbank, offsetof(test_t, nonpar_over._after_read_callbacks), offsetof(test_t, nonpar_over._after_write_callbacks), offsetof(test_t, nonpar_over._before_read_callbacks), offsetof(test_t, nonpar_over._before_write_callbacks), offsetof(test_t, nonpar_over._cached_bank_obj), offsetof(test_t, nonpar_over._connections), (_each_in_param_t){.base_idx = _each__register__in__nonpar_over, .num = 20, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "nonpar_over"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), nonpar_over__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits3(void)
{
    {
        bool (*_param_mapped)[4LL][4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL][4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 4; ++_i1) {
                (*_param_mapped)[_i0][_i1] = !DML_eq((0x100ULL + (uint64 )(_i0) * 16ULL) + (uint64 )(_i1) * 4ULL, 0xffffffffffffffffULL);
                (*_param_offset)[_i0][_i1] = (0x100ULL + (uint64 )(_i0) * 16ULL) + (uint64 )(_i1) * 4ULL;
            }
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_a1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.a1[i][j]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )2ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a1"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.a1.val[0ULL][0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL][4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL][4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL][4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 4; ++_i1) {
                (*_param_bitsize)[_i0][_i1] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_nonpar_over_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 61, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
                (*_param_init_val)[_i0][_i1] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_nonpar_over_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 61, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
                (*_param_reg)[_i0][_i1] = ({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_nonpar_over_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 61, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});});
            }
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x200ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x200ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_a2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.a2[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a2"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.a2.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 63, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 63, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 63, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x300ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x300ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_a3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.a3[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a3"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.a3.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 65, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 65, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 65, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x304ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x304ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_a4____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.a4[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a4"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.a4.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 67, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 67, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 67, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x408ULL + (uint64 )(_i0) * 4ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x408ULL + (uint64 )(_i0) * 4ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_a5____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.a5[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a5"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.a5.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[3LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[3LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x508ULL - (uint64 )(_i0) * 4ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x508ULL - (uint64 )(_i0) * 4ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_a6____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.a6[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a6"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.a6.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[3LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[3LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[3LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 71, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 71, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 71, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x501ULL + (uint64 )(_i0) * 2ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x501ULL + (uint64 )(_i0) * 2ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_a7____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.a7[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a7"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.a7.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 73, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 73, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_nonpar_over_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 73, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    _tinit_implement(&_tr_nonpar_over_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_nonpar_over_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_nonpar_over_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_r1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.r1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_r1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_r1, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_r1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_r1, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_r1, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.r1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 81, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 81, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits4(void)
{
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 81, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 81, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_r2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.r2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_r2, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_r2, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_r2, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_r2, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_r2, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.r2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_r3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.r3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_r3, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_r3, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_r3, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_r3, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_r3, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 8ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.r3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 91, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 91, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 91, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 91, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit_implement(&_tr_nonpar_over_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_nonpar_over_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_nonpar_over_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_s1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.s1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_s1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_s1, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_s1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_s1, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_s1, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x1000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.s1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 96, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 96, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 96, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_s2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.s2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_s2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_s2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_s2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_s2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_s2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x2000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.s2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 98, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 98, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 98, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_s3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.s3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_s3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_s3, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_s3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_s3, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_s3, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x3000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.s3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits5(void)
{
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 100, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 100, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 100, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_s4____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.s4"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_s4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_s4, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_s4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_s4, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_s4, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x4000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.s4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 102, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 102, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 102, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_s5____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.s5"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_s5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_s5, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_s5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_s5, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )40ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_s5, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s5"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x5000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.s5.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 104, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 104, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 104, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_s6____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.s6"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_s6, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_s6, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_s6, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_s6, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )48ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_s6, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s6"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x6000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.s6.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 106, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 106, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 106, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_s7____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.s7"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_s7, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_s7, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_s7, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_s7, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )56ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_s7, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s7"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x7000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.s7.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 108, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 108, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 108, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_s8____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s8"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.s8"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_s8, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_s8, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_s8, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_s8, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )64ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_s8, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s8"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x8000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.s8.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 110, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 110, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 110, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_x1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.x1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_x1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_x1, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_x1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_x1, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_x1, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x502ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.x1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 112, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 112, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 112, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_nonpar_over_x2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register nonpar_over.x2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__nonpar_over_x2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__nonpar_over_x2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_nonpar_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "nonpar_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__nonpar_over_x2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__nonpar_over_x2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__nonpar_over_x2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x506ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, nonpar_over.x2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_nonpar_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 114, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_nonpar_over_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 114, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_nonpar_over_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 114, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit_testbank(&_tr_par_nonover__testbank, offsetof(test_t, par_nonover._after_read_callbacks), offsetof(test_t, par_nonover._after_write_callbacks), offsetof(test_t, par_nonover._before_read_callbacks), offsetof(test_t, par_nonover._before_write_callbacks), offsetof(test_t, par_nonover._cached_bank_obj), offsetof(test_t, par_nonover._connections), (_each_in_param_t){.base_idx = _each__register__in__par_nonover, .num = 20, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "par_nonover"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), par_nonover__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    {
        bool (*_param_mapped)[4LL][4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL][4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 4; ++_i1) {
                (*_param_mapped)[_i0][_i1] = !DML_eq((0x100ULL + (uint64 )(_i0) * 16ULL) + (uint64 )(_i1) * 4ULL, 0xffffffffffffffffULL);
                (*_param_offset)[_i0][_i1] = (0x100ULL + (uint64 )(_i0) * 16ULL) + (uint64 )(_i1) * 4ULL;
            }
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_a1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.a1[i][j]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )2ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a1"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.a1.val[0ULL][0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL][4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL][4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL][4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 4; ++_i1) {
                (*_param_bitsize)[_i0][_i1] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_par_nonover_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 117, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
                (*_param_init_val)[_i0][_i1] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_par_nonover_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 117, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
                (*_param_reg)[_i0][_i1] = ({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_par_nonover_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 117, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});});
            }
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x200ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x200ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_a2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.a2[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a2"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.a2.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 119, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 119, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 119, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
}
static void __attribute__((optimize("O0"))) _initialize_traits6(void)
{
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x300ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x300ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_a3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.a3[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a3"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.a3.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 121, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 121, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 121, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x304ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x304ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_a4____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.a4[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a4"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.a4.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 123, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 123, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 123, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x408ULL + (uint64 )(_i0) * 4ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x408ULL + (uint64 )(_i0) * 4ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_a5____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.a5[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a5"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.a5.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 125, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 125, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 125, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[3LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[3LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x508ULL - (uint64 )(_i0) * 4ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x508ULL - (uint64 )(_i0) * 4ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_a6____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.a6[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a6"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.a6.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[3LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[3LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[3LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 127, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 127, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 127, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x501ULL + (uint64 )(_i0) * 2ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x501ULL + (uint64 )(_i0) * 2ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_a7____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.a7[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a7"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.a7.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 129, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 129, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_nonover_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 129, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    _tinit_implement(&_tr_par_nonover_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_par_nonover_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_par_nonover_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_r1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.r1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_r1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_r1, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_r1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_r1, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_r1, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.r1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 137, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 137, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 137, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 137, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_r2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.r2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_r2, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_r2, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_r2, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_r2, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_r2, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.r2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 142, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits7(void)
{
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 142, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 142, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 142, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_r3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.r3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_r3, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_r3, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_r3, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_r3, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_r3, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 8ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.r3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 147, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 147, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 147, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 147, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit_implement(&_tr_par_nonover_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_par_nonover_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_par_nonover_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_s1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.s1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_s1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_s1, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_s1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_s1, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_s1, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x1000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.s1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 152, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 152, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 152, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_s2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.s2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_s2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_s2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_s2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_s2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_s2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x2000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.s2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 154, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 154, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 154, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_s3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.s3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_s3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_s3, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_s3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_s3, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_s3, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x3000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.s3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 156, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 156, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 156, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_s4____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.s4"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_s4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_s4, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_s4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_s4, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_s4, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x4000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.s4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 158, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 158, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 158, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_s5____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.s5"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_s5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_s5, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_s5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_s5, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )40ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_s5, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s5"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x5000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.s5.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits8(void)
{
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 160, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 160, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 160, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_s6____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.s6"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_s6, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_s6, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_s6, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_s6, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )48ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_s6, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s6"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x6000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.s6.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 162, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 162, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 162, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_s7____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.s7"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_s7, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_s7, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_s7, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_s7, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )56ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_s7, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s7"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x7000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.s7.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 164, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 164, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 164, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_s8____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s8"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.s8"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_s8, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_s8, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_s8, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_s8, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )64ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_s8, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s8"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x8000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.s8.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 166, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 166, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 166, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_x1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.x1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_x1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_x1, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_x1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_x1, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_x1, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x502ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.x1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 168, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 168, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 168, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_nonover_x2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_nonover.x2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_nonover_x2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_nonover_x2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_nonover; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_nonover" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_nonover_x2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_nonover_x2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_nonover_x2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x506ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_nonover.x2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 170, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_nonover_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 170, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_nonover_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 170, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit_testbank(&_tr_par_over__testbank, offsetof(test_t, par_over._after_read_callbacks), offsetof(test_t, par_over._after_write_callbacks), offsetof(test_t, par_over._before_read_callbacks), offsetof(test_t, par_over._before_write_callbacks), offsetof(test_t, par_over._cached_bank_obj), offsetof(test_t, par_over._connections), (_each_in_param_t){.base_idx = _each__register__in__par_over, .num = 20, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "par_over"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), par_over__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    {
        bool (*_param_mapped)[4LL][4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL][4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 4; ++_i1) {
                (*_param_mapped)[_i0][_i1] = !DML_eq((0x100ULL + (uint64 )(_i0) * 16ULL) + (uint64 )(_i1) * 4ULL, 0xffffffffffffffffULL);
                (*_param_offset)[_i0][_i1] = (0x100ULL + (uint64 )(_i0) * 16ULL) + (uint64 )(_i1) * 4ULL;
            }
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_a1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.a1[i][j]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, (_each_in_param_t){.base_idx = _each__init__in__par_over_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )2ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a1"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.a1.val[0ULL][0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL][4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL][4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL][4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 4; ++_i1) {
                (*_param_bitsize)[_i0][_i1] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_par_over_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 173, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
                (*_param_init_val)[_i0][_i1] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_par_over_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 173, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
                (*_param_reg)[_i0][_i1] = ({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_par_over_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 173, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});});
            }
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x200ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x200ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_a2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.a2[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_over_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a2"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.a2.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 175, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 175, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 175, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x300ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x300ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_a3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.a3[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_over_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a3"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.a3.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x304ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x304ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_a4____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.a4[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_over_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a4"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.a4.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 179, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 179, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 179, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
}
static void __attribute__((optimize("O0"))) _initialize_traits9(void)
{
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x408ULL + (uint64 )(_i0) * 4ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x408ULL + (uint64 )(_i0) * 4ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_a5____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.a5[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_over_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a5"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.a5.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 181, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 181, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 181, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[3LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[3LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x508ULL - (uint64 )(_i0) * 4ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x508ULL - (uint64 )(_i0) * 4ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_a6____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.a6[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, (_each_in_param_t){.base_idx = _each__init__in__par_over_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a6"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.a6.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[3LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[3LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[3LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 183, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 183, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 183, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x501ULL + (uint64 )(_i0) * 2ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x501ULL + (uint64 )(_i0) * 2ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_a7____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.a7[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_over_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a7"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.a7.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 185, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 185, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 185, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    _tinit_implement(&_tr_par_over_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_par_over_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_par_over_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_r1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.r1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_r1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_r1, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_r1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_r1, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_r1, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.r1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 193, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 193, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 193, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 193, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_r2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.r2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_r2, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_r2, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_r2, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_r2, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_r2, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.r2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 198, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 198, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 198, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 198, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_r3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.r3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_r3, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_r3, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_r3, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_r3, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_r3, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 8ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.r3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits10(void)
{
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 203, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 203, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 203, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 203, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit_implement(&_tr_par_over_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_par_over_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_par_over_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_s1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.s1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_s1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_s1, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_s1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_s1, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_s1, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x1000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.s1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 208, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 208, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 208, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_s2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.s2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_s2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_s2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_s2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_s2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_s2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x2000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.s2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 210, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 210, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 210, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_s3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.s3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_s3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_s3, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_s3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_s3, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_s3, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x3000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.s3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 212, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 212, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 212, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_s4____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.s4"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_s4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_s4, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_s4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_s4, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_s4, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x4000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.s4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 214, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 214, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 214, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_s5____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.s5"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_s5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_s5, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_s5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_s5, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )40ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_s5, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s5"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x5000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.s5.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 216, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 216, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 216, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_s6____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.s6"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_s6, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_s6, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_s6, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_s6, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )48ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_s6, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s6"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x6000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.s6.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 218, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 218, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 218, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_s7____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.s7"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_s7, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_s7, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_s7, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_s7, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )56ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_s7, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s7"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x7000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.s7.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits11(void)
{
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 220, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 220, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 220, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_s8____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s8"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.s8"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_s8, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_s8, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_s8, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_s8, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )64ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_s8, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s8"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x8000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.s8.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 222, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 222, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 222, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_x1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.x1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_x1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_x1, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_x1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_x1, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_x1, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x502ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.x1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 224, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 224, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 224, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_x2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over.x2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_x2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_x2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_x2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_x2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_x2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x506ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over.x2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 226, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 226, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 226, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit_testbank(&_tr_par_over_be__testbank, offsetof(test_t, par_over_be._after_read_callbacks), offsetof(test_t, par_over_be._after_write_callbacks), offsetof(test_t, par_over_be._before_read_callbacks), offsetof(test_t, par_over_be._before_write_callbacks), offsetof(test_t, par_over_be._cached_bank_obj), offsetof(test_t, par_over_be._connections), (_each_in_param_t){.base_idx = _each__register__in__par_over_be, .num = 20, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "par_over_be"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), par_over_be__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    {
        bool (*_param_mapped)[4LL][4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL][4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 4; ++_i1) {
                (*_param_mapped)[_i0][_i1] = !DML_eq((0x100ULL + (uint64 )(_i0) * 16ULL) + (uint64 )(_i1) * 4ULL, 0xffffffffffffffffULL);
                (*_param_offset)[_i0][_i1] = (0x100ULL + (uint64 )(_i0) * 16ULL) + (uint64 )(_i1) * 4ULL;
            }
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_a1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.a1[i][j]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )2ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_a1, .num = 1, .array_idx = 0xffffffff, .array_size = 16}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a1"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.a1.val[0ULL][0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL][4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL][4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL][4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 4; ++_i1) {
                (*_param_bitsize)[_i0][_i1] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_par_over_be_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 229, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
                (*_param_init_val)[_i0][_i1] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_par_over_be_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 229, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
                (*_param_reg)[_i0][_i1] = ({uint32 __indices[] = {_i0, _i1}; ((_register) {(&_tr_par_over_be_a1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 229, .encoded_index = (__indices[0]) * 4 + (__indices[1])})});});
            }
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x200ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x200ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_a2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.a2[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_a2, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a2"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.a2.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 231, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 231, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 231, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x300ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x300ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_a3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.a3[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_a3, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a3"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.a3.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 233, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 233, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 233, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x304ULL + (uint64 )(_i0) * 8ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x304ULL + (uint64 )(_i0) * 8ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_a4____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.a4[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_a4, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a4"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.a4.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 235, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 235, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 235, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x408ULL + (uint64 )(_i0) * 4ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x408ULL + (uint64 )(_i0) * 4ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_a5____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.a5[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_a5, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a5"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.a5.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 237, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 237, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 237, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    {
        bool (*_param_mapped)[3LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[3LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x508ULL - (uint64 )(_i0) * 4ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x508ULL - (uint64 )(_i0) * 4ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_a6____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.a6[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_a6, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a6"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.a6.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[3LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[3LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[3LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 239, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 239, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 239, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
}
static void __attribute__((optimize("O0"))) _initialize_traits12(void)
{
    {
        bool (*_param_mapped)[4LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[4LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(0x501ULL + (uint64 )(_i0) * 2ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 0x501ULL + (uint64 )(_i0) * 2ULL;
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_a7____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.a7[i]"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_a7, .num = 1, .array_idx = 0xffffffff, .array_size = 4}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a7"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.a7.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        uint8 (*_param_bitsize)[4LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[4LL] = malloc(sizeof(*_param_init_val));
        _register (*_param_reg)[4LL] = malloc(sizeof(*_param_reg));
        for (unsigned _i0 = 0; _i0 < 4; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 241, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 241, .encoded_index = __indices[0]})});}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_reg)[_i0] = ({uint32 __indices[] = {_i0}; ((_register) {(&_tr_par_over_be_a7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 241, .encoded_index = __indices[0]})});});
        }
        _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, (void *)((uintptr_t)_param_reg + 1), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    }
    _tinit_implement(&_tr_par_over_be_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_par_over_be_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_par_over_be_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_r1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.r1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_r1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_r1, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_r1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_r1, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_r1, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.r1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 249, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 249, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 249, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 249, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_r2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.r2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_r2, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_r2, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_r2, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_r2, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_r2, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.r2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 254, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 254, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 254, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 254, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_r3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.r3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_r3, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_r3, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_r3, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_r3, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_r3, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 8ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.r3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 259, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 259, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 259, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_r3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 259, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits13(void)
{
    _tinit_implement(&_tr_par_over_be_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_par_over_be_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_par_over_be_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_s1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.s1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_s1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_s1, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_s1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_s1, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_s1, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x1000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.s1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 264, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 264, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_s1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 264, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_s2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.s2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_s2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_s2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_s2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_s2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_s2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x2000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.s2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 266, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 266, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_s2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 266, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_s3____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.s3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_s3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_s3, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_s3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_s3, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_s3, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x3000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.s3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 268, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 268, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_s3____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 268, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_s4____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.s4"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_s4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_s4, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_s4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_s4, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_s4, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x4000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.s4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 270, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 270, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_s4____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 270, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_s5____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.s5"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_s5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_s5, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_s5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_s5, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )40ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_s5, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s5"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x5000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.s5.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 272, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 272, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_s5____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 272, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_s6____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.s6"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_s6, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_s6, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_s6, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_s6, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )48ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_s6, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s6"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x6000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.s6.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 274, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 274, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_s6____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 274, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_s7____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.s7"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_s7, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_s7, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_s7, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_s7, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )56ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_s7, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s7"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x7000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.s7.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 276, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 276, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_s7____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 276, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_s8____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s8"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.s8"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_s8, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_s8, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_s8, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_s8, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )64ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_s8, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s8"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x8000000ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.s8.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 278, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 278, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_s8____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 278, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_x1____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.x1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_x1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_x1, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_x1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_x1, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_x1, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x502ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.x1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits14(void)
{
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 280, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 280, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_x1____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 280, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset__register(&_tr_par_over_be_x2____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register par_over_be.x2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__par_over_be_x2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__par_over_be_x2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_par_over_be; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "par_over_be" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__par_over_be_x2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__par_over_be_x2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__par_over_be_x2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "x2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x506ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, par_over_be.x2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___read_field___write_field__field__read__write(&_tr_par_over_be_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 282, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL); &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((0LL) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(((_register) {(&_tr_par_over_be_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 282, .encoded_index = 0})}), _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL))); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_par_over_be_x2____implicit__init_val_hard_reset__register._register), ((_identity_t) {.id = 282, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit_bank(&_tr_sort_test__bank, offsetof(test_t, sort_test._after_read_callbacks), offsetof(test_t, sort_test._after_write_callbacks), offsetof(test_t, sort_test._before_read_callbacks), offsetof(test_t, sort_test._before_write_callbacks), offsetof(test_t, sort_test._cached_bank_obj), offsetof(test_t, sort_test._connections), (_each_in_param_t){.base_idx = _each__register__in__sort_test, .num = 1, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "sort_test"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), sort_test__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_init(&_tr_sort_test__init, (_each_in_param_t){.base_idx = _each__init__in__sort_test, .num = 1, .array_idx = 0, .array_size = 1}, sort_test__init__trampoline_from_init);
    _tinit_implement(&_tr_sort_test_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_sort_test_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_sort_test_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    {
        bool (*_param_mapped)[129LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[129LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 129; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq((uint64 )(DML_mod((int64 )((uint64 )(_i0) * 37ULL), 129LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2959)), 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = (uint64 )(DML_mod((int64 )((uint64 )(_i0) * 37ULL), 129LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\lib\\T_regdisp.dml", 80));
        }
        _tinit___implicit__init_val_hard_reset__register(&_tr_sort_test_r____implicit__init_val_hard_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register sort_test.r[i]"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_sort_test; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "sort_test" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, sort_test.r.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    _tinit_implement(&_tr_sort_test_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_sort_test_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_sort_test_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
    _initialize_traits2();
    _initialize_traits3();
    _initialize_traits4();
    _initialize_traits5();
    _initialize_traits6();
    _initialize_traits7();
    _initialize_traits8();
    _initialize_traits9();
    _initialize_traits10();
    _initialize_traits11();
    _initialize_traits12();
    _initialize_traits13();
    _initialize_traits14();
}
static const uint32 _each__init__in__dev UNUSED = 0;
static const uint32 _each__init__in__nonpar_nonover_a1 UNUSED = 101;
static const uint32 _each__init__in__nonpar_nonover_a2 UNUSED = 102;
static const uint32 _each__init__in__nonpar_nonover_a3 UNUSED = 103;
static const uint32 _each__init__in__nonpar_nonover_a4 UNUSED = 104;
static const uint32 _each__init__in__nonpar_nonover_a5 UNUSED = 105;
static const uint32 _each__init__in__nonpar_nonover_a6 UNUSED = 106;
static const uint32 _each__init__in__nonpar_nonover_a7 UNUSED = 107;
static const uint32 _each__init__in__nonpar_nonover_r1 UNUSED = 108;
static const uint32 _each__init__in__nonpar_nonover_r2 UNUSED = 112;
static const uint32 _each__init__in__nonpar_nonover_r3 UNUSED = 116;
static const uint32 _each__init__in__nonpar_nonover_s1 UNUSED = 120;
static const uint32 _each__init__in__nonpar_nonover_s2 UNUSED = 121;
static const uint32 _each__init__in__nonpar_nonover_s3 UNUSED = 122;
static const uint32 _each__init__in__nonpar_nonover_s4 UNUSED = 123;
static const uint32 _each__init__in__nonpar_nonover_s5 UNUSED = 124;
static const uint32 _each__init__in__nonpar_nonover_s6 UNUSED = 125;
static const uint32 _each__init__in__nonpar_nonover_s7 UNUSED = 126;
static const uint32 _each__init__in__nonpar_nonover_s8 UNUSED = 127;
static const uint32 _each__init__in__nonpar_nonover_x1 UNUSED = 128;
static const uint32 _each__init__in__nonpar_nonover_x2 UNUSED = 129;
static const uint32 _each__init__in__nonpar_over_a1 UNUSED = 130;
static const uint32 _each__init__in__nonpar_over_a2 UNUSED = 131;
static const uint32 _each__init__in__nonpar_over_a3 UNUSED = 132;
static const uint32 _each__init__in__nonpar_over_a4 UNUSED = 133;
static const uint32 _each__init__in__nonpar_over_a5 UNUSED = 134;
static const uint32 _each__init__in__nonpar_over_a6 UNUSED = 135;
static const uint32 _each__init__in__nonpar_over_a7 UNUSED = 136;
static const uint32 _each__init__in__nonpar_over_r1 UNUSED = 137;
static const uint32 _each__init__in__nonpar_over_r2 UNUSED = 141;
static const uint32 _each__init__in__nonpar_over_r3 UNUSED = 145;
static const uint32 _each__init__in__nonpar_over_s1 UNUSED = 149;
static const uint32 _each__init__in__nonpar_over_s2 UNUSED = 150;
static const uint32 _each__init__in__nonpar_over_s3 UNUSED = 151;
static const uint32 _each__init__in__nonpar_over_s4 UNUSED = 152;
static const uint32 _each__init__in__nonpar_over_s5 UNUSED = 153;
static const uint32 _each__init__in__nonpar_over_s6 UNUSED = 154;
static const uint32 _each__init__in__nonpar_over_s7 UNUSED = 155;
static const uint32 _each__init__in__nonpar_over_s8 UNUSED = 156;
static const uint32 _each__init__in__nonpar_over_x1 UNUSED = 157;
static const uint32 _each__init__in__nonpar_over_x2 UNUSED = 158;
static const uint32 _each__init__in__par_nonover_a1 UNUSED = 159;
static const uint32 _each__init__in__par_nonover_a2 UNUSED = 160;
static const uint32 _each__init__in__par_nonover_a3 UNUSED = 161;
static const uint32 _each__init__in__par_nonover_a4 UNUSED = 162;
static const uint32 _each__init__in__par_nonover_a5 UNUSED = 163;
static const uint32 _each__init__in__par_nonover_a6 UNUSED = 164;
static const uint32 _each__init__in__par_nonover_a7 UNUSED = 165;
static const uint32 _each__init__in__par_nonover_r1 UNUSED = 166;
static const uint32 _each__init__in__par_nonover_r2 UNUSED = 170;
static const uint32 _each__init__in__par_nonover_r3 UNUSED = 174;
static const uint32 _each__init__in__par_nonover_s1 UNUSED = 178;
static const uint32 _each__init__in__par_nonover_s2 UNUSED = 179;
static const uint32 _each__init__in__par_nonover_s3 UNUSED = 180;
static const uint32 _each__init__in__par_nonover_s4 UNUSED = 181;
static const uint32 _each__init__in__par_nonover_s5 UNUSED = 182;
static const uint32 _each__init__in__par_nonover_s6 UNUSED = 183;
static const uint32 _each__init__in__par_nonover_s7 UNUSED = 184;
static const uint32 _each__init__in__par_nonover_s8 UNUSED = 185;
static const uint32 _each__init__in__par_nonover_x1 UNUSED = 186;
static const uint32 _each__init__in__par_nonover_x2 UNUSED = 187;
static const uint32 _each__init__in__par_over_a1 UNUSED = 188;
static const uint32 _each__init__in__par_over_a2 UNUSED = 189;
static const uint32 _each__init__in__par_over_a3 UNUSED = 190;
static const uint32 _each__init__in__par_over_a4 UNUSED = 191;
static const uint32 _each__init__in__par_over_a5 UNUSED = 192;
static const uint32 _each__init__in__par_over_a6 UNUSED = 193;
static const uint32 _each__init__in__par_over_a7 UNUSED = 194;
static const uint32 _each__init__in__par_over_r1 UNUSED = 195;
static const uint32 _each__init__in__par_over_r2 UNUSED = 199;
static const uint32 _each__init__in__par_over_r3 UNUSED = 203;
static const uint32 _each__init__in__par_over_s1 UNUSED = 207;
static const uint32 _each__init__in__par_over_s2 UNUSED = 208;
static const uint32 _each__init__in__par_over_s3 UNUSED = 209;
static const uint32 _each__init__in__par_over_s4 UNUSED = 210;
static const uint32 _each__init__in__par_over_s5 UNUSED = 211;
static const uint32 _each__init__in__par_over_s6 UNUSED = 212;
static const uint32 _each__init__in__par_over_s7 UNUSED = 213;
static const uint32 _each__init__in__par_over_s8 UNUSED = 214;
static const uint32 _each__init__in__par_over_x1 UNUSED = 215;
static const uint32 _each__init__in__par_over_x2 UNUSED = 216;
static const uint32 _each__init__in__par_over_be_a1 UNUSED = 217;
static const uint32 _each__init__in__par_over_be_a2 UNUSED = 218;
static const uint32 _each__init__in__par_over_be_a3 UNUSED = 219;
static const uint32 _each__init__in__par_over_be_a4 UNUSED = 220;
static const uint32 _each__init__in__par_over_be_a5 UNUSED = 221;
static const uint32 _each__init__in__par_over_be_a6 UNUSED = 222;
static const uint32 _each__init__in__par_over_be_a7 UNUSED = 223;
static const uint32 _each__init__in__par_over_be_r1 UNUSED = 224;
static const uint32 _each__init__in__par_over_be_r2 UNUSED = 228;
static const uint32 _each__init__in__par_over_be_r3 UNUSED = 232;
static const uint32 _each__init__in__par_over_be_s1 UNUSED = 236;
static const uint32 _each__init__in__par_over_be_s2 UNUSED = 237;
static const uint32 _each__init__in__par_over_be_s3 UNUSED = 238;
static const uint32 _each__init__in__par_over_be_s4 UNUSED = 239;
static const uint32 _each__init__in__par_over_be_s5 UNUSED = 240;
static const uint32 _each__init__in__par_over_be_s6 UNUSED = 241;
static const uint32 _each__init__in__par_over_be_s7 UNUSED = 242;
static const uint32 _each__init__in__par_over_be_s8 UNUSED = 243;
static const uint32 _each__init__in__par_over_be_x1 UNUSED = 244;
static const uint32 _each__init__in__par_over_be_x2 UNUSED = 245;
static const uint32 _each__init__in__sort_test UNUSED = 246;
static const _vtable_list_t _each__init[247] UNUSED = {
    {&_tr_nonpar_nonover_a1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 16, 5},
    {&_tr_nonpar_nonover_a2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 7},
    {&_tr_nonpar_nonover_a3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 9},
    {&_tr_nonpar_nonover_a4____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 11},
    {&_tr_nonpar_nonover_a5____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 13},
    {&_tr_nonpar_nonover_a6____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 3, 15},
    {&_tr_nonpar_nonover_a7____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 17},
    {&_tr_nonpar_nonover_r1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 25},
    {&_tr_nonpar_nonover_r2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 30},
    {&_tr_nonpar_nonover_r3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 35},
    {&_tr_nonpar_nonover_s1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 40},
    {&_tr_nonpar_nonover_s2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 42},
    {&_tr_nonpar_nonover_s3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 44},
    {&_tr_nonpar_nonover_s4____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 46},
    {&_tr_nonpar_nonover_s5____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 48},
    {&_tr_nonpar_nonover_s6____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 50},
    {&_tr_nonpar_nonover_s7____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 52},
    {&_tr_nonpar_nonover_s8____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 54},
    {&_tr_nonpar_nonover_x1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 56},
    {&_tr_nonpar_nonover_x2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 58},
    {&_tr_nonpar_over_a1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 16, 61},
    {&_tr_nonpar_over_a2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 63},
    {&_tr_nonpar_over_a3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 65},
    {&_tr_nonpar_over_a4____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 67},
    {&_tr_nonpar_over_a5____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 69},
    {&_tr_nonpar_over_a6____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 3, 71},
    {&_tr_nonpar_over_a7____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 73},
    {&_tr_nonpar_over_r1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 81},
    {&_tr_nonpar_over_r2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 86},
    {&_tr_nonpar_over_r3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 91},
    {&_tr_nonpar_over_s1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 96},
    {&_tr_nonpar_over_s2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 98},
    {&_tr_nonpar_over_s3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 100},
    {&_tr_nonpar_over_s4____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 102},
    {&_tr_nonpar_over_s5____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 104},
    {&_tr_nonpar_over_s6____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 106},
    {&_tr_nonpar_over_s7____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 108},
    {&_tr_nonpar_over_s8____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 110},
    {&_tr_nonpar_over_x1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 112},
    {&_tr_nonpar_over_x2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 114},
    {&_tr_par_nonover_a1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 16, 117},
    {&_tr_par_nonover_a2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 119},
    {&_tr_par_nonover_a3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 121},
    {&_tr_par_nonover_a4____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 123},
    {&_tr_par_nonover_a5____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 125},
    {&_tr_par_nonover_a6____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 3, 127},
    {&_tr_par_nonover_a7____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 129},
    {&_tr_par_nonover_r1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 137},
    {&_tr_par_nonover_r2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 142},
    {&_tr_par_nonover_r3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 147},
    {&_tr_par_nonover_s1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 152},
    {&_tr_par_nonover_s2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 154},
    {&_tr_par_nonover_s3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 156},
    {&_tr_par_nonover_s4____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 158},
    {&_tr_par_nonover_s5____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 160},
    {&_tr_par_nonover_s6____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 162},
    {&_tr_par_nonover_s7____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 164},
    {&_tr_par_nonover_s8____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 166},
    {&_tr_par_nonover_x1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 168},
    {&_tr_par_nonover_x2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 170},
    {&_tr_par_over_a1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 16, 173},
    {&_tr_par_over_a2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 175},
    {&_tr_par_over_a3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 177},
    {&_tr_par_over_a4____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 179},
    {&_tr_par_over_a5____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 181},
    {&_tr_par_over_a6____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 3, 183},
    {&_tr_par_over_a7____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 185},
    {&_tr_par_over_r1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 193},
    {&_tr_par_over_r2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 198},
    {&_tr_par_over_r3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 203},
    {&_tr_par_over_s1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 208},
    {&_tr_par_over_s2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 210},
    {&_tr_par_over_s3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 212},
    {&_tr_par_over_s4____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 214},
    {&_tr_par_over_s5____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 216},
    {&_tr_par_over_s6____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 218},
    {&_tr_par_over_s7____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 220},
    {&_tr_par_over_s8____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 222},
    {&_tr_par_over_x1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 224},
    {&_tr_par_over_x2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 226},
    {&_tr_par_over_be_a1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 16, 229},
    {&_tr_par_over_be_a2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 231},
    {&_tr_par_over_be_a3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 233},
    {&_tr_par_over_be_a4____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 235},
    {&_tr_par_over_be_a5____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 237},
    {&_tr_par_over_be_a6____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 3, 239},
    {&_tr_par_over_be_a7____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 4, 241},
    {&_tr_par_over_be_r1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 249},
    {&_tr_par_over_be_r2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 254},
    {&_tr_par_over_be_r3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 259},
    {&_tr_par_over_be_s1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 264},
    {&_tr_par_over_be_s2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 266},
    {&_tr_par_over_be_s3____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 268},
    {&_tr_par_over_be_s4____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 270},
    {&_tr_par_over_be_s5____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 272},
    {&_tr_par_over_be_s6____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 274},
    {&_tr_par_over_be_s7____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 276},
    {&_tr_par_over_be_s8____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 278},
    {&_tr_par_over_be_x1____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 280},
    {&_tr_par_over_be_x2____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 1, 282},
    {&_tr_sort_test__init, 1, 291},
    {&_tr_nonpar_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 16, 4},
    {&_tr_nonpar_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 6},
    {&_tr_nonpar_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 8},
    {&_tr_nonpar_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 10},
    {&_tr_nonpar_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 12},
    {&_tr_nonpar_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 3, 14},
    {&_tr_nonpar_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 16},
    {&_tr_nonpar_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 21},
    {&_tr_nonpar_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 22},
    {&_tr_nonpar_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 23},
    {&_tr_nonpar_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 24},
    {&_tr_nonpar_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 26},
    {&_tr_nonpar_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 27},
    {&_tr_nonpar_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 28},
    {&_tr_nonpar_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 29},
    {&_tr_nonpar_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 31},
    {&_tr_nonpar_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 32},
    {&_tr_nonpar_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 33},
    {&_tr_nonpar_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 34},
    {&_tr_nonpar_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 39},
    {&_tr_nonpar_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 41},
    {&_tr_nonpar_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 43},
    {&_tr_nonpar_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 45},
    {&_tr_nonpar_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 47},
    {&_tr_nonpar_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 49},
    {&_tr_nonpar_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 51},
    {&_tr_nonpar_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 53},
    {&_tr_nonpar_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 55},
    {&_tr_nonpar_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 57},
    {&_tr_nonpar_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 16, 60},
    {&_tr_nonpar_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 62},
    {&_tr_nonpar_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 64},
    {&_tr_nonpar_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 66},
    {&_tr_nonpar_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 68},
    {&_tr_nonpar_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 3, 70},
    {&_tr_nonpar_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 72},
    {&_tr_nonpar_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 77},
    {&_tr_nonpar_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 78},
    {&_tr_nonpar_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 79},
    {&_tr_nonpar_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 80},
    {&_tr_nonpar_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 82},
    {&_tr_nonpar_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 83},
    {&_tr_nonpar_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 84},
    {&_tr_nonpar_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 85},
    {&_tr_nonpar_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 87},
    {&_tr_nonpar_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 88},
    {&_tr_nonpar_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 89},
    {&_tr_nonpar_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 90},
    {&_tr_nonpar_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 95},
    {&_tr_nonpar_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 97},
    {&_tr_nonpar_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 99},
    {&_tr_nonpar_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 101},
    {&_tr_nonpar_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 103},
    {&_tr_nonpar_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 105},
    {&_tr_nonpar_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 107},
    {&_tr_nonpar_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 109},
    {&_tr_nonpar_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 111},
    {&_tr_nonpar_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 113},
    {&_tr_par_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 16, 116},
    {&_tr_par_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 118},
    {&_tr_par_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 120},
    {&_tr_par_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 122},
    {&_tr_par_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 124},
    {&_tr_par_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 3, 126},
    {&_tr_par_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 128},
    {&_tr_par_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 133},
    {&_tr_par_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 134},
    {&_tr_par_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 135},
    {&_tr_par_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 136},
    {&_tr_par_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 138},
    {&_tr_par_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 139},
    {&_tr_par_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 140},
    {&_tr_par_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 141},
    {&_tr_par_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 143},
    {&_tr_par_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 144},
    {&_tr_par_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 145},
    {&_tr_par_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 146},
    {&_tr_par_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 151},
    {&_tr_par_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 153},
    {&_tr_par_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 155},
    {&_tr_par_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 157},
    {&_tr_par_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 159},
    {&_tr_par_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 161},
    {&_tr_par_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 163},
    {&_tr_par_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 165},
    {&_tr_par_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 167},
    {&_tr_par_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 169},
    {&_tr_par_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 16, 172},
    {&_tr_par_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 174},
    {&_tr_par_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 176},
    {&_tr_par_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 178},
    {&_tr_par_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 180},
    {&_tr_par_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 3, 182},
    {&_tr_par_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 184},
    {&_tr_par_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 189},
    {&_tr_par_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 190},
    {&_tr_par_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 191},
    {&_tr_par_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 192},
    {&_tr_par_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 194},
    {&_tr_par_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 195},
    {&_tr_par_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 196},
    {&_tr_par_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 197},
    {&_tr_par_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 199},
    {&_tr_par_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 200},
    {&_tr_par_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 201},
    {&_tr_par_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 202},
    {&_tr_par_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 207},
    {&_tr_par_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 209},
    {&_tr_par_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 211},
    {&_tr_par_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 213},
    {&_tr_par_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 215},
    {&_tr_par_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 217},
    {&_tr_par_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 219},
    {&_tr_par_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 221},
    {&_tr_par_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 223},
    {&_tr_par_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 225},
    {&_tr_par_over_be_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 16, 228},
    {&_tr_par_over_be_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 230},
    {&_tr_par_over_be_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 232},
    {&_tr_par_over_be_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 234},
    {&_tr_par_over_be_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 236},
    {&_tr_par_over_be_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 3, 238},
    {&_tr_par_over_be_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 4, 240},
    {&_tr_par_over_be_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 245},
    {&_tr_par_over_be_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 246},
    {&_tr_par_over_be_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 247},
    {&_tr_par_over_be_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 248},
    {&_tr_par_over_be_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 250},
    {&_tr_par_over_be_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 251},
    {&_tr_par_over_be_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 252},
    {&_tr_par_over_be_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 253},
    {&_tr_par_over_be_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 255},
    {&_tr_par_over_be_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 256},
    {&_tr_par_over_be_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 257},
    {&_tr_par_over_be_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 258},
    {&_tr_par_over_be_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 263},
    {&_tr_par_over_be_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 265},
    {&_tr_par_over_be_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 267},
    {&_tr_par_over_be_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 269},
    {&_tr_par_over_be_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 271},
    {&_tr_par_over_be_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 273},
    {&_tr_par_over_be_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 275},
    {&_tr_par_over_be_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 277},
    {&_tr_par_over_be_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 279},
    {&_tr_par_over_be_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 281},
    {&_tr_sort_test_r____implicit__init_val_hard_reset__register._init_val_hard_reset.init_val.init, 129, 287}
};
static const _vtable_list_t *const _each__post_init UNUSED = NULL;
static const _vtable_list_t *const _each__destroy UNUSED = NULL;
static const uint32 _each__hard_reset__in__dev UNUSED = 0;
static const uint32 _each__hard_reset__in__nonpar_nonover_a1 UNUSED = 101;
static const uint32 _each__hard_reset__in__nonpar_nonover_a2 UNUSED = 102;
static const uint32 _each__hard_reset__in__nonpar_nonover_a3 UNUSED = 103;
static const uint32 _each__hard_reset__in__nonpar_nonover_a4 UNUSED = 104;
static const uint32 _each__hard_reset__in__nonpar_nonover_a5 UNUSED = 105;
static const uint32 _each__hard_reset__in__nonpar_nonover_a6 UNUSED = 106;
static const uint32 _each__hard_reset__in__nonpar_nonover_a7 UNUSED = 107;
static const uint32 _each__hard_reset__in__nonpar_nonover_r1 UNUSED = 108;
static const uint32 _each__hard_reset__in__nonpar_nonover_r2 UNUSED = 112;
static const uint32 _each__hard_reset__in__nonpar_nonover_r3 UNUSED = 116;
static const uint32 _each__hard_reset__in__nonpar_nonover_s1 UNUSED = 120;
static const uint32 _each__hard_reset__in__nonpar_nonover_s2 UNUSED = 121;
static const uint32 _each__hard_reset__in__nonpar_nonover_s3 UNUSED = 122;
static const uint32 _each__hard_reset__in__nonpar_nonover_s4 UNUSED = 123;
static const uint32 _each__hard_reset__in__nonpar_nonover_s5 UNUSED = 124;
static const uint32 _each__hard_reset__in__nonpar_nonover_s6 UNUSED = 125;
static const uint32 _each__hard_reset__in__nonpar_nonover_s7 UNUSED = 126;
static const uint32 _each__hard_reset__in__nonpar_nonover_s8 UNUSED = 127;
static const uint32 _each__hard_reset__in__nonpar_nonover_x1 UNUSED = 128;
static const uint32 _each__hard_reset__in__nonpar_nonover_x2 UNUSED = 129;
static const uint32 _each__hard_reset__in__nonpar_over_a1 UNUSED = 130;
static const uint32 _each__hard_reset__in__nonpar_over_a2 UNUSED = 131;
static const uint32 _each__hard_reset__in__nonpar_over_a3 UNUSED = 132;
static const uint32 _each__hard_reset__in__nonpar_over_a4 UNUSED = 133;
static const uint32 _each__hard_reset__in__nonpar_over_a5 UNUSED = 134;
static const uint32 _each__hard_reset__in__nonpar_over_a6 UNUSED = 135;
static const uint32 _each__hard_reset__in__nonpar_over_a7 UNUSED = 136;
static const uint32 _each__hard_reset__in__nonpar_over_r1 UNUSED = 137;
static const uint32 _each__hard_reset__in__nonpar_over_r2 UNUSED = 141;
static const uint32 _each__hard_reset__in__nonpar_over_r3 UNUSED = 145;
static const uint32 _each__hard_reset__in__nonpar_over_s1 UNUSED = 149;
static const uint32 _each__hard_reset__in__nonpar_over_s2 UNUSED = 150;
static const uint32 _each__hard_reset__in__nonpar_over_s3 UNUSED = 151;
static const uint32 _each__hard_reset__in__nonpar_over_s4 UNUSED = 152;
static const uint32 _each__hard_reset__in__nonpar_over_s5 UNUSED = 153;
static const uint32 _each__hard_reset__in__nonpar_over_s6 UNUSED = 154;
static const uint32 _each__hard_reset__in__nonpar_over_s7 UNUSED = 155;
static const uint32 _each__hard_reset__in__nonpar_over_s8 UNUSED = 156;
static const uint32 _each__hard_reset__in__nonpar_over_x1 UNUSED = 157;
static const uint32 _each__hard_reset__in__nonpar_over_x2 UNUSED = 158;
static const uint32 _each__hard_reset__in__par_nonover_a1 UNUSED = 159;
static const uint32 _each__hard_reset__in__par_nonover_a2 UNUSED = 160;
static const uint32 _each__hard_reset__in__par_nonover_a3 UNUSED = 161;
static const uint32 _each__hard_reset__in__par_nonover_a4 UNUSED = 162;
static const uint32 _each__hard_reset__in__par_nonover_a5 UNUSED = 163;
static const uint32 _each__hard_reset__in__par_nonover_a6 UNUSED = 164;
static const uint32 _each__hard_reset__in__par_nonover_a7 UNUSED = 165;
static const uint32 _each__hard_reset__in__par_nonover_r1 UNUSED = 166;
static const uint32 _each__hard_reset__in__par_nonover_r2 UNUSED = 170;
static const uint32 _each__hard_reset__in__par_nonover_r3 UNUSED = 174;
static const uint32 _each__hard_reset__in__par_nonover_s1 UNUSED = 178;
static const uint32 _each__hard_reset__in__par_nonover_s2 UNUSED = 179;
static const uint32 _each__hard_reset__in__par_nonover_s3 UNUSED = 180;
static const uint32 _each__hard_reset__in__par_nonover_s4 UNUSED = 181;
static const uint32 _each__hard_reset__in__par_nonover_s5 UNUSED = 182;
static const uint32 _each__hard_reset__in__par_nonover_s6 UNUSED = 183;
static const uint32 _each__hard_reset__in__par_nonover_s7 UNUSED = 184;
static const uint32 _each__hard_reset__in__par_nonover_s8 UNUSED = 185;
static const uint32 _each__hard_reset__in__par_nonover_x1 UNUSED = 186;
static const uint32 _each__hard_reset__in__par_nonover_x2 UNUSED = 187;
static const uint32 _each__hard_reset__in__par_over_a1 UNUSED = 188;
static const uint32 _each__hard_reset__in__par_over_a2 UNUSED = 189;
static const uint32 _each__hard_reset__in__par_over_a3 UNUSED = 190;
static const uint32 _each__hard_reset__in__par_over_a4 UNUSED = 191;
static const uint32 _each__hard_reset__in__par_over_a5 UNUSED = 192;
static const uint32 _each__hard_reset__in__par_over_a6 UNUSED = 193;
static const uint32 _each__hard_reset__in__par_over_a7 UNUSED = 194;
static const uint32 _each__hard_reset__in__par_over_r1 UNUSED = 195;
static const uint32 _each__hard_reset__in__par_over_r2 UNUSED = 199;
static const uint32 _each__hard_reset__in__par_over_r3 UNUSED = 203;
static const uint32 _each__hard_reset__in__par_over_s1 UNUSED = 207;
static const uint32 _each__hard_reset__in__par_over_s2 UNUSED = 208;
static const uint32 _each__hard_reset__in__par_over_s3 UNUSED = 209;
static const uint32 _each__hard_reset__in__par_over_s4 UNUSED = 210;
static const uint32 _each__hard_reset__in__par_over_s5 UNUSED = 211;
static const uint32 _each__hard_reset__in__par_over_s6 UNUSED = 212;
static const uint32 _each__hard_reset__in__par_over_s7 UNUSED = 213;
static const uint32 _each__hard_reset__in__par_over_s8 UNUSED = 214;
static const uint32 _each__hard_reset__in__par_over_x1 UNUSED = 215;
static const uint32 _each__hard_reset__in__par_over_x2 UNUSED = 216;
static const uint32 _each__hard_reset__in__par_over_be_a1 UNUSED = 217;
static const uint32 _each__hard_reset__in__par_over_be_a2 UNUSED = 218;
static const uint32 _each__hard_reset__in__par_over_be_a3 UNUSED = 219;
static const uint32 _each__hard_reset__in__par_over_be_a4 UNUSED = 220;
static const uint32 _each__hard_reset__in__par_over_be_a5 UNUSED = 221;
static const uint32 _each__hard_reset__in__par_over_be_a6 UNUSED = 222;
static const uint32 _each__hard_reset__in__par_over_be_a7 UNUSED = 223;
static const uint32 _each__hard_reset__in__par_over_be_r1 UNUSED = 224;
static const uint32 _each__hard_reset__in__par_over_be_r2 UNUSED = 228;
static const uint32 _each__hard_reset__in__par_over_be_r3 UNUSED = 232;
static const uint32 _each__hard_reset__in__par_over_be_s1 UNUSED = 236;
static const uint32 _each__hard_reset__in__par_over_be_s2 UNUSED = 237;
static const uint32 _each__hard_reset__in__par_over_be_s3 UNUSED = 238;
static const uint32 _each__hard_reset__in__par_over_be_s4 UNUSED = 239;
static const uint32 _each__hard_reset__in__par_over_be_s5 UNUSED = 240;
static const uint32 _each__hard_reset__in__par_over_be_s6 UNUSED = 241;
static const uint32 _each__hard_reset__in__par_over_be_s7 UNUSED = 242;
static const uint32 _each__hard_reset__in__par_over_be_s8 UNUSED = 243;
static const uint32 _each__hard_reset__in__par_over_be_x1 UNUSED = 244;
static const uint32 _each__hard_reset__in__par_over_be_x2 UNUSED = 245;
static const _vtable_list_t _each__hard_reset[246] UNUSED = {
    {&_tr_nonpar_nonover_a1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 16, 5},
    {&_tr_nonpar_nonover_a2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 7},
    {&_tr_nonpar_nonover_a3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 9},
    {&_tr_nonpar_nonover_a4____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 11},
    {&_tr_nonpar_nonover_a5____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 13},
    {&_tr_nonpar_nonover_a6____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 3, 15},
    {&_tr_nonpar_nonover_a7____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 17},
    {&_tr_nonpar_nonover_r1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 25},
    {&_tr_nonpar_nonover_r2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 30},
    {&_tr_nonpar_nonover_r3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 35},
    {&_tr_nonpar_nonover_s1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 40},
    {&_tr_nonpar_nonover_s2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 42},
    {&_tr_nonpar_nonover_s3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 44},
    {&_tr_nonpar_nonover_s4____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 46},
    {&_tr_nonpar_nonover_s5____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 48},
    {&_tr_nonpar_nonover_s6____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 50},
    {&_tr_nonpar_nonover_s7____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 52},
    {&_tr_nonpar_nonover_s8____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 54},
    {&_tr_nonpar_nonover_x1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 56},
    {&_tr_nonpar_nonover_x2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 58},
    {&_tr_nonpar_over_a1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 16, 61},
    {&_tr_nonpar_over_a2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 63},
    {&_tr_nonpar_over_a3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 65},
    {&_tr_nonpar_over_a4____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 67},
    {&_tr_nonpar_over_a5____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 69},
    {&_tr_nonpar_over_a6____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 3, 71},
    {&_tr_nonpar_over_a7____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 73},
    {&_tr_nonpar_over_r1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 81},
    {&_tr_nonpar_over_r2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 86},
    {&_tr_nonpar_over_r3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 91},
    {&_tr_nonpar_over_s1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 96},
    {&_tr_nonpar_over_s2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 98},
    {&_tr_nonpar_over_s3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 100},
    {&_tr_nonpar_over_s4____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 102},
    {&_tr_nonpar_over_s5____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 104},
    {&_tr_nonpar_over_s6____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 106},
    {&_tr_nonpar_over_s7____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 108},
    {&_tr_nonpar_over_s8____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 110},
    {&_tr_nonpar_over_x1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 112},
    {&_tr_nonpar_over_x2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 114},
    {&_tr_par_nonover_a1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 16, 117},
    {&_tr_par_nonover_a2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 119},
    {&_tr_par_nonover_a3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 121},
    {&_tr_par_nonover_a4____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 123},
    {&_tr_par_nonover_a5____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 125},
    {&_tr_par_nonover_a6____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 3, 127},
    {&_tr_par_nonover_a7____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 129},
    {&_tr_par_nonover_r1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 137},
    {&_tr_par_nonover_r2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 142},
    {&_tr_par_nonover_r3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 147},
    {&_tr_par_nonover_s1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 152},
    {&_tr_par_nonover_s2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 154},
    {&_tr_par_nonover_s3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 156},
    {&_tr_par_nonover_s4____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 158},
    {&_tr_par_nonover_s5____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 160},
    {&_tr_par_nonover_s6____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 162},
    {&_tr_par_nonover_s7____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 164},
    {&_tr_par_nonover_s8____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 166},
    {&_tr_par_nonover_x1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 168},
    {&_tr_par_nonover_x2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 170},
    {&_tr_par_over_a1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 16, 173},
    {&_tr_par_over_a2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 175},
    {&_tr_par_over_a3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 177},
    {&_tr_par_over_a4____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 179},
    {&_tr_par_over_a5____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 181},
    {&_tr_par_over_a6____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 3, 183},
    {&_tr_par_over_a7____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 185},
    {&_tr_par_over_r1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 193},
    {&_tr_par_over_r2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 198},
    {&_tr_par_over_r3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 203},
    {&_tr_par_over_s1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 208},
    {&_tr_par_over_s2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 210},
    {&_tr_par_over_s3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 212},
    {&_tr_par_over_s4____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 214},
    {&_tr_par_over_s5____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 216},
    {&_tr_par_over_s6____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 218},
    {&_tr_par_over_s7____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 220},
    {&_tr_par_over_s8____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 222},
    {&_tr_par_over_x1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 224},
    {&_tr_par_over_x2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 226},
    {&_tr_par_over_be_a1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 16, 229},
    {&_tr_par_over_be_a2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 231},
    {&_tr_par_over_be_a3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 233},
    {&_tr_par_over_be_a4____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 235},
    {&_tr_par_over_be_a5____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 237},
    {&_tr_par_over_be_a6____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 3, 239},
    {&_tr_par_over_be_a7____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 4, 241},
    {&_tr_par_over_be_r1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 249},
    {&_tr_par_over_be_r2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 254},
    {&_tr_par_over_be_r3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 259},
    {&_tr_par_over_be_s1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 264},
    {&_tr_par_over_be_s2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 266},
    {&_tr_par_over_be_s3____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 268},
    {&_tr_par_over_be_s4____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 270},
    {&_tr_par_over_be_s5____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 272},
    {&_tr_par_over_be_s6____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 274},
    {&_tr_par_over_be_s7____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 276},
    {&_tr_par_over_be_s8____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 278},
    {&_tr_par_over_be_x1____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 280},
    {&_tr_par_over_be_x2____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 1, 282},
    {&_tr_sort_test_r____implicit__init_val_hard_reset__register._init_val_hard_reset._hard_reset, 129, 287},
    {&_tr_nonpar_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 16, 4},
    {&_tr_nonpar_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 6},
    {&_tr_nonpar_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 8},
    {&_tr_nonpar_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 10},
    {&_tr_nonpar_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 12},
    {&_tr_nonpar_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 3, 14},
    {&_tr_nonpar_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 16},
    {&_tr_nonpar_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 21},
    {&_tr_nonpar_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 22},
    {&_tr_nonpar_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 23},
    {&_tr_nonpar_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 24},
    {&_tr_nonpar_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 26},
    {&_tr_nonpar_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 27},
    {&_tr_nonpar_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 28},
    {&_tr_nonpar_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 29},
    {&_tr_nonpar_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 31},
    {&_tr_nonpar_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 32},
    {&_tr_nonpar_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 33},
    {&_tr_nonpar_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 34},
    {&_tr_nonpar_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 39},
    {&_tr_nonpar_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 41},
    {&_tr_nonpar_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 43},
    {&_tr_nonpar_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 45},
    {&_tr_nonpar_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 47},
    {&_tr_nonpar_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 49},
    {&_tr_nonpar_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 51},
    {&_tr_nonpar_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 53},
    {&_tr_nonpar_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 55},
    {&_tr_nonpar_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 57},
    {&_tr_nonpar_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 16, 60},
    {&_tr_nonpar_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 62},
    {&_tr_nonpar_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 64},
    {&_tr_nonpar_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 66},
    {&_tr_nonpar_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 68},
    {&_tr_nonpar_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 3, 70},
    {&_tr_nonpar_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 72},
    {&_tr_nonpar_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 77},
    {&_tr_nonpar_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 78},
    {&_tr_nonpar_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 79},
    {&_tr_nonpar_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 80},
    {&_tr_nonpar_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 82},
    {&_tr_nonpar_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 83},
    {&_tr_nonpar_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 84},
    {&_tr_nonpar_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 85},
    {&_tr_nonpar_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 87},
    {&_tr_nonpar_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 88},
    {&_tr_nonpar_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 89},
    {&_tr_nonpar_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 90},
    {&_tr_nonpar_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 95},
    {&_tr_nonpar_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 97},
    {&_tr_nonpar_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 99},
    {&_tr_nonpar_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 101},
    {&_tr_nonpar_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 103},
    {&_tr_nonpar_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 105},
    {&_tr_nonpar_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 107},
    {&_tr_nonpar_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 109},
    {&_tr_nonpar_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 111},
    {&_tr_nonpar_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 113},
    {&_tr_par_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 16, 116},
    {&_tr_par_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 118},
    {&_tr_par_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 120},
    {&_tr_par_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 122},
    {&_tr_par_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 124},
    {&_tr_par_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 3, 126},
    {&_tr_par_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 128},
    {&_tr_par_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 133},
    {&_tr_par_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 134},
    {&_tr_par_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 135},
    {&_tr_par_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 136},
    {&_tr_par_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 138},
    {&_tr_par_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 139},
    {&_tr_par_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 140},
    {&_tr_par_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 141},
    {&_tr_par_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 143},
    {&_tr_par_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 144},
    {&_tr_par_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 145},
    {&_tr_par_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 146},
    {&_tr_par_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 151},
    {&_tr_par_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 153},
    {&_tr_par_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 155},
    {&_tr_par_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 157},
    {&_tr_par_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 159},
    {&_tr_par_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 161},
    {&_tr_par_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 163},
    {&_tr_par_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 165},
    {&_tr_par_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 167},
    {&_tr_par_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 169},
    {&_tr_par_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 16, 172},
    {&_tr_par_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 174},
    {&_tr_par_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 176},
    {&_tr_par_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 178},
    {&_tr_par_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 180},
    {&_tr_par_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 3, 182},
    {&_tr_par_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 184},
    {&_tr_par_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 189},
    {&_tr_par_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 190},
    {&_tr_par_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 191},
    {&_tr_par_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 192},
    {&_tr_par_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 194},
    {&_tr_par_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 195},
    {&_tr_par_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 196},
    {&_tr_par_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 197},
    {&_tr_par_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 199},
    {&_tr_par_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 200},
    {&_tr_par_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 201},
    {&_tr_par_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 202},
    {&_tr_par_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 207},
    {&_tr_par_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 209},
    {&_tr_par_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 211},
    {&_tr_par_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 213},
    {&_tr_par_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 215},
    {&_tr_par_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 217},
    {&_tr_par_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 219},
    {&_tr_par_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 221},
    {&_tr_par_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 223},
    {&_tr_par_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 225},
    {&_tr_par_over_be_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 16, 228},
    {&_tr_par_over_be_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 230},
    {&_tr_par_over_be_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 232},
    {&_tr_par_over_be_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 234},
    {&_tr_par_over_be_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 236},
    {&_tr_par_over_be_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 3, 238},
    {&_tr_par_over_be_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 4, 240},
    {&_tr_par_over_be_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 245},
    {&_tr_par_over_be_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 246},
    {&_tr_par_over_be_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 247},
    {&_tr_par_over_be_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 248},
    {&_tr_par_over_be_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 250},
    {&_tr_par_over_be_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 251},
    {&_tr_par_over_be_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 252},
    {&_tr_par_over_be_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 253},
    {&_tr_par_over_be_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 255},
    {&_tr_par_over_be_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 256},
    {&_tr_par_over_be_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 257},
    {&_tr_par_over_be_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 258},
    {&_tr_par_over_be_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 263},
    {&_tr_par_over_be_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 265},
    {&_tr_par_over_be_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 267},
    {&_tr_par_over_be_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 269},
    {&_tr_par_over_be_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 271},
    {&_tr_par_over_be_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 273},
    {&_tr_par_over_be_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 275},
    {&_tr_par_over_be_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 277},
    {&_tr_par_over_be_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 279},
    {&_tr_par_over_be_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 281}
};
static const uint32 _each__register__in__nonpar_nonover UNUSED = 0;
static const uint32 _each__register__in__nonpar_over UNUSED = 20;
static const uint32 _each__register__in__par_nonover UNUSED = 40;
static const uint32 _each__register__in__par_over UNUSED = 60;
static const uint32 _each__register__in__par_over_be UNUSED = 80;
static const uint32 _each__register__in__sort_test UNUSED = 100;
static const _vtable_list_t _each__register[101] UNUSED = {
    {&_tr_nonpar_nonover_a1____implicit__init_val_hard_reset__register._register, 16, 5},
    {&_tr_nonpar_nonover_a2____implicit__init_val_hard_reset__register._register, 4, 7},
    {&_tr_nonpar_nonover_a3____implicit__init_val_hard_reset__register._register, 4, 9},
    {&_tr_nonpar_nonover_a4____implicit__init_val_hard_reset__register._register, 4, 11},
    {&_tr_nonpar_nonover_a5____implicit__init_val_hard_reset__register._register, 4, 13},
    {&_tr_nonpar_nonover_a6____implicit__init_val_hard_reset__register._register, 3, 15},
    {&_tr_nonpar_nonover_a7____implicit__init_val_hard_reset__register._register, 4, 17},
    {&_tr_nonpar_nonover_r1____implicit__init_val_hard_reset__register._register, 1, 25},
    {&_tr_nonpar_nonover_r2____implicit__init_val_hard_reset__register._register, 1, 30},
    {&_tr_nonpar_nonover_r3____implicit__init_val_hard_reset__register._register, 1, 35},
    {&_tr_nonpar_nonover_s1____implicit__init_val_hard_reset__register._register, 1, 40},
    {&_tr_nonpar_nonover_s2____implicit__init_val_hard_reset__register._register, 1, 42},
    {&_tr_nonpar_nonover_s3____implicit__init_val_hard_reset__register._register, 1, 44},
    {&_tr_nonpar_nonover_s4____implicit__init_val_hard_reset__register._register, 1, 46},
    {&_tr_nonpar_nonover_s5____implicit__init_val_hard_reset__register._register, 1, 48},
    {&_tr_nonpar_nonover_s6____implicit__init_val_hard_reset__register._register, 1, 50},
    {&_tr_nonpar_nonover_s7____implicit__init_val_hard_reset__register._register, 1, 52},
    {&_tr_nonpar_nonover_s8____implicit__init_val_hard_reset__register._register, 1, 54},
    {&_tr_nonpar_nonover_x1____implicit__init_val_hard_reset__register._register, 1, 56},
    {&_tr_nonpar_nonover_x2____implicit__init_val_hard_reset__register._register, 1, 58},
    {&_tr_nonpar_over_a1____implicit__init_val_hard_reset__register._register, 16, 61},
    {&_tr_nonpar_over_a2____implicit__init_val_hard_reset__register._register, 4, 63},
    {&_tr_nonpar_over_a3____implicit__init_val_hard_reset__register._register, 4, 65},
    {&_tr_nonpar_over_a4____implicit__init_val_hard_reset__register._register, 4, 67},
    {&_tr_nonpar_over_a5____implicit__init_val_hard_reset__register._register, 4, 69},
    {&_tr_nonpar_over_a6____implicit__init_val_hard_reset__register._register, 3, 71},
    {&_tr_nonpar_over_a7____implicit__init_val_hard_reset__register._register, 4, 73},
    {&_tr_nonpar_over_r1____implicit__init_val_hard_reset__register._register, 1, 81},
    {&_tr_nonpar_over_r2____implicit__init_val_hard_reset__register._register, 1, 86},
    {&_tr_nonpar_over_r3____implicit__init_val_hard_reset__register._register, 1, 91},
    {&_tr_nonpar_over_s1____implicit__init_val_hard_reset__register._register, 1, 96},
    {&_tr_nonpar_over_s2____implicit__init_val_hard_reset__register._register, 1, 98},
    {&_tr_nonpar_over_s3____implicit__init_val_hard_reset__register._register, 1, 100},
    {&_tr_nonpar_over_s4____implicit__init_val_hard_reset__register._register, 1, 102},
    {&_tr_nonpar_over_s5____implicit__init_val_hard_reset__register._register, 1, 104},
    {&_tr_nonpar_over_s6____implicit__init_val_hard_reset__register._register, 1, 106},
    {&_tr_nonpar_over_s7____implicit__init_val_hard_reset__register._register, 1, 108},
    {&_tr_nonpar_over_s8____implicit__init_val_hard_reset__register._register, 1, 110},
    {&_tr_nonpar_over_x1____implicit__init_val_hard_reset__register._register, 1, 112},
    {&_tr_nonpar_over_x2____implicit__init_val_hard_reset__register._register, 1, 114},
    {&_tr_par_nonover_a1____implicit__init_val_hard_reset__register._register, 16, 117},
    {&_tr_par_nonover_a2____implicit__init_val_hard_reset__register._register, 4, 119},
    {&_tr_par_nonover_a3____implicit__init_val_hard_reset__register._register, 4, 121},
    {&_tr_par_nonover_a4____implicit__init_val_hard_reset__register._register, 4, 123},
    {&_tr_par_nonover_a5____implicit__init_val_hard_reset__register._register, 4, 125},
    {&_tr_par_nonover_a6____implicit__init_val_hard_reset__register._register, 3, 127},
    {&_tr_par_nonover_a7____implicit__init_val_hard_reset__register._register, 4, 129},
    {&_tr_par_nonover_r1____implicit__init_val_hard_reset__register._register, 1, 137},
    {&_tr_par_nonover_r2____implicit__init_val_hard_reset__register._register, 1, 142},
    {&_tr_par_nonover_r3____implicit__init_val_hard_reset__register._register, 1, 147},
    {&_tr_par_nonover_s1____implicit__init_val_hard_reset__register._register, 1, 152},
    {&_tr_par_nonover_s2____implicit__init_val_hard_reset__register._register, 1, 154},
    {&_tr_par_nonover_s3____implicit__init_val_hard_reset__register._register, 1, 156},
    {&_tr_par_nonover_s4____implicit__init_val_hard_reset__register._register, 1, 158},
    {&_tr_par_nonover_s5____implicit__init_val_hard_reset__register._register, 1, 160},
    {&_tr_par_nonover_s6____implicit__init_val_hard_reset__register._register, 1, 162},
    {&_tr_par_nonover_s7____implicit__init_val_hard_reset__register._register, 1, 164},
    {&_tr_par_nonover_s8____implicit__init_val_hard_reset__register._register, 1, 166},
    {&_tr_par_nonover_x1____implicit__init_val_hard_reset__register._register, 1, 168},
    {&_tr_par_nonover_x2____implicit__init_val_hard_reset__register._register, 1, 170},
    {&_tr_par_over_a1____implicit__init_val_hard_reset__register._register, 16, 173},
    {&_tr_par_over_a2____implicit__init_val_hard_reset__register._register, 4, 175},
    {&_tr_par_over_a3____implicit__init_val_hard_reset__register._register, 4, 177},
    {&_tr_par_over_a4____implicit__init_val_hard_reset__register._register, 4, 179},
    {&_tr_par_over_a5____implicit__init_val_hard_reset__register._register, 4, 181},
    {&_tr_par_over_a6____implicit__init_val_hard_reset__register._register, 3, 183},
    {&_tr_par_over_a7____implicit__init_val_hard_reset__register._register, 4, 185},
    {&_tr_par_over_r1____implicit__init_val_hard_reset__register._register, 1, 193},
    {&_tr_par_over_r2____implicit__init_val_hard_reset__register._register, 1, 198},
    {&_tr_par_over_r3____implicit__init_val_hard_reset__register._register, 1, 203},
    {&_tr_par_over_s1____implicit__init_val_hard_reset__register._register, 1, 208},
    {&_tr_par_over_s2____implicit__init_val_hard_reset__register._register, 1, 210},
    {&_tr_par_over_s3____implicit__init_val_hard_reset__register._register, 1, 212},
    {&_tr_par_over_s4____implicit__init_val_hard_reset__register._register, 1, 214},
    {&_tr_par_over_s5____implicit__init_val_hard_reset__register._register, 1, 216},
    {&_tr_par_over_s6____implicit__init_val_hard_reset__register._register, 1, 218},
    {&_tr_par_over_s7____implicit__init_val_hard_reset__register._register, 1, 220},
    {&_tr_par_over_s8____implicit__init_val_hard_reset__register._register, 1, 222},
    {&_tr_par_over_x1____implicit__init_val_hard_reset__register._register, 1, 224},
    {&_tr_par_over_x2____implicit__init_val_hard_reset__register._register, 1, 226},
    {&_tr_par_over_be_a1____implicit__init_val_hard_reset__register._register, 16, 229},
    {&_tr_par_over_be_a2____implicit__init_val_hard_reset__register._register, 4, 231},
    {&_tr_par_over_be_a3____implicit__init_val_hard_reset__register._register, 4, 233},
    {&_tr_par_over_be_a4____implicit__init_val_hard_reset__register._register, 4, 235},
    {&_tr_par_over_be_a5____implicit__init_val_hard_reset__register._register, 4, 237},
    {&_tr_par_over_be_a6____implicit__init_val_hard_reset__register._register, 3, 239},
    {&_tr_par_over_be_a7____implicit__init_val_hard_reset__register._register, 4, 241},
    {&_tr_par_over_be_r1____implicit__init_val_hard_reset__register._register, 1, 249},
    {&_tr_par_over_be_r2____implicit__init_val_hard_reset__register._register, 1, 254},
    {&_tr_par_over_be_r3____implicit__init_val_hard_reset__register._register, 1, 259},
    {&_tr_par_over_be_s1____implicit__init_val_hard_reset__register._register, 1, 264},
    {&_tr_par_over_be_s2____implicit__init_val_hard_reset__register._register, 1, 266},
    {&_tr_par_over_be_s3____implicit__init_val_hard_reset__register._register, 1, 268},
    {&_tr_par_over_be_s4____implicit__init_val_hard_reset__register._register, 1, 270},
    {&_tr_par_over_be_s5____implicit__init_val_hard_reset__register._register, 1, 272},
    {&_tr_par_over_be_s6____implicit__init_val_hard_reset__register._register, 1, 274},
    {&_tr_par_over_be_s7____implicit__init_val_hard_reset__register._register, 1, 276},
    {&_tr_par_over_be_s8____implicit__init_val_hard_reset__register._register, 1, 278},
    {&_tr_par_over_be_x1____implicit__init_val_hard_reset__register._register, 1, 280},
    {&_tr_par_over_be_x2____implicit__init_val_hard_reset__register._register, 1, 282},
    {&_tr_sort_test_r____implicit__init_val_hard_reset__register._register, 129, 287}
};
static const uint32 _each__field__in__nonpar_nonover_a1 UNUSED = 0;
static const uint32 _each__field__in__nonpar_nonover_a2 UNUSED = 1;
static const uint32 _each__field__in__nonpar_nonover_a3 UNUSED = 2;
static const uint32 _each__field__in__nonpar_nonover_a4 UNUSED = 3;
static const uint32 _each__field__in__nonpar_nonover_a5 UNUSED = 4;
static const uint32 _each__field__in__nonpar_nonover_a6 UNUSED = 5;
static const uint32 _each__field__in__nonpar_nonover_a7 UNUSED = 6;
static const uint32 _each__field__in__nonpar_nonover_r1 UNUSED = 7;
static const uint32 _each__field__in__nonpar_nonover_r2 UNUSED = 11;
static const uint32 _each__field__in__nonpar_nonover_r3 UNUSED = 15;
static const uint32 _each__field__in__nonpar_nonover_s1 UNUSED = 19;
static const uint32 _each__field__in__nonpar_nonover_s2 UNUSED = 20;
static const uint32 _each__field__in__nonpar_nonover_s3 UNUSED = 21;
static const uint32 _each__field__in__nonpar_nonover_s4 UNUSED = 22;
static const uint32 _each__field__in__nonpar_nonover_s5 UNUSED = 23;
static const uint32 _each__field__in__nonpar_nonover_s6 UNUSED = 24;
static const uint32 _each__field__in__nonpar_nonover_s7 UNUSED = 25;
static const uint32 _each__field__in__nonpar_nonover_s8 UNUSED = 26;
static const uint32 _each__field__in__nonpar_nonover_x1 UNUSED = 27;
static const uint32 _each__field__in__nonpar_nonover_x2 UNUSED = 28;
static const uint32 _each__field__in__nonpar_over_a1 UNUSED = 29;
static const uint32 _each__field__in__nonpar_over_a2 UNUSED = 30;
static const uint32 _each__field__in__nonpar_over_a3 UNUSED = 31;
static const uint32 _each__field__in__nonpar_over_a4 UNUSED = 32;
static const uint32 _each__field__in__nonpar_over_a5 UNUSED = 33;
static const uint32 _each__field__in__nonpar_over_a6 UNUSED = 34;
static const uint32 _each__field__in__nonpar_over_a7 UNUSED = 35;
static const uint32 _each__field__in__nonpar_over_r1 UNUSED = 36;
static const uint32 _each__field__in__nonpar_over_r2 UNUSED = 40;
static const uint32 _each__field__in__nonpar_over_r3 UNUSED = 44;
static const uint32 _each__field__in__nonpar_over_s1 UNUSED = 48;
static const uint32 _each__field__in__nonpar_over_s2 UNUSED = 49;
static const uint32 _each__field__in__nonpar_over_s3 UNUSED = 50;
static const uint32 _each__field__in__nonpar_over_s4 UNUSED = 51;
static const uint32 _each__field__in__nonpar_over_s5 UNUSED = 52;
static const uint32 _each__field__in__nonpar_over_s6 UNUSED = 53;
static const uint32 _each__field__in__nonpar_over_s7 UNUSED = 54;
static const uint32 _each__field__in__nonpar_over_s8 UNUSED = 55;
static const uint32 _each__field__in__nonpar_over_x1 UNUSED = 56;
static const uint32 _each__field__in__nonpar_over_x2 UNUSED = 57;
static const uint32 _each__field__in__par_nonover_a1 UNUSED = 58;
static const uint32 _each__field__in__par_nonover_a2 UNUSED = 59;
static const uint32 _each__field__in__par_nonover_a3 UNUSED = 60;
static const uint32 _each__field__in__par_nonover_a4 UNUSED = 61;
static const uint32 _each__field__in__par_nonover_a5 UNUSED = 62;
static const uint32 _each__field__in__par_nonover_a6 UNUSED = 63;
static const uint32 _each__field__in__par_nonover_a7 UNUSED = 64;
static const uint32 _each__field__in__par_nonover_r1 UNUSED = 65;
static const uint32 _each__field__in__par_nonover_r2 UNUSED = 69;
static const uint32 _each__field__in__par_nonover_r3 UNUSED = 73;
static const uint32 _each__field__in__par_nonover_s1 UNUSED = 77;
static const uint32 _each__field__in__par_nonover_s2 UNUSED = 78;
static const uint32 _each__field__in__par_nonover_s3 UNUSED = 79;
static const uint32 _each__field__in__par_nonover_s4 UNUSED = 80;
static const uint32 _each__field__in__par_nonover_s5 UNUSED = 81;
static const uint32 _each__field__in__par_nonover_s6 UNUSED = 82;
static const uint32 _each__field__in__par_nonover_s7 UNUSED = 83;
static const uint32 _each__field__in__par_nonover_s8 UNUSED = 84;
static const uint32 _each__field__in__par_nonover_x1 UNUSED = 85;
static const uint32 _each__field__in__par_nonover_x2 UNUSED = 86;
static const uint32 _each__field__in__par_over_a1 UNUSED = 87;
static const uint32 _each__field__in__par_over_a2 UNUSED = 88;
static const uint32 _each__field__in__par_over_a3 UNUSED = 89;
static const uint32 _each__field__in__par_over_a4 UNUSED = 90;
static const uint32 _each__field__in__par_over_a5 UNUSED = 91;
static const uint32 _each__field__in__par_over_a6 UNUSED = 92;
static const uint32 _each__field__in__par_over_a7 UNUSED = 93;
static const uint32 _each__field__in__par_over_r1 UNUSED = 94;
static const uint32 _each__field__in__par_over_r2 UNUSED = 98;
static const uint32 _each__field__in__par_over_r3 UNUSED = 102;
static const uint32 _each__field__in__par_over_s1 UNUSED = 106;
static const uint32 _each__field__in__par_over_s2 UNUSED = 107;
static const uint32 _each__field__in__par_over_s3 UNUSED = 108;
static const uint32 _each__field__in__par_over_s4 UNUSED = 109;
static const uint32 _each__field__in__par_over_s5 UNUSED = 110;
static const uint32 _each__field__in__par_over_s6 UNUSED = 111;
static const uint32 _each__field__in__par_over_s7 UNUSED = 112;
static const uint32 _each__field__in__par_over_s8 UNUSED = 113;
static const uint32 _each__field__in__par_over_x1 UNUSED = 114;
static const uint32 _each__field__in__par_over_x2 UNUSED = 115;
static const uint32 _each__field__in__par_over_be_a1 UNUSED = 116;
static const uint32 _each__field__in__par_over_be_a2 UNUSED = 117;
static const uint32 _each__field__in__par_over_be_a3 UNUSED = 118;
static const uint32 _each__field__in__par_over_be_a4 UNUSED = 119;
static const uint32 _each__field__in__par_over_be_a5 UNUSED = 120;
static const uint32 _each__field__in__par_over_be_a6 UNUSED = 121;
static const uint32 _each__field__in__par_over_be_a7 UNUSED = 122;
static const uint32 _each__field__in__par_over_be_r1 UNUSED = 123;
static const uint32 _each__field__in__par_over_be_r2 UNUSED = 127;
static const uint32 _each__field__in__par_over_be_r3 UNUSED = 131;
static const uint32 _each__field__in__par_over_be_s1 UNUSED = 135;
static const uint32 _each__field__in__par_over_be_s2 UNUSED = 136;
static const uint32 _each__field__in__par_over_be_s3 UNUSED = 137;
static const uint32 _each__field__in__par_over_be_s4 UNUSED = 138;
static const uint32 _each__field__in__par_over_be_s5 UNUSED = 139;
static const uint32 _each__field__in__par_over_be_s6 UNUSED = 140;
static const uint32 _each__field__in__par_over_be_s7 UNUSED = 141;
static const uint32 _each__field__in__par_over_be_s8 UNUSED = 142;
static const uint32 _each__field__in__par_over_be_x1 UNUSED = 143;
static const uint32 _each__field__in__par_over_be_x2 UNUSED = 144;
static const _vtable_list_t _each__field[145] UNUSED = {
    {&_tr_nonpar_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 16, 4},
    {&_tr_nonpar_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 6},
    {&_tr_nonpar_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 8},
    {&_tr_nonpar_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 10},
    {&_tr_nonpar_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 12},
    {&_tr_nonpar_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 3, 14},
    {&_tr_nonpar_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 16},
    {&_tr_nonpar_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 21},
    {&_tr_nonpar_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 22},
    {&_tr_nonpar_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 23},
    {&_tr_nonpar_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 24},
    {&_tr_nonpar_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 26},
    {&_tr_nonpar_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 27},
    {&_tr_nonpar_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 28},
    {&_tr_nonpar_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 29},
    {&_tr_nonpar_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 31},
    {&_tr_nonpar_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 32},
    {&_tr_nonpar_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 33},
    {&_tr_nonpar_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 34},
    {&_tr_nonpar_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 39},
    {&_tr_nonpar_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 41},
    {&_tr_nonpar_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 43},
    {&_tr_nonpar_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 45},
    {&_tr_nonpar_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 47},
    {&_tr_nonpar_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 49},
    {&_tr_nonpar_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 51},
    {&_tr_nonpar_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 53},
    {&_tr_nonpar_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 55},
    {&_tr_nonpar_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 57},
    {&_tr_nonpar_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 16, 60},
    {&_tr_nonpar_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 62},
    {&_tr_nonpar_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 64},
    {&_tr_nonpar_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 66},
    {&_tr_nonpar_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 68},
    {&_tr_nonpar_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 3, 70},
    {&_tr_nonpar_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 72},
    {&_tr_nonpar_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 77},
    {&_tr_nonpar_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 78},
    {&_tr_nonpar_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 79},
    {&_tr_nonpar_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 80},
    {&_tr_nonpar_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 82},
    {&_tr_nonpar_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 83},
    {&_tr_nonpar_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 84},
    {&_tr_nonpar_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 85},
    {&_tr_nonpar_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 87},
    {&_tr_nonpar_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 88},
    {&_tr_nonpar_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 89},
    {&_tr_nonpar_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 90},
    {&_tr_nonpar_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 95},
    {&_tr_nonpar_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 97},
    {&_tr_nonpar_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 99},
    {&_tr_nonpar_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 101},
    {&_tr_nonpar_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 103},
    {&_tr_nonpar_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 105},
    {&_tr_nonpar_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 107},
    {&_tr_nonpar_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 109},
    {&_tr_nonpar_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 111},
    {&_tr_nonpar_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 113},
    {&_tr_par_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 16, 116},
    {&_tr_par_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 118},
    {&_tr_par_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 120},
    {&_tr_par_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 122},
    {&_tr_par_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 124},
    {&_tr_par_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 3, 126},
    {&_tr_par_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 128},
    {&_tr_par_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 133},
    {&_tr_par_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 134},
    {&_tr_par_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 135},
    {&_tr_par_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 136},
    {&_tr_par_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 138},
    {&_tr_par_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 139},
    {&_tr_par_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 140},
    {&_tr_par_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 141},
    {&_tr_par_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 143},
    {&_tr_par_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 144},
    {&_tr_par_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 145},
    {&_tr_par_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 146},
    {&_tr_par_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 151},
    {&_tr_par_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 153},
    {&_tr_par_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 155},
    {&_tr_par_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 157},
    {&_tr_par_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 159},
    {&_tr_par_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 161},
    {&_tr_par_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 163},
    {&_tr_par_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 165},
    {&_tr_par_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 167},
    {&_tr_par_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 169},
    {&_tr_par_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 16, 172},
    {&_tr_par_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 174},
    {&_tr_par_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 176},
    {&_tr_par_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 178},
    {&_tr_par_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 180},
    {&_tr_par_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 3, 182},
    {&_tr_par_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 184},
    {&_tr_par_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 189},
    {&_tr_par_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 190},
    {&_tr_par_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 191},
    {&_tr_par_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 192},
    {&_tr_par_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 194},
    {&_tr_par_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 195},
    {&_tr_par_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 196},
    {&_tr_par_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 197},
    {&_tr_par_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 199},
    {&_tr_par_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 200},
    {&_tr_par_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 201},
    {&_tr_par_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 202},
    {&_tr_par_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 207},
    {&_tr_par_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 209},
    {&_tr_par_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 211},
    {&_tr_par_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 213},
    {&_tr_par_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 215},
    {&_tr_par_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 217},
    {&_tr_par_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 219},
    {&_tr_par_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 221},
    {&_tr_par_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 223},
    {&_tr_par_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 225},
    {&_tr_par_over_be_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 16, 228},
    {&_tr_par_over_be_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 230},
    {&_tr_par_over_be_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 232},
    {&_tr_par_over_be_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 234},
    {&_tr_par_over_be_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 236},
    {&_tr_par_over_be_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 3, 238},
    {&_tr_par_over_be_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 4, 240},
    {&_tr_par_over_be_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 245},
    {&_tr_par_over_be_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 246},
    {&_tr_par_over_be_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 247},
    {&_tr_par_over_be_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 248},
    {&_tr_par_over_be_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 250},
    {&_tr_par_over_be_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 251},
    {&_tr_par_over_be_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 252},
    {&_tr_par_over_be_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 253},
    {&_tr_par_over_be_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 255},
    {&_tr_par_over_be_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 256},
    {&_tr_par_over_be_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 257},
    {&_tr_par_over_be_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 258},
    {&_tr_par_over_be_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 263},
    {&_tr_par_over_be_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 265},
    {&_tr_par_over_be_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 267},
    {&_tr_par_over_be_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 269},
    {&_tr_par_over_be_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 271},
    {&_tr_par_over_be_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 273},
    {&_tr_par_over_be_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 275},
    {&_tr_par_over_be_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 277},
    {&_tr_par_over_be_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 279},
    {&_tr_par_over_be_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write.field, 1, 281}
};
static const _vtable_list_t *const _each___get_field UNUSED = NULL;
static const _vtable_list_t *const _each___set_field UNUSED = NULL;
static const uint32 _each___read_field__in__nonpar_nonover_a1 UNUSED = 0;
static const uint32 _each___read_field__in__nonpar_nonover_a2 UNUSED = 1;
static const uint32 _each___read_field__in__nonpar_nonover_a3 UNUSED = 2;
static const uint32 _each___read_field__in__nonpar_nonover_a4 UNUSED = 3;
static const uint32 _each___read_field__in__nonpar_nonover_a5 UNUSED = 4;
static const uint32 _each___read_field__in__nonpar_nonover_a6 UNUSED = 5;
static const uint32 _each___read_field__in__nonpar_nonover_a7 UNUSED = 6;
static const uint32 _each___read_field__in__nonpar_nonover_r1 UNUSED = 7;
static const uint32 _each___read_field__in__nonpar_nonover_r2 UNUSED = 11;
static const uint32 _each___read_field__in__nonpar_nonover_r3 UNUSED = 15;
static const uint32 _each___read_field__in__nonpar_nonover_s1 UNUSED = 19;
static const uint32 _each___read_field__in__nonpar_nonover_s2 UNUSED = 20;
static const uint32 _each___read_field__in__nonpar_nonover_s3 UNUSED = 21;
static const uint32 _each___read_field__in__nonpar_nonover_s4 UNUSED = 22;
static const uint32 _each___read_field__in__nonpar_nonover_s5 UNUSED = 23;
static const uint32 _each___read_field__in__nonpar_nonover_s6 UNUSED = 24;
static const uint32 _each___read_field__in__nonpar_nonover_s7 UNUSED = 25;
static const uint32 _each___read_field__in__nonpar_nonover_s8 UNUSED = 26;
static const uint32 _each___read_field__in__nonpar_nonover_x1 UNUSED = 27;
static const uint32 _each___read_field__in__nonpar_nonover_x2 UNUSED = 28;
static const uint32 _each___read_field__in__nonpar_over_a1 UNUSED = 29;
static const uint32 _each___read_field__in__nonpar_over_a2 UNUSED = 30;
static const uint32 _each___read_field__in__nonpar_over_a3 UNUSED = 31;
static const uint32 _each___read_field__in__nonpar_over_a4 UNUSED = 32;
static const uint32 _each___read_field__in__nonpar_over_a5 UNUSED = 33;
static const uint32 _each___read_field__in__nonpar_over_a6 UNUSED = 34;
static const uint32 _each___read_field__in__nonpar_over_a7 UNUSED = 35;
static const uint32 _each___read_field__in__nonpar_over_r1 UNUSED = 36;
static const uint32 _each___read_field__in__nonpar_over_r2 UNUSED = 40;
static const uint32 _each___read_field__in__nonpar_over_r3 UNUSED = 44;
static const uint32 _each___read_field__in__nonpar_over_s1 UNUSED = 48;
static const uint32 _each___read_field__in__nonpar_over_s2 UNUSED = 49;
static const uint32 _each___read_field__in__nonpar_over_s3 UNUSED = 50;
static const uint32 _each___read_field__in__nonpar_over_s4 UNUSED = 51;
static const uint32 _each___read_field__in__nonpar_over_s5 UNUSED = 52;
static const uint32 _each___read_field__in__nonpar_over_s6 UNUSED = 53;
static const uint32 _each___read_field__in__nonpar_over_s7 UNUSED = 54;
static const uint32 _each___read_field__in__nonpar_over_s8 UNUSED = 55;
static const uint32 _each___read_field__in__nonpar_over_x1 UNUSED = 56;
static const uint32 _each___read_field__in__nonpar_over_x2 UNUSED = 57;
static const uint32 _each___read_field__in__par_nonover_a1 UNUSED = 58;
static const uint32 _each___read_field__in__par_nonover_a2 UNUSED = 59;
static const uint32 _each___read_field__in__par_nonover_a3 UNUSED = 60;
static const uint32 _each___read_field__in__par_nonover_a4 UNUSED = 61;
static const uint32 _each___read_field__in__par_nonover_a5 UNUSED = 62;
static const uint32 _each___read_field__in__par_nonover_a6 UNUSED = 63;
static const uint32 _each___read_field__in__par_nonover_a7 UNUSED = 64;
static const uint32 _each___read_field__in__par_nonover_r1 UNUSED = 65;
static const uint32 _each___read_field__in__par_nonover_r2 UNUSED = 69;
static const uint32 _each___read_field__in__par_nonover_r3 UNUSED = 73;
static const uint32 _each___read_field__in__par_nonover_s1 UNUSED = 77;
static const uint32 _each___read_field__in__par_nonover_s2 UNUSED = 78;
static const uint32 _each___read_field__in__par_nonover_s3 UNUSED = 79;
static const uint32 _each___read_field__in__par_nonover_s4 UNUSED = 80;
static const uint32 _each___read_field__in__par_nonover_s5 UNUSED = 81;
static const uint32 _each___read_field__in__par_nonover_s6 UNUSED = 82;
static const uint32 _each___read_field__in__par_nonover_s7 UNUSED = 83;
static const uint32 _each___read_field__in__par_nonover_s8 UNUSED = 84;
static const uint32 _each___read_field__in__par_nonover_x1 UNUSED = 85;
static const uint32 _each___read_field__in__par_nonover_x2 UNUSED = 86;
static const uint32 _each___read_field__in__par_over_a1 UNUSED = 87;
static const uint32 _each___read_field__in__par_over_a2 UNUSED = 88;
static const uint32 _each___read_field__in__par_over_a3 UNUSED = 89;
static const uint32 _each___read_field__in__par_over_a4 UNUSED = 90;
static const uint32 _each___read_field__in__par_over_a5 UNUSED = 91;
static const uint32 _each___read_field__in__par_over_a6 UNUSED = 92;
static const uint32 _each___read_field__in__par_over_a7 UNUSED = 93;
static const uint32 _each___read_field__in__par_over_r1 UNUSED = 94;
static const uint32 _each___read_field__in__par_over_r2 UNUSED = 98;
static const uint32 _each___read_field__in__par_over_r3 UNUSED = 102;
static const uint32 _each___read_field__in__par_over_s1 UNUSED = 106;
static const uint32 _each___read_field__in__par_over_s2 UNUSED = 107;
static const uint32 _each___read_field__in__par_over_s3 UNUSED = 108;
static const uint32 _each___read_field__in__par_over_s4 UNUSED = 109;
static const uint32 _each___read_field__in__par_over_s5 UNUSED = 110;
static const uint32 _each___read_field__in__par_over_s6 UNUSED = 111;
static const uint32 _each___read_field__in__par_over_s7 UNUSED = 112;
static const uint32 _each___read_field__in__par_over_s8 UNUSED = 113;
static const uint32 _each___read_field__in__par_over_x1 UNUSED = 114;
static const uint32 _each___read_field__in__par_over_x2 UNUSED = 115;
static const uint32 _each___read_field__in__par_over_be_a1 UNUSED = 116;
static const uint32 _each___read_field__in__par_over_be_a2 UNUSED = 117;
static const uint32 _each___read_field__in__par_over_be_a3 UNUSED = 118;
static const uint32 _each___read_field__in__par_over_be_a4 UNUSED = 119;
static const uint32 _each___read_field__in__par_over_be_a5 UNUSED = 120;
static const uint32 _each___read_field__in__par_over_be_a6 UNUSED = 121;
static const uint32 _each___read_field__in__par_over_be_a7 UNUSED = 122;
static const uint32 _each___read_field__in__par_over_be_r1 UNUSED = 123;
static const uint32 _each___read_field__in__par_over_be_r2 UNUSED = 127;
static const uint32 _each___read_field__in__par_over_be_r3 UNUSED = 131;
static const uint32 _each___read_field__in__par_over_be_s1 UNUSED = 135;
static const uint32 _each___read_field__in__par_over_be_s2 UNUSED = 136;
static const uint32 _each___read_field__in__par_over_be_s3 UNUSED = 137;
static const uint32 _each___read_field__in__par_over_be_s4 UNUSED = 138;
static const uint32 _each___read_field__in__par_over_be_s5 UNUSED = 139;
static const uint32 _each___read_field__in__par_over_be_s6 UNUSED = 140;
static const uint32 _each___read_field__in__par_over_be_s7 UNUSED = 141;
static const uint32 _each___read_field__in__par_over_be_s8 UNUSED = 142;
static const uint32 _each___read_field__in__par_over_be_x1 UNUSED = 143;
static const uint32 _each___read_field__in__par_over_be_x2 UNUSED = 144;
static const _vtable_list_t _each___read_field[145] UNUSED = {
    {&_tr_nonpar_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 16, 4},
    {&_tr_nonpar_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 6},
    {&_tr_nonpar_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 8},
    {&_tr_nonpar_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 10},
    {&_tr_nonpar_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 12},
    {&_tr_nonpar_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 3, 14},
    {&_tr_nonpar_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 16},
    {&_tr_nonpar_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 21},
    {&_tr_nonpar_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 22},
    {&_tr_nonpar_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 23},
    {&_tr_nonpar_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 24},
    {&_tr_nonpar_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 26},
    {&_tr_nonpar_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 27},
    {&_tr_nonpar_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 28},
    {&_tr_nonpar_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 29},
    {&_tr_nonpar_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 31},
    {&_tr_nonpar_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 32},
    {&_tr_nonpar_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 33},
    {&_tr_nonpar_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 34},
    {&_tr_nonpar_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 39},
    {&_tr_nonpar_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 41},
    {&_tr_nonpar_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 43},
    {&_tr_nonpar_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 45},
    {&_tr_nonpar_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 47},
    {&_tr_nonpar_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 49},
    {&_tr_nonpar_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 51},
    {&_tr_nonpar_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 53},
    {&_tr_nonpar_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 55},
    {&_tr_nonpar_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 57},
    {&_tr_nonpar_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 16, 60},
    {&_tr_nonpar_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 62},
    {&_tr_nonpar_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 64},
    {&_tr_nonpar_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 66},
    {&_tr_nonpar_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 68},
    {&_tr_nonpar_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 3, 70},
    {&_tr_nonpar_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 72},
    {&_tr_nonpar_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 77},
    {&_tr_nonpar_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 78},
    {&_tr_nonpar_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 79},
    {&_tr_nonpar_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 80},
    {&_tr_nonpar_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 82},
    {&_tr_nonpar_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 83},
    {&_tr_nonpar_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 84},
    {&_tr_nonpar_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 85},
    {&_tr_nonpar_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 87},
    {&_tr_nonpar_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 88},
    {&_tr_nonpar_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 89},
    {&_tr_nonpar_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 90},
    {&_tr_nonpar_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 95},
    {&_tr_nonpar_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 97},
    {&_tr_nonpar_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 99},
    {&_tr_nonpar_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 101},
    {&_tr_nonpar_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 103},
    {&_tr_nonpar_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 105},
    {&_tr_nonpar_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 107},
    {&_tr_nonpar_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 109},
    {&_tr_nonpar_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 111},
    {&_tr_nonpar_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 113},
    {&_tr_par_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 16, 116},
    {&_tr_par_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 118},
    {&_tr_par_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 120},
    {&_tr_par_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 122},
    {&_tr_par_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 124},
    {&_tr_par_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 3, 126},
    {&_tr_par_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 128},
    {&_tr_par_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 133},
    {&_tr_par_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 134},
    {&_tr_par_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 135},
    {&_tr_par_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 136},
    {&_tr_par_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 138},
    {&_tr_par_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 139},
    {&_tr_par_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 140},
    {&_tr_par_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 141},
    {&_tr_par_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 143},
    {&_tr_par_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 144},
    {&_tr_par_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 145},
    {&_tr_par_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 146},
    {&_tr_par_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 151},
    {&_tr_par_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 153},
    {&_tr_par_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 155},
    {&_tr_par_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 157},
    {&_tr_par_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 159},
    {&_tr_par_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 161},
    {&_tr_par_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 163},
    {&_tr_par_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 165},
    {&_tr_par_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 167},
    {&_tr_par_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 169},
    {&_tr_par_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 16, 172},
    {&_tr_par_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 174},
    {&_tr_par_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 176},
    {&_tr_par_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 178},
    {&_tr_par_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 180},
    {&_tr_par_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 3, 182},
    {&_tr_par_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 184},
    {&_tr_par_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 189},
    {&_tr_par_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 190},
    {&_tr_par_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 191},
    {&_tr_par_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 192},
    {&_tr_par_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 194},
    {&_tr_par_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 195},
    {&_tr_par_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 196},
    {&_tr_par_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 197},
    {&_tr_par_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 199},
    {&_tr_par_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 200},
    {&_tr_par_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 201},
    {&_tr_par_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 202},
    {&_tr_par_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 207},
    {&_tr_par_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 209},
    {&_tr_par_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 211},
    {&_tr_par_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 213},
    {&_tr_par_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 215},
    {&_tr_par_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 217},
    {&_tr_par_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 219},
    {&_tr_par_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 221},
    {&_tr_par_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 223},
    {&_tr_par_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 225},
    {&_tr_par_over_be_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 16, 228},
    {&_tr_par_over_be_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 230},
    {&_tr_par_over_be_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 232},
    {&_tr_par_over_be_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 234},
    {&_tr_par_over_be_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 236},
    {&_tr_par_over_be_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 3, 238},
    {&_tr_par_over_be_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 4, 240},
    {&_tr_par_over_be_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 245},
    {&_tr_par_over_be_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 246},
    {&_tr_par_over_be_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 247},
    {&_tr_par_over_be_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 248},
    {&_tr_par_over_be_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 250},
    {&_tr_par_over_be_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 251},
    {&_tr_par_over_be_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 252},
    {&_tr_par_over_be_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 253},
    {&_tr_par_over_be_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 255},
    {&_tr_par_over_be_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 256},
    {&_tr_par_over_be_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 257},
    {&_tr_par_over_be_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 258},
    {&_tr_par_over_be_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 263},
    {&_tr_par_over_be_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 265},
    {&_tr_par_over_be_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 267},
    {&_tr_par_over_be_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 269},
    {&_tr_par_over_be_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 271},
    {&_tr_par_over_be_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 273},
    {&_tr_par_over_be_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 275},
    {&_tr_par_over_be_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 277},
    {&_tr_par_over_be_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 279},
    {&_tr_par_over_be_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._read_field, 1, 281}
};
static const uint32 _each___write_field__in__nonpar_nonover_a1 UNUSED = 0;
static const uint32 _each___write_field__in__nonpar_nonover_a2 UNUSED = 1;
static const uint32 _each___write_field__in__nonpar_nonover_a3 UNUSED = 2;
static const uint32 _each___write_field__in__nonpar_nonover_a4 UNUSED = 3;
static const uint32 _each___write_field__in__nonpar_nonover_a5 UNUSED = 4;
static const uint32 _each___write_field__in__nonpar_nonover_a6 UNUSED = 5;
static const uint32 _each___write_field__in__nonpar_nonover_a7 UNUSED = 6;
static const uint32 _each___write_field__in__nonpar_nonover_r1 UNUSED = 7;
static const uint32 _each___write_field__in__nonpar_nonover_r2 UNUSED = 11;
static const uint32 _each___write_field__in__nonpar_nonover_r3 UNUSED = 15;
static const uint32 _each___write_field__in__nonpar_nonover_s1 UNUSED = 19;
static const uint32 _each___write_field__in__nonpar_nonover_s2 UNUSED = 20;
static const uint32 _each___write_field__in__nonpar_nonover_s3 UNUSED = 21;
static const uint32 _each___write_field__in__nonpar_nonover_s4 UNUSED = 22;
static const uint32 _each___write_field__in__nonpar_nonover_s5 UNUSED = 23;
static const uint32 _each___write_field__in__nonpar_nonover_s6 UNUSED = 24;
static const uint32 _each___write_field__in__nonpar_nonover_s7 UNUSED = 25;
static const uint32 _each___write_field__in__nonpar_nonover_s8 UNUSED = 26;
static const uint32 _each___write_field__in__nonpar_nonover_x1 UNUSED = 27;
static const uint32 _each___write_field__in__nonpar_nonover_x2 UNUSED = 28;
static const uint32 _each___write_field__in__nonpar_over_a1 UNUSED = 29;
static const uint32 _each___write_field__in__nonpar_over_a2 UNUSED = 30;
static const uint32 _each___write_field__in__nonpar_over_a3 UNUSED = 31;
static const uint32 _each___write_field__in__nonpar_over_a4 UNUSED = 32;
static const uint32 _each___write_field__in__nonpar_over_a5 UNUSED = 33;
static const uint32 _each___write_field__in__nonpar_over_a6 UNUSED = 34;
static const uint32 _each___write_field__in__nonpar_over_a7 UNUSED = 35;
static const uint32 _each___write_field__in__nonpar_over_r1 UNUSED = 36;
static const uint32 _each___write_field__in__nonpar_over_r2 UNUSED = 40;
static const uint32 _each___write_field__in__nonpar_over_r3 UNUSED = 44;
static const uint32 _each___write_field__in__nonpar_over_s1 UNUSED = 48;
static const uint32 _each___write_field__in__nonpar_over_s2 UNUSED = 49;
static const uint32 _each___write_field__in__nonpar_over_s3 UNUSED = 50;
static const uint32 _each___write_field__in__nonpar_over_s4 UNUSED = 51;
static const uint32 _each___write_field__in__nonpar_over_s5 UNUSED = 52;
static const uint32 _each___write_field__in__nonpar_over_s6 UNUSED = 53;
static const uint32 _each___write_field__in__nonpar_over_s7 UNUSED = 54;
static const uint32 _each___write_field__in__nonpar_over_s8 UNUSED = 55;
static const uint32 _each___write_field__in__nonpar_over_x1 UNUSED = 56;
static const uint32 _each___write_field__in__nonpar_over_x2 UNUSED = 57;
static const uint32 _each___write_field__in__par_nonover_a1 UNUSED = 58;
static const uint32 _each___write_field__in__par_nonover_a2 UNUSED = 59;
static const uint32 _each___write_field__in__par_nonover_a3 UNUSED = 60;
static const uint32 _each___write_field__in__par_nonover_a4 UNUSED = 61;
static const uint32 _each___write_field__in__par_nonover_a5 UNUSED = 62;
static const uint32 _each___write_field__in__par_nonover_a6 UNUSED = 63;
static const uint32 _each___write_field__in__par_nonover_a7 UNUSED = 64;
static const uint32 _each___write_field__in__par_nonover_r1 UNUSED = 65;
static const uint32 _each___write_field__in__par_nonover_r2 UNUSED = 69;
static const uint32 _each___write_field__in__par_nonover_r3 UNUSED = 73;
static const uint32 _each___write_field__in__par_nonover_s1 UNUSED = 77;
static const uint32 _each___write_field__in__par_nonover_s2 UNUSED = 78;
static const uint32 _each___write_field__in__par_nonover_s3 UNUSED = 79;
static const uint32 _each___write_field__in__par_nonover_s4 UNUSED = 80;
static const uint32 _each___write_field__in__par_nonover_s5 UNUSED = 81;
static const uint32 _each___write_field__in__par_nonover_s6 UNUSED = 82;
static const uint32 _each___write_field__in__par_nonover_s7 UNUSED = 83;
static const uint32 _each___write_field__in__par_nonover_s8 UNUSED = 84;
static const uint32 _each___write_field__in__par_nonover_x1 UNUSED = 85;
static const uint32 _each___write_field__in__par_nonover_x2 UNUSED = 86;
static const uint32 _each___write_field__in__par_over_a1 UNUSED = 87;
static const uint32 _each___write_field__in__par_over_a2 UNUSED = 88;
static const uint32 _each___write_field__in__par_over_a3 UNUSED = 89;
static const uint32 _each___write_field__in__par_over_a4 UNUSED = 90;
static const uint32 _each___write_field__in__par_over_a5 UNUSED = 91;
static const uint32 _each___write_field__in__par_over_a6 UNUSED = 92;
static const uint32 _each___write_field__in__par_over_a7 UNUSED = 93;
static const uint32 _each___write_field__in__par_over_r1 UNUSED = 94;
static const uint32 _each___write_field__in__par_over_r2 UNUSED = 98;
static const uint32 _each___write_field__in__par_over_r3 UNUSED = 102;
static const uint32 _each___write_field__in__par_over_s1 UNUSED = 106;
static const uint32 _each___write_field__in__par_over_s2 UNUSED = 107;
static const uint32 _each___write_field__in__par_over_s3 UNUSED = 108;
static const uint32 _each___write_field__in__par_over_s4 UNUSED = 109;
static const uint32 _each___write_field__in__par_over_s5 UNUSED = 110;
static const uint32 _each___write_field__in__par_over_s6 UNUSED = 111;
static const uint32 _each___write_field__in__par_over_s7 UNUSED = 112;
static const uint32 _each___write_field__in__par_over_s8 UNUSED = 113;
static const uint32 _each___write_field__in__par_over_x1 UNUSED = 114;
static const uint32 _each___write_field__in__par_over_x2 UNUSED = 115;
static const uint32 _each___write_field__in__par_over_be_a1 UNUSED = 116;
static const uint32 _each___write_field__in__par_over_be_a2 UNUSED = 117;
static const uint32 _each___write_field__in__par_over_be_a3 UNUSED = 118;
static const uint32 _each___write_field__in__par_over_be_a4 UNUSED = 119;
static const uint32 _each___write_field__in__par_over_be_a5 UNUSED = 120;
static const uint32 _each___write_field__in__par_over_be_a6 UNUSED = 121;
static const uint32 _each___write_field__in__par_over_be_a7 UNUSED = 122;
static const uint32 _each___write_field__in__par_over_be_r1 UNUSED = 123;
static const uint32 _each___write_field__in__par_over_be_r2 UNUSED = 127;
static const uint32 _each___write_field__in__par_over_be_r3 UNUSED = 131;
static const uint32 _each___write_field__in__par_over_be_s1 UNUSED = 135;
static const uint32 _each___write_field__in__par_over_be_s2 UNUSED = 136;
static const uint32 _each___write_field__in__par_over_be_s3 UNUSED = 137;
static const uint32 _each___write_field__in__par_over_be_s4 UNUSED = 138;
static const uint32 _each___write_field__in__par_over_be_s5 UNUSED = 139;
static const uint32 _each___write_field__in__par_over_be_s6 UNUSED = 140;
static const uint32 _each___write_field__in__par_over_be_s7 UNUSED = 141;
static const uint32 _each___write_field__in__par_over_be_s8 UNUSED = 142;
static const uint32 _each___write_field__in__par_over_be_x1 UNUSED = 143;
static const uint32 _each___write_field__in__par_over_be_x2 UNUSED = 144;
static const _vtable_list_t _each___write_field[145] UNUSED = {
    {&_tr_nonpar_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 16, 4},
    {&_tr_nonpar_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 6},
    {&_tr_nonpar_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 8},
    {&_tr_nonpar_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 10},
    {&_tr_nonpar_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 12},
    {&_tr_nonpar_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 3, 14},
    {&_tr_nonpar_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 16},
    {&_tr_nonpar_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 21},
    {&_tr_nonpar_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 22},
    {&_tr_nonpar_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 23},
    {&_tr_nonpar_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 24},
    {&_tr_nonpar_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 26},
    {&_tr_nonpar_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 27},
    {&_tr_nonpar_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 28},
    {&_tr_nonpar_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 29},
    {&_tr_nonpar_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 31},
    {&_tr_nonpar_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 32},
    {&_tr_nonpar_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 33},
    {&_tr_nonpar_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 34},
    {&_tr_nonpar_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 39},
    {&_tr_nonpar_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 41},
    {&_tr_nonpar_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 43},
    {&_tr_nonpar_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 45},
    {&_tr_nonpar_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 47},
    {&_tr_nonpar_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 49},
    {&_tr_nonpar_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 51},
    {&_tr_nonpar_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 53},
    {&_tr_nonpar_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 55},
    {&_tr_nonpar_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 57},
    {&_tr_nonpar_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 16, 60},
    {&_tr_nonpar_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 62},
    {&_tr_nonpar_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 64},
    {&_tr_nonpar_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 66},
    {&_tr_nonpar_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 68},
    {&_tr_nonpar_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 3, 70},
    {&_tr_nonpar_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 72},
    {&_tr_nonpar_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 77},
    {&_tr_nonpar_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 78},
    {&_tr_nonpar_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 79},
    {&_tr_nonpar_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 80},
    {&_tr_nonpar_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 82},
    {&_tr_nonpar_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 83},
    {&_tr_nonpar_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 84},
    {&_tr_nonpar_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 85},
    {&_tr_nonpar_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 87},
    {&_tr_nonpar_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 88},
    {&_tr_nonpar_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 89},
    {&_tr_nonpar_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 90},
    {&_tr_nonpar_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 95},
    {&_tr_nonpar_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 97},
    {&_tr_nonpar_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 99},
    {&_tr_nonpar_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 101},
    {&_tr_nonpar_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 103},
    {&_tr_nonpar_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 105},
    {&_tr_nonpar_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 107},
    {&_tr_nonpar_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 109},
    {&_tr_nonpar_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 111},
    {&_tr_nonpar_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 113},
    {&_tr_par_nonover_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 16, 116},
    {&_tr_par_nonover_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 118},
    {&_tr_par_nonover_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 120},
    {&_tr_par_nonover_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 122},
    {&_tr_par_nonover_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 124},
    {&_tr_par_nonover_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 3, 126},
    {&_tr_par_nonover_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 128},
    {&_tr_par_nonover_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 133},
    {&_tr_par_nonover_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 134},
    {&_tr_par_nonover_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 135},
    {&_tr_par_nonover_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 136},
    {&_tr_par_nonover_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 138},
    {&_tr_par_nonover_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 139},
    {&_tr_par_nonover_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 140},
    {&_tr_par_nonover_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 141},
    {&_tr_par_nonover_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 143},
    {&_tr_par_nonover_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 144},
    {&_tr_par_nonover_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 145},
    {&_tr_par_nonover_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 146},
    {&_tr_par_nonover_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 151},
    {&_tr_par_nonover_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 153},
    {&_tr_par_nonover_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 155},
    {&_tr_par_nonover_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 157},
    {&_tr_par_nonover_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 159},
    {&_tr_par_nonover_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 161},
    {&_tr_par_nonover_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 163},
    {&_tr_par_nonover_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 165},
    {&_tr_par_nonover_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 167},
    {&_tr_par_nonover_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 169},
    {&_tr_par_over_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 16, 172},
    {&_tr_par_over_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 174},
    {&_tr_par_over_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 176},
    {&_tr_par_over_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 178},
    {&_tr_par_over_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 180},
    {&_tr_par_over_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 3, 182},
    {&_tr_par_over_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 184},
    {&_tr_par_over_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 189},
    {&_tr_par_over_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 190},
    {&_tr_par_over_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 191},
    {&_tr_par_over_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 192},
    {&_tr_par_over_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 194},
    {&_tr_par_over_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 195},
    {&_tr_par_over_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 196},
    {&_tr_par_over_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 197},
    {&_tr_par_over_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 199},
    {&_tr_par_over_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 200},
    {&_tr_par_over_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 201},
    {&_tr_par_over_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 202},
    {&_tr_par_over_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 207},
    {&_tr_par_over_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 209},
    {&_tr_par_over_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 211},
    {&_tr_par_over_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 213},
    {&_tr_par_over_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 215},
    {&_tr_par_over_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 217},
    {&_tr_par_over_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 219},
    {&_tr_par_over_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 221},
    {&_tr_par_over_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 223},
    {&_tr_par_over_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 225},
    {&_tr_par_over_be_a1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 16, 228},
    {&_tr_par_over_be_a2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 230},
    {&_tr_par_over_be_a3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 232},
    {&_tr_par_over_be_a4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 234},
    {&_tr_par_over_be_a5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 236},
    {&_tr_par_over_be_a6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 3, 238},
    {&_tr_par_over_be_a7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 4, 240},
    {&_tr_par_over_be_r1_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 245},
    {&_tr_par_over_be_r1_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 246},
    {&_tr_par_over_be_r1_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 247},
    {&_tr_par_over_be_r1_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 248},
    {&_tr_par_over_be_r2_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 250},
    {&_tr_par_over_be_r2_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 251},
    {&_tr_par_over_be_r2_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 252},
    {&_tr_par_over_be_r2_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 253},
    {&_tr_par_over_be_r3_f1____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 255},
    {&_tr_par_over_be_r3_f2____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 256},
    {&_tr_par_over_be_r3_f3____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 257},
    {&_tr_par_over_be_r3_f4____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 258},
    {&_tr_par_over_be_s1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 263},
    {&_tr_par_over_be_s2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 265},
    {&_tr_par_over_be_s3_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 267},
    {&_tr_par_over_be_s4_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 269},
    {&_tr_par_over_be_s5_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 271},
    {&_tr_par_over_be_s6_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 273},
    {&_tr_par_over_be_s7_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 275},
    {&_tr_par_over_be_s8_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 277},
    {&_tr_par_over_be_x1_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 279},
    {&_tr_par_over_be_x2_f____implicit__init_val_hard_reset___read_field___write_field__field__read__write._write_field, 1, 281}
};
static const uint32 _each___conf_attribute__in__dev UNUSED = 0;
static const _vtable_list_t _each___conf_attribute[101] UNUSED = {
    {&_tr_nonpar_nonover_a1____implicit__init_val_hard_reset__register._register._conf_attribute, 16, 5},
    {&_tr_nonpar_nonover_a2____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 7},
    {&_tr_nonpar_nonover_a3____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 9},
    {&_tr_nonpar_nonover_a4____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 11},
    {&_tr_nonpar_nonover_a5____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 13},
    {&_tr_nonpar_nonover_a6____implicit__init_val_hard_reset__register._register._conf_attribute, 3, 15},
    {&_tr_nonpar_nonover_a7____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 17},
    {&_tr_nonpar_nonover_r1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 25},
    {&_tr_nonpar_nonover_r2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 30},
    {&_tr_nonpar_nonover_r3____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 35},
    {&_tr_nonpar_nonover_s1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 40},
    {&_tr_nonpar_nonover_s2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 42},
    {&_tr_nonpar_nonover_s3____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 44},
    {&_tr_nonpar_nonover_s4____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 46},
    {&_tr_nonpar_nonover_s5____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 48},
    {&_tr_nonpar_nonover_s6____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 50},
    {&_tr_nonpar_nonover_s7____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 52},
    {&_tr_nonpar_nonover_s8____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 54},
    {&_tr_nonpar_nonover_x1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 56},
    {&_tr_nonpar_nonover_x2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 58},
    {&_tr_nonpar_over_a1____implicit__init_val_hard_reset__register._register._conf_attribute, 16, 61},
    {&_tr_nonpar_over_a2____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 63},
    {&_tr_nonpar_over_a3____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 65},
    {&_tr_nonpar_over_a4____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 67},
    {&_tr_nonpar_over_a5____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 69},
    {&_tr_nonpar_over_a6____implicit__init_val_hard_reset__register._register._conf_attribute, 3, 71},
    {&_tr_nonpar_over_a7____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 73},
    {&_tr_nonpar_over_r1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 81},
    {&_tr_nonpar_over_r2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 86},
    {&_tr_nonpar_over_r3____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 91},
    {&_tr_nonpar_over_s1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 96},
    {&_tr_nonpar_over_s2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 98},
    {&_tr_nonpar_over_s3____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 100},
    {&_tr_nonpar_over_s4____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 102},
    {&_tr_nonpar_over_s5____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 104},
    {&_tr_nonpar_over_s6____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 106},
    {&_tr_nonpar_over_s7____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 108},
    {&_tr_nonpar_over_s8____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 110},
    {&_tr_nonpar_over_x1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 112},
    {&_tr_nonpar_over_x2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 114},
    {&_tr_par_nonover_a1____implicit__init_val_hard_reset__register._register._conf_attribute, 16, 117},
    {&_tr_par_nonover_a2____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 119},
    {&_tr_par_nonover_a3____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 121},
    {&_tr_par_nonover_a4____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 123},
    {&_tr_par_nonover_a5____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 125},
    {&_tr_par_nonover_a6____implicit__init_val_hard_reset__register._register._conf_attribute, 3, 127},
    {&_tr_par_nonover_a7____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 129},
    {&_tr_par_nonover_r1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 137},
    {&_tr_par_nonover_r2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 142},
    {&_tr_par_nonover_r3____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 147},
    {&_tr_par_nonover_s1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 152},
    {&_tr_par_nonover_s2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 154},
    {&_tr_par_nonover_s3____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 156},
    {&_tr_par_nonover_s4____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 158},
    {&_tr_par_nonover_s5____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 160},
    {&_tr_par_nonover_s6____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 162},
    {&_tr_par_nonover_s7____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 164},
    {&_tr_par_nonover_s8____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 166},
    {&_tr_par_nonover_x1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 168},
    {&_tr_par_nonover_x2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 170},
    {&_tr_par_over_a1____implicit__init_val_hard_reset__register._register._conf_attribute, 16, 173},
    {&_tr_par_over_a2____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 175},
    {&_tr_par_over_a3____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 177},
    {&_tr_par_over_a4____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 179},
    {&_tr_par_over_a5____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 181},
    {&_tr_par_over_a6____implicit__init_val_hard_reset__register._register._conf_attribute, 3, 183},
    {&_tr_par_over_a7____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 185},
    {&_tr_par_over_r1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 193},
    {&_tr_par_over_r2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 198},
    {&_tr_par_over_r3____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 203},
    {&_tr_par_over_s1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 208},
    {&_tr_par_over_s2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 210},
    {&_tr_par_over_s3____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 212},
    {&_tr_par_over_s4____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 214},
    {&_tr_par_over_s5____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 216},
    {&_tr_par_over_s6____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 218},
    {&_tr_par_over_s7____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 220},
    {&_tr_par_over_s8____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 222},
    {&_tr_par_over_x1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 224},
    {&_tr_par_over_x2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 226},
    {&_tr_par_over_be_a1____implicit__init_val_hard_reset__register._register._conf_attribute, 16, 229},
    {&_tr_par_over_be_a2____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 231},
    {&_tr_par_over_be_a3____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 233},
    {&_tr_par_over_be_a4____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 235},
    {&_tr_par_over_be_a5____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 237},
    {&_tr_par_over_be_a6____implicit__init_val_hard_reset__register._register._conf_attribute, 3, 239},
    {&_tr_par_over_be_a7____implicit__init_val_hard_reset__register._register._conf_attribute, 4, 241},
    {&_tr_par_over_be_r1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 249},
    {&_tr_par_over_be_r2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 254},
    {&_tr_par_over_be_r3____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 259},
    {&_tr_par_over_be_s1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 264},
    {&_tr_par_over_be_s2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 266},
    {&_tr_par_over_be_s3____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 268},
    {&_tr_par_over_be_s4____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 270},
    {&_tr_par_over_be_s5____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 272},
    {&_tr_par_over_be_s6____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 274},
    {&_tr_par_over_be_s7____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 276},
    {&_tr_par_over_be_s8____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 278},
    {&_tr_par_over_be_x1____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 280},
    {&_tr_par_over_be_x2____implicit__init_val_hard_reset__register._register._conf_attribute, 1, 282},
    {&_tr_sort_test_r____implicit__init_val_hard_reset__register._register._conf_attribute, 129, 287}
};
static const _vtable_list_t *const _each__name UNUSED = NULL;
static const _vtable_list_t *const _each___qname UNUSED = NULL;
static const _vtable_list_t *const _each__desc UNUSED = NULL;
static const _vtable_list_t *const _each__documentation UNUSED = NULL;
static const _vtable_list_t *const _each__limitations UNUSED = NULL;
static const _vtable_list_t *const _each__object UNUSED = NULL;
static const _vtable_list_t *const _each___bitsize UNUSED = NULL;
static const _vtable_list_t *const _each___lsb UNUSED = NULL;
static const _vtable_list_t *const _each__init_val UNUSED = NULL;
static const _vtable_list_t *const _each__shown_desc UNUSED = NULL;
static const _vtable_list_t *const _each__get_val UNUSED = NULL;
static const _vtable_list_t *const _each___get UNUSED = NULL;
static const _vtable_list_t *const _each__set_val UNUSED = NULL;
static const _vtable_list_t *const _each___set UNUSED = NULL;
static const _vtable_list_t *const _each__read_field UNUSED = NULL;
static const _vtable_list_t *const _each__read UNUSED = NULL;
static const _vtable_list_t *const _each__write_field UNUSED = NULL;
static const _vtable_list_t *const _each__write UNUSED = NULL;
static const _vtable_list_t *const _each__testreg UNUSED = NULL;
static const _vtable_list_t *const _each__get UNUSED = NULL;
static const _vtable_list_t *const _each__set UNUSED = NULL;
static const _vtable_list_t *const _each__read_register UNUSED = NULL;
static const _vtable_list_t *const _each__write_register UNUSED = NULL;
static const _vtable_list_t *const _each__implement UNUSED = NULL;
static const _vtable_list_t *const _each__bank_transaction UNUSED = NULL;
static const _vtable_list_t *const _each__bank_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__bank UNUSED = NULL;
static const _vtable_list_t *const _each__testbank UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_hard_reset UNUSED = NULL;
static const _vtable_list_t *const _each__port UNUSED = NULL;
static const _vtable_list_t *const _each__hreset UNUSED = NULL;
static const _vtable_list_t *const _each___reg_or_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_only UNUSED = NULL;
static const _vtable_list_t *const _each__device UNUSED = NULL;
static const _vtable_list_t *const _each___reg_write_as_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_read_as_field UNUSED = NULL;
static const _vtable_list_t *const _each__power_on_reset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_power_on_reset UNUSED = NULL;
static const _vtable_list_t *const _each__poreset UNUSED = NULL;
static const _vtable_list_t *const _each__soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each__sreset UNUSED = NULL;
static const _vtable_list_t *const _each__soft_reset_val UNUSED = NULL;
static const _vtable_list_t *const _each__ignore_write UNUSED = NULL;
static const _vtable_list_t *const _each__read_zero UNUSED = NULL;
static const _vtable_list_t *const _each__write_only UNUSED = NULL;
static const _vtable_list_t *const _each___simple_write UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_clears UNUSED = NULL;
static const _vtable_list_t *const _each__clear_on_read UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_only UNUSED = NULL;
static const _vtable_list_t *const _each__write_0_only UNUSED = NULL;
static const _vtable_list_t *const _each__read_constant UNUSED = NULL;
static const _vtable_list_t *const _each__no_reset UNUSED = NULL;
static const _vtable_list_t *const _each__constant UNUSED = NULL;
static const _vtable_list_t *const _each__silent_constant UNUSED = NULL;
static const _vtable_list_t *const _each__zeros UNUSED = NULL;
static const _vtable_list_t *const _each__ones UNUSED = NULL;
static const _vtable_list_t *const _each__ignore UNUSED = NULL;
static const _vtable_list_t *const _each__reserved UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_read UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_write UNUSED = NULL;
static const _vtable_list_t *const _each__unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__read_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__write_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__silent_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__undocumented UNUSED = NULL;
static const _vtable_list_t *const _each__unmapped UNUSED = NULL;
static const _vtable_list_t *const _each__sticky UNUSED = NULL;
static const _vtable_list_t *const _each__design_limitation UNUSED = NULL;
static const _vtable_list_t *const _each__function_mapped_bank UNUSED = NULL;
static const _vtable_list_t *const _each__function_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__miss_pattern_bank UNUSED = NULL;
static const _vtable_list_t *const _each__bank_obj UNUSED = NULL;
static const _vtable_list_t *const _each__interface UNUSED = NULL;
static const _vtable_list_t *const _each__connect UNUSED = NULL;
static const _vtable_list_t *const _each__map_target UNUSED = NULL;
static const _vtable_list_t *const _each__signal_port UNUSED = NULL;
static const _vtable_list_t *const _each__signal_connect UNUSED = NULL;
static const _vtable_list_t *const _each__group UNUSED = NULL;
static const _vtable_list_t *const _each__attribute UNUSED = NULL;
static const _vtable_list_t *const _each__bool_attr UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__int64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__double_attr UNUSED = NULL;
static const _vtable_list_t *const _each__pseudo_attr UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__write_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__init_as_subobj UNUSED = NULL;
static const _vtable_list_t *const _each__subdevice UNUSED = NULL;
static const _vtable_list_t *const _each__event UNUSED = NULL;
static const _vtable_list_t *const _each___event UNUSED = NULL;
static const _vtable_list_t *const _each___time_event UNUSED = NULL;
static const _vtable_list_t *const _each___cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___simple_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___custom_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___uint64_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset__register UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___read_field___write_field__field__read__write UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 291; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    return;
}

static void _init_port_objs(test_t *_dev)
{
    _dev->HRESET._obj = _init_port_object(&_dev->obj, "port.HRESET", 0, NULL);
    _dev->nonpar_nonover._obj = _init_port_object(&_dev->obj, "bank.nonpar_nonover", 0, NULL);
    _dev->nonpar_over._obj = _init_port_object(&_dev->obj, "bank.nonpar_over", 0, NULL);
    _dev->par_nonover._obj = _init_port_object(&_dev->obj, "bank.par_nonover", 0, NULL);
    _dev->par_over._obj = _init_port_object(&_dev->obj, "bank.par_over", 0, NULL);
    _dev->par_over_be._obj = _init_port_object(&_dev->obj, "bank.par_over_be", 0, NULL);
    _dev->sort_test._obj = _init_port_object(&_dev->obj, "bank.sort_test", 0, NULL);
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
static attr_value_t _trampoline_DML_M__get_attribute_attr_trampoline(conf_object_t *_obj, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr_trampoline(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr_trampoline(conf_object_t *_obj, attr_value_t *val, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr_trampoline(_dev, val, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}

