Analysis & Synthesis report for SW_Count_Coder
Tue Jan 09 08:51:04 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jan 09 08:51:04 2018            ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; SW_Count_Coder                               ;
; Top-level Entity Name       ; Base_SW_Rad                                  ;
; Family                      ; FLEX10KE                                     ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                    ;
+--------------------------------------------------------------+------------------+----------------+
; Option                                                       ; Setting          ; Default Value  ;
+--------------------------------------------------------------+------------------+----------------+
; Device                                                       ; EPF10K30EFC256-3 ;                ;
; Top-level entity name                                        ; Base_SW_Rad      ; SW_Count_Coder ;
; Family name                                                  ; FLEX10KE         ; Stratix II     ;
; Type of Retiming Performed During Resynthesis                ; Full             ;                ;
; Resynthesis Optimization Effort                              ; Normal           ;                ;
; Physical Synthesis Level for Resynthesis                     ; Normal           ;                ;
; Use Generated Physical Constraints File                      ; On               ;                ;
; Use smart compilation                                        ; Off              ; Off            ;
; Create Debugging Nodes for IP Cores                          ; Off              ; Off            ;
; Preserve fewer node names                                    ; On               ; On             ;
; Disable OpenCore Plus hardware evaluation                    ; Off              ; Off            ;
; Verilog Version                                              ; Verilog_2001     ; Verilog_2001   ;
; VHDL Version                                                 ; VHDL93           ; VHDL93         ;
; State Machine Processing                                     ; Auto             ; Auto           ;
; Safe State Machine                                           ; Off              ; Off            ;
; Extract Verilog State Machines                               ; On               ; On             ;
; Extract VHDL State Machines                                  ; On               ; On             ;
; Ignore Verilog initial constructs                            ; Off              ; Off            ;
; Iteration limit for constant Verilog loops                   ; 5000             ; 5000           ;
; Iteration limit for non-constant Verilog loops               ; 250              ; 250            ;
; Add Pass-Through Logic to Inferred RAMs                      ; On               ; On             ;
; Parallel Synthesis                                           ; Off              ; Off            ;
; NOT Gate Push-Back                                           ; On               ; On             ;
; Power-Up Don't Care                                          ; On               ; On             ;
; Remove Redundant Logic Cells                                 ; Off              ; Off            ;
; Remove Duplicate Registers                                   ; On               ; On             ;
; Ignore CARRY Buffers                                         ; Off              ; Off            ;
; Ignore CASCADE Buffers                                       ; Off              ; Off            ;
; Ignore GLOBAL Buffers                                        ; Off              ; Off            ;
; Ignore ROW GLOBAL Buffers                                    ; Off              ; Off            ;
; Ignore LCELL Buffers                                         ; Off              ; Off            ;
; Ignore SOFT Buffers                                          ; On               ; On             ;
; Limit AHDL Integers to 32 Bits                               ; Off              ; Off            ;
; Auto Implement in ROM                                        ; Off              ; Off            ;
; Optimization Technique                                       ; Area             ; Area           ;
; Carry Chain Length                                           ; 32               ; 32             ;
; Cascade Chain Length                                         ; 2                ; 2              ;
; Auto Carry Chains                                            ; On               ; On             ;
; Auto Open-Drain Pins                                         ; On               ; On             ;
; Auto ROM Replacement                                         ; On               ; On             ;
; Auto RAM Replacement                                         ; On               ; On             ;
; Auto Clock Enable Replacement                                ; On               ; On             ;
; Strict RAM Replacement                                       ; Off              ; Off            ;
; Auto Resource Sharing                                        ; Off              ; Off            ;
; Allow Any RAM Size For Recognition                           ; Off              ; Off            ;
; Allow Any ROM Size For Recognition                           ; Off              ; Off            ;
; Use LogicLock Constraints during Resource Balancing          ; On               ; On             ;
; Ignore translate_off and synthesis_off directives            ; Off              ; Off            ;
; Show Parameter Settings Tables in Synthesis Report           ; On               ; On             ;
; HDL message level                                            ; Level2           ; Level2         ;
; Suppress Register Optimization Related Messages              ; Off              ; Off            ;
; Number of Removed Registers Reported in Synthesis Report     ; 100              ; 100            ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100              ; 100            ;
; Block Design Naming                                          ; Auto             ; Auto           ;
; Synthesis Effort                                             ; Auto             ; Auto           ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On               ; On             ;
; Analysis & Synthesis Message Level                           ; Medium           ; Medium         ;
+--------------------------------------------------------------+------------------+----------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                        ;
+----------------------------------+-----------------+-----------+------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ;
+----------------------------------+-----------------+-----------+------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jan 09 08:51:03 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SW_Count_Coder -c SW_Count_Coder
Info: Found 2 design units, including 1 entities, in source file ../Base_SW_Rad.vhd
    Info: Found design unit 1: Base_SW_Rad-Main_ARCH_Base_SW_Rad
    Info: Found entity 1: Base_SW_Rad
Info: Found 2 design units, including 1 entities, in source file ../SW_Count_Decoder.vhd
    Info: Found design unit 1: SW_Count_Decoder-Main_ARCH_SW_Count_Decoder
    Info: Found entity 1: SW_Count_Decoder
Info: Found 2 design units, including 1 entities, in source file ../ERROR_BUFFER.vhd
    Info: Found design unit 1: Error_buffer-Error_buffer_arch
    Info: Found entity 1: Error_buffer
Info: Found 2 design units, including 1 entities, in source file ../Form_word.vhd
    Info: Found design unit 1: Form_word-Form_word_arch
    Info: Found entity 1: Form_word
Info: Found 2 design units, including 1 entities, in source file ../Form_buffer.vhd
    Info: Found design unit 1: Form_buffer-Form_buffer_arch
    Info: Found entity 1: Form_buffer
Info: Found 2 design units, including 1 entities, in source file ../Base_step_count.vhd
    Info: Found design unit 1: Step_count-Step_count_arch
    Info: Found entity 1: Step_count
Info: Found 2 design units, including 1 entities, in source file ../Div_F2M.vhd
    Info: Found design unit 1: DIV_F2M-div_f2m_arch
    Info: Found entity 1: DIV_F2M
Info: Found 2 design units, including 1 entities, in source file ../SW_Count_Coder.vhd
    Info: Found design unit 1: SW_Count_Coder-Main_ARCH_COUNT_CODER
    Info: Found entity 1: SW_Count_Coder
Error (10481): VHDL Use Clause error at SW_Count_Decoder.vhd(30): design library "work" does not contain primary unit "Decoder_Reader" File: E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd Line: 30
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 231 megabytes
    Error: Processing ended: Tue Jan 09 08:51:05 2018
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:00


