/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [36:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  reg [3:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [20:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire [17:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [22:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_2z[9] ? celloutsig_0_3z : celloutsig_0_4z;
  assign celloutsig_0_1z = in_data[94] ? celloutsig_0_0z[0] : celloutsig_0_0z[1];
  assign celloutsig_0_11z = celloutsig_0_2z[20] ? in_data[70] : in_data[77];
  assign celloutsig_1_9z = ~(celloutsig_1_5z & celloutsig_1_4z);
  assign celloutsig_1_0z = ~(in_data[170] & in_data[154]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z & celloutsig_1_3z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z[12] | celloutsig_0_2z[9]) & celloutsig_0_0z[1]);
  assign celloutsig_1_8z = ~((celloutsig_1_0z | celloutsig_1_4z) & (celloutsig_1_6z | celloutsig_1_2z[4]));
  assign celloutsig_0_3z = ~((celloutsig_0_0z[6] | celloutsig_0_0z[5]) & (celloutsig_0_0z[1] | celloutsig_0_2z[2]));
  assign celloutsig_1_4z = ~((in_data[133] | celloutsig_1_0z) & (celloutsig_1_3z | celloutsig_1_1z[2]));
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_4z) & (in_data[191] | celloutsig_1_6z));
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { in_data[61:59], celloutsig_0_5z };
  assign celloutsig_1_12z = { celloutsig_1_1z[3:1], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z } / { 1'h1, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_16z[10:2], celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_9z } / { 1'h1, celloutsig_1_15z[6:1], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z } / { 1'h1, celloutsig_0_9z[5:4] };
  assign celloutsig_0_2z = { in_data[73:55], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[48:23], celloutsig_0_1z, celloutsig_0_0z[8:1], in_data[0] };
  assign celloutsig_1_11z = { celloutsig_1_2z[4:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z } < { celloutsig_1_2z[5:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_13z = { in_data[167], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_12z } < { celloutsig_1_2z[5:4], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_2z[24:15] < celloutsig_0_2z[26:17];
  assign celloutsig_1_5z = { in_data[182:177], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } < { in_data[162:157], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_1z[2], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z } != { in_data[182:176], celloutsig_1_8z };
  assign celloutsig_0_17z = { celloutsig_0_13z[2:1], celloutsig_0_5z } != _00_[2:0];
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_17z } != celloutsig_0_9z[4:0];
  assign celloutsig_1_3z = in_data[110:108] != celloutsig_1_1z[2:0];
  assign celloutsig_1_15z = - { celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[60:52] | in_data[17:9];
  assign celloutsig_1_16z = { in_data[109:97], celloutsig_1_1z, celloutsig_1_11z } >> { celloutsig_1_14z[17:12], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_17z = { in_data[136], celloutsig_1_9z, celloutsig_1_8z } >> { celloutsig_1_2z[7:6], celloutsig_1_10z };
  assign celloutsig_0_13z = celloutsig_0_8z[3:1] >> { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[170:163] >> { celloutsig_1_1z[2:0], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_9z = { _00_[2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, _00_ } <<< { celloutsig_0_2z[12:6], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[112:109] <<< { in_data[107:106], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[32]) celloutsig_1_14z = 21'h000000;
    else if (clkin_data[96]) celloutsig_1_14z = { in_data[114:97], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z };
  always_latch
    if (clkin_data[0]) celloutsig_0_8z = 4'h0;
    else if (!clkin_data[64]) celloutsig_0_8z = { in_data[52], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_19z = ~((celloutsig_1_5z & in_data[189]) | (celloutsig_1_12z[3] & celloutsig_1_18z[8]));
  assign celloutsig_0_12z = ~((in_data[8] & _00_[3]) | (celloutsig_0_3z & in_data[62]));
  assign celloutsig_0_19z = ~((celloutsig_0_17z & celloutsig_0_13z[1]) | (celloutsig_0_12z & celloutsig_0_11z));
  assign { out_data[150:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
