$date
	Sat Mar 25 14:19:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module dut1 $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # cout $end
$var wire 4 $ sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
z#
bx "
bx !
$end
#100
b11 $
b10 "
b1 !
#150
b1010 "
b1111 $
b101 !
#200
b0 "
b0 $
b0 !
#500
