vendor_name = ModelSim
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/Board_7segment_decoder.v
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/bcd_7segment.v
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/tb_Board_7segment_decoder.v
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/Board_7segment_decoder.cbx.xml
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/aglobal91.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/lpm_divide_nfm.tdf
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/sign_div_unsign_1nh.tdf
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/alt_u_div_45f.tdf
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/add_sub_lkc.tdf
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/add_sub_mkc.tdf
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/lpm_divide_dem.tdf
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/sign_div_unsign_nlh.tdf
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/alt_u_div_g2f.tdf
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/lpm_divide_0dm.tdf
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/sign_div_unsign_akh.tdf
source_file = 1, D:/Workspace/Altera_Quartus_Workspace/Board_7segment_decoder/db/alt_u_div_mve.tdf
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/altera/91/quartus/libraries/megafunctions/altshift.tdf
design_name = Board_7segment_decoder
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6, Board_7segment_decoder, 1
instance = comp, \Add1~0 , Add1~0, Board_7segment_decoder, 1
instance = comp, \Add1~6 , Add1~6, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[54]~54 , Div1|auto_generated|divider|divider|StageOut[54]~54, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[53]~57 , Div1|auto_generated|divider|divider|StageOut[53]~57, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[52]~59 , Div1|auto_generated|divider|divider|StageOut[52]~59, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[51]~61 , Div1|auto_generated|divider|divider|StageOut[51]~61, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[50]~63 , Div1|auto_generated|divider|divider|StageOut[50]~63, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[49]~64 , Div1|auto_generated|divider|divider|StageOut[49]~64, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[62]~66 , Div1|auto_generated|divider|divider|StageOut[62]~66, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[58]~71 , Div1|auto_generated|divider|divider|StageOut[58]~71, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[57]~73 , Div1|auto_generated|divider|divider|StageOut[57]~73, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[69]~75 , Div1|auto_generated|divider|divider|StageOut[69]~75, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[66]~78 , Div1|auto_generated|divider|divider|StageOut[66]~78, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[65]~80 , Div1|auto_generated|divider|divider|StageOut[65]~80, Board_7segment_decoder, 1
instance = comp, \Mult1|mult_core|romout[0][6]~0 , Mult1|mult_core|romout[0][6]~0, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[18]~27 , Div2|auto_generated|divider|divider|StageOut[18]~27, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[17]~29 , Div2|auto_generated|divider|divider|StageOut[17]~29, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[16]~31 , Div2|auto_generated|divider|divider|StageOut[16]~31, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[15]~33 , Div2|auto_generated|divider|divider|StageOut[15]~33, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[21]~36 , Div2|auto_generated|divider|divider|StageOut[21]~36, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[20]~39 , Div2|auto_generated|divider|divider|StageOut[20]~39, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[28]~40 , Div2|auto_generated|divider|divider|StageOut[28]~40, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[26]~42 , Div2|auto_generated|divider|divider|StageOut[26]~42, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[25]~43 , Div2|auto_generated|divider|divider|StageOut[25]~43, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[70]~81 , Div1|auto_generated|divider|divider|StageOut[70]~81, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[68]~83 , Div1|auto_generated|divider|divider|StageOut[68]~83, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[61]~85 , Div1|auto_generated|divider|divider|StageOut[61]~85, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[60]~86 , Div1|auto_generated|divider|divider|StageOut[60]~86, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[59]~87 , Div1|auto_generated|divider|divider|StageOut[59]~87, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[67]~88 , Div1|auto_generated|divider|divider|StageOut[67]~88, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[23]~46 , Div2|auto_generated|divider|divider|StageOut[23]~46, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[27]~48 , Div2|auto_generated|divider|divider|StageOut[27]~48, Board_7segment_decoder, 1
instance = comp, \sw[9]~I , sw[9], Board_7segment_decoder, 1
instance = comp, \sw[8]~I , sw[8], Board_7segment_decoder, 1
instance = comp, \sw[6]~I , sw[6], Board_7segment_decoder, 1
instance = comp, \sw[3]~I , sw[3], Board_7segment_decoder, 1
instance = comp, \sw[7]~I , sw[7], Board_7segment_decoder, 1
instance = comp, \sw[5]~I , sw[5], Board_7segment_decoder, 1
instance = comp, \sw[4]~I , sw[4], Board_7segment_decoder, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1 , Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1, Board_7segment_decoder, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3 , Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3, Board_7segment_decoder, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5 , Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5, Board_7segment_decoder, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7 , Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7, Board_7segment_decoder, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9 , Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9, Board_7segment_decoder, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11 , Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11, Board_7segment_decoder, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13 , Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13, Board_7segment_decoder, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14 , Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14, Board_7segment_decoder, 1
instance = comp, \mod_1000[3]~0 , mod_1000[3]~0, Board_7segment_decoder, 1
instance = comp, \mod_1000[4]~2 , mod_1000[4]~2, Board_7segment_decoder, 1
instance = comp, \mod_1000[5]~4 , mod_1000[5]~4, Board_7segment_decoder, 1
instance = comp, \mod_1000[6]~6 , mod_1000[6]~6, Board_7segment_decoder, 1
instance = comp, \mod_1000[7]~8 , mod_1000[7]~8, Board_7segment_decoder, 1
instance = comp, \mod_1000[8]~10 , mod_1000[8]~10, Board_7segment_decoder, 1
instance = comp, \mod_1000[9]~12 , mod_1000[9]~12, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[54]~55 , Div1|auto_generated|divider|divider|StageOut[54]~55, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[53]~56 , Div1|auto_generated|divider|divider|StageOut[53]~56, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[52]~58 , Div1|auto_generated|divider|divider|StageOut[52]~58, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[51]~60 , Div1|auto_generated|divider|divider|StageOut[51]~60, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[50]~62 , Div1|auto_generated|divider|divider|StageOut[50]~62, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[49]~65 , Div1|auto_generated|divider|divider|StageOut[49]~65, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[61]~67 , Div1|auto_generated|divider|divider|StageOut[61]~67, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[60]~68 , Div1|auto_generated|divider|divider|StageOut[60]~68, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[59]~69 , Div1|auto_generated|divider|divider|StageOut[59]~69, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[58]~70 , Div1|auto_generated|divider|divider|StageOut[58]~70, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[57]~72 , Div1|auto_generated|divider|divider|StageOut[57]~72, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[62]~84 , Div1|auto_generated|divider|divider|StageOut[62]~84, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[70]~74 , Div1|auto_generated|divider|divider|StageOut[70]~74, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[69]~82 , Div1|auto_generated|divider|divider|StageOut[69]~82, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[68]~76 , Div1|auto_generated|divider|divider|StageOut[68]~76, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[67]~77 , Div1|auto_generated|divider|divider|StageOut[67]~77, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[66]~89 , Div1|auto_generated|divider|divider|StageOut[66]~89, Board_7segment_decoder, 1
instance = comp, \sw[2]~I , sw[2], Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[65]~79 , Div1|auto_generated|divider|divider|StageOut[65]~79, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 , Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 , Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 , Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 , Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 , Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11, Board_7segment_decoder, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_100|WideOr4~0 , bcd_7segment_100|WideOr4~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_100|segment[1]~0 , bcd_7segment_100|segment[1]~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_100|Decoder0~0 , bcd_7segment_100|Decoder0~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_100|WideOr3~0 , bcd_7segment_100|WideOr3~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_100|WideOr2~0 , bcd_7segment_100|WideOr2~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_100|WideOr1~0 , bcd_7segment_100|WideOr1~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_100|WideOr0~0 , bcd_7segment_100|WideOr0~0, Board_7segment_decoder, 1
instance = comp, \Mult1|mult_core|romout[0][5]~1 , Mult1|mult_core|romout[0][5]~1, Board_7segment_decoder, 1
instance = comp, \Add1~2 , Add1~2, Board_7segment_decoder, 1
instance = comp, \Add1~4 , Add1~4, Board_7segment_decoder, 1
instance = comp, \Add1~8 , Add1~8, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[18]~26 , Div2|auto_generated|divider|divider|StageOut[18]~26, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[17]~28 , Div2|auto_generated|divider|divider|StageOut[17]~28, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[16]~30 , Div2|auto_generated|divider|divider|StageOut[16]~30, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[15]~32 , Div2|auto_generated|divider|divider|StageOut[15]~32, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[23]~34 , Div2|auto_generated|divider|divider|StageOut[23]~34, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[22]~35 , Div2|auto_generated|divider|divider|StageOut[22]~35, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[21]~37 , Div2|auto_generated|divider|divider|StageOut[21]~37, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[20]~38 , Div2|auto_generated|divider|divider|StageOut[20]~38, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[22]~47 , Div2|auto_generated|divider|divider|StageOut[22]~47, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[28]~45 , Div2|auto_generated|divider|divider|StageOut[28]~45, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[27]~41 , Div2|auto_generated|divider|divider|StageOut[27]~41, Board_7segment_decoder, 1
instance = comp, \Add3~0 , Add3~0, Board_7segment_decoder, 1
instance = comp, \sw[1]~I , sw[1], Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[25]~44 , Div2|auto_generated|divider|divider|StageOut[25]~44, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 , Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 , Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 , Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7, Board_7segment_decoder, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_10|WideOr4~0 , bcd_7segment_10|WideOr4~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_10|segment[1]~0 , bcd_7segment_10|segment[1]~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_10|Decoder0~0 , bcd_7segment_10|Decoder0~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_10|WideOr3~0 , bcd_7segment_10|WideOr3~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_10|WideOr2~0 , bcd_7segment_10|WideOr2~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_10|WideOr1~0 , bcd_7segment_10|WideOr1~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_10|WideOr0~0 , bcd_7segment_10|WideOr0~0, Board_7segment_decoder, 1
instance = comp, \Add3~2 , Add3~2, Board_7segment_decoder, 1
instance = comp, \Add3~1 , Add3~1, Board_7segment_decoder, 1
instance = comp, \Add3~3 , Add3~3, Board_7segment_decoder, 1
instance = comp, \Add3~4 , Add3~4, Board_7segment_decoder, 1
instance = comp, \sw[0]~I , sw[0], Board_7segment_decoder, 1
instance = comp, \bcd_7segment_1|WideOr4~0 , bcd_7segment_1|WideOr4~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_1|segment[1]~0 , bcd_7segment_1|segment[1]~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_1|Decoder0~0 , bcd_7segment_1|Decoder0~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_1|Decoder0~1 , bcd_7segment_1|Decoder0~1, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_1|Decoder0~2 , bcd_7segment_1|Decoder0~2, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_1|WideOr3~0 , bcd_7segment_1|WideOr3~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_1|WideOr2~0 , bcd_7segment_1|WideOr2~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_1|WideOr1~0 , bcd_7segment_1|WideOr1~0, Board_7segment_decoder, 1
instance = comp, \bcd_7segment_1|WideOr0~0 , bcd_7segment_1|WideOr0~0, Board_7segment_decoder, 1
instance = comp, \segment_1000[0]~I , segment_1000[0], Board_7segment_decoder, 1
instance = comp, \segment_1000[1]~I , segment_1000[1], Board_7segment_decoder, 1
instance = comp, \segment_1000[2]~I , segment_1000[2], Board_7segment_decoder, 1
instance = comp, \segment_1000[3]~I , segment_1000[3], Board_7segment_decoder, 1
instance = comp, \segment_1000[4]~I , segment_1000[4], Board_7segment_decoder, 1
instance = comp, \segment_1000[5]~I , segment_1000[5], Board_7segment_decoder, 1
instance = comp, \segment_1000[6]~I , segment_1000[6], Board_7segment_decoder, 1
instance = comp, \segment_100[0]~I , segment_100[0], Board_7segment_decoder, 1
instance = comp, \segment_100[1]~I , segment_100[1], Board_7segment_decoder, 1
instance = comp, \segment_100[2]~I , segment_100[2], Board_7segment_decoder, 1
instance = comp, \segment_100[3]~I , segment_100[3], Board_7segment_decoder, 1
instance = comp, \segment_100[4]~I , segment_100[4], Board_7segment_decoder, 1
instance = comp, \segment_100[5]~I , segment_100[5], Board_7segment_decoder, 1
instance = comp, \segment_100[6]~I , segment_100[6], Board_7segment_decoder, 1
instance = comp, \segment_10[0]~I , segment_10[0], Board_7segment_decoder, 1
instance = comp, \segment_10[1]~I , segment_10[1], Board_7segment_decoder, 1
instance = comp, \segment_10[2]~I , segment_10[2], Board_7segment_decoder, 1
instance = comp, \segment_10[3]~I , segment_10[3], Board_7segment_decoder, 1
instance = comp, \segment_10[4]~I , segment_10[4], Board_7segment_decoder, 1
instance = comp, \segment_10[5]~I , segment_10[5], Board_7segment_decoder, 1
instance = comp, \segment_10[6]~I , segment_10[6], Board_7segment_decoder, 1
instance = comp, \segment_1[0]~I , segment_1[0], Board_7segment_decoder, 1
instance = comp, \segment_1[1]~I , segment_1[1], Board_7segment_decoder, 1
instance = comp, \segment_1[2]~I , segment_1[2], Board_7segment_decoder, 1
instance = comp, \segment_1[3]~I , segment_1[3], Board_7segment_decoder, 1
instance = comp, \segment_1[4]~I , segment_1[4], Board_7segment_decoder, 1
instance = comp, \segment_1[5]~I , segment_1[5], Board_7segment_decoder, 1
instance = comp, \segment_1[6]~I , segment_1[6], Board_7segment_decoder, 1
