vhdl work ../example_design/zynq_gige_sync_block.vhd
vhdl work ../example_design/zynq_gige_reset_sync.vhd
vhdl work ../example_design/transceiver/zynq_gige_gtwizard_gt.vhd
vhdl work ../example_design/transceiver/zynq_gige_gtwizard.vhd
vhdl work ../example_design/transceiver/zynq_gige_tx_startup_fsm.vhd
vhdl work ../example_design/transceiver/zynq_gige_rx_startup_fsm.vhd
vhdl work ../example_design/transceiver/zynq_gige_gtwizard_init.vhd
vhdl work ../example_design/transceiver/zynq_gige_transceiver.vhd
vhdl work ../example_design/zynq_gige_tx_elastic_buffer.vhd
vhdl work ../example_design/zynq_gige_block.vhd
vhdl work ../example_design/zynq_gige_example_design.vhd

