{
  "title": "sn74avc2t45 (1)",
  "model_name": "llama-3.3-70b-versatile",
  "component": "SN74AVC2T45",
  "description": "2-Bit, Dual Supply, Bus Transceiver with Configurable Level-Shifting and Translation",
  "chunks": "[\"![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000000_f54b80c2ff1a01e2eb480f81289eaee6de8f6fca13fd2ba703be2953c5c347ec.png)\\n## SN74AVC2T45 2-Bit, Dual Supply, Bus Transceiver with Configurable Level-Shifting and Translation\\n## 1 Features\\n## 3 Description\\n\\n- · Available in the Texas Instruments NanoFree ™ Package\\n- · VCC Isolation Feature: If Either V CC Input Is at GND, Both Ports Are in the High-Impedance State\\n- · Dual Supply Rail Design\\n- · I/Os Are 4.6V Over Voltage Tolerant\\n- · I off Supports Partial-Power-Down Mode Operation\\n- · Max Data Rates\\n- -500Mbps (1.8V to 3.3V)\\n- -320Mbps (&lt;1.8V to 3.3V )\\n- -320Mbps (Level-Shifting to 2.5V or 1.8V)\\n- -280Mbps (Level-Shifting to 1.5V)\\n- -240Mbps (Level-Shifting to 1.2V)\\n- · Latch-Up Performance Exceeds 100mA Per JESD 78, Class II\\n- · ESD Protection Exceeds JESD 22\\n## 2 Applications\\n\\n- · Smartphones\\n- · Servers\\n- · Desktop PCs and notebooks\\n- · Other portable devices\\n\\nThis  2-bit non-inverting  bus  transceiver  uses  two separate configurable power-supply rails. The A ports are  designed  to  track  V CCA  and  accepts  any  supply voltage from 1.2V to 3.6V. The B ports are designed to  track  V CCB  and  accepts  any  supply  voltage  from 1.2V  to  3.6V.  This  allows  for  universal  low-voltage bidirectional translation and level-shifting between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.\\n\\nThe  SN74AVC2T45  is  designed  for  asynchronous communication  between  two  data  buses.  The  logic levels of the direction-control (DIR pin) input activate either  the  B-port  outputs  or  the  A-port  outputs.  The device  transmits  data  from  the  A  bus  to  the  B  bus when  the  B-port  outputs  are  activated  and  from  the B  bus  to  the  A  bus  when  the  A-port  outputs  are activated.  The  input  circuitry  on  both  A  and  B  ports always is active and must have a logic HIGH or LOW level applied to prevent excess leakage current on the internal CMOS structure.\\n## Package Information\\n\\n| PART NUMBER    | PACKAGE (1)     | BODY SIZE (NOM)   |\\n|----------------|-----------------|-------------------|\\n| SN74AVC2T45DCT | DCT, (SSOP, 8)  | 2.95mm × 2.80mm   |\\n| SN74AVC2T45DCU | DCU (VSSOP, 8)  | 2.30mm × 2.00mm   |\\n| SN74AVC2T45YZP | YZP (DSBGA, 8)  | 1.89mm × 0.89mm   |\\n| SN74AVC2T45DDF | DDF (SOT-23, 8) | 2.90mm × 1.60mm   |\\n\\n- (1) For all available packages, see Section 11.\\n- A. Pin numbers are for the DCT and DCU packages only.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000001_0d2690a15514ce577545f6fbae0f41a0224a4ae50c53057a09872194dfbd83b4.png)\\n\\nLogic Diagram (Positive Logic)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000002_ccd06211c8924ce65ca991a52cbe805e83a5c1ea9781857ffeab8e68b0bf44c3.png)\\n## Table of Contents\\n\\n| 1 Features ............................................................................1   |    |\\n|--------------------------------------------------------------------------------------------|----|\\n| 2 Applications .....................................................................       | 1  |\\n| 3 Description .......................................................................1     |    |\\n| 4 Pin Configuration and Functions ...................................3                     |    |\\n| Pin Functions....................................................................          | 3  |\\n| 5 Specifications ..................................................................        | 4  |\\n| 5.1 Absolute Maximum Ratings........................................                       | 4  |\\n| 5.2 ESD Ratings...............................................................             | 4  |\\n| 5.3 Recommended Operating Conditions.........................5                             |    |\\n| 5.4 Thermal Information....................................................6               |    |\\n| 5.5 Electrical Characteristics.............................................6               |    |\\n| 5.6 Switching Characteristics: V CCA = 1.2V......................                          | 7  |\\n| 5.7 Switching Characteristics: V CCA = 1.5V ±0.1V............7                             |    |\\n| 5.8 Switching Characteristics: V CCA = 1.8V ±0.15V..........8                              |    |\\n| 5.9 Switching Characteristics: V CCA = 2.5V ±0.2V............8                             |    |\\n| 5.10 Switching Characteristics: V CCA = 3.3V ±0.3V..........9                              |    |\\n| 5.11 Operating Characteristics..........................................9                  |    |\\n| 5.12 Typical Characteristics............................................                   | 10 |\\n| 6 Parameter Measurement Information ..........................                             | 12 |\\n| 7 Detailed Description ......................................................13            |    |\\n\\n| 7.1 Overview...................................................................                                          | 13   |\\n|--------------------------------------------------------------------------------------------------------------------------|------|\\n| 7.2 Functional Block Diagram.........................................                                                    | 13   |\\n| 7.3 Feature Description...................................................14                                             |      |\\n| 7.4 Device Functional Modes..........................................14                                                  |      |\\n| 8 Application and Implementation ..................................                                                      | 15   |\\n| 8.1 Application Information.............................................                                                 | 15   |\\n| 8.2 Typical Applications..................................................                                               | 15   |\\n| 8.3 Power Supply Recommendations.............................17                                                          |      |\\n| 8.4 Layout.......................................................................                                        | 18   |\\n| 9 Device and Documentation Support ............................19                                                        |      |\\n| 9.1 Documentation Support............................................                                                    | 19   |\\n| 9.2 Receiving Notification of Documentation Updates....19                                                                |      |\\n| 9.3 Support Resources...................................................                                                 | 19   |\\n| 9.4 Trademarks...............................................................                                            | 19   |\\n| 9.5 Electrostatic Discharge Caution................................19                                                    |      |\\n| 9.6 Glossary....................................................................19                                       |      |\\n| 10 Revision History ..........................................................                                           | 19   |\\n| 11 Mechanical, Packaging, and Orderable Information .................................................................... | 20   |\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000003_02d899fe9d266d900a763b756655d5a9cba08874d22e852b560112c51fb9ea60.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000004_d6053fc9662cf994d930d05c24a26f5360e98a769acfce9415f2b83f867c6af0.png)\\n## 4 Pin Configuration and Functions\\n\\nFigure 4-1. DCT or DCU Package 8-Pin SM8 or VSSOP Top View\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000005_6e6e04565288d28e03578cb91fde009170ac8c14f5179598b4d498cd3bb3c2ff.png)\\n\\nFigure 4-2. YZP Package 8-Pin DSBGA Bottom View\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000006_8cb3c0112fbce526d94af7f3f973ed05c1bb81adfb5d2381db50d704bfde08d1.png)\\n## Pin Functions\\n\\n| PIN   | PIN              | PIN         |          |                                                                            |\\n|-------|------------------|-------------|----------|----------------------------------------------------------------------------|\\n| NAME  | NO. (SM8, VSSOP) | NO. (DSBGA) | TYPE (1) | DESCRIPTION                                                                |\\n| VCCA  | 1                | A1          | -        | Supply Voltage A                                                           |\\n| VCCB  | 8                | A2          | -        | Supply Voltage B                                                           |\\n| GND   | 4                | D1          | -        | Ground                                                                     |\\n| A1    | 2                | B1          | I/O      | Output or input depending on state of DIR. Output level depends on V CCA . |\\n| A2    | 3                | C1          | I/O      | Output or input depending on state of DIR. Output level depends on V CCA . |\\n| B1    | 7                | B2          | I/O      | Output or input depending on state of DIR. Output level depends on V CCB . |\\n| B2    | 6                | C2          | I/O      | Output or input depending on state of DIR. Output level depends on V CCB . |\\n| DIR   | 5                | D2          | I        | Direction Pin, Connect to GND or to VCCA                                   |\\n\\n- (1) I = Input; O = Output; I/O = Input or Output\\n## 5 Specifications\\n## 5.1 Absolute Maximum Ratings\\n\\nover operating free-air temperature range (unless otherwise noted) (1)\\n\\n|             |                                                                             |                                               | MIN   | MAX         | UNIT   |\\n|-------------|-----------------------------------------------------------------------------|-----------------------------------------------|-------|-------------|--------|\\n| V CCA V CCB | Supply voltage                                                              | Supply voltage                                | -0.5  | 4.6         | V      |\\n|             | (2)                                                                         | IO ports (A port)                             | -0.5  | 4.6         | V      |\\n| V I         | Input voltage                                                               | IO ports (B port)                             | -0.5  | 4.6         | V      |\\n| V I         |                                                                             | Control inputs                                | -0.5  | 4.6         | V      |\\n| V O         | Voltage applied to any output in the high-impedance or power- off state (2) | A port                                        | -0.5  | 4.6         | V      |\\n| V O         |                                                                             | B port                                        | -0.5  | 4.6         | V      |\\n| V O         | Voltage applied to any output in the high or low state (2) (3)              | A port                                        | -0.5  | V CCA + 0.5 | V      |\\n| V O         |                                                                             | B port                                        | -0.5  | V CCB + 0.5 | V      |\\n| I IK        | Input clamp current                                                         | V I < 0                                       |       | -50         | mA     |\\n| I OK        | Output clamp current                                                        | V O < 0                                       |       | -50         | mA     |\\n| I O         | Continuous output current                                                   | Continuous output current                     |       | ±50         | mA     |\\n|             | Continuous current through VCCA, VCCB, or GND                               | Continuous current through VCCA, VCCB, or GND |       | ±100        | mA     |\\n| T J         | Junction temperature                                                        | Junction temperature                          |       | 150         | °C     |\\n| T stg       | Storage temperature                                                         | Storage temperature                           | -65   | 150         | °C     |\\n\\n- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage . Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions . If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings , the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.\\n- (2) The input negative-voltage and output voltage ratings can be exceeded if the input and output current ratings are observed.\\n- (3) The output positive-voltage rating can be exceeded up to 4.6 V maximum if the output current ratings are observed.\\n## 5.2 ESD Ratings\\n\\n|       |                         |                                                                     | VALUE   | UNIT   |\\n|-------|-------------------------|---------------------------------------------------------------------|---------|--------|\\n| V     |                         | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)              | ±8000   | V      |\\n| (ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±1000   | V      |\\n| (ESD) |                         | Machine Model (MM), Per JEDEC specification JESD22-A115-A           | ±200    | V      |\\n\\n- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.\\n- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.\\n\\nProduct Folder Links: SN74AVC2T45\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000007_6d733461f7d86eb65af4405f9d866aa9896484b42c7c596ab4ea5edd1217a9e2.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000008_6d714c044c5aeff37b660d20a561773e67d7a03b56d6d90f4b902021f10c70eb.png)\", \"## 5.3 Recommended Operating Conditions\\n\\nSee (3) (4) (5)\\n\\n|       |                                    |                                    | V CCI (1)      | V CCO (2)      | MIN              | MAX          | UNIT   |\\n|-------|------------------------------------|------------------------------------|----------------|----------------|------------------|--------------|--------|\\n| V CCA | Supply voltage                     | Supply voltage                     |                |                | 1.2              | 3.6          | V      |\\n| V CCB | Supply voltage                     | Supply voltage                     |                |                | 1.2              | 3.6          | V      |\\n| V IH  | High-level input voltage           | Data inputs (4)                    | 1.2V to 1.95V  |                | V CCI (1) × 0.65 |              | V      |\\n| V IH  | High-level input voltage           | Data inputs (4)                    | 1.95V to 2.7V  |                | 1.6              |              | V      |\\n| V IH  | High-level input voltage           | Data inputs (4)                    | 2.7 V to 3.6 V |                | 2                |              | V      |\\n| V IL  | Low-level input voltage            | Data inputs (4)                    | 1.2V to 1.95V  |                | V CCI (1) ×      | 0.35         | V      |\\n| V IL  | Low-level input voltage            | Data inputs (4)                    | 1.95V to 2.7V  |                |                  | 0.7          | V      |\\n| V IL  | Low-level input voltage            | Data inputs (4)                    | 2.7V to 3.6V   |                |                  | 0.8          | V      |\\n| V IH  | High-level input voltage           | DIR (referenced to V CCA ) (5)     | 1.2V to 1.95V  |                | V CCA × 0.65     |              | V      |\\n| V IH  | High-level input voltage           | DIR (referenced to V CCA ) (5)     | 1.95V to 2.7V  |                | 1.6              |              | V      |\\n| V IH  | High-level input voltage           | DIR (referenced to V CCA ) (5)     | 2.7V to 3.6V   |                | 2                |              | V      |\\n| V IL  | Low-level input voltage            | DIR (referenced to V CCA ) (5)     | 1.2V to 1.95V  |                |                  | V CCA × 0.35 | V      |\\n| V IL  | Low-level input voltage            | DIR (referenced to V CCA ) (5)     | 1.95V to 2.7V  |                |                  | 0.7          | V      |\\n| V IL  | Low-level input voltage            | DIR (referenced to V CCA ) (5)     | 2.7V to 3.6V   |                |                  | 0.8          | V      |\\n| V I   | Input voltage                      | Input voltage                      |                |                | 0                | 3.6          | V      |\\n| V O   | Output voltage                     | Active state                       |                |                | 0                | V CCO (2)    | V      |\\n| V O   | Output voltage                     | 3-state                            |                |                | 0                | 3.6          | V      |\\n| OH    |                                    |                                    |                | 1.2V           |                  | -3           | mA     |\\n| OH    |                                    |                                    |                | 1.4V to 1.6V   |                  | -6           | mA     |\\n| OH    | I High-level output                | current                            |                | 1.65V to 1.95V |                  | -8           | mA     |\\n| OH    |                                    |                                    |                | 2.3V to 2.7V   |                  | -9           | mA     |\\n| OH    |                                    |                                    |                | 3V to 3.6V     |                  | -12          | mA     |\\n| OL    |                                    |                                    |                | 1.2V           |                  | 3            |        |\\n| OL    |                                    |                                    |                | 1.4V to 1.6V   |                  | 6            |        |\\n| OL    | I Low-level                        | current                            |                | 1.65V to 1.95V |                  | 8            | mA     |\\n| OL    |                                    |                                    |                | 2.3V to 2.7V   |                  | 9            | mA     |\\n| OL    |                                    |                                    |                | 3V to 3.6V     |                  | 12           | mA     |\\n| Δt/Δv | Input transition rise or fall rate | Input transition rise or fall rate |                |                |                  | 5            | ns/V   |\\n| T A   | Operating free-air temperature     | Operating free-air temperature     |                |                | -40              | 85           | °C     |\\n\\n- (1) VCCI is the voltage associated with the input port supply VCCA or VCCB.\\n- (2) VCCO is the voltage associated with the output port supply VCCA or VCCB.\\n- (3) All unused data inputs of the device must be held at V CCI  or GND to provide proper device operation. See Implications of Slow or Floating CMOS Inputs .\\n- (4) For VCCI values not specified in the data sheet, V IH min = VCCI × 0.7V, V IL max = VCCI × 0.3V.\\n- (5) For VCCI values not specified in the data sheet, V IH min = VCCA × 0.7V, VIL  max = V CCA  × 0.3V.\\n\\nProduct Folder Links: SN74AVC2T45\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000009_02d899fe9d266d900a763b756655d5a9cba08874d22e852b560112c51fb9ea60.png)\\n## 5.4 Thermal Information\\n\\n|            |                                              | SN74AVC2T45   | SN74AVC2T45   | SN74AVC2T45   | SN74AVC2T45   |      |\\n|------------|----------------------------------------------|---------------|---------------|---------------|---------------|------|\\n|            | THERMAL METRIC (1)                           | DCT (SM8)     | DCU (VSSOP)   | DDF (SOT-23)  | YZP (DSBGA)   | UNIT |\\n|            |                                              | 8 PINS        | 8 PINS        | 8 PINS        | 8 PINS        |      |\\n| R θJA      | Junction-to-ambient thermal resistance       | 183.1         | 246.9         | 203.2         | 105.8         | °C/W |\\n| R θJC(top) | Junction-to-case (top) thermal resistance    | 101.5         | 95.2          | 121.5         | 1.6           | °C/W |\\n| R θJB      | Junction-to-board thermal resistance         | 111.0         | 158.4         | 99.8          | 10.8          | °C/W |\\n| ψ JT       | Junction-to-top characterization parameter   | 27.6          | 34.1          | 21.4          | 3.1           | °C/W |\\n| ψ JB       | Junction-to-board characterization parameter | 109.2         | 157.5         | 99.5          | 10.8          | °C/W |\\n\\n- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.\\n## 5.5 Electrical Characteristics\\n\\nover recommended operating free-air temperature range (unless otherwise noted) (1)   (2)\\n\\n|                               |                               | TEST                        |                             | V CCA        | T A = 25°C   | T A = 25°C   | T A = 25°C   | -40°C to +85°C   | -40°C to +85°C   | UNIT   |\\n|-------------------------------|-------------------------------|-----------------------------|-----------------------------|--------------|--------------|--------------|--------------|------------------|------------------|--------|\\n| PARAMETER                     | PARAMETER                     | CONDITIONS                  |                             |              | V CCB        | TYP          | MAX          | MIN              | MAX              | UNIT   |\\n| V OH (3)                      |                               | I OH = -100µA               | V = V                       | 1.2V to 3.6V | 1.2V to 3.6V |              |              | V CCO - 0.2V     |                  | V      |\\n|                               |                               | I OH = -3mA                 | V = V                       | 1.2V         | 1.2V         | 0.95         |              |                  |                  | V      |\\n|                               |                               | I OH = -6mA                 | V = V                       | 1.4V         | 1.4V         |              |              | 1.05             |                  | V      |\\n|                               |                               | I IH I OH = -8mA            | V = V                       | 1.65V        | 1.65V        |              |              | 1.2              |                  | V      |\\n|                               |                               | I OH = -9mA                 | V = V                       | 2.3V         | 2.3V         |              |              | 1.75             |                  | V      |\\n|                               |                               | I OH = -12mA                | V = V                       | 3V           | 3V           |              |              | 2.3              |                  | V      |\\n| V OL (3)                      |                               | I OL = 100µA                | V I = V IL                  | 1.2V to 3.6V | 1.2V to 3.6V |              |              | 0.2              |                  | V      |\\n| V OL (3)                      |                               | I OL = 3mA                  | V I = V IL                  | 1.2V         | 1.2V         | 0.25         |              |                  |                  | V      |\\n| V OL (3)                      |                               | I OL = 6mA                  | V I = V IL                  | 1.4V         | 1.4V         |              |              |                  | 0.35             | V      |\\n| V OL (3)                      |                               | I OL = 8mA                  | V I = V IL                  | 1.65V        | 1.65V        |              |              |                  | 0.45             | V      |\\n| V OL (3)                      |                               | I OL = 9mA                  | V I = V IL                  | 2.3V         | 2.3V         |              |              |                  | 0.55             | V      |\\n| V OL (3)                      |                               | I OL = 12mA                 | V I = V IL                  | 3V           | 3V           |              |              |                  | 0.7              | V      |\\n| I I                           | DIR                           | V I = V CCA or GND          | V I = V CCA or GND          | 1.2V to 3.6V | 1.2V to 3.6V | ±0.025       | ±0.25        |                  | ±1               | µA     |\\n| I off                         | A port                        |                             |                             | 0V           | 0 to 3.6 V   | ±0.1         | ±1           |                  | ±5               | µA     |\\n|                               | B port                        | V I or V O = 0 to 3.6V      | V I or V O = 0 to 3.6V      | 0 to 3.6V    | 0V           | ±0.1         | ±1           |                  | ±5               | µA     |\\n| I (3)                         | B port                        | V O = V CCO or GND,         | V O = V CCO or GND,         | 0V           | 3.6V         | ±0.5         | ±2.5         |                  | ±5               | µA     |\\n| OZ                            | A port                        | V I = V CCI or GND          | V I = V CCI or GND          | 3.6V         | 0V           | ±0.5         | ±2.5         |                  | ±5               | µA     |\\n|                               |                               |                             |                             | 1.2V to 3.6V | 1.2V to 3.6V |              |              |                  | 10               | µA     |\\n| I CCA (3)                     | I CCA (3)                     | V I = V CCI or GND, I O = 0 | V I = V CCI or GND, I O = 0 | 0V           | 3.6V         |              |              |                  | -2               | µA     |\\n|                               |                               |                             |                             | 3.6V         | 0V           |              |              |                  | 10               | µA     |\\n|                               |                               |                             |                             | 1.2V to 3.6V | 1.2V to 3.6V |              |              |                  | 10               |        |\\n| I CCB (3)                     | I CCB (3)                     | V I = V CCI or GND, I O = 0 | V I = V CCI or GND, I O = 0 | 0V           | 3.6V         |              |              | 10               | µA               |        |\\n|                               |                               |                             |                             | 3.6V         | 0V           |              |              |                  | -2               |        |\\n| I CCA + I CCB (see Table 5-1) | I CCA + I CCB (see Table 5-1) | V I = V CCI or GND, I O = 0 | V I = V CCI or GND, I O = 0 | 1.2V to 3.6V | 1.2V to 3.6V |              |              |                  | 20               | µA     |\\n| C I                           | Control inputs                | V I = 3.3V or GND           | V I = 3.3V or GND           | 3.3V         | 3.3V         | 2.5          |              |                  |                  | pF     |\\n| C io                          | A or B port                   | V O = 3.3V or GND           | V O = 3.3V or GND           | 3.3V         | 3.3V         | 6            |              |                  |                  | pF     |\\n\\n- (1) VCCO is the voltage associated with the output port supply VCCA or VCCB.\\n- (2) VCCI is the voltage associated with the input port supply VCCA or VCCB.\\n- (3) VOH: Output High Voltage; VOL: Output Low Voltage; IOZ: Hi-Z Output Current; ICCA: Supply A Current; I CCB : Supply B Current\\n\\nProduct Folder Links: SN74AVC2T45\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000010_553367a90e0d34c9c79cf7faac99ccebc8a84e42af27f7bc8cd0d2e2e20ca43c.png)\", \"## 5.6 Switching Characteristics: VCCA = 1.2V\\n\\nover recommended operating free-air temperature range, VCCA = 1.2V (see Figure 6-1)\\n\\n| PARAMETER     | FROM (INPUT)   | TO (OUTPUT)   | V CCB = 1.2V   | V CCB = 1.5V   | V CCB = 1.8V   | V CCB = 2.5V   | V CCB = 3.3V   | UNIT   |\\n|---------------|----------------|---------------|----------------|----------------|----------------|----------------|----------------|--------|\\n| PARAMETER     | FROM (INPUT)   | TO (OUTPUT)   | TYP            | TYP            | TYP            | TYP            | TYP            | UNIT   |\\n| t PLH (2)     | A              | B             | 3.1            | 2.6            | 2.4            | 2.2            | 2.2            | ns     |\\n| t PHL (2)     | A              | B             | 3.1            | 2.6            | 2.4            | 2.2            | 2.2            | ns     |\\n| t PLH (2)     | B              | A             | 3.4            | 3.1            | 3              | 2.9            | 2.9            | ns     |\\n| t PHL (2)     | B              | A             | 3.4            | 3.1            | 3              | 2.9            | 2.9            | ns     |\\n| t PHZ (2)     | DIR            | A             | 5.2            | 5.2            | 5.1            | 5              | 4.8            | ns     |\\n| t PLZ (2)     | DIR            | A             | 5.2            | 5.2            | 5.1            | 5              | 4.8            | ns     |\\n| t PHZ (2)     | DIR            | B             | 5              | 4              | 3.8            | 2.8            | 3.2            | ns     |\\n| t PLZ (2)     | DIR            | B             | 5              | 4              | 3.8            | 2.8            | 3.2            | ns     |\\n| t PZH (2) (1) | DIR            | A             | 8.4            | 7.1            | 6.8            | 5.7            | 6.1            | ns     |\\n| t PZL (2) (1) | DIR            | A             | 8.4            | 7.1            | 6.8            | 5.7            | 6.1            | ns     |\\n| t PZH (2) (1) | DIR            | B             | 8.3            | 7.8            | 7.5            | 7.2            | 7              | ns     |\\n| t PZL (2) (1) | DIR            | B             | 8.3            | 7.8            | 7.5            | 7.2            | 7              | ns     |\\n\\n- (1) The enable time is a calculated value, derived using the formula shown in the Section 8.2.2.2.1 section.\\n- (2) t PLH: Low-to-high Propagation Delay; tPHL: High-to-Low Propagation Delay; tPHZ: High-to-Hi-Z Propagation Delay; tPLZ: Low-to-Hi-Z Propagation Delay; tPZH: Hi-Z-to-High Propagation Delay; tPZL: Hi-Z-to-Low Propagation Delay\\n## 5.7 Switching Characteristics: VCCA = 1.5V ±0.1V\\n\\nover recommended operating free-air temperature range, VCCA = 1.5V ± 0.1V (see Figure 6-1)\\n\\n| PARAMETER     | FROM (INPUT)   | TO (OUTPUT)   | V CCB = 1.2V   | V CCB = 1.5V ± 0.1V   | V CCB = 1.5V ± 0.1V   | V CCB = 1.8V ± 0.15V   | V CCB = 1.8V ± 0.15V   | V CCB = 2.5V ± 0.2V   | V CCB = 2.5V ± 0.2V   | V CCB = 3.3V ± 0.3V   | V CCB = 3.3V ± 0.3V   |    |\\n|---------------|----------------|---------------|----------------|-----------------------|-----------------------|------------------------|------------------------|-----------------------|-----------------------|-----------------------|-----------------------|----|\\n| PARAMETER     | FROM (INPUT)   | TO (OUTPUT)   | TYP            | MIN                   | MAX                   | MIN                    | MAX                    | MIN                   | MAX                   | MIN                   | MAX                   |    |\\n| t PLH (2)     | A              | B             | 2.8            | 0.7                   | 5.4                   | 0.5                    | 4.6                    | 0.4                   | 3.7                   | 0.3                   | 3.5                   | ns |\\n| t PHL (2)     | A              | B             | 2.8            | 0.7                   | 5.4                   | 0.5                    | 4.6                    | 0.4                   | 3.7                   | 0.3                   | 3.5                   | ns |\\n| t PLH (2)     | B              | A             | 2.7            | 0.8                   | 5.4                   | 0.7                    | 5.2                    | 0.6                   | 4.9                   | 0.5                   | 4.7                   | ns |\\n| t PHL (2)     | B              | A             | 2.7            | 0.8                   | 5.4                   | 0.7                    | 5.2                    | 0.6                   | 4.9                   | 0.5                   | 4.7                   | ns |\\n| t PHZ (2)     | DIR            | A             | 3.9            | 1.3                   | 8.5                   | 1.3                    | 7.8                    | 1.1                   | 7.7                   | 1.4                   | 7.6                   | ns |\\n| t PLZ (2)     | DIR            | A             | 3.9            | 1.3                   | 8.5                   | 1.3                    | 7.8                    | 1.1                   | 7.7                   | 1.4                   | 7.6                   | ns |\\n| t PHZ (2)     | DIR            | B             | 4.7            | 1.1                   | 7                     | 1.4                    | 6.9                    | 1.2                   | 6.9                   | 1.7                   | 7.1                   | ns |\\n| t PLZ (2)     | DIR            | B             | 4.7            | 1.1                   | 7                     | 1.4                    | 6.9                    | 1.2                   | 6.9                   | 1.7                   | 7.1                   | ns |\\n| t PZH (2) (1) | DIR            | A             | 7.4            |                       | 12.4                  |                        | 12.1                   |                       | 11.8                  |                       | 11.8                  | ns |\\n| t PZL (2) (1) | DIR            | A             | 7.4            |                       | 12.4                  |                        | 12.1                   |                       | 11.8                  |                       | 11.8                  | ns |\\n| t PZH (2) (1) | DIR            | B             | 6.7            |                       | 13.9                  |                        | 12.4                   |                       | 11.4                  |                       | 11.1                  | ns |\\n| t PZL (2) (1) | DIR            | B             | 6.7            |                       | 13.9                  |                        | 12.4                   |                       | 11.4                  |                       | 11.1                  | ns |\\n\\n- (1) The enable time is a calculated value, derived using the formula shown in the Section 8.2.2.2.1 section.\\n- (2) t PLH: Low-to-high Propagation Delay; tPHL: High-to-Low Propagation Delay; tPHZ: High-to-Hi-Z Propagation Delay; tPLZ: Low-to-Hi-Z Propagation Delay; tPZH: Hi-Z-to-High Propagation Delay; tPZL: Hi-Z-to-Low Propagation Delay\\n\\nProduct Folder Links: SN74AVC2T45\\n## 5.8 Switching Characteristics: VCCA = 1.8V ±0.15V\\n\\nover recommended operating free-air temperature range, VCCA = 1.8V ± 0.15V (see Figure 6-1)\\n\\n| PARAMETER     | FROM (INPUT)   | TO (OUTPUT)   | V CCB = 1.2V   | V CCB = 1.5V ± 0.1V   | V CCB = 1.5V ± 0.1V   | V CCB = 1.8V ± 0.15V   | V CCB = 1.8V ± 0.15V   | V CCB = 2.5V ± 0.2V   | V CCB = 2.5V ± 0.2V   | V CCB = 3.3V ± 0.3V   | V CCB = 3.3V ± 0.3V   | UNIT   |\\n|---------------|----------------|---------------|----------------|-----------------------|-----------------------|------------------------|------------------------|-----------------------|-----------------------|-----------------------|-----------------------|--------|\\n| PARAMETER     | FROM (INPUT)   | TO (OUTPUT)   | TYP            | MIN                   | MAX                   | MIN                    | MAX                    | MIN                   | MAX                   | MIN                   | MAX                   | UNIT   |\\n| t PLH (2)     | A              | B             | 2.7            | 0.5                   | 5.2                   | 0.4                    | 4.3                    | 0.2                   | 3.4                   | 0.2                   | 3.1                   | ns     |\\n| t PHL (2)     | A              | B             | 2.7            | 0.5                   | 5.2                   | 0.4                    | 4.3                    | 0.2                   | 3.4                   | 0.2                   | 3.1                   | ns     |\\n| t PLH (2)     | B              | A             | 2.4            | 0.7                   | 4.7                   | 0.5                    | 4.4                    | 0.5                   | 4                     | 0.4                   | 3.8                   | ns     |\\n| t PHL (2)     | B              | A             | 2.4            | 0.7                   | 4.7                   | 0.5                    | 4.4                    | 0.5                   | 4                     | 0.4                   | 3.8                   | ns     |\\n| t PHZ (2)     | DIR            | A             | 3.7            | 1.3                   | 8.1                   | 0.7                    | 6.9                    | 1.4                   | 5.3                   | 1.1                   | 5.2                   | ns     |\\n| t PLZ (2)     | DIR            | A             | 3.7            | 1.3                   | 8.1                   | 0.7                    | 6.9                    | 1.4                   | 5.3                   | 1.1                   | 5.2                   | ns     |\\n| t PHZ (2)     | DIR            | B             | 4.4            | 1.3                   | 5.8                   | 1.3                    | 5.9                    | 0.8                   | 5.7                   | 1.5                   | 5.9                   | ns     |\\n| t PLZ (2)     | DIR            | B             | 4.4            | 1.3                   | 5.8                   | 1.3                    | 5.9                    | 0.8                   | 5.7                   | 1.5                   | 5.9                   | ns     |\\n| t PZH (2) (1) | DIR            | A             | 6.8            |                       | 10.5                  |                        | 10.3                   |                       | 9.7                   |                       | 9.7                   | ns     |\\n| t PZL (2) (1) | DIR            | A             | 6.8            |                       | 10.5                  |                        | 10.3                   |                       | 9.7                   |                       | 9.7                   | ns     |\\n| t PZH (2) (1) | DIR            | B             | 6.4            |                       | 13.3                  |                        | 11.2                   |                       | 8.7                   |                       | 8.3                   | ns     |\\n| t PZL (2) (1) | DIR            | B             | 6.4            |                       | 13.3                  |                        | 11.2                   |                       | 8.7                   |                       | 8.3                   | ns     |\\n\\n- (1) The enable time is a calculated value, derived using the formula shown in the Section 8.2.2.2.1 section.\\n- (2) t PLH: Low-to-high Propagation Delay; tPHL: High-to-Low Propagation Delay; tPHZ: High-to-Hi-Z Propagation Delay; tPLZ: Low-to-Hi-Z Propagation Delay; tPZH: Hi-Z-to-High Propagation Delay; tPZL: Hi-Z-to-Low Propagation Delay\\n## 5.9 Switching Characteristics: VCCA = 2.5V ±0.2V\\n\\nover recommended operating free-air temperature range, VCCA = 2.5V ± 0.2V (see Figure 6-1)\\n\\n| PARAMETER     | FROM (INPUT)   | TO (OUTPUT)   | V CCB = 1.2V   | V CCB = 1.5V ± 0.1V   | V CCB = 1.5V ± 0.1V   | V CCB = 1.8V ± 0.15V   | V CCB = 1.8V ± 0.15V   | V CCB = 2.5V ± 0.2V   | V CCB = 2.5V ± 0.2V   | V CCB = 3.3V ± 0.3V   | V CCB = 3.3V ± 0.3V   |    |\\n|---------------|----------------|---------------|----------------|-----------------------|-----------------------|------------------------|------------------------|-----------------------|-----------------------|-----------------------|-----------------------|----|\\n| PARAMETER     | FROM (INPUT)   | TO (OUTPUT)   | TYP            | MIN                   | MAX                   | MIN                    | MAX                    | MIN                   | MAX                   | MIN                   | MAX                   |    |\\n| t PLH (2)     | A              | B             | 2.6            | 0.4                   | 4.9                   | 0.2                    | 4                      | 0.2                   | 3                     | 0.2                   | 2.6                   | ns |\\n| t PHL (2)     | A              | B             | 2.6            | 0.4                   | 4.9                   | 0.2                    | 4                      | 0.2                   | 3                     | 0.2                   | 2.6                   | ns |\\n| t PLH (2)     | B              | A             | 2.1            | 0.6                   | 3.8                   | 0.5                    | 3.4                    | 0.4                   | 3                     | 0.3                   | 2.8                   | ns |\\n| t PHL (2)     | B              | A             | 2.1            | 0.6                   | 3.8                   | 0.5                    | 3.4                    | 0.4                   | 3                     | 0.3                   | 2.8                   | ns |\\n| t PHZ (2)     | DIR            | A             | 2.4            | 0.7                   | 7.9                   | 0.8                    | 6.4                    | 0.8                   | 5                     | 0.5                   | 4.3                   | ns |\\n| t PLZ (2)     | DIR            | A             | 2.4            | 0.7                   | 7.9                   | 0.8                    | 6.4                    | 0.8                   | 5                     | 0.5                   | 4.3                   | ns |\\n| t PHZ (2)     | DIR            | B             | 3.8            | 1                     | 4.3                   | 0.6                    | 4.3                    | 0.5                   | 4.2                   | 1.1                   | 4.1                   | ns |\\n| t PLZ (2)     | DIR            | B             | 3.8            | 1                     | 4.3                   | 0.6                    | 4.3                    | 0.5                   | 4.2                   | 1.1                   | 4.1                   | ns |\\n| t PZH (2) (1) | DIR            | A             | 5.9            |                       | 8.5                   |                        | 7.7                    |                       | 7.2                   |                       | 6.9                   | ns |\\n| t PZL (2) (1) | DIR            | A             | 5.9            |                       | 8.5                   |                        | 7.7                    |                       | 7.2                   |                       | 6.9                   | ns |\\n| t PZH (2) (1) | DIR            | B             | 5              |                       | 12.8                  |                        | 10.4                   |                       | 8                     |                       | 6.9                   | ns |\\n| t PZL (2) (1) | DIR            | B             | 5              |                       | 12.8                  |                        | 10.4                   |                       | 8                     |                       | 6.9                   | ns |\\n\\n- (1) The enable time is a calculated value, derived using the formula shown in the Section 8.2.2.2.1 section.\\n- (2) t PLH: Low-to-high Propagation Delay; tPHL: High-to-Low Propagation Delay; tPHZ: High-to-Hi-Z Propagation Delay; tPLZ: Low-to-Hi-Z Propagation Delay; tPZH: Hi-Z-to-High Propagation Delay; tPZL: Hi-Z-to-Low Propagation Delay\\n\\nProduct Folder Links: SN74AVC2T45\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000011_ea248d2faacb0dff77613ffa4d80ce7391a44cea5e6f0323029de5c72174fdae.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000012_f97664609456770ad9ef4cafa208ee2fc6dc7f94d4bf017a1f4b4f1435dc6179.png)\", \"## 5.10 Switching Characteristics: VCCA = 3.3V ±0.3V\\n\\nover recommended operating free-air temperature range, VCCA = 3.3V ± 0.3V (see Figure 6-1)\\n\\n| PARAMETER     | FROM (INPUT)   | TO (OUTPUT)   | V CCB = 1.2V   | V CCB = 1.5V ± 0.1V   | V CCB = 1.5V ± 0.1V   | V CCB = 1.8V ± 0.15V   | V CCB = 1.8V ± 0.15V   | V CCB = 2.5V ± 0.2V   | V CCB = 2.5V ± 0.2V   | V CCB = 3.3V ± 0.3V   | V CCB = 3.3V ± 0.3V   | UNIT   |\\n|---------------|----------------|---------------|----------------|-----------------------|-----------------------|------------------------|------------------------|-----------------------|-----------------------|-----------------------|-----------------------|--------|\\n| PARAMETER     | FROM (INPUT)   | TO (OUTPUT)   | TYP            | MIN                   | MAX                   | MIN                    | MAX                    | MIN                   | MAX                   | MIN                   | MAX                   | UNIT   |\\n| t PLH (2)     | A              | B             | 2.5            | 0.3                   | 4.7                   | 0.2                    | 3.8                    | 0.2                   | 2.8                   | 0.2                   | 2.4                   | ns     |\\n| t PHL (2)     | A              | B             | 2.5            | 0.3                   | 4.7                   | 0.2                    | 3.8                    | 0.2                   | 2.8                   | 0.2                   | 2.4                   | ns     |\\n| t PLH (2)     | B              | A             | 2.1            | 0.6                   | 3.6                   | 0.4                    | 3.1                    | 0.3                   | 2.6                   | 0.3                   | 2.4                   | ns     |\\n| t PHL (2)     | B              | A             | 2.1            | 0.6                   | 3.6                   | 0.4                    | 3.1                    | 0.3                   | 2.6                   | 0.3                   | 2.4                   | ns     |\\n| t PHZ (2)     | DIR            | A             | 2.9            | 1.1                   | 8                     | 1                      | 6.5                    | 1.3                   | 4.7                   | 1.2                   | 4                     | ns     |\\n| t PLZ (2)     | DIR            | A             | 2.9            | 1.1                   | 8                     | 1                      | 6.5                    | 1.3                   | 4.7                   | 1.2                   | 4                     | ns     |\\n| t PHZ (2)     | DIR            | B             | 3.4            | 0.5                   | 6.6                   | 0.3                    | 5.6                    | 0.3                   | 4.6                   | 1.1                   | 4.2                   | ns     |\\n| t PLZ (2)     | DIR            | B             | 3.4            | 0.5                   | 6.6                   | 0.3                    | 5.6                    | 0.3                   | 4.6                   | 1.1                   | 4.2                   | ns     |\\n| t PZH (2) (1) | DIR            | A             | 5.5            |                       | 10.2                  |                        | 8.7                    |                       | 7.2                   |                       | 6.6                   | ns     |\\n| t PZL (2) (1) | DIR            | A             | 5.5            |                       | 10.2                  |                        | 8.7                    |                       | 7.2                   |                       | 6.6                   | ns     |\\n| t PZH (2) (1) | DIR            | B             | 5.4            |                       | 12.7                  |                        | 10.3                   |                       | 7.5                   |                       | 6.4                   | ns     |\\n| t PZL (2) (1) | DIR            | B             | 5.4            |                       | 12.7                  |                        | 10.3                   |                       | 7.5                   |                       | 6.4                   | ns     |\\n\\n- (1) The enable time is a calculated value, derived using the formula shown in the section.\\n- (2) t PLH: Low-to-high Propagation Delay; tPHL: High-to-Low Propagation Delay; tPHZ: High-to-Hi-Z Propagation Delay; tPLZ: Low-to-Hi-Z Propagation Delay; tPZH: Hi-Z-to-High Propagation Delay; tPZL: Hi-Z-to-Low Propagation Delay\\n## 5.11 Operating Characteristics\\n## TA = 25°C\\n\\n| PARAMETER   | PARAMETER                   | TEST CONDITIONS                             |   V CCA = V CCB = 1.2V TYP |   V CCA = V CCB = 1.5V TYP |   V CCA = V CCB = 1.8V TYP |   V CCA = V CCB = 2.5V TYP |   V CCA = V CCB = 3.3V TYP |\\n|-------------|-----------------------------|---------------------------------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|\\n|             | A-port input, B-port output | C L = 0, f = 10MHz, t r (2) = t f (2) = 1ns |                          3 |                          3 |                          3 |                          3 |                          4 |\\n|             | B-port input, A-port output | C L = 0, f = 10MHz, t r (2) = t f (2) = 1ns |                         12 |                         13 |                         13 |                         14 |                         15 |\\n|             | A-port input, B-port output | C L = 0, f = 10MHz, t r (2) = t f (2) = 1ns |                         12 |                         13 |                         13 |                         14 |                         15 |\\n|             | B-port input, A-port output | C L = 0, f = 10MHz, t r (2) = t f (2) = 1ns |                          3 |                          3 |                          3 |                          3 |                          4 |\\n\\n- (1) Power-dissipation capacitance per transceiver\\n- (2) t : Rise time; t : Fall time r f\\n\\nProduct Folder Links: SN74AVC2T45\\n## 5.12 Typical Characteristics\\n\\nTable 5-1. Typical Total Static Power Consumption (ICCA + ICCB)\\n\\n| V CCB   | V CCA   | V CCA   | V CCA   | V CCA   | V CCA   | V CCA   | UNIT   |\\n|---------|---------|---------|---------|---------|---------|---------|--------|\\n| V CCB   | 0V      | 1.2V    | 1.5V    | 1.8V    | 2.5V    | 3.3V    | UNIT   |\\n| 0       | <0.5    | <0.5    | <0.5    | <0.5    | <0.5    | µA      | 0V     |\\n| <0.5    | <1      | <1      | <1      | <1      | 1       | µA      | 1.2V   |\\n| <0.5    | <1      | <1      | <1      | <1      | 1       | µA      | 1.5V   |\\n| <0.5    | <1      | <1      | <1      | <1      | <1      | µA      | 1.8V   |\\n| <0.5    | 1       | <1      | <1      | <1      | <1      | µA      | 2.5V   |\\n| <0.5    | 1       | <1      | <1      | <1      | <1      | µA      | 3.3V   |\\n## 5.12.1 Typical Propagation Delay (A to B) vs Load Capacitance, TA = 25°C, VCCA = 1.2V\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000013_304d894110d9f43830b5bc7d19fb1c60f7ffcbb66cca3225ab02ea452186f252.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000014_0ac154b796f6076d6d57176ca8bf67e361a338fe57711875f6674ac7c7058bab.png)\\n\\n5.12.2 Typical Propagation Delay (A to B) vs Load Capacitance, TA = 25°C, VCCA = 1.5V\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000015_e181f45f525de08b73762eb97961d03039694f66719367d42b3cff3a27f2fff2.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000016_3c0f4224e91080df10b3778b1663a45f4030f9c011cabc8988a4c09a0c4d8a94.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000017_8b3a9f8d97f7445892cf644e88ba20e605353d68889ca660d431e6cf6bdcbf5d.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000018_919134599e2dd236209df2510313e9f51cdf3963e87eb4a0b52113bccb5a3394.png)\\n## 5.12.3 Typical Propagation Delay (A-to-B) vs Load Capacitance, TA = 25°C, VCCA = 1.8V\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000019_c4e21332acbffc77f903f6ba15a023e1646d72e0eed4cbd76e106412c29298a1.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000020_65be676b7d8b5649e91fa2b27c65f4fe179362ebeb8eb66eb62bd2b8a0131e26.png)\\n\\n5.12.4 Typical Propagation Delay (A to B) vs Load Capacitance, TA = 25°C, VCCA = 2.5V\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000021_73121b3d5925f22791b98e828c1dbb3fdfe5020e49860d768910b4de2a40ea5d.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000022_2faae636b0050de5b0aa4ccfc6a206662c42f045df2c83b40b6aa078501953d2.png)\\n\\n5.12.5 Typical Propagation Delay (A to B) vs Load Capacitance, TA = 25°C, VCCA = 3.3V\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000023_c76dffbb863293863aec5bcda40e45d6ba69239ee7b7718f4d900f23634fbf38.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000024_d1a680c246fe0c2a0cd35b0562e7fd8240e5901b1f628ebb8425d77f94597c64.png)\\n## 6 Parameter Measurement Information\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000025_70927ae8b6116f9d29d46bc1df3a37288974801c902f7e87e1d98945714e7d7b.png)\\n\\n| V CCO          | C L   | R L   | V TP   |\\n|----------------|-------|-------|--------|\\n| 1.2 V          | 15 pF | 2 k Ω | 0.1 V  |\\n| 1.5 V ± 0.1 V  | 15 pF | 2 k Ω | 0.1 V  |\\n| 1.8 V ± 0.15 V | 15 pF | 2 k Ω | 0.15 V |\\n| 2.5 V ± 0.2 V  | 15 pF | 2 k Ω | 0.15 V |\\n| 3.3 V ± 0.3 V  | 15 pF | 2 k Ω | 0.3 V  |\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000026_41a5369497039c0dd10e9d0a1dba21095fb740b42922c23b0dbf5cea627699a5.png)\\n\\nVOLTAGE WAVEFORMS PROPAGATION DELAY TIMES\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000027_c4aaaa28fac61db6084e0975b259d32069ab6ac9eecc9022506ceca10e394a1d.png)\\n\\n| TEST   | S1   |\\n|--------|------|\\n| t pd   | Open |\\n\\nVOLTAGE WAVEFORMS PULSE DURATION\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000028_24d5530c1cb2d14eea8e486ee6a013b3f84a80061725541b41e3e8da170e009e.png)\\n\\nVOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000029_41a2a6c4daf0caf9009353795a4e3ebf1f3d822dd61d8dabdcb6a16a5b5ce6ca.png)\\n\\nNOTES: A. CL includes probe and jig capacitance.\\n\\n- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.\\n- C. All input pulses are supplied by generators having the following characteristics: PRR /C0118 10 MHz, Z O  = 50 Ω , dv/dt ≥/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr 1 V/ns.\\n- D. The outputs are measured one at a time, with one transition per measurement.\\n- E. t PLZ  and t PHZ  are the same as t dis .\\n- F. t PZL  and t PZH  are the same as t en .\\n- G. t PLH and t PHL  are the same as t pd .\\n- H. VCCI  is the V CC  associated with the input port.\\n- I. VCCO is the V CC  associated with the output port.\\n\\nFigure 6-1. Load Circuit and Voltage Waveforms\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000030_7c4650461f6ed6710a533271dbe30a3f3d3f48c0650c4eff5f6b987e96704768.png)\\n## 7 Detailed Description\\n## 7.1 Overview\\n\\nThis  dual-bit  noninverting  bus  transceiver  uses  two  separate  configurable  power-supply  rails.  The  A  port  is designed to track VCCA and accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track VCCB and accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation and level-shifting between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.\\n\\nThe  device  is  designed  for  asynchronous  communication  between  two  data  buses.  The  logic  levels  of  the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess internal leakage of the CMOS.\\n\\nThe device is designed so that the DIR input is powered by supply voltage from VCCA.\\n\\nThis device is fully specified for partial-power-down applications using off output current (I off ). The I off circuitry disables the outputs, preventing damaging current backflow through the device when powered down.\\n\\nThe VCC isolation feature makes sure that if either VCC input is at GND, both ports are put in a high-impedance state. This action prevents a false high or low logic being presented at the output.\\n\\nNanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.\\n## 7.2 Functional Block Diagram\\n\\nPin numbers are for the DCT and DCU packages only.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000031_b14c7f0a1b17c4ab9a9336adfb942d69f2cf4929f75e64b1cc65861433289cfc.png)\\n## 7.3 Feature Description\\n## 7.3.1 VCC Isolation\\n\\nThe VCC isolation feature make sure that if either V CCA  or V CCB  are at GND, both ports are in a high-impedance state  (I OZ shown in Electrical  Characteristics ).  This  action  prevents  false  logic  levels  from  being  presented  to either bus.\\n## 7.3.2 2-Rail Design\\n\\nFully configurable 2-rail design allows each port to operate over the full 1.2V to 3.6V power-supply range.\\n## 7.3.3 IO Ports are 4.6-V Tolerant\\n\\nThe IO ports are up to 4.6 V tolerant.\\n## 7.3.4 Partial-Power-Down Mode\\n\\nThis device is fully specified for partial-power-down applications using off output current (I off ). The I off circuitry disables  the  outputs,  preventing  damaging  current  backflow  through  the  device  when  the  device  is  powered down.\\n## 7.4 Device Functional Modes\\n\\nTable 7-1 shows the functional modes of the SN74AVC2T45-Q1.\\n## Table 7-1. Function Table\\n## (Each Transceiver)\\n\\n| INPUT DIR   | OPERATION       |\\n|-------------|-----------------|\\n| L           | B data to A bus |\\n| H           | A data to B bus |\\n\\nProduct Folder Links: SN74AVC2T45\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000032_6d733461f7d86eb65af4405f9d866aa9896484b42c7c596ab4ea5edd1217a9e2.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000033_4ca98d6a272ffc4d66072df4d134d83e905e3a706e69eed77ce7fa2e36b51a9c.png)\\n## 8 Application and Implementation\\n## Note\\n\\nInformation in  the  following  applications  sections  is  not  part  of  the  TI  component  specification,  and TI  does  not  warrant  its  accuracy  or  completeness.  TI's  customers  are  responsible  for  determining suitability of components  for  their  purposes.  Customers  should  validate  and  test  their  design implementation to confirm system functionality.\\n## 8.1 Application Information\\n\\nThe SN74AVC2T45 is used to shift IO voltage levels from one voltage domain to another. Bus A and bus B have independent power supplies, and a direction pin is used to control the direction of data flow. Unused data ports must not be floating; tie the unused port input and output to ground directly.\\n## 8.2 Typical Applications\\n## 8.2.1 Unidirectional Logic Level-Shifting Application\\n\\nFigure 8-1 is an example circuit of the SN74AVC2T45 used in a unidirectional logic level-shifting application.\\n\\nFigure 8-1. Unidirectional Logic Level-Shifting Application\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000034_4b54d1132582b44eb4c887f693c2b2ffb8e46cd8907d9631a41db2c5dfd33fb9.png)\\n## 8.2.1.1 Design Requirements\\n\\nTable 8-1 lists the pins and pin descriptions of the SN74AVC2T45 connections with SYSTEM-1 and SYSTEM-2.\", \"## Table 8-1. SN74AVC2T45 Pin Connections With SYSTEM-1 and SYSTEM-2\\n\\n|   PIN | NAME   | DESCRIPTION                                                |\\n|-------|--------|------------------------------------------------------------|\\n|     1 | VCCA   | SYSTEM-1 supply voltage (1.2V to 3.6V)                     |\\n|     2 | A1     | Output level depends on V CCA .                            |\\n|     3 | A2     | Output level depends on V CCA .                            |\\n|     4 | GND    | Device GND                                                 |\\n|     5 | DIR    | The GND (low-level) determines B-port to A-port direction. |\\n|     6 | B2     | Input threshold value depends on V CCB .                   |\\n|     7 | B1     | Input threshold value depends on V CCB .                   |\\n|     8 | VCCB   | SYSTEM-2 supply voltage (1.2V to 3.6V)                     |\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000035_6d733461f7d86eb65af4405f9d866aa9896484b42c7c596ab4ea5edd1217a9e2.png)\\n## 8.2.1.2 Detailed Design Procedure\\n\\nThis device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Unused data inputs must not be floating, as this can cause excessive internal leakage on the input CMOS structure. Make sure to tie any unused input and output ports directly to ground.\\n## 8.2.1.3 Application Curve\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000036_09073be4096fa961d7947b758e9cc6455d347efac88ce113f58e62c1bf46c4ce.png)\\n\\n-0.5\\n\\nD001\\n\\nFigure 8-2. 3.3 V to 1.8 V Level-Shifting With 1-MHz Square Wave\\n## 8.2.2 Bidirectional Logic Level-Shifting Application\\n\\nFigure 8-3 shows the SN74AVC2T45 used in a bidirectional logic level-shifting application.\\n\\nFigure 8-3. Bidirectional Logic Level-Shifting Application\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000037_fed78e10c7f770bbcca1278405076b3456163aad5bcb7ef7f39f8531d76ab117.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000038_04e2825e344df1b52486e1c3f70bec9852f315c5ed3b6ce34f82ddb723daa4e6.png)\\n## 8.2.2.1 Design Requirements\\n\\nThe SN74AVC2T45 does not have an output-enable (OE) pin, the system designer must take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.\\n## 8.2.2.2 Detailed Design Procedure\\n\\nTable  8-2  shows  a  sequence  that  illustrates  data  transmission  from  SYSTEM-1  to  SYSTEM-2  and  then  from SYSTEM-2 to SYSTEM-1.\\n## Table 8-2. Data Transmission Sequence\\n\\n|   STATE | DIR CTRL   | IO-1   | IO-2   | DESCRIPTION                                                                                                                           |\\n|---------|------------|--------|--------|---------------------------------------------------------------------------------------------------------------------------------------|\\n|       1 | H          | Output | Input  | SYSTEM-1 data to SYSTEM-2                                                                                                             |\\n|       2 | H          | Hi-Z   | Hi-Z   | SYSTEM-2 is getting ready to send data to SYSTEM-1. IO-1 and IO-2 are disabled. The bus-line state depends on pullup or pulldown. (1) |\\n|       3 | L          | Hi-Z   | Hi-Z   | DIR bit is flipped. IO-1 and IO-2 still are disabled. The bus-line state depends on pullup or pulldown. (1)                           |\\n|       4 | L          | Input  | Output | SYSTEM-2 data to SYSTEM-1                                                                                                             |\\n\\n(1) SYSTEM-1 and SYSTEM-2 must use the same conditions, that is, both pullup or both pulldown.\\n## 8.2.2.2.1 Enable Times\\n\\nCalculate the enable times for the SN74AVC2T45 using the following formulas:\\n\\n- · t PZH (DIR to A) = t PLZ (DIR to B) + t PLH (B to A)\\n- · t PZH (DIR to B) = t PLZ (DIR to A) + t PLH (A to B)\\n- · t PZL (DIR to A) = t PHZ (DIR to B) + t PHL (B to A)\\n- · t PZL (DIR to B) = t PHZ (DIR to A) + t PHL (A to B)\\n\\nIn  a  bidirectional  application,  these  enable  times  provide  the  maximum  delay  from  the  time  the  DIR  bit  is switched until an output is expected. For example, if the SN74AVC2T45 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting the device with an input. After the B port has been disabled, an input signal applied to the port appears on the corresponding A port after the specified propagation delay.\\n## 8.3 Power Supply Recommendations\\n\\nA  proper  power-up  sequence  must  always  be  followed  to  avoid  excessive  current  on  the  supply  pin,  bus contention,  oscillations,  or  other  anomalies.  To  guard  against  such  power-up  problems,  take  the  following precautions:\\n\\n- 1. Connect ground before any supply voltage is applied.\\n- 2. Power up VCCA.\\n- 3. VCCB can be ramped up along with or after VCCA.\\n\\nProduct Folder Links: SN74AVC2T45\\n## 8.4 Layout\\n## 8.4.1 Layout Guidelines\\n\\nTo verify the reliability of the device, follow common printed-circuit board layout guidelines.\\n\\n- · Bypass capacitors can be used on power supplies. Place the capacitors as close as possible to the VCCA, VCCB pin and GND pin.\\n- · Short trace lengths can be used to avoid excessive loading.\\n## 8.4.2 Layout Example\\n\\nVIA to GND Plane\\n\\nFigure 8-4. Layout Example for YZP Package\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000039_711646547db2d7b4d46ac88a3181e9bda7a6122183f7e2ec01f781714c98589a.png)\\n\\n| DIR   | D2   | D1   | GND   |\\n|-------|------|------|-------|\\n| B2    | C2   | C1   | A2    |\\n| B1    | B2   | B1   | A1    |\\n| VCCB  | A2   | A1   | VCCA  |\\n\\nProduct Folder Links: SN74AVC2T45\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000040_6d733461f7d86eb65af4405f9d866aa9896484b42c7c596ab4ea5edd1217a9e2.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000041_d6053fc9662cf994d930d05c24a26f5360e98a769acfce9415f2b83f867c6af0.png)\\n## 9 Device and Documentation Support\\n## 9.1 Documentation Support\\n## 9.1.1 Related Documentation\\n\\nFor related documentation see the following:\\n\\n- · Texas Instruments, Implications of Slow or Floating CMOS Inputs\\n## 9.2 Receiving Notification of Documentation Updates\\n\\nTo  receive  notification  of  documentation  updates,  navigate  to  the  device  product  folder  on  ti.com.  Click  on Notifications to  register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.\\n## 9.3 Support Resources\\n\\nTI E2E ™  support forums are an engineer's go-to source for fast, verified answers and design help - straight from the experts. Search existing answers or ask your own question to get the quick design help you need.\\n\\nLinked content is provided \\\"AS IS\\\" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.\\n## 9.4 Trademarks\\n\\nNanoFree ™  is a trademark of Texas Instruments.\\n\\nTI E2E ™  is a trademark of Texas Instruments.\\n\\nAll trademarks are the property of their respective owners.\\n## 9.5 Electrostatic Discharge Caution\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000042_fc87cad00be986a31fbc8168986a1d8fa95ecdfa46482b7c6e9d1a64b5c0050f.png)\\n\\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\\n\\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.\\n## 9.6 Glossary\\n\\nTI Glossary\\n\\nThis glossary lists and explains terms, acronyms, and definitions.\\n## 10 Revision History\\n\\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\\n\\n| Changes from Revision M (September 2024) to Revision N (February 2025)                                                                         |   Page |\\n|------------------------------------------------------------------------------------------------------------------------------------------------|--------|\\n| • Updated DCT and DDF Thermal Information .................................................................................................... |      6 |\\n\\n| Changes from Revision L (May 2017) to Revision M (September 2024)   | Changes from Revision L (May 2017) to Revision M (September 2024)                                                                                                                                                                                               | Page   |\\n|---------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|\\n| •                                                                   | Updated the numbering format for tables, figures, and cross-references throughout the document.................                                                                                                                                                 | 1      |\\n| •                                                                   | Added DDF package..........................................................................................................................................                                                                                                     | 1      |\\n| •                                                                   | Deleted the Community Resources section ....................................................................................................                                                                                                                    | 19     |\\n| •                                                                   | Added the Support Resources , Receiving Notification of Documentation Updates , Electrostatic Discharge Statement , and Glossary sections....................................................................................................................19 |        |\\n\\nProduct Folder Links: SN74AVC2T45\\n## Changes from Revision K (April 2015) to Revision L (May 2017)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000043_ad08759c608543381be1519905f7c3d3adc095b8e767ea5f74975b60074f93eb.png)\\n\\nPage\\n\\n- •\\n- Changed data sheet title.....................................................................................................................................1\\n- · Changed YZP package pinout diagram to bottom view..................................................................................... 3\\n- · Added Type column to Pin Functions\\n\\ntable ....................................................................................................... 3\\n\\n- · Added Junction temperature, TJ ........................................................................................................................4\\n## Changes from Revision J (June 2007) to Revision K (April 2015)\\n\\nPage\\n\\n- · Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes , Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ............................................................................................................................................................... 1\\n## 11 Mechanical, Packaging, and Orderable Information\\n\\nThe  following  pages  include  mechanical,  packaging,  and  orderable  information.  This  information  is  the  most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.\\n\\nProduct Folder Links: SN74AVC2T45\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000044_53c1368a08609309d0e6c31c21a6c21394210110fa43aba5e413e4d8a987114c.png)\\n\\nwww.ti.com\\n## PACKAGE OPTION ADDENDUM\\n\\n14-May-2025\", \"## PACKAGING INFORMATION\\n\\n| Orderable part number   | Status (1)   | Material type (2)   | Package | Pins        | Package qty | Carrier   | RoHS (3)   | Lead finish/ Ball material (4)   | MSL rating/ Peak reflow (5)   | Op temp (°C)   | Part marking (6)   |\\n|-------------------------|--------------|---------------------|-----------------------|-------------------------|------------|----------------------------------|-------------------------------|----------------|--------------------|\\n| SN74AVC2T45DCTR         | Active       | Production          | SSOP (DCT) | 8        | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 85      | DT2 Z              |\\n| SN74AVC2T45DCTR.Z       | Active       | Production          | SSOP (DCT) | 8        | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 125     | DT2 Z              |\\n| SN74AVC2T45DCTRE4       | Active       | Production          | SSOP (DCT) | 8        | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 85      | DT2 Z              |\\n| SN74AVC2T45DCTRG4.Z     | Active       | Production          | SSOP (DCT) | 8        | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 125     | DT2 Z              |\\n| SN74AVC2T45DCTT         | Active       | Production          | SSOP (DCT) | 8        | 250 | SMALL T&R         | Yes        | NIPDAU | NIPDAU                  | Level-1-260C-UNLIM            | -40 to 85      | DT2 Z              |\\n| SN74AVC2T45DCTT.Z       | Active       | Production          | SSOP (DCT) | 8        | 250 | SMALL T&R         | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 125     | DT2 Z              |\\n| SN74AVC2T45DCUR         | Active       | Production          | VSSOP (DCU) | 8       | 3000 | LARGE T&R        | Yes        | NIPDAU | SN                      | Level-1-260C-UNLIM            | -40 to 85      | (DT2R, T2) DZ      |\\n| SN74AVC2T45DCUR.Z       | Active       | Production          | VSSOP (DCU) | 8       | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | (DT2R, T2) DZ      |\\n| SN74AVC2T45DCURG4       | Active       | Production          | VSSOP (DCU) | 8       | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 85      | DT2R               |\\n| SN74AVC2T45DCURG4.Z     | Active       | Production          | VSSOP (DCU) | 8       | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 125     | DT2R               |\\n| SN74AVC2T45DCUT         | Active       | Production          | VSSOP (DCU) | 8       | 250 | SMALL T&R         | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 85      | DT2R               |\\n| SN74AVC2T45DCUT.Z       | Active       | Production          | VSSOP (DCU) | 8       | 250 | SMALL T&R         | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 125     | DT2R               |\\n| SN74AVC2T45DCUTG4       | Active       | Production          | VSSOP (DCU) | 8       | 250 | SMALL T&R         | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 85      | DT2R               |\\n| SN74AVC2T45DCUTG4.Z     | Active       | Production          | VSSOP (DCU) | 8       | 250 | SMALL T&R         | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 125     | DT2R               |\\n| SN74AVC2T45DDFR         | Active       | Production          | SOT-23-THIN (DDF) | 8 | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | A2T45              |\\n| SN74AVC2T45YZPR         | Active       | Production          | DSBGA (YZP) | 8       | 3000 | LARGE T&R        | Yes        | SNAGCU                           | Level-1-260C-UNLIM            | -40 to 85      | TDN                |\\n| SN74AVC2T45YZPR.Z       | Active       | Production          | DSBGA (YZP) | 8       | 3000 | LARGE T&R        | Yes        | SNAGCU                           | Level-1-260C-UNLIM            | -40 to 125     | TDN                |\\n\\n- (1) Status: For more details on status, see our product life cycle.\\n\\n(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000045_ee7f5c7a86141fa272cf273da984890aaa7f9f1355e254aaa7ad7df4d4807196.png)\\n## PACKAGE OPTION ADDENDUM\\n\\nwww.ti.com\\n\\n14-May-2025\\n\\n(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.\\n\\n- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.\\n\\n- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.\\n\\n- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.\\n\\nMultiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a \\\"~\\\" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.\\n\\nImportant Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\\n\\nIn no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\\n## OTHER QUALIFIED VERSIONS OF SN74AVC2T45 :\\n\\n- •\\n\\nAutomotive : SN74AVC2T45-Q1\\n\\nNOTE: Qualified Version Definitions:\\n\\n- • Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000046_9e9c487152e1880414d72ce8edab69f309589568ff97e594b24509407fc68c95.png)\\n\\nwww.ti.com\\n## PACKAGE MATERIALS INFORMATION\\n\\n14-May-2025\\n## TAPE AND REEL INFORMATION\\n\\nA0\\n\\nB0\\n\\nK0\\n\\nW\\n\\nDimension designed to accommodate the component length\\n\\nDimension designed to accommodate the component thickness\\n\\nOverall width of the carrier tape\\n\\nPitch between successive cavity centers\\n\\nDimension designed to accommodate the component width\\n\\nP1\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000047_2bb36d3e0435ab5232047d7832f823c88b787984836d05785ce919d1807ade59.png)\\n\\nReel Width (W1)\\n\\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000048_28a249cb1d557a7c4c0051f770dbb14f905e8c3209bfa1883e29d1506d0bec72.png)\\n## *All dimensions are nominal\\n\\n| Device            | Package Type   | Package Drawing   |   Pins |   SPQ |   Reel Diameter (mm) |   Reel Width W1 (mm) |   A0 (mm) |   B0 (mm) |   K0 (mm) |   P1 (mm) |   W (mm) | Pin1 Quadrant   |\\n|-------------------|----------------|-------------------|--------|-------|----------------------|----------------------|-----------|-----------|-----------|-----------|----------|-----------------|\\n| SN74AVC2T45DCTR   | SSOP           | DCT               |      8 |  3000 |                  180 |                 13   |      3.35 |      4.5  |      1.55 |         4 |       12 | Q3              |\\n| SN74AVC2T45DCTT   | SSOP           | DCT               |      8 |   250 |                  180 |                 13   |      3.35 |      4.5  |      1.55 |         4 |       12 | Q3              |\\n| SN74AVC2T45DCUR   | VSSOP          | DCU               |      8 |  3000 |                  180 |                  9   |      2.25 |      3.4  |      1    |         4 |        8 | Q3              |\\n| SN74AVC2T45DCURG4 | VSSOP          | DCU               |      8 |  3000 |                  180 |                  8.4 |      2.25 |      3.35 |      1.05 |         4 |        8 | Q3              |\\n| SN74AVC2T45DCUTG4 | VSSOP          | DCU               |      8 |   250 |                  180 |                  8.4 |      2.25 |      3.35 |      1.05 |         4 |        8 | Q3              |\\n| SN74AVC2T45DDFR   | SOT-23- THIN   | DDF               |      8 |  3000 |                  180 |                  8.4 |      3.2  |      3.1  |      1.25 |         4 |        8 | Q3              |\\n| SN74AVC2T45YZPR   | DSBGA          | YZP               |      8 |  3000 |                  178 |                  9.2 |      1.02 |      2.02 |      0.63 |         4 |        8 | Q1              |\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000049_9e9c487152e1880414d72ce8edab69f309589568ff97e594b24509407fc68c95.png)\\n## PACKAGE MATERIALS INFORMATION\\n\\nwww.ti.com\\n\\n14-May-2025\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000050_b6ac3260cb6447b8aad5858a9ffa15c1f5fce3ef0ba73d9e893a4f6fc59d1982.png)\\n## *All dimensions are nominal\\n\\n| Device            | Package Type   | Package Drawing   |   Pins |   SPQ |   Length (mm) |   Width (mm) |   Height (mm) |\\n|-------------------|----------------|-------------------|--------|-------|---------------|--------------|---------------|\\n| SN74AVC2T45DCTR   | SSOP           | DCT               |      8 |  3000 |           182 |          182 |            20 |\\n| SN74AVC2T45DCTT   | SSOP           | DCT               |      8 |   250 |           182 |          182 |            20 |\\n| SN74AVC2T45DCUR   | VSSOP          | DCU               |      8 |  3000 |           182 |          182 |            20 |\\n| SN74AVC2T45DCURG4 | VSSOP          | DCU               |      8 |  3000 |           202 |          201 |            28 |\\n| SN74AVC2T45DCUTG4 | VSSOP          | DCU               |      8 |   250 |           202 |          201 |            28 |\\n| SN74AVC2T45DDFR   | SOT-23-THIN    | DDF               |      8 |  3000 |           210 |          185 |            35 |\\n| SN74AVC2T45YZPR   | DSBGA          | YZP               |      8 |  3000 |           220 |          220 |            35 |\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000051_a9db436fb30597830fc51931e7df11516a135fc7ca2601a3eff74f6b2b084483.png)\\n\\nSCALE  6.0\\n\\nSMALL OUTLINE PACKAGE\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000052_cbabe0c53774124acb15d74e3efaf67127bb855843db38e53fcef0561aec87da.png)\\n## NOTES:\\n\\n- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.\\n- 2. This drawing is subject to change without notice.\\n- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.\\n- 4. Reference JEDEC registration MO-187 variation CA.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000053_c83d54bc568416309e4fe475a74c20e6cca614b1a5194d84a249c0989efac769.png)\\n## PACKAGE OUTLINE\\n## VSSOP - 0.9 mm max height\\n## EXAMPLE BOARD LAYOUT\\n## VSSOP - 0.9 mm max height\\n\\nSMALL OUTLINE PACKAGE\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000054_7b573867192d1ef8e48046ed94e777929e72558202fab32603d3255d74c0ac5d.png)\\n\\nNOTES: (continued)\\n\\n- 5. Publication IPC-7351 may have alternate designs.\\n- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000055_c83d54bc568416309e4fe475a74c20e6cca614b1a5194d84a249c0989efac769.png)\\n## EXAMPLE STENCIL DESIGN\\n## VSSOP - 0.9 mm max height\\n\\nSMALL OUTLINE PACKAGE\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000056_c0edf76b249c82bf354c0edf7fae99a6fdf1513c91990e71d1c2f57379d47881.png)\\n\\nNOTES: (continued)\\n\\n- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.\\n- 8. Board assembly site may have different recommendations for stencil design.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000057_d57b37f7f376a8cd3c7c261d538695cdfb47a82a2afad3cb7b0b6bc6a6adf7fc.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000058_fd47be30b9845d415812d17af4080a591e353215438c00c24b5fb5450bfd7e25.png)\\n\\nSCALE  3.50\\n\\nSMALL OUTLINE PACKAGE\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000059_5b9bcf9bd820798a64a06a41c187e6e09e62765d2c641af58a70659f4bd1ba33.png)\\n## NOTES:\\n\\n- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.\\n- 2. This drawing is subject to change without notice.\\n- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.\\n- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000060_ccf0854036907b76c06c8a0549206f3d9bbe2ef7c87f0af66917169542f8e9c0.png)\\n## PACKAGE OUTLINE\\n## SSOP - 1.3 mm max height\\n## EXAMPLE BOARD LAYOUT\\n## SSOP - 1.3 mm max height\\n\\nSMALL OUTLINE PACKAGE\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000061_a08c00b0826c7c095df33132349b7c623fc6450d0c54b53568a2d5ec1a4bc6b1.png)\\n\\nNOTES: (continued)\\n\\n- 5. Publication IPC-7351 may have alternate designs.\\n- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000062_ccf0854036907b76c06c8a0549206f3d9bbe2ef7c87f0af66917169542f8e9c0.png)\\n## EXAMPLE STENCIL DESIGN\\n## SSOP - 1.3 mm max height\\n\\nSMALL OUTLINE PACKAGE\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000063_6e8e80233c8b27d3837e42ebd7ba2009a8703f9518d1380f244f01b62f6747f5.png)\\n\\nNOTES: (continued)\\n\\n- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.\\n- 8. Board assembly site may have different recommendations for stencil design.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000064_ccf0854036907b76c06c8a0549206f3d9bbe2ef7c87f0af66917169542f8e9c0.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000065_39d6e4ac27cd4b2de34b3bd2186ec619176c26bc1909e7cc34f2f5db91807501.png)\\n\\nSCALE  4.0\\n\\n0\\n\\nPLASTIC SMALL OUTLINE\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000066_d0f4d8e333c1c5e94e73e6d6e2830bc5cd898055bd5e3159cb091d75ae07b99c.png)\\n## NOTES:\\n\\n- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.\\n- 2. This drawing is subject to change without notice.\\n- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000067_ccf0854036907b76c06c8a0549206f3d9bbe2ef7c87f0af66917169542f8e9c0.png)\\n## PACKAGE OUTLINE\\n## SOT-23-THIN - 1.1 mm max height\\n## EXAMPLE BOARD LAYOUT\\n## SOT-23-THIN - 1.1 mm max height\\n\\nPLASTIC SMALL OUTLINE\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000068_75c02e5bd2d00fb810afd3b1c51348c78c135e39167c0a86d56721526d3b7990.png)\\n\\nNOTES: (continued)\\n\\n- 4. Publication IPC-7351 may have alternate designs.\\n- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000069_ccf0854036907b76c06c8a0549206f3d9bbe2ef7c87f0af66917169542f8e9c0.png)\", \"## EXAMPLE STENCIL DESIGN\\n## SOT-23-THIN - 1.1 mm max height\\n\\nPLASTIC SMALL OUTLINE\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000070_98512899d70c2f51e7dce00fc90e2aa65abe7e10a9f788d779e597934b0e94ee.png)\\n\\nNOTES: (continued)\\n\\n- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.\\n- 7. Board assembly site may have different recommendations for stencil design.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000071_ccf0854036907b76c06c8a0549206f3d9bbe2ef7c87f0af66917169542f8e9c0.png)\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000072_2284da3922ccbcf66834bece69635721e440ef093d6d01652be700fedc29150d.png)\\n\\nSCALE  8.0\\n\\n0\\n\\nDIE SIZE BALL GRID ARRAY\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000073_ec25abdde128e31df771a9d63a92973a2b6f3aa9604122cd8c31ca9e9eb0dde2.png)\\n## NOTES:\\n\\n- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.\\n- 2. This drawing is subject to change without notice.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000074_1b3546bda0db3000c67232953fc8aa5f4d6d3860c1e2dc61a8062190b74948fc.png)\\n## PACKAGE OUTLINE\\n## DSBGA - 0.5 mm max height\\n## EXAMPLE BOARD LAYOUT\\n## DSBGA - 0.5 mm max height\\n\\nDIE SIZE BALL GRID ARRAY\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000075_ddc6144e9a2062454943ccef5cbf6ebf8fe52e90e8263ee9282feee360ff639b.png)\\n\\nNOTES: (continued)\\n\\n- 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000076_1b3546bda0db3000c67232953fc8aa5f4d6d3860c1e2dc61a8062190b74948fc.png)\\n## EXAMPLE STENCIL DESIGN\\n## DSBGA - 0.5 mm max height\\n\\nDIE SIZE BALL GRID ARRAY\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000077_9f2d1a1fa4e3f0676a5a19c43d8c67524ace570df62e6d73e5c5985af701bc22.png)\\n\\nNOTES: (continued)\\n\\n- 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.\\n\\n![Image](sn74avc2t45 (1)-with-image-refs_artifacts/image_000078_1b3546bda0db3000c67232953fc8aa5f4d6d3860c1e2dc61a8062190b74948fc.png)\\n## IMPORTANT NOTICE AND DISCLAIMER\\n\\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES 'AS IS' AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.\\n\\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.\\n\\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.\\n\\nTI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.\\n\\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\\n\\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated\"]",
  "current_idx": 7
}