# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ws2812b.srcs/sources_1/new/colorSelect.vhd" \
"../../../../ws2812b.srcs/sources_1/new/ws2812b.vhd" \
"../../../../ws2812b.srcs/sim_1/new/sim.vhd" \

# Do not sort compile order
nosort
