{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701433060458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701433060458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 09:17:40 2023 " "Processing started: Fri Dec 01 09:17:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701433060458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433060458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433060458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701433061063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_sons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_sons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_sons-behavioral " "Found design unit 1: gerador_sons-behavioral" {  } { { "gerador_sons.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gerador_sons.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073302 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_sons " "Found entity 1: gerador_sons" {  } { { "gerador_sons.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gerador_sons.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1-comportamental " "Found design unit 1: circuito_semana_1-comportamental" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073306 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1 " "Found entity 1: circuito_semana_1" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/hexa7seg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073311 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/hexa7seg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-comportamental " "Found design unit 1: contador_m-comportamental" {  } { { "contador_m.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_m.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073315 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_m.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataflow-comportamental " "Found design unit 1: dataflow-comportamental" {  } { { "dataflow.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/dataflow.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073320 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "dataflow.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/dataflow.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busca_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busca_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busca_buracos-estrutural " "Found design unit 1: busca_buracos-estrutural" {  } { { "busca_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/busca_buracos.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073324 ""} { "Info" "ISGN_ENTITY_NAME" "1 busca_buracos " "Found entity 1: busca_buracos" {  } { { "busca_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/busca_buracos.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_custom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_custom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_custom-comportamental " "Found design unit 1: contador_custom-comportamental" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073329 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_custom " "Found entity 1: contador_custom" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-comportamental " "Found design unit 1: unidade_controle-comportamental" {  } { { "unidade_controle.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/unidade_controle.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073334 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/unidade_controle.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos-comportamental " "Found design unit 1: gera_buracos-comportamental" {  } { { "gera_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073336 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos " "Found entity 1: gera_buracos" {  } { { "gera_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_df-comportamental " "Found design unit 1: gera_buracos_df-comportamental" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos_df.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073338 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_df " "Found entity 1: gera_buracos_df" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos_df.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_uc-comportamental " "Found design unit 1: gera_buracos_uc-comportamental" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos_uc.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073340 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_uc " "Found entity 1: gera_buracos_uc" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos_uc.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-comportamental " "Found design unit 1: registrador_n-comportamental" {  } { { "registrador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/registrador_n.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073342 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/registrador_n.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_buraco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move_buraco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_buraco-comportamental " "Found design unit 1: move_buraco-comportamental" {  } { { "move_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/move_buraco.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073344 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_buraco " "Found entity 1: move_buraco" {  } { { "move_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/move_buraco.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_wrapper-comportamental " "Found design unit 1: circuito_wrapper-comportamental" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_wrapper.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073346 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_wrapper " "Found entity 1: circuito_wrapper" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_df-comportamental " "Found design unit 1: wrapper_df-comportamental" {  } { { "wrapper_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/wrapper_df.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073348 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_df " "Found entity 1: wrapper_df" {  } { { "wrapper_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/wrapper_df.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_3000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_inicializacao-comportamental " "Found design unit 1: contador_inicializacao-comportamental" {  } { { "contador_3000.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_3000.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073350 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_inicializacao " "Found entity 1: contador_inicializacao" {  } { { "contador_3000.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_3000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_uc-comportamental " "Found design unit 1: wrapper_uc-comportamental" {  } { { "wrapper_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/wrapper_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073352 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_uc " "Found entity 1: wrapper_uc" {  } { { "wrapper_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/wrapper_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_dificuldade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_dificuldade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_dificuldade-comportamental " "Found design unit 1: contador_dificuldade-comportamental" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_dificuldade.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073354 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_dificuldade " "Found entity 1: contador_dificuldade" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_dificuldade.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-comportamental " "Found design unit 1: clock_div-comportamental" {  } { { "clock_div.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/clock_div.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073356 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/clock_div.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_pwm_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_pwm_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_pwm_generic-rtl " "Found design unit 1: circuito_pwm_generic-rtl" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073358 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_pwm_generic " "Found entity 1: circuito_pwm_generic" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_buraco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_buraco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_buraco-behavioral " "Found design unit 1: controle_buraco-behavioral" {  } { { "controle_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/controle_buraco.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073361 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_buraco " "Found entity 1: controle_buraco" {  } { { "controle_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/controle_buraco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_trapaca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_trapaca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_trapaca-behavioral " "Found design unit 1: detector_trapaca-behavioral" {  } { { "detector_trapaca.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/detector_trapaca.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073363 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_trapaca " "Found entity 1: detector_trapaca" {  } { { "detector_trapaca.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/detector_trapaca.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1_tb_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1_tb_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1_tb_1-tb " "Found design unit 1: circuito_semana_1_tb_1-tb" {  } { { "circuito_semana_1_tb_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1_tb_1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073365 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1_tb_1 " "Found entity 1: circuito_semana_1_tb_1" {  } { { "circuito_semana_1_tb_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1_tb_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1_tb_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1_tb_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1_tb_2-tb " "Found design unit 1: circuito_semana_1_tb_2-tb" {  } { { "circuito_semana_1_tb_2.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1_tb_2.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073367 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1_tb_2 " "Found entity 1: circuito_semana_1_tb_2" {  } { { "circuito_semana_1_tb_2.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1_tb_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1_tb_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1_tb_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1_tb_3-tb " "Found design unit 1: circuito_semana_1_tb_3-tb" {  } { { "circuito_semana_1_tb_3.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1_tb_3.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073370 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1_tb_3 " "Found entity 1: circuito_semana_1_tb_3" {  } { { "circuito_semana_1_tb_3.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1_tb_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m_n-comportamental " "Found design unit 1: contador_m_n-comportamental" {  } { { "contador_m_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_m_n.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073373 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m_n " "Found entity 1: contador_m_n" {  } { { "contador_m_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_m_n.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_buraco_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_buraco_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_buraco_tb-tb " "Found design unit 1: controle_buraco_tb-tb" {  } { { "controle_buraco_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/controle_buraco_tb.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073375 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_buraco_tb " "Found entity 1: controle_buraco_tb" {  } { { "controle_buraco_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/controle_buraco_tb.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073376 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/edge_detector.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_sons_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_sons_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_sons_tb-behavioral " "Found design unit 1: gerador_sons_tb-behavioral" {  } { { "gerador_sons_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gerador_sons_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073378 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_sons_tb " "Found entity 1: gerador_sons_tb" {  } { { "gerador_sons_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gerador_sons_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_ascii_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_ascii_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_ascii_decoder-behavioral " "Found design unit 1: hex_ascii_decoder-behavioral" {  } { { "hex_ascii_decoder.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/hex_ascii_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073380 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_ascii_decoder " "Found entity 1: hex_ascii_decoder" {  } { { "hex_ascii_decoder.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/hex_ascii_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmissor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmissor-behavioral " "Found design unit 1: transmissor-behavioral" {  } { { "transmissor.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/transmissor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073383 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "transmissor.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/transmissor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "deslocador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/deslocador_n.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073385 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/deslocador_n.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_7o1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_7o1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7O1-tx_serial_7O1_arch " "Found design unit 1: tx_serial_7O1-tx_serial_7O1_arch" {  } { { "tx_serial_7O1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/tx_serial_7O1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073387 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1 " "Found entity 1: tx_serial_7O1" {  } { { "tx_serial_7O1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/tx_serial_7O1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_7o1_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_7o1_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7O1_fd-tx_serial_7O1_fd_arch " "Found design unit 1: tx_serial_7O1_fd-tx_serial_7O1_fd_arch" {  } { { "tx_serial_7O1_fd.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/tx_serial_7O1_fd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073389 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1_fd " "Found entity 1: tx_serial_7O1_fd" {  } { { "tx_serial_7O1_fd.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/tx_serial_7O1_fd.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_uc-tx_serial_uc_arch " "Found design unit 1: tx_serial_uc-tx_serial_uc_arch" {  } { { "tx_serial_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/tx_serial_uc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073391 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/tx_serial_uc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701433073391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_wrapper " "Elaborating entity \"circuito_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701433073453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_df wrapper_df:df " "Elaborating entity \"wrapper_df\" for hierarchy \"wrapper_df:df\"" {  } { { "circuito_wrapper.vhd" "df" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_wrapper.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_inicializacao wrapper_df:df\|contador_inicializacao:contagem_regressiva " "Elaborating entity \"contador_inicializacao\" for hierarchy \"wrapper_df:df\|contador_inicializacao:contagem_regressiva\"" {  } { { "wrapper_df.vhd" "contagem_regressiva" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/wrapper_df.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_semana_1 wrapper_df:df\|circuito_semana_1:circuito_principal " "Elaborating entity \"circuito_semana_1\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\"" {  } { { "wrapper_df.vhd" "circuito_principal" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/wrapper_df.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073512 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vitoria circuito_semana_1.vhd(26) " "VHDL Signal Declaration warning at circuito_semana_1.vhd(26): used implicit default value for signal \"vitoria\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "circuito_semana_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701433073513 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "derrota circuito_semana_1.vhd(27) " "VHDL Signal Declaration warning at circuito_semana_1.vhd(27): used implicit default value for signal \"derrota\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "circuito_semana_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701433073513 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado " "Elaborating entity \"hexa7seg\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado\"" {  } { { "circuito_semana_1.vhd" "HEX_Estado" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataflow wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF " "Elaborating entity \"dataflow\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\"" {  } { { "circuito_semana_1.vhd" "DF" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO\"" {  } { { "dataflow.vhd" "CONTA_TEMPO" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/dataflow.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\"" {  } { { "dataflow.vhd" "TICK_GENERATOR" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/dataflow.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_custom wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA " "Elaborating entity \"contador_custom\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\"" {  } { { "dataflow.vhd" "CONTA_AGUA" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/dataflow.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073564 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] contador_custom.vhd(41) " "Inferred latch for \"M\[0\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073567 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] contador_custom.vhd(41) " "Inferred latch for \"M\[1\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073567 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] contador_custom.vhd(41) " "Inferred latch for \"M\[2\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073568 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] contador_custom.vhd(41) " "Inferred latch for \"M\[3\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073568 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[4\] contador_custom.vhd(41) " "Inferred latch for \"M\[4\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073568 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[5\] contador_custom.vhd(41) " "Inferred latch for \"M\[5\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073568 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[6\] contador_custom.vhd(41) " "Inferred latch for \"M\[6\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073568 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[7\] contador_custom.vhd(41) " "Inferred latch for \"M\[7\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073568 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[8\] contador_custom.vhd(41) " "Inferred latch for \"M\[8\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073568 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busca_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS " "Elaborating entity \"busca_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS\"" {  } { { "dataflow.vhd" "BUSCA_FUROS" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/dataflow.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador " "Elaborating entity \"gera_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\"" {  } { { "dataflow.vhd" "gerador" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/dataflow.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_df wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df " "Elaborating entity \"gera_buracos_df\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\"" {  } { { "gera_buracos.vhd" "df" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador " "Elaborating entity \"registrador_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador\"" {  } { { "gera_buracos_df.vhd" "registrador" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos_df.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_dificuldade wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco " "Elaborating entity \"contador_dificuldade\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco\"" {  } { { "gera_buracos_df.vhd" "conta_buraco" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos_df.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1\"" {  } { { "gera_buracos_df.vhd" "contador_1" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos_df.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2\"" {  } { { "gera_buracos_df.vhd" "contador_2" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos_df.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_buraco wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor " "Elaborating entity \"move_buraco\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor\"" {  } { { "gera_buracos_df.vhd" "movedor" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos_df.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_uc wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc " "Elaborating entity \"gera_buracos_uc\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc\"" {  } { { "gera_buracos.vhd" "uc" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/gera_buracos.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\"" {  } { { "dataflow.vhd" "tick_generator_2s" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/dataflow.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|edge_detector:edge_detector_buzzer_en " "Elaborating entity \"edge_detector\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|edge_detector:edge_detector_buzzer_en\"" {  } { { "dataflow.vhd" "edge_detector_buzzer_en" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/dataflow.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_sons wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gerador_sons:gerador_som " "Elaborating entity \"gerador_sons\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gerador_sons:gerador_som\"" {  } { { "dataflow.vhd" "gerador_som" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/dataflow.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC\"" {  } { { "circuito_semana_1.vhd" "UC" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX " "Elaborating entity \"transmissor\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\"" {  } { { "circuito_semana_1.vhd" "TX" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_semana_1.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|contador_m:seletor " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|contador_m:seletor\"" {  } { { "transmissor.vhd" "seletor" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/transmissor.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7O1 wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx " "Elaborating entity \"tx_serial_7O1\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx\"" {  } { { "transmissor.vhd" "tx" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/transmissor.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx\|tx_serial_uc:U1_UC " "Elaborating entity \"tx_serial_uc\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx\|tx_serial_uc:U1_UC\"" {  } { { "tx_serial_7O1.vhd" "U1_UC" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/tx_serial_7O1.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7O1_fd wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD " "Elaborating entity \"tx_serial_7O1_fd\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\"" {  } { { "tx_serial_7O1.vhd" "U2_FD" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/tx_serial_7O1.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|deslocador_n:U1\"" {  } { { "tx_serial_7O1_fd.vhd" "U1" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/tx_serial_7O1_fd.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|contador_m_n:U2 " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|contador_m_n:U2\"" {  } { { "tx_serial_7O1_fd.vhd" "U2" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/tx_serial_7O1_fd.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx\|contador_m_n:U3_TICK " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|tx_serial_7O1:tx\|contador_m_n:U3_TICK\"" {  } { { "tx_serial_7O1.vhd" "U3_TICK" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/tx_serial_7O1.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_ascii_decoder wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|hex_ascii_decoder:decoder_tempo2 " "Elaborating entity \"hex_ascii_decoder\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|hex_ascii_decoder:decoder_tempo2\"" {  } { { "transmissor.vhd" "decoder_tempo2" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/transmissor.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_buraco wrapper_df:df\|controle_buraco:controle_buraco_pwm " "Elaborating entity \"controle_buraco\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\"" {  } { { "wrapper_df.vhd" "controle_buraco_pwm" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/wrapper_df.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_m:tick_generator " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_m:tick_generator\"" {  } { { "controle_buraco.vhd" "tick_generator" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/controle_buraco.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_custom wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0 " "Elaborating entity \"contador_custom\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\"" {  } { { "controle_buraco.vhd" "contador_0" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/controle_buraco.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073789 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] contador_custom.vhd(41) " "Inferred latch for \"M\[0\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073791 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] contador_custom.vhd(41) " "Inferred latch for \"M\[1\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073791 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] contador_custom.vhd(41) " "Inferred latch for \"M\[2\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073791 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] contador_custom.vhd(41) " "Inferred latch for \"M\[3\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433073792 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_pwm_generic wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0 " "Elaborating entity \"circuito_pwm_generic\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\"" {  } { { "controle_buraco.vhd" "pwm_0" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/controle_buraco.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_uc wrapper_uc:uc " "Elaborating entity \"wrapper_uc\" for hierarchy \"wrapper_uc:uc\"" {  } { { "circuito_wrapper.vhd" "uc" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_wrapper.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433073817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_3\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_3\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701433073999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_2\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_2\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701433073999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_1\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_1\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701433073999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701433073999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\] " "LATCH primitive \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701433073999 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701433074894 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701433074894 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701433074897 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701433074897 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vitoria_led GND " "Pin \"vitoria_led\" is stuck at GND" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_wrapper.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701433075317 "|circuito_wrapper|vitoria_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[2\] GND " "Pin \"db_estado\[2\]\" is stuck at GND" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_wrapper.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701433075317 "|circuito_wrapper|db_estado[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701433075317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701433075450 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\] High " "Register wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\] will power up to High" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/circuito_pwm_generic.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701433075645 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1701433075645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701433077130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701433077130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "819 " "Implemented 819 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701433077402 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701433077402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "775 " "Implemented 775 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701433077402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701433077402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701433077433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 09:17:57 2023 " "Processing ended: Fri Dec 01 09:17:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701433077433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701433077433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701433077433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701433077433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701433079413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701433079414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 09:17:58 2023 " "Processing started: Fri Dec 01 09:17:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701433079414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701433079414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off semana1 -c semana1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701433079414 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701433079580 ""}
{ "Info" "0" "" "Project  = semana1" {  } {  } 0 0 "Project  = semana1" 0 0 "Fitter" 0 0 1701433079581 ""}
{ "Info" "0" "" "Revision = semana1" {  } {  } 0 0 "Revision = semana1" 0 0 "Fitter" 0 0 1701433079581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701433079787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semana1 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"semana1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701433079806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701433079866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701433079866 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701433080369 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701433080482 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701433081273 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701433088337 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 317 global CLKCTRL_G6 " "clock~inputCLKENA0 with 317 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701433088527 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701433088527 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701433088527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701433088588 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701433088591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701433088596 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701433088599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701433088600 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701433088602 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "52 " "The Timing Analyzer is analyzing 52 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701433090002 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semana1.sdc " "Synopsys Design Constraints File file not found: 'semana1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701433090004 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701433090005 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701433090026 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701433090028 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701433090029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701433090165 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701433090167 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701433090167 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701433090455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701433093845 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701433094202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701433099475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701433101590 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701433103064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701433103064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701433104498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701433108573 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701433108573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701433127003 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701433127003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701433127007 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.49 " "Total time spent on timing analysis during the Fitter is 2.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701433132063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701433132093 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701433133016 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701433133017 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701433133884 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701433138742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/output_files/semana1.fit.smsg " "Generated suppressed messages file C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/T1BA2-barcoFurado_restored/output_files/semana1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701433139155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6284 " "Peak virtual memory: 6284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701433139901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 09:18:59 2023 " "Processing ended: Fri Dec 01 09:18:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701433139901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701433139901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701433139901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701433139901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701433141475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701433141476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 09:19:01 2023 " "Processing started: Fri Dec 01 09:19:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701433141476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701433141476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off semana1 -c semana1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701433141476 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701433147303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701433147611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 09:19:07 2023 " "Processing ended: Fri Dec 01 09:19:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701433147611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701433147611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701433147611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701433147611 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701433148396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701433149379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701433149380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 09:19:08 2023 " "Processing started: Fri Dec 01 09:19:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701433149380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701433149380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta semana1 -c semana1 " "Command: quartus_sta semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701433149380 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701433149525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701433150987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433151066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433151066 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "52 " "The Timing Analyzer is analyzing 52 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701433151706 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semana1.sdc " "Synopsys Design Constraints File file not found: 'semana1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701433151772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433151772 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701433151779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701433151779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701433151779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701433151779 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701433151779 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701433151788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701433151792 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701433151793 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701433151815 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701433151908 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701433151908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.888 " "Worst-case setup slack is -6.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.888           -1232.517 clock  " "   -6.888           -1232.517 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.848            -109.765 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -4.848            -109.765 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.045            -154.510 reset  " "   -4.045            -154.510 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.056              -2.961 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -2.056              -2.961 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433151911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.351 " "Worst-case hold slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 clock  " "    0.351               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 reset  " "    0.485               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.530               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    0.869               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433151925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.325 " "Worst-case recovery slack is -4.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.325              -8.649 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -4.325              -8.649 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.228            -697.223 clock  " "   -3.228            -697.223 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.720             -58.685 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -2.720             -58.685 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433151934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.819 " "Worst-case removal slack is 0.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 clock  " "    0.819               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    1.008               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.717               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    2.717               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433151964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -295.493 clock  " "   -0.538            -295.493 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -27.694 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.538             -27.694 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.592 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -0.538              -1.592 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -2.032 reset  " "   -0.160              -2.032 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433151967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433151967 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701433152003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701433152062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701433153829 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701433153961 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701433153976 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701433153976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.725 " "Worst-case setup slack is -6.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.725           -1211.674 clock  " "   -6.725           -1211.674 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.041            -111.392 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -5.041            -111.392 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.089            -159.952 reset  " "   -4.089            -159.952 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.191              -3.112 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -2.191              -3.112 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433153978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.095 " "Worst-case hold slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 clock  " "    0.095               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 reset  " "    0.468               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.561               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    0.837               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433153987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.291 " "Worst-case recovery slack is -4.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.291              -8.581 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -4.291              -8.581 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -647.571 clock  " "   -3.000            -647.571 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.810             -62.222 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -2.810             -62.222 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433153996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433153996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.765 " "Worst-case removal slack is 0.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433154003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433154003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 clock  " "    0.765               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433154003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.116               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    1.116               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433154003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.568               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    2.568               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433154003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433154003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433154013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433154013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -302.489 clock  " "   -0.538            -302.489 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433154013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -28.076 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.538             -28.076 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433154013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.592 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -0.538              -1.592 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433154013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -1.868 reset  " "   -0.129              -1.868 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433154013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433154013 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701433154037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701433154245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701433155477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701433155584 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701433155589 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701433155589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.490 " "Worst-case setup slack is -3.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.490            -470.916 clock  " "   -3.490            -470.916 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057             -43.189 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -2.057             -43.189 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661             -57.995 reset  " "   -1.661             -57.995 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.901              -1.024 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -0.901              -1.024 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433155592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.163               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clock  " "    0.179               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 reset  " "    0.213               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    0.356               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433155600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.591 " "Worst-case recovery slack is -2.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.591              -5.181 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -2.591              -5.181 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.801            -346.661 clock  " "   -1.801            -346.661 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223             -21.785 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -1.223             -21.785 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433155608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.356 " "Worst-case removal slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clock  " "    0.356               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.648               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    1.278               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433155614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.329 " "Worst-case minimum pulse width slack is -0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.329             -25.043 reset  " "   -0.329             -25.043 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101             -35.645 clock  " "   -0.101             -35.645 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.823 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.054              -0.823 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    0.058               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433155621 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701433155641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701433155839 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701433155844 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701433155844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.964 " "Worst-case setup slack is -2.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.964            -392.626 clock  " "   -2.964            -392.626 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.951             -39.072 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -1.951             -39.072 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.461             -50.882 reset  " "   -1.461             -50.882 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -0.948 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -0.887              -0.948 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433155847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.014 " "Worst-case hold slack is 0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 clock  " "    0.014               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.148               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 reset  " "    0.238               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    0.316               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433155855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.426 " "Worst-case recovery slack is -2.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.426              -4.851 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "   -2.426              -4.851 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.558            -295.176 clock  " "   -1.558            -295.176 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151             -21.676 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -1.151             -21.676 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433155865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.313 " "Worst-case removal slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clock  " "    0.313               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.679               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    1.178               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433155872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.261 " "Worst-case minimum pulse width slack is -0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261             -20.591 reset  " "   -0.261             -20.591 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100             -36.096 clock  " "   -0.100             -36.096 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.116 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.015              -0.116 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\]  " "    0.074               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701433155881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701433155881 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701433157618 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701433157619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5083 " "Peak virtual memory: 5083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701433157708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 09:19:17 2023 " "Processing ended: Fri Dec 01 09:19:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701433157708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701433157708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701433157708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701433157708 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus Prime Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701433158453 ""}
