// Seed: 1837439587
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  integer id_3;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd27
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_5,
      id_7
  );
  input wire id_5;
  inout wire id_4;
  output wire _id_3;
  output wire id_2;
  inout wire id_1;
  logic [id_3 : -1] id_9;
  ;
endmodule
