#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000166fcdaedf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000166fcdeae30_0 .net "PC", 31 0, v00000166fcde4d60_0;  1 drivers
v00000166fcdeb8d0_0 .var "clk", 0 0;
v00000166fcdeb470_0 .net "clkout", 0 0, L_00000166fce2e630;  1 drivers
v00000166fcdea6b0_0 .net "cycles_consumed", 31 0, v00000166fcdea750_0;  1 drivers
v00000166fcdeb970_0 .var "rst", 0 0;
S_00000166fcd55d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000166fcdaedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000166fcdc3190 .param/l "RType" 0 4 2, C4<000000>;
P_00000166fcdc31c8 .param/l "add" 0 4 5, C4<100000>;
P_00000166fcdc3200 .param/l "addi" 0 4 8, C4<001000>;
P_00000166fcdc3238 .param/l "addu" 0 4 5, C4<100001>;
P_00000166fcdc3270 .param/l "and_" 0 4 5, C4<100100>;
P_00000166fcdc32a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000166fcdc32e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000166fcdc3318 .param/l "bne" 0 4 10, C4<000101>;
P_00000166fcdc3350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000166fcdc3388 .param/l "j" 0 4 12, C4<000010>;
P_00000166fcdc33c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000166fcdc33f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000166fcdc3430 .param/l "lw" 0 4 8, C4<100011>;
P_00000166fcdc3468 .param/l "nor_" 0 4 5, C4<100111>;
P_00000166fcdc34a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000166fcdc34d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000166fcdc3510 .param/l "sgt" 0 4 6, C4<101011>;
P_00000166fcdc3548 .param/l "sll" 0 4 6, C4<000000>;
P_00000166fcdc3580 .param/l "slt" 0 4 5, C4<101010>;
P_00000166fcdc35b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000166fcdc35f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000166fcdc3628 .param/l "sub" 0 4 5, C4<100010>;
P_00000166fcdc3660 .param/l "subu" 0 4 5, C4<100011>;
P_00000166fcdc3698 .param/l "sw" 0 4 8, C4<101011>;
P_00000166fcdc36d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000166fcdc3708 .param/l "xori" 0 4 8, C4<001110>;
L_00000166fce2e940 .functor NOT 1, v00000166fcdeb970_0, C4<0>, C4<0>, C4<0>;
L_00000166fce2f2e0 .functor NOT 1, v00000166fcdeb970_0, C4<0>, C4<0>, C4<0>;
L_00000166fce2f0b0 .functor NOT 1, v00000166fcdeb970_0, C4<0>, C4<0>, C4<0>;
L_00000166fce2f510 .functor NOT 1, v00000166fcdeb970_0, C4<0>, C4<0>, C4<0>;
L_00000166fce2e9b0 .functor NOT 1, v00000166fcdeb970_0, C4<0>, C4<0>, C4<0>;
L_00000166fce2f350 .functor NOT 1, v00000166fcdeb970_0, C4<0>, C4<0>, C4<0>;
L_00000166fce2ed30 .functor NOT 1, v00000166fcdeb970_0, C4<0>, C4<0>, C4<0>;
L_00000166fce2ee10 .functor NOT 1, v00000166fcdeb970_0, C4<0>, C4<0>, C4<0>;
L_00000166fce2e630 .functor OR 1, v00000166fcdeb8d0_0, v00000166fcdb7280_0, C4<0>, C4<0>;
L_00000166fce2f3c0 .functor OR 1, L_00000166fcdee1a0, L_00000166fcded660, C4<0>, C4<0>;
L_00000166fce2f430 .functor AND 1, L_00000166fcdedf20, L_00000166fcdedfc0, C4<1>, C4<1>;
L_00000166fce2ea20 .functor NOT 1, v00000166fcdeb970_0, C4<0>, C4<0>, C4<0>;
L_00000166fce2eef0 .functor OR 1, L_00000166fcded8e0, L_00000166fcded980, C4<0>, C4<0>;
L_00000166fce2f4a0 .functor OR 1, L_00000166fce2eef0, L_00000166fcdecb20, C4<0>, C4<0>;
L_00000166fce2ef60 .functor OR 1, L_00000166fcdec800, L_00000166fce87d40, C4<0>, C4<0>;
L_00000166fce2e6a0 .functor AND 1, L_00000166fcdec760, L_00000166fce2ef60, C4<1>, C4<1>;
L_00000166fce2e860 .functor OR 1, L_00000166fce89140, L_00000166fce87b60, C4<0>, C4<0>;
L_00000166fce2e780 .functor AND 1, L_00000166fce891e0, L_00000166fce2e860, C4<1>, C4<1>;
L_00000166fce2eda0 .functor NOT 1, L_00000166fce2e630, C4<0>, C4<0>, C4<0>;
v00000166fcde5620_0 .net "ALUOp", 3 0, v00000166fcdb6380_0;  1 drivers
v00000166fcde56c0_0 .net "ALUResult", 31 0, v00000166fcde47c0_0;  1 drivers
v00000166fcde6020_0 .net "ALUSrc", 0 0, v00000166fcdb6f60_0;  1 drivers
v00000166fcde7b30_0 .net "ALUin2", 31 0, L_00000166fce87e80;  1 drivers
v00000166fcde6b90_0 .net "MemReadEn", 0 0, v00000166fcdb6560_0;  1 drivers
v00000166fcde6690_0 .net "MemWriteEn", 0 0, v00000166fcdb6420_0;  1 drivers
v00000166fcde6370_0 .net "MemtoReg", 0 0, v00000166fcdb76e0_0;  1 drivers
v00000166fcde6f50_0 .net "PC", 31 0, v00000166fcde4d60_0;  alias, 1 drivers
v00000166fcde7770_0 .net "PCPlus1", 31 0, L_00000166fcdecda0;  1 drivers
v00000166fcde6eb0_0 .net "PCsrc", 0 0, v00000166fcde5580_0;  1 drivers
v00000166fcde6870_0 .net "RegDst", 0 0, v00000166fcdb71e0_0;  1 drivers
v00000166fcde6ff0_0 .net "RegWriteEn", 0 0, v00000166fcdb6600_0;  1 drivers
v00000166fcde6e10_0 .net "WriteRegister", 4 0, L_00000166fcdec580;  1 drivers
v00000166fcde64b0_0 .net *"_ivl_0", 0 0, L_00000166fce2e940;  1 drivers
L_00000166fce2f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000166fcde7db0_0 .net/2u *"_ivl_10", 4 0, L_00000166fce2f640;  1 drivers
L_00000166fce2fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde7bd0_0 .net *"_ivl_101", 15 0, L_00000166fce2fa30;  1 drivers
v00000166fcde6d70_0 .net *"_ivl_102", 31 0, L_00000166fcdedc00;  1 drivers
L_00000166fce2fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde7310_0 .net *"_ivl_105", 25 0, L_00000166fce2fa78;  1 drivers
L_00000166fce2fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde74f0_0 .net/2u *"_ivl_106", 31 0, L_00000166fce2fac0;  1 drivers
v00000166fcde7090_0 .net *"_ivl_108", 0 0, L_00000166fcdedf20;  1 drivers
L_00000166fce2fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000166fcde6550_0 .net/2u *"_ivl_110", 5 0, L_00000166fce2fb08;  1 drivers
v00000166fcde65f0_0 .net *"_ivl_112", 0 0, L_00000166fcdedfc0;  1 drivers
v00000166fcde7ef0_0 .net *"_ivl_115", 0 0, L_00000166fce2f430;  1 drivers
v00000166fcde7630_0 .net *"_ivl_116", 47 0, L_00000166fcdece40;  1 drivers
L_00000166fce2fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde6a50_0 .net *"_ivl_119", 15 0, L_00000166fce2fb50;  1 drivers
L_00000166fce2f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000166fcde73b0_0 .net/2u *"_ivl_12", 5 0, L_00000166fce2f688;  1 drivers
v00000166fcde7130_0 .net *"_ivl_120", 47 0, L_00000166fcded200;  1 drivers
L_00000166fce2fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde7e50_0 .net *"_ivl_123", 15 0, L_00000166fce2fb98;  1 drivers
v00000166fcde71d0_0 .net *"_ivl_125", 0 0, L_00000166fcdec9e0;  1 drivers
v00000166fcde7810_0 .net *"_ivl_126", 31 0, L_00000166fcdecee0;  1 drivers
v00000166fcde67d0_0 .net *"_ivl_128", 47 0, L_00000166fcded340;  1 drivers
v00000166fcde76d0_0 .net *"_ivl_130", 47 0, L_00000166fcdee100;  1 drivers
v00000166fcde8030_0 .net *"_ivl_132", 47 0, L_00000166fcdec300;  1 drivers
v00000166fcde78b0_0 .net *"_ivl_134", 47 0, L_00000166fcded0c0;  1 drivers
v00000166fcde6730_0 .net *"_ivl_14", 0 0, L_00000166fcdeb510;  1 drivers
v00000166fcde80d0_0 .net *"_ivl_140", 0 0, L_00000166fce2ea20;  1 drivers
L_00000166fce2fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde7950_0 .net/2u *"_ivl_142", 31 0, L_00000166fce2fc28;  1 drivers
L_00000166fce2fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000166fcde69b0_0 .net/2u *"_ivl_146", 5 0, L_00000166fce2fd00;  1 drivers
v00000166fcde7270_0 .net *"_ivl_148", 0 0, L_00000166fcded8e0;  1 drivers
L_00000166fce2fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000166fcde6910_0 .net/2u *"_ivl_150", 5 0, L_00000166fce2fd48;  1 drivers
v00000166fcde6af0_0 .net *"_ivl_152", 0 0, L_00000166fcded980;  1 drivers
v00000166fcde7450_0 .net *"_ivl_155", 0 0, L_00000166fce2eef0;  1 drivers
L_00000166fce2fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000166fcde7f90_0 .net/2u *"_ivl_156", 5 0, L_00000166fce2fd90;  1 drivers
v00000166fcde6c30_0 .net *"_ivl_158", 0 0, L_00000166fcdecb20;  1 drivers
L_00000166fce2f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000166fcde6cd0_0 .net/2u *"_ivl_16", 4 0, L_00000166fce2f6d0;  1 drivers
v00000166fcde7590_0 .net *"_ivl_161", 0 0, L_00000166fce2f4a0;  1 drivers
L_00000166fce2fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde79f0_0 .net/2u *"_ivl_162", 15 0, L_00000166fce2fdd8;  1 drivers
v00000166fcde7a90_0 .net *"_ivl_164", 31 0, L_00000166fcdec4e0;  1 drivers
v00000166fcde8170_0 .net *"_ivl_167", 0 0, L_00000166fcdeda20;  1 drivers
v00000166fcde7c70_0 .net *"_ivl_168", 15 0, L_00000166fcdedac0;  1 drivers
v00000166fcde7d10_0 .net *"_ivl_170", 31 0, L_00000166fcdedca0;  1 drivers
v00000166fcde62d0_0 .net *"_ivl_174", 31 0, L_00000166fcdec6c0;  1 drivers
L_00000166fce2fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde6410_0 .net *"_ivl_177", 25 0, L_00000166fce2fe20;  1 drivers
L_00000166fce2fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde8ba0_0 .net/2u *"_ivl_178", 31 0, L_00000166fce2fe68;  1 drivers
v00000166fcde9d20_0 .net *"_ivl_180", 0 0, L_00000166fcdec760;  1 drivers
L_00000166fce2feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde8740_0 .net/2u *"_ivl_182", 5 0, L_00000166fce2feb0;  1 drivers
v00000166fcde95a0_0 .net *"_ivl_184", 0 0, L_00000166fcdec800;  1 drivers
L_00000166fce2fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000166fcde9780_0 .net/2u *"_ivl_186", 5 0, L_00000166fce2fef8;  1 drivers
v00000166fcde9dc0_0 .net *"_ivl_188", 0 0, L_00000166fce87d40;  1 drivers
v00000166fcde9fa0_0 .net *"_ivl_19", 4 0, L_00000166fcdebb50;  1 drivers
v00000166fcde89c0_0 .net *"_ivl_191", 0 0, L_00000166fce2ef60;  1 drivers
v00000166fcde9f00_0 .net *"_ivl_193", 0 0, L_00000166fce2e6a0;  1 drivers
L_00000166fce2ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000166fcde8a60_0 .net/2u *"_ivl_194", 5 0, L_00000166fce2ff40;  1 drivers
v00000166fcde9a00_0 .net *"_ivl_196", 0 0, L_00000166fce87f20;  1 drivers
L_00000166fce2ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000166fcde8b00_0 .net/2u *"_ivl_198", 31 0, L_00000166fce2ff88;  1 drivers
L_00000166fce2f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde9460_0 .net/2u *"_ivl_2", 5 0, L_00000166fce2f5f8;  1 drivers
v00000166fcde8c40_0 .net *"_ivl_20", 4 0, L_00000166fcdebc90;  1 drivers
v00000166fcde9280_0 .net *"_ivl_200", 31 0, L_00000166fce89500;  1 drivers
v00000166fcde9640_0 .net *"_ivl_204", 31 0, L_00000166fce89280;  1 drivers
L_00000166fce2ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde8ce0_0 .net *"_ivl_207", 25 0, L_00000166fce2ffd0;  1 drivers
L_00000166fce30018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde9820_0 .net/2u *"_ivl_208", 31 0, L_00000166fce30018;  1 drivers
v00000166fcde96e0_0 .net *"_ivl_210", 0 0, L_00000166fce891e0;  1 drivers
L_00000166fce30060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde98c0_0 .net/2u *"_ivl_212", 5 0, L_00000166fce30060;  1 drivers
v00000166fcde8600_0 .net *"_ivl_214", 0 0, L_00000166fce89140;  1 drivers
L_00000166fce300a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000166fcde84c0_0 .net/2u *"_ivl_216", 5 0, L_00000166fce300a8;  1 drivers
v00000166fcde8d80_0 .net *"_ivl_218", 0 0, L_00000166fce87b60;  1 drivers
v00000166fcde9960_0 .net *"_ivl_221", 0 0, L_00000166fce2e860;  1 drivers
v00000166fcdea180_0 .net *"_ivl_223", 0 0, L_00000166fce2e780;  1 drivers
L_00000166fce300f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000166fcdea040_0 .net/2u *"_ivl_224", 5 0, L_00000166fce300f0;  1 drivers
v00000166fcdea0e0_0 .net *"_ivl_226", 0 0, L_00000166fce87fc0;  1 drivers
v00000166fcde8ec0_0 .net *"_ivl_228", 31 0, L_00000166fce88100;  1 drivers
v00000166fcde8e20_0 .net *"_ivl_24", 0 0, L_00000166fce2f0b0;  1 drivers
L_00000166fce2f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000166fcde8f60_0 .net/2u *"_ivl_26", 4 0, L_00000166fce2f718;  1 drivers
v00000166fcde9e60_0 .net *"_ivl_29", 4 0, L_00000166fcdec0f0;  1 drivers
v00000166fcde8380_0 .net *"_ivl_32", 0 0, L_00000166fce2f510;  1 drivers
L_00000166fce2f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000166fcde87e0_0 .net/2u *"_ivl_34", 4 0, L_00000166fce2f760;  1 drivers
v00000166fcde82e0_0 .net *"_ivl_37", 4 0, L_00000166fcdeaa70;  1 drivers
v00000166fcde9aa0_0 .net *"_ivl_40", 0 0, L_00000166fce2e9b0;  1 drivers
L_00000166fce2f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde8420_0 .net/2u *"_ivl_42", 15 0, L_00000166fce2f7a8;  1 drivers
v00000166fcde9b40_0 .net *"_ivl_45", 15 0, L_00000166fcdec8a0;  1 drivers
v00000166fcde91e0_0 .net *"_ivl_48", 0 0, L_00000166fce2f350;  1 drivers
v00000166fcde8560_0 .net *"_ivl_5", 5 0, L_00000166fcdea7f0;  1 drivers
L_00000166fce2f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde9000_0 .net/2u *"_ivl_50", 36 0, L_00000166fce2f7f0;  1 drivers
L_00000166fce2f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde90a0_0 .net/2u *"_ivl_52", 31 0, L_00000166fce2f838;  1 drivers
v00000166fcde9320_0 .net *"_ivl_55", 4 0, L_00000166fcdedde0;  1 drivers
v00000166fcde9be0_0 .net *"_ivl_56", 36 0, L_00000166fcdecbc0;  1 drivers
v00000166fcde86a0_0 .net *"_ivl_58", 36 0, L_00000166fcdedd40;  1 drivers
v00000166fcde9140_0 .net *"_ivl_62", 0 0, L_00000166fce2ed30;  1 drivers
L_00000166fce2f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde8880_0 .net/2u *"_ivl_64", 5 0, L_00000166fce2f880;  1 drivers
v00000166fcde93c0_0 .net *"_ivl_67", 5 0, L_00000166fcdec940;  1 drivers
v00000166fcde9500_0 .net *"_ivl_70", 0 0, L_00000166fce2ee10;  1 drivers
L_00000166fce2f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde8920_0 .net/2u *"_ivl_72", 57 0, L_00000166fce2f8c8;  1 drivers
L_00000166fce2f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde9c80_0 .net/2u *"_ivl_74", 31 0, L_00000166fce2f910;  1 drivers
v00000166fcdebd30_0 .net *"_ivl_77", 25 0, L_00000166fcdecc60;  1 drivers
v00000166fcdeac50_0 .net *"_ivl_78", 57 0, L_00000166fcdecf80;  1 drivers
v00000166fcdec190_0 .net *"_ivl_8", 0 0, L_00000166fce2f2e0;  1 drivers
v00000166fcdea4d0_0 .net *"_ivl_80", 57 0, L_00000166fcdedb60;  1 drivers
L_00000166fce2f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000166fcdea570_0 .net/2u *"_ivl_84", 31 0, L_00000166fce2f958;  1 drivers
L_00000166fce2f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000166fcdeb650_0 .net/2u *"_ivl_88", 5 0, L_00000166fce2f9a0;  1 drivers
v00000166fcdebdd0_0 .net *"_ivl_90", 0 0, L_00000166fcdee1a0;  1 drivers
L_00000166fce2f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000166fcdebe70_0 .net/2u *"_ivl_92", 5 0, L_00000166fce2f9e8;  1 drivers
v00000166fcdea2f0_0 .net *"_ivl_94", 0 0, L_00000166fcded660;  1 drivers
v00000166fcdeb0b0_0 .net *"_ivl_97", 0 0, L_00000166fce2f3c0;  1 drivers
v00000166fcdebbf0_0 .net *"_ivl_98", 47 0, L_00000166fcded020;  1 drivers
v00000166fcdeacf0_0 .net "adderResult", 31 0, L_00000166fcdec3a0;  1 drivers
v00000166fcdeb150_0 .net "address", 31 0, L_00000166fcdede80;  1 drivers
v00000166fcdea390_0 .net "clk", 0 0, L_00000166fce2e630;  alias, 1 drivers
v00000166fcdea750_0 .var "cycles_consumed", 31 0;
v00000166fcdea930_0 .net "extImm", 31 0, L_00000166fcdec620;  1 drivers
v00000166fcdeb1f0_0 .net "funct", 5 0, L_00000166fcdecd00;  1 drivers
v00000166fcdec050_0 .net "hlt", 0 0, v00000166fcdb7280_0;  1 drivers
v00000166fcdeb3d0_0 .net "imm", 15 0, L_00000166fcded160;  1 drivers
v00000166fcdeb830_0 .net "immediate", 31 0, L_00000166fce87660;  1 drivers
v00000166fcdeba10_0 .net "input_clk", 0 0, v00000166fcdeb8d0_0;  1 drivers
v00000166fcdea610_0 .net "instruction", 31 0, L_00000166fcded520;  1 drivers
v00000166fcdebf10_0 .net "memoryReadData", 31 0, v00000166fcde5300_0;  1 drivers
v00000166fcdeb010_0 .net "nextPC", 31 0, L_00000166fcdec440;  1 drivers
v00000166fcdeb6f0_0 .net "opcode", 5 0, L_00000166fcdeaed0;  1 drivers
v00000166fcdeab10_0 .net "rd", 4 0, L_00000166fcdebfb0;  1 drivers
v00000166fcdea430_0 .net "readData1", 31 0, L_00000166fce2e710;  1 drivers
v00000166fcdebab0_0 .net "readData1_w", 31 0, L_00000166fce88420;  1 drivers
v00000166fcdead90_0 .net "readData2", 31 0, L_00000166fce2ec50;  1 drivers
v00000166fcdeb290_0 .net "rs", 4 0, L_00000166fcdeaf70;  1 drivers
v00000166fcdeabb0_0 .net "rst", 0 0, v00000166fcdeb970_0;  1 drivers
v00000166fcdeb790_0 .net "rt", 4 0, L_00000166fcded700;  1 drivers
v00000166fcdeb5b0_0 .net "shamt", 31 0, L_00000166fcdee060;  1 drivers
v00000166fcdea890_0 .net "wire_instruction", 31 0, L_00000166fce2f040;  1 drivers
v00000166fcdeb330_0 .net "writeData", 31 0, L_00000166fce88380;  1 drivers
v00000166fcdea9d0_0 .net "zero", 0 0, L_00000166fce88560;  1 drivers
L_00000166fcdea7f0 .part L_00000166fcded520, 26, 6;
L_00000166fcdeaed0 .functor MUXZ 6, L_00000166fcdea7f0, L_00000166fce2f5f8, L_00000166fce2e940, C4<>;
L_00000166fcdeb510 .cmp/eq 6, L_00000166fcdeaed0, L_00000166fce2f688;
L_00000166fcdebb50 .part L_00000166fcded520, 11, 5;
L_00000166fcdebc90 .functor MUXZ 5, L_00000166fcdebb50, L_00000166fce2f6d0, L_00000166fcdeb510, C4<>;
L_00000166fcdebfb0 .functor MUXZ 5, L_00000166fcdebc90, L_00000166fce2f640, L_00000166fce2f2e0, C4<>;
L_00000166fcdec0f0 .part L_00000166fcded520, 21, 5;
L_00000166fcdeaf70 .functor MUXZ 5, L_00000166fcdec0f0, L_00000166fce2f718, L_00000166fce2f0b0, C4<>;
L_00000166fcdeaa70 .part L_00000166fcded520, 16, 5;
L_00000166fcded700 .functor MUXZ 5, L_00000166fcdeaa70, L_00000166fce2f760, L_00000166fce2f510, C4<>;
L_00000166fcdec8a0 .part L_00000166fcded520, 0, 16;
L_00000166fcded160 .functor MUXZ 16, L_00000166fcdec8a0, L_00000166fce2f7a8, L_00000166fce2e9b0, C4<>;
L_00000166fcdedde0 .part L_00000166fcded520, 6, 5;
L_00000166fcdecbc0 .concat [ 5 32 0 0], L_00000166fcdedde0, L_00000166fce2f838;
L_00000166fcdedd40 .functor MUXZ 37, L_00000166fcdecbc0, L_00000166fce2f7f0, L_00000166fce2f350, C4<>;
L_00000166fcdee060 .part L_00000166fcdedd40, 0, 32;
L_00000166fcdec940 .part L_00000166fcded520, 0, 6;
L_00000166fcdecd00 .functor MUXZ 6, L_00000166fcdec940, L_00000166fce2f880, L_00000166fce2ed30, C4<>;
L_00000166fcdecc60 .part L_00000166fcded520, 0, 26;
L_00000166fcdecf80 .concat [ 26 32 0 0], L_00000166fcdecc60, L_00000166fce2f910;
L_00000166fcdedb60 .functor MUXZ 58, L_00000166fcdecf80, L_00000166fce2f8c8, L_00000166fce2ee10, C4<>;
L_00000166fcdede80 .part L_00000166fcdedb60, 0, 32;
L_00000166fcdecda0 .arith/sum 32, v00000166fcde4d60_0, L_00000166fce2f958;
L_00000166fcdee1a0 .cmp/eq 6, L_00000166fcdeaed0, L_00000166fce2f9a0;
L_00000166fcded660 .cmp/eq 6, L_00000166fcdeaed0, L_00000166fce2f9e8;
L_00000166fcded020 .concat [ 32 16 0 0], L_00000166fcdede80, L_00000166fce2fa30;
L_00000166fcdedc00 .concat [ 6 26 0 0], L_00000166fcdeaed0, L_00000166fce2fa78;
L_00000166fcdedf20 .cmp/eq 32, L_00000166fcdedc00, L_00000166fce2fac0;
L_00000166fcdedfc0 .cmp/eq 6, L_00000166fcdecd00, L_00000166fce2fb08;
L_00000166fcdece40 .concat [ 32 16 0 0], L_00000166fce2e710, L_00000166fce2fb50;
L_00000166fcded200 .concat [ 32 16 0 0], v00000166fcde4d60_0, L_00000166fce2fb98;
L_00000166fcdec9e0 .part L_00000166fcded160, 15, 1;
LS_00000166fcdecee0_0_0 .concat [ 1 1 1 1], L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0;
LS_00000166fcdecee0_0_4 .concat [ 1 1 1 1], L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0;
LS_00000166fcdecee0_0_8 .concat [ 1 1 1 1], L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0;
LS_00000166fcdecee0_0_12 .concat [ 1 1 1 1], L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0;
LS_00000166fcdecee0_0_16 .concat [ 1 1 1 1], L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0;
LS_00000166fcdecee0_0_20 .concat [ 1 1 1 1], L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0;
LS_00000166fcdecee0_0_24 .concat [ 1 1 1 1], L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0;
LS_00000166fcdecee0_0_28 .concat [ 1 1 1 1], L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0, L_00000166fcdec9e0;
LS_00000166fcdecee0_1_0 .concat [ 4 4 4 4], LS_00000166fcdecee0_0_0, LS_00000166fcdecee0_0_4, LS_00000166fcdecee0_0_8, LS_00000166fcdecee0_0_12;
LS_00000166fcdecee0_1_4 .concat [ 4 4 4 4], LS_00000166fcdecee0_0_16, LS_00000166fcdecee0_0_20, LS_00000166fcdecee0_0_24, LS_00000166fcdecee0_0_28;
L_00000166fcdecee0 .concat [ 16 16 0 0], LS_00000166fcdecee0_1_0, LS_00000166fcdecee0_1_4;
L_00000166fcded340 .concat [ 16 32 0 0], L_00000166fcded160, L_00000166fcdecee0;
L_00000166fcdee100 .arith/sum 48, L_00000166fcded200, L_00000166fcded340;
L_00000166fcdec300 .functor MUXZ 48, L_00000166fcdee100, L_00000166fcdece40, L_00000166fce2f430, C4<>;
L_00000166fcded0c0 .functor MUXZ 48, L_00000166fcdec300, L_00000166fcded020, L_00000166fce2f3c0, C4<>;
L_00000166fcdec3a0 .part L_00000166fcded0c0, 0, 32;
L_00000166fcdec440 .functor MUXZ 32, L_00000166fcdecda0, L_00000166fcdec3a0, v00000166fcde5580_0, C4<>;
L_00000166fcded520 .functor MUXZ 32, L_00000166fce2f040, L_00000166fce2fc28, L_00000166fce2ea20, C4<>;
L_00000166fcded8e0 .cmp/eq 6, L_00000166fcdeaed0, L_00000166fce2fd00;
L_00000166fcded980 .cmp/eq 6, L_00000166fcdeaed0, L_00000166fce2fd48;
L_00000166fcdecb20 .cmp/eq 6, L_00000166fcdeaed0, L_00000166fce2fd90;
L_00000166fcdec4e0 .concat [ 16 16 0 0], L_00000166fcded160, L_00000166fce2fdd8;
L_00000166fcdeda20 .part L_00000166fcded160, 15, 1;
LS_00000166fcdedac0_0_0 .concat [ 1 1 1 1], L_00000166fcdeda20, L_00000166fcdeda20, L_00000166fcdeda20, L_00000166fcdeda20;
LS_00000166fcdedac0_0_4 .concat [ 1 1 1 1], L_00000166fcdeda20, L_00000166fcdeda20, L_00000166fcdeda20, L_00000166fcdeda20;
LS_00000166fcdedac0_0_8 .concat [ 1 1 1 1], L_00000166fcdeda20, L_00000166fcdeda20, L_00000166fcdeda20, L_00000166fcdeda20;
LS_00000166fcdedac0_0_12 .concat [ 1 1 1 1], L_00000166fcdeda20, L_00000166fcdeda20, L_00000166fcdeda20, L_00000166fcdeda20;
L_00000166fcdedac0 .concat [ 4 4 4 4], LS_00000166fcdedac0_0_0, LS_00000166fcdedac0_0_4, LS_00000166fcdedac0_0_8, LS_00000166fcdedac0_0_12;
L_00000166fcdedca0 .concat [ 16 16 0 0], L_00000166fcded160, L_00000166fcdedac0;
L_00000166fcdec620 .functor MUXZ 32, L_00000166fcdedca0, L_00000166fcdec4e0, L_00000166fce2f4a0, C4<>;
L_00000166fcdec6c0 .concat [ 6 26 0 0], L_00000166fcdeaed0, L_00000166fce2fe20;
L_00000166fcdec760 .cmp/eq 32, L_00000166fcdec6c0, L_00000166fce2fe68;
L_00000166fcdec800 .cmp/eq 6, L_00000166fcdecd00, L_00000166fce2feb0;
L_00000166fce87d40 .cmp/eq 6, L_00000166fcdecd00, L_00000166fce2fef8;
L_00000166fce87f20 .cmp/eq 6, L_00000166fcdeaed0, L_00000166fce2ff40;
L_00000166fce89500 .functor MUXZ 32, L_00000166fcdec620, L_00000166fce2ff88, L_00000166fce87f20, C4<>;
L_00000166fce87660 .functor MUXZ 32, L_00000166fce89500, L_00000166fcdee060, L_00000166fce2e6a0, C4<>;
L_00000166fce89280 .concat [ 6 26 0 0], L_00000166fcdeaed0, L_00000166fce2ffd0;
L_00000166fce891e0 .cmp/eq 32, L_00000166fce89280, L_00000166fce30018;
L_00000166fce89140 .cmp/eq 6, L_00000166fcdecd00, L_00000166fce30060;
L_00000166fce87b60 .cmp/eq 6, L_00000166fcdecd00, L_00000166fce300a8;
L_00000166fce87fc0 .cmp/eq 6, L_00000166fcdeaed0, L_00000166fce300f0;
L_00000166fce88100 .functor MUXZ 32, L_00000166fce2e710, v00000166fcde4d60_0, L_00000166fce87fc0, C4<>;
L_00000166fce88420 .functor MUXZ 32, L_00000166fce88100, L_00000166fce2ec50, L_00000166fce2e780, C4<>;
S_00000166fcd55ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000166fcd55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000166fcda6360 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000166fce2eb70 .functor NOT 1, v00000166fcdb6f60_0, C4<0>, C4<0>, C4<0>;
v00000166fcdb6240_0 .net *"_ivl_0", 0 0, L_00000166fce2eb70;  1 drivers
v00000166fcdb62e0_0 .net "in1", 31 0, L_00000166fce2ec50;  alias, 1 drivers
v00000166fcdb6a60_0 .net "in2", 31 0, L_00000166fce87660;  alias, 1 drivers
v00000166fcdb7960_0 .net "out", 31 0, L_00000166fce87e80;  alias, 1 drivers
v00000166fcdb6b00_0 .net "s", 0 0, v00000166fcdb6f60_0;  alias, 1 drivers
L_00000166fce87e80 .functor MUXZ 32, L_00000166fce87660, L_00000166fce2ec50, L_00000166fce2eb70, C4<>;
S_00000166fcc769c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000166fcd55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000166fce20090 .param/l "RType" 0 4 2, C4<000000>;
P_00000166fce200c8 .param/l "add" 0 4 5, C4<100000>;
P_00000166fce20100 .param/l "addi" 0 4 8, C4<001000>;
P_00000166fce20138 .param/l "addu" 0 4 5, C4<100001>;
P_00000166fce20170 .param/l "and_" 0 4 5, C4<100100>;
P_00000166fce201a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000166fce201e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000166fce20218 .param/l "bne" 0 4 10, C4<000101>;
P_00000166fce20250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000166fce20288 .param/l "j" 0 4 12, C4<000010>;
P_00000166fce202c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000166fce202f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000166fce20330 .param/l "lw" 0 4 8, C4<100011>;
P_00000166fce20368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000166fce203a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000166fce203d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000166fce20410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000166fce20448 .param/l "sll" 0 4 6, C4<000000>;
P_00000166fce20480 .param/l "slt" 0 4 5, C4<101010>;
P_00000166fce204b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000166fce204f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000166fce20528 .param/l "sub" 0 4 5, C4<100010>;
P_00000166fce20560 .param/l "subu" 0 4 5, C4<100011>;
P_00000166fce20598 .param/l "sw" 0 4 8, C4<101011>;
P_00000166fce205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000166fce20608 .param/l "xori" 0 4 8, C4<001110>;
v00000166fcdb6380_0 .var "ALUOp", 3 0;
v00000166fcdb6f60_0 .var "ALUSrc", 0 0;
v00000166fcdb6560_0 .var "MemReadEn", 0 0;
v00000166fcdb6420_0 .var "MemWriteEn", 0 0;
v00000166fcdb76e0_0 .var "MemtoReg", 0 0;
v00000166fcdb71e0_0 .var "RegDst", 0 0;
v00000166fcdb6600_0 .var "RegWriteEn", 0 0;
v00000166fcdb7000_0 .net "funct", 5 0, L_00000166fcdecd00;  alias, 1 drivers
v00000166fcdb7280_0 .var "hlt", 0 0;
v00000166fcdb6c40_0 .net "opcode", 5 0, L_00000166fcdeaed0;  alias, 1 drivers
v00000166fcdb7640_0 .net "rst", 0 0, v00000166fcdeb970_0;  alias, 1 drivers
E_00000166fcda6c20 .event anyedge, v00000166fcdb7640_0, v00000166fcdb6c40_0, v00000166fcdb7000_0;
S_00000166fcc76b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000166fcd55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000166fcda70a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000166fce2f040 .functor BUFZ 32, L_00000166fcded2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000166fcdb7780_0 .net "Data_Out", 31 0, L_00000166fce2f040;  alias, 1 drivers
v00000166fcdb7820 .array "InstMem", 0 1023, 31 0;
v00000166fcdb7b40_0 .net *"_ivl_0", 31 0, L_00000166fcded2a0;  1 drivers
v00000166fcdb78c0_0 .net *"_ivl_3", 9 0, L_00000166fcded3e0;  1 drivers
v00000166fcdb6060_0 .net *"_ivl_4", 11 0, L_00000166fcded480;  1 drivers
L_00000166fce2fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000166fcdb6740_0 .net *"_ivl_7", 1 0, L_00000166fce2fbe0;  1 drivers
v00000166fcdb6d80_0 .net "addr", 31 0, v00000166fcde4d60_0;  alias, 1 drivers
v00000166fcdb7a00_0 .var/i "i", 31 0;
L_00000166fcded2a0 .array/port v00000166fcdb7820, L_00000166fcded480;
L_00000166fcded3e0 .part v00000166fcde4d60_0, 0, 10;
L_00000166fcded480 .concat [ 10 2 0 0], L_00000166fcded3e0, L_00000166fce2fbe0;
S_00000166fcd553d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000166fcd55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000166fce2e710 .functor BUFZ 32, L_00000166fcded5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000166fce2ec50 .functor BUFZ 32, L_00000166fcded7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000166fcdb7d20_0 .net *"_ivl_0", 31 0, L_00000166fcded5c0;  1 drivers
v00000166fcdb7dc0_0 .net *"_ivl_10", 6 0, L_00000166fcded840;  1 drivers
L_00000166fce2fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000166fcd95920_0 .net *"_ivl_13", 1 0, L_00000166fce2fcb8;  1 drivers
v00000166fcd95a60_0 .net *"_ivl_2", 6 0, L_00000166fcdeca80;  1 drivers
L_00000166fce2fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000166fcde6160_0 .net *"_ivl_5", 1 0, L_00000166fce2fc70;  1 drivers
v00000166fcde44a0_0 .net *"_ivl_8", 31 0, L_00000166fcded7a0;  1 drivers
v00000166fcde4540_0 .net "clk", 0 0, L_00000166fce2e630;  alias, 1 drivers
v00000166fcde5ee0_0 .var/i "i", 31 0;
v00000166fcde5c60_0 .net "readData1", 31 0, L_00000166fce2e710;  alias, 1 drivers
v00000166fcde4e00_0 .net "readData2", 31 0, L_00000166fce2ec50;  alias, 1 drivers
v00000166fcde4b80_0 .net "readRegister1", 4 0, L_00000166fcdeaf70;  alias, 1 drivers
v00000166fcde5b20_0 .net "readRegister2", 4 0, L_00000166fcded700;  alias, 1 drivers
v00000166fcde4c20 .array "registers", 31 0, 31 0;
v00000166fcde53a0_0 .net "rst", 0 0, v00000166fcdeb970_0;  alias, 1 drivers
v00000166fcde5800_0 .net "we", 0 0, v00000166fcdb6600_0;  alias, 1 drivers
v00000166fcde42c0_0 .net "writeData", 31 0, L_00000166fce88380;  alias, 1 drivers
v00000166fcde4f40_0 .net "writeRegister", 4 0, L_00000166fcdec580;  alias, 1 drivers
E_00000166fcda61e0/0 .event negedge, v00000166fcdb7640_0;
E_00000166fcda61e0/1 .event posedge, v00000166fcde4540_0;
E_00000166fcda61e0 .event/or E_00000166fcda61e0/0, E_00000166fcda61e0/1;
L_00000166fcded5c0 .array/port v00000166fcde4c20, L_00000166fcdeca80;
L_00000166fcdeca80 .concat [ 5 2 0 0], L_00000166fcdeaf70, L_00000166fce2fc70;
L_00000166fcded7a0 .array/port v00000166fcde4c20, L_00000166fcded840;
L_00000166fcded840 .concat [ 5 2 0 0], L_00000166fcded700, L_00000166fce2fcb8;
S_00000166fcd55560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000166fcd553d0;
 .timescale 0 0;
v00000166fcdb7c80_0 .var/i "i", 31 0;
S_00000166fcd3e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000166fcd55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000166fcda6660 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000166fce2ee80 .functor NOT 1, v00000166fcdb71e0_0, C4<0>, C4<0>, C4<0>;
v00000166fcde5da0_0 .net *"_ivl_0", 0 0, L_00000166fce2ee80;  1 drivers
v00000166fcde5d00_0 .net "in1", 4 0, L_00000166fcded700;  alias, 1 drivers
v00000166fcde5760_0 .net "in2", 4 0, L_00000166fcdebfb0;  alias, 1 drivers
v00000166fcde45e0_0 .net "out", 4 0, L_00000166fcdec580;  alias, 1 drivers
v00000166fcde58a0_0 .net "s", 0 0, v00000166fcdb71e0_0;  alias, 1 drivers
L_00000166fcdec580 .functor MUXZ 5, L_00000166fcdebfb0, L_00000166fcded700, L_00000166fce2ee80, C4<>;
S_00000166fcd3e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000166fcd55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000166fcda72a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000166fce2efd0 .functor NOT 1, v00000166fcdb76e0_0, C4<0>, C4<0>, C4<0>;
v00000166fcde4680_0 .net *"_ivl_0", 0 0, L_00000166fce2efd0;  1 drivers
v00000166fcde5260_0 .net "in1", 31 0, v00000166fcde47c0_0;  alias, 1 drivers
v00000166fcde4a40_0 .net "in2", 31 0, v00000166fcde5300_0;  alias, 1 drivers
v00000166fcde59e0_0 .net "out", 31 0, L_00000166fce88380;  alias, 1 drivers
v00000166fcde5440_0 .net "s", 0 0, v00000166fcdb76e0_0;  alias, 1 drivers
L_00000166fce88380 .functor MUXZ 32, v00000166fcde5300_0, v00000166fcde47c0_0, L_00000166fce2efd0, C4<>;
S_00000166fcd83200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000166fcd55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000166fcd83390 .param/l "ADD" 0 9 12, C4<0000>;
P_00000166fcd833c8 .param/l "AND" 0 9 12, C4<0010>;
P_00000166fcd83400 .param/l "NOR" 0 9 12, C4<0101>;
P_00000166fcd83438 .param/l "OR" 0 9 12, C4<0011>;
P_00000166fcd83470 .param/l "SGT" 0 9 12, C4<0111>;
P_00000166fcd834a8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000166fcd834e0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000166fcd83518 .param/l "SRL" 0 9 12, C4<1001>;
P_00000166fcd83550 .param/l "SUB" 0 9 12, C4<0001>;
P_00000166fcd83588 .param/l "XOR" 0 9 12, C4<0100>;
P_00000166fcd835c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000166fcd835f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000166fce30138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000166fcde4360_0 .net/2u *"_ivl_0", 31 0, L_00000166fce30138;  1 drivers
v00000166fcde4720_0 .net "opSel", 3 0, v00000166fcdb6380_0;  alias, 1 drivers
v00000166fcde5940_0 .net "operand1", 31 0, L_00000166fce88420;  alias, 1 drivers
v00000166fcde4fe0_0 .net "operand2", 31 0, L_00000166fce87e80;  alias, 1 drivers
v00000166fcde47c0_0 .var "result", 31 0;
v00000166fcde4860_0 .net "zero", 0 0, L_00000166fce88560;  alias, 1 drivers
E_00000166fcda7d60 .event anyedge, v00000166fcdb6380_0, v00000166fcde5940_0, v00000166fcdb7960_0;
L_00000166fce88560 .cmp/eq 32, v00000166fcde47c0_0, L_00000166fce30138;
S_00000166fcd6b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000166fcd55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000166fce21660 .param/l "RType" 0 4 2, C4<000000>;
P_00000166fce21698 .param/l "add" 0 4 5, C4<100000>;
P_00000166fce216d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000166fce21708 .param/l "addu" 0 4 5, C4<100001>;
P_00000166fce21740 .param/l "and_" 0 4 5, C4<100100>;
P_00000166fce21778 .param/l "andi" 0 4 8, C4<001100>;
P_00000166fce217b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000166fce217e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000166fce21820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000166fce21858 .param/l "j" 0 4 12, C4<000010>;
P_00000166fce21890 .param/l "jal" 0 4 12, C4<000011>;
P_00000166fce218c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000166fce21900 .param/l "lw" 0 4 8, C4<100011>;
P_00000166fce21938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000166fce21970 .param/l "or_" 0 4 5, C4<100101>;
P_00000166fce219a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000166fce219e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000166fce21a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000166fce21a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000166fce21a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000166fce21ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000166fce21af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000166fce21b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000166fce21b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000166fce21ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000166fce21bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000166fcde5580_0 .var "PCsrc", 0 0;
v00000166fcde4ea0_0 .net "funct", 5 0, L_00000166fcdecd00;  alias, 1 drivers
v00000166fcde5a80_0 .net "opcode", 5 0, L_00000166fcdeaed0;  alias, 1 drivers
v00000166fcde60c0_0 .net "operand1", 31 0, L_00000166fce2e710;  alias, 1 drivers
v00000166fcde5e40_0 .net "operand2", 31 0, L_00000166fce87e80;  alias, 1 drivers
v00000166fcde4cc0_0 .net "rst", 0 0, v00000166fcdeb970_0;  alias, 1 drivers
E_00000166fcda7660/0 .event anyedge, v00000166fcdb7640_0, v00000166fcdb6c40_0, v00000166fcde5c60_0, v00000166fcdb7960_0;
E_00000166fcda7660/1 .event anyedge, v00000166fcdb7000_0;
E_00000166fcda7660 .event/or E_00000166fcda7660/0, E_00000166fcda7660/1;
S_00000166fcd6ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000166fcd55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000166fcde5bc0 .array "DataMem", 0 1023, 31 0;
v00000166fcde4400_0 .net "address", 31 0, v00000166fcde47c0_0;  alias, 1 drivers
v00000166fcde49a0_0 .net "clock", 0 0, L_00000166fce2eda0;  1 drivers
v00000166fcde4900_0 .net "data", 31 0, L_00000166fce2ec50;  alias, 1 drivers
v00000166fcde4ae0_0 .var/i "i", 31 0;
v00000166fcde5300_0 .var "q", 31 0;
v00000166fcde51c0_0 .net "rden", 0 0, v00000166fcdb6560_0;  alias, 1 drivers
v00000166fcde5080_0 .net "wren", 0 0, v00000166fcdb6420_0;  alias, 1 drivers
E_00000166fcda7c20 .event posedge, v00000166fcde49a0_0;
S_00000166fce21c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000166fcd55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000166fcda77a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000166fcde5f80_0 .net "PCin", 31 0, L_00000166fcdec440;  alias, 1 drivers
v00000166fcde4d60_0 .var "PCout", 31 0;
v00000166fcde5120_0 .net "clk", 0 0, L_00000166fce2e630;  alias, 1 drivers
v00000166fcde54e0_0 .net "rst", 0 0, v00000166fcdeb970_0;  alias, 1 drivers
    .scope S_00000166fcd6b890;
T_0 ;
    %wait E_00000166fcda7660;
    %load/vec4 v00000166fcde4cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000166fcde5580_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000166fcde5a80_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000166fcde60c0_0;
    %load/vec4 v00000166fcde5e40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000166fcde5a80_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000166fcde60c0_0;
    %load/vec4 v00000166fcde5e40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000166fcde5a80_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000166fcde5a80_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000166fcde5a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000166fcde4ea0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000166fcde5580_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000166fce21c20;
T_1 ;
    %wait E_00000166fcda61e0;
    %load/vec4 v00000166fcde54e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000166fcde4d60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000166fcde5f80_0;
    %assign/vec4 v00000166fcde4d60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000166fcc76b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000166fcdb7a00_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000166fcdb7a00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000166fcdb7a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %load/vec4 v00000166fcdb7a00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000166fcdb7a00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcdb7820, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000166fcc769c0;
T_3 ;
    %wait E_00000166fcda6c20;
    %load/vec4 v00000166fcdb7640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000166fcdb7280_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000166fcdb6f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000166fcdb6600_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000166fcdb6420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000166fcdb76e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000166fcdb6560_0, 0;
    %assign/vec4 v00000166fcdb71e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000166fcdb7280_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000166fcdb6380_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000166fcdb6f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000166fcdb6600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000166fcdb6420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000166fcdb76e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000166fcdb6560_0, 0, 1;
    %store/vec4 v00000166fcdb71e0_0, 0, 1;
    %load/vec4 v00000166fcdb6c40_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb7280_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb71e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6600_0, 0;
    %load/vec4 v00000166fcdb7000_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6f60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6f60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb71e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6f60_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000166fcdb71e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6f60_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6f60_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6f60_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6f60_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6f60_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb76e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166fcdb6f60_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000166fcdb6380_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000166fcd553d0;
T_4 ;
    %wait E_00000166fcda61e0;
    %fork t_1, S_00000166fcd55560;
    %jmp t_0;
    .scope S_00000166fcd55560;
t_1 ;
    %load/vec4 v00000166fcde53a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000166fcdb7c80_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000166fcdb7c80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000166fcdb7c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcde4c20, 0, 4;
    %load/vec4 v00000166fcdb7c80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000166fcdb7c80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000166fcde5800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000166fcde42c0_0;
    %load/vec4 v00000166fcde4f40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcde4c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcde4c20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000166fcd553d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000166fcd553d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000166fcde5ee0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000166fcde5ee0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000166fcde5ee0_0;
    %ix/getv/s 4, v00000166fcde5ee0_0;
    %load/vec4a v00000166fcde4c20, 4;
    %ix/getv/s 4, v00000166fcde5ee0_0;
    %load/vec4a v00000166fcde4c20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000166fcde5ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000166fcde5ee0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000166fcd83200;
T_6 ;
    %wait E_00000166fcda7d60;
    %load/vec4 v00000166fcde4720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000166fcde47c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000166fcde5940_0;
    %load/vec4 v00000166fcde4fe0_0;
    %add;
    %assign/vec4 v00000166fcde47c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000166fcde5940_0;
    %load/vec4 v00000166fcde4fe0_0;
    %sub;
    %assign/vec4 v00000166fcde47c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000166fcde5940_0;
    %load/vec4 v00000166fcde4fe0_0;
    %and;
    %assign/vec4 v00000166fcde47c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000166fcde5940_0;
    %load/vec4 v00000166fcde4fe0_0;
    %or;
    %assign/vec4 v00000166fcde47c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000166fcde5940_0;
    %load/vec4 v00000166fcde4fe0_0;
    %xor;
    %assign/vec4 v00000166fcde47c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000166fcde5940_0;
    %load/vec4 v00000166fcde4fe0_0;
    %or;
    %inv;
    %assign/vec4 v00000166fcde47c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000166fcde5940_0;
    %load/vec4 v00000166fcde4fe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000166fcde47c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000166fcde4fe0_0;
    %load/vec4 v00000166fcde5940_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000166fcde47c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000166fcde5940_0;
    %ix/getv 4, v00000166fcde4fe0_0;
    %shiftl 4;
    %assign/vec4 v00000166fcde47c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000166fcde5940_0;
    %ix/getv 4, v00000166fcde4fe0_0;
    %shiftr 4;
    %assign/vec4 v00000166fcde47c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000166fcd6ba20;
T_7 ;
    %wait E_00000166fcda7c20;
    %load/vec4 v00000166fcde51c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000166fcde4400_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000166fcde5bc0, 4;
    %assign/vec4 v00000166fcde5300_0, 0;
T_7.0 ;
    %load/vec4 v00000166fcde5080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000166fcde4900_0;
    %ix/getv 3, v00000166fcde4400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcde5bc0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000166fcd6ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000166fcde4ae0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000166fcde4ae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000166fcde4ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166fcde5bc0, 0, 4;
    %load/vec4 v00000166fcde4ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000166fcde4ae0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000166fcd6ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000166fcde4ae0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000166fcde4ae0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000166fcde4ae0_0;
    %load/vec4a v00000166fcde5bc0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000166fcde4ae0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000166fcde4ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000166fcde4ae0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000166fcd55d10;
T_10 ;
    %wait E_00000166fcda61e0;
    %load/vec4 v00000166fcdeabb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000166fcdea750_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000166fcdea750_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000166fcdea750_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000166fcdaedf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000166fcdeb8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000166fcdeb970_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000166fcdaedf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000166fcdeb8d0_0;
    %inv;
    %assign/vec4 v00000166fcdeb8d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000166fcdaedf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000166fcdeb970_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000166fcdeb970_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000166fcdea6b0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
