<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>GTF transceivers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-d27c1e18.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="gtf-transceivers"><a class="header" href="#gtf-transceivers">GTF transceivers</a></h1>
<h2 id="tile-gtf"><a class="header" href="#tile-gtf">Tile GTF</a></h2>
<p>Cells: 60</p>
<h3 id="bel-bufg_gt0"><a class="header" href="#bel-bufg_gt0">Bel BUFG_GT[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[5]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt1"><a class="header" href="#bel-bufg_gt1">Bel BUFG_GT[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[14]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt2"><a class="header" href="#bel-bufg_gt2">Bel BUFG_GT[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[46]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt3"><a class="header" href="#bel-bufg_gt3">Bel BUFG_GT[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[5]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt4"><a class="header" href="#bel-bufg_gt4">Bel BUFG_GT[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[14]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt5"><a class="header" href="#bel-bufg_gt5">Bel BUFG_GT[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[46]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt6"><a class="header" href="#bel-bufg_gt6">Bel BUFG_GT[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[5]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt7"><a class="header" href="#bel-bufg_gt7">Bel BUFG_GT[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[14]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt8"><a class="header" href="#bel-bufg_gt8">Bel BUFG_GT[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[46]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt9"><a class="header" href="#bel-bufg_gt9">Bel BUFG_GT[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[5]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt10"><a class="header" href="#bel-bufg_gt10">Bel BUFG_GT[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[14]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt11"><a class="header" href="#bel-bufg_gt11">Bel BUFG_GT[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[46]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt12"><a class="header" href="#bel-bufg_gt12">Bel BUFG_GT[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[36]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt13"><a class="header" href="#bel-bufg_gt13">Bel BUFG_GT[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[17]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt14"><a class="header" href="#bel-bufg_gt14">Bel BUFG_GT[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[4]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt15"><a class="header" href="#bel-bufg_gt15">Bel BUFG_GT[15]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[15]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[36]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt16"><a class="header" href="#bel-bufg_gt16">Bel BUFG_GT[16]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[16]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[16]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt17"><a class="header" href="#bel-bufg_gt17">Bel BUFG_GT[17]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[17]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt18"><a class="header" href="#bel-bufg_gt18">Bel BUFG_GT[18]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[18]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[36]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt19"><a class="header" href="#bel-bufg_gt19">Bel BUFG_GT[19]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[19]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[18]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt20"><a class="header" href="#bel-bufg_gt20">Bel BUFG_GT[20]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[20]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt21"><a class="header" href="#bel-bufg_gt21">Bel BUFG_GT[21]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[21]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[36]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt22"><a class="header" href="#bel-bufg_gt22">Bel BUFG_GT[22]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[22]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[18]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt23"><a class="header" href="#bel-bufg_gt23">Bel BUFG_GT[23]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT[23]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>DIV0</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DIV1</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>DIV2</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync0"><a class="header" href="#bel-bufg_gt_sync0">Bel BUFG_GT_SYNC[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[16]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync1"><a class="header" href="#bel-bufg_gt_sync1">Bel BUFG_GT_SYNC[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[18]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync2"><a class="header" href="#bel-bufg_gt_sync2">Bel BUFG_GT_SYNC[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync3"><a class="header" href="#bel-bufg_gt_sync3">Bel BUFG_GT_SYNC[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[24]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync4"><a class="header" href="#bel-bufg_gt_sync4">Bel BUFG_GT_SYNC[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[26]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync5"><a class="header" href="#bel-bufg_gt_sync5">Bel BUFG_GT_SYNC[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[15]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync6"><a class="header" href="#bel-bufg_gt_sync6">Bel BUFG_GT_SYNC[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[14]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync7"><a class="header" href="#bel-bufg_gt_sync7">Bel BUFG_GT_SYNC[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[12]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync8"><a class="header" href="#bel-bufg_gt_sync8">Bel BUFG_GT_SYNC[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[11]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync9"><a class="header" href="#bel-bufg_gt_sync9">Bel BUFG_GT_SYNC[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[10]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync10"><a class="header" href="#bel-bufg_gt_sync10">Bel BUFG_GT_SYNC[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[9]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync11"><a class="header" href="#bel-bufg_gt_sync11">Bel BUFG_GT_SYNC[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[6]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync12"><a class="header" href="#bel-bufg_gt_sync12">Bel BUFG_GT_SYNC[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[28]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync13"><a class="header" href="#bel-bufg_gt_sync13">Bel BUFG_GT_SYNC[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[23]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync14"><a class="header" href="#bel-bufg_gt_sync14">Bel BUFG_GT_SYNC[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel BUFG_GT_SYNC[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLK_IN</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>RST_IN</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[35]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-abus_switch_gt0"><a class="header" href="#bel-abus_switch_gt0">Bel ABUS_SWITCH_GT[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel ABUS_SWITCH_GT[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[30]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-abus_switch_gt1"><a class="header" href="#bel-abus_switch_gt1">Bel ABUS_SWITCH_GT[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel ABUS_SWITCH_GT[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[30]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-abus_switch_gt2"><a class="header" href="#bel-abus_switch_gt2">Bel ABUS_SWITCH_GT[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel ABUS_SWITCH_GT[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[30]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-abus_switch_gt3"><a class="header" href="#bel-abus_switch_gt3">Bel ABUS_SWITCH_GT[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel ABUS_SWITCH_GT[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[30]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-abus_switch_gt4"><a class="header" href="#bel-abus_switch_gt4">Bel ABUS_SWITCH_GT[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel ABUS_SWITCH_GT[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gtf_common"><a class="header" href="#bel-gtf_common">Bel GTF_COMMON</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel GTF_COMMON</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BGBYPASS_FS_1</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>BGRCALCTL_FS_1_0</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>BGRCALCTL_FS_1_1</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>BGRCALCTL_FS_1_2</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>BGRCALCTL_FS_1_3</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>BGRCALCTL_FS_1_4</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>BGRCALOVRDENB_FS_1</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>BGTESTEN_FS_1</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>DADDR_FS0</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DADDR_FS1</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DADDR_FS10</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DADDR_FS11</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>DADDR_FS12</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>DADDR_FS13</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DADDR_FS14</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DADDR_FS15</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DADDR_FS2</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DADDR_FS3</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>DADDR_FS4</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DADDR_FS5</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>DADDR_FS6</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DADDR_FS7</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>DADDR_FS8</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DADDR_FS9</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DCLK_FS</td><td>input</td><td>CELL[14].IMUX_CTRL[2]</td></tr>

<tr><td>DEN_FS</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DI_FS0</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI_FS1</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>DI_FS10</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>DI_FS11</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DI_FS12</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DI_FS13</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>DI_FS14</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DI_FS15</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DI_FS2</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>DI_FS3</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DI_FS4</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DI_FS5</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>DI_FS6</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DI_FS7</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DI_FS8</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI_FS9</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>DMONOUT_QDCM_SF_0_0</td><td>output</td><td>CELL[16].OUT_TMIN[5]</td></tr>

<tr><td>DMONOUT_QDCM_SF_0_1</td><td>output</td><td>CELL[15].OUT_TMIN[5]</td></tr>

<tr><td>DMONOUT_QDCM_SF_0_2</td><td>output</td><td>CELL[14].OUT_TMIN[5]</td></tr>

<tr><td>DMONOUT_QDCM_SF_0_3</td><td>output</td><td>CELL[13].OUT_TMIN[5]</td></tr>

<tr><td>DMONOUT_QDCM_SF_0_4</td><td>output</td><td>CELL[16].OUT_TMIN[13]</td></tr>

<tr><td>DMONOUT_QDCM_SF_0_5</td><td>output</td><td>CELL[15].OUT_TMIN[13]</td></tr>

<tr><td>DMONOUT_QDCM_SF_0_6</td><td>output</td><td>CELL[14].OUT_TMIN[13]</td></tr>

<tr><td>DMONOUT_QDCM_SF_0_7</td><td>output</td><td>CELL[13].OUT_TMIN[13]</td></tr>

<tr><td>DMONOUT_QDCM_SF_1_0</td><td>output</td><td>CELL[43].OUT_TMIN[26]</td></tr>

<tr><td>DMONOUT_QDCM_SF_1_1</td><td>output</td><td>CELL[44].OUT_TMIN[26]</td></tr>

<tr><td>DMONOUT_QDCM_SF_1_2</td><td>output</td><td>CELL[45].OUT_TMIN[26]</td></tr>

<tr><td>DMONOUT_QDCM_SF_1_3</td><td>output</td><td>CELL[46].OUT_TMIN[26]</td></tr>

<tr><td>DMONOUT_QDCM_SF_1_4</td><td>output</td><td>CELL[43].OUT_TMIN[18]</td></tr>

<tr><td>DMONOUT_QDCM_SF_1_5</td><td>output</td><td>CELL[44].OUT_TMIN[18]</td></tr>

<tr><td>DMONOUT_QDCM_SF_1_6</td><td>output</td><td>CELL[45].OUT_TMIN[18]</td></tr>

<tr><td>DMONOUT_QDCM_SF_1_7</td><td>output</td><td>CELL[46].OUT_TMIN[18]</td></tr>

<tr><td>DRDY_SF</td><td>output</td><td>CELL[13].OUT_TMIN[27]</td></tr>

<tr><td>DRPDO_SF0</td><td>output</td><td>CELL[16].OUT_TMIN[2]</td></tr>

<tr><td>DRPDO_SF1</td><td>output</td><td>CELL[15].OUT_TMIN[2]</td></tr>

<tr><td>DRPDO_SF10</td><td>output</td><td>CELL[14].OUT_TMIN[18]</td></tr>

<tr><td>DRPDO_SF11</td><td>output</td><td>CELL[13].OUT_TMIN[18]</td></tr>

<tr><td>DRPDO_SF12</td><td>output</td><td>CELL[16].OUT_TMIN[26]</td></tr>

<tr><td>DRPDO_SF13</td><td>output</td><td>CELL[15].OUT_TMIN[26]</td></tr>

<tr><td>DRPDO_SF14</td><td>output</td><td>CELL[14].OUT_TMIN[26]</td></tr>

<tr><td>DRPDO_SF15</td><td>output</td><td>CELL[13].OUT_TMIN[26]</td></tr>

<tr><td>DRPDO_SF2</td><td>output</td><td>CELL[14].OUT_TMIN[2]</td></tr>

<tr><td>DRPDO_SF3</td><td>output</td><td>CELL[13].OUT_TMIN[2]</td></tr>

<tr><td>DRPDO_SF4</td><td>output</td><td>CELL[16].OUT_TMIN[10]</td></tr>

<tr><td>DRPDO_SF5</td><td>output</td><td>CELL[15].OUT_TMIN[10]</td></tr>

<tr><td>DRPDO_SF6</td><td>output</td><td>CELL[14].OUT_TMIN[10]</td></tr>

<tr><td>DRPDO_SF7</td><td>output</td><td>CELL[13].OUT_TMIN[10]</td></tr>

<tr><td>DRPDO_SF8</td><td>output</td><td>CELL[16].OUT_TMIN[18]</td></tr>

<tr><td>DRPDO_SF9</td><td>output</td><td>CELL[15].OUT_TMIN[18]</td></tr>

<tr><td>DWE_FS</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>HROW_TEST_CK_FS_0</td><td>input</td><td>CELL[16].IMUX_CTRL[2]</td></tr>

<tr><td>HROW_TEST_CK_FS_1</td><td>input</td><td>CELL[43].IMUX_CTRL[5]</td></tr>

<tr><td>MGTREFCLKFA_SF_0</td><td>output</td><td>CELL[14].OUT_TMIN[9]</td></tr>

<tr><td>MGTREFCLKFA_SF_1</td><td>output</td><td>CELL[45].OUT_TMIN[22]</td></tr>

<tr><td>PWRDNBGB_FS_1</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>QDCLKPINSPRD0_FS_0</td><td>input</td><td>CELL[13].IMUX_CTRL[2]</td></tr>

<tr><td>QDCLKPINSPRD0_FS_1</td><td>input</td><td>CELL[46].IMUX_CTRL[5]</td></tr>

<tr><td>QDCLKPINSPRD1_FS_0</td><td>input</td><td>CELL[13].IMUX_CTRL[3]</td></tr>

<tr><td>QDCLKPINSPRD1_FS_1</td><td>input</td><td>CELL[46].IMUX_CTRL[4]</td></tr>

<tr><td>QDCMRSVDOUT_SF_0_0</td><td>output</td><td>CELL[16].OUT_TMIN[6]</td></tr>

<tr><td>QDCMRSVDOUT_SF_0_1</td><td>output</td><td>CELL[15].OUT_TMIN[6]</td></tr>

<tr><td>QDCMRSVDOUT_SF_0_2</td><td>output</td><td>CELL[14].OUT_TMIN[6]</td></tr>

<tr><td>QDCMRSVDOUT_SF_0_3</td><td>output</td><td>CELL[13].OUT_TMIN[6]</td></tr>

<tr><td>QDCMRSVDOUT_SF_0_4</td><td>output</td><td>CELL[16].OUT_TMIN[14]</td></tr>

<tr><td>QDCMRSVDOUT_SF_0_5</td><td>output</td><td>CELL[15].OUT_TMIN[14]</td></tr>

<tr><td>QDCMRSVDOUT_SF_0_6</td><td>output</td><td>CELL[14].OUT_TMIN[14]</td></tr>

<tr><td>QDCMRSVDOUT_SF_0_7</td><td>output</td><td>CELL[13].OUT_TMIN[14]</td></tr>

<tr><td>QDCMRSVDOUT_SF_1_0</td><td>output</td><td>CELL[43].OUT_TMIN[25]</td></tr>

<tr><td>QDCMRSVDOUT_SF_1_1</td><td>output</td><td>CELL[44].OUT_TMIN[25]</td></tr>

<tr><td>QDCMRSVDOUT_SF_1_2</td><td>output</td><td>CELL[45].OUT_TMIN[25]</td></tr>

<tr><td>QDCMRSVDOUT_SF_1_3</td><td>output</td><td>CELL[46].OUT_TMIN[25]</td></tr>

<tr><td>QDCMRSVDOUT_SF_1_4</td><td>output</td><td>CELL[43].OUT_TMIN[17]</td></tr>

<tr><td>QDCMRSVDOUT_SF_1_5</td><td>output</td><td>CELL[44].OUT_TMIN[17]</td></tr>

<tr><td>QDCMRSVDOUT_SF_1_6</td><td>output</td><td>CELL[45].OUT_TMIN[17]</td></tr>

<tr><td>QDCMRSVDOUT_SF_1_7</td><td>output</td><td>CELL[46].OUT_TMIN[17]</td></tr>

<tr><td>QDCMRSVDPIN_FS_0_0</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>QDCMRSVDPIN_FS_0_1</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>QDCMRSVDPIN_FS_0_2</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>QDCMRSVDPIN_FS_0_3</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>QDCMRSVDPIN_FS_0_4</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>QDCMRSVDPIN_FS_0_5</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>QDCMRSVDPIN_FS_0_6</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>QDCMRSVDPIN_FS_0_7</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>QDCMRSVDPIN_FS_1_0</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>QDCMRSVDPIN_FS_1_1</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>QDCMRSVDPIN_FS_1_2</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>QDCMRSVDPIN_FS_1_3</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>QDCMRSVDPIN_FS_1_4</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>QDCMRSVDPIN_FS_1_5</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>QDCMRSVDPIN_FS_1_6</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>QDCMRSVDPIN_FS_1_7</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>QDCOREREFCLK_FS_0</td><td>input</td><td>CELL[16].IMUX_CTRL[6]</td></tr>

<tr><td>QDCOREREFCLK_FS_1</td><td>input</td><td>CELL[43].IMUX_CTRL[1]</td></tr>

<tr><td>QDPINSPRD_FS_0_0</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>QDPINSPRD_FS_0_1</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>QDPINSPRD_FS_0_2</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>QDPINSPRD_FS_0_3</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>QDPINSPRD_FS_0_4</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>QDPINSPRD_FS_1_0</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>QDPINSPRD_FS_1_1</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>QDPINSPRD_FS_1_2</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>QDPINSPRD_FS_1_3</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>QDPINSPRD_FS_1_4</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>QDPMAPINRSVD_FS_0_0</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>QDPMAPINRSVD_FS_0_1</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>QDPMAPINRSVD_FS_0_2</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>QDPMAPINRSVD_FS_0_3</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>QDPMAPINRSVD_FS_0_4</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>QDPMAPINRSVD_FS_0_5</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>QDPMAPINRSVD_FS_0_6</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>QDPMAPINRSVD_FS_0_7</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>QDPMAPINRSVD_FS_1_0</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>QDPMAPINRSVD_FS_1_1</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>QDPMAPINRSVD_FS_1_2</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>QDPMAPINRSVD_FS_1_3</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>QDPMAPINRSVD_FS_1_4</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>QDPMAPINRSVD_FS_1_5</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>QDPMAPINRSVD_FS_1_6</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>QDPMAPINRSVD_FS_1_7</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>QDPMASCANCLK_FS0</td><td>input</td><td>CELL[16].IMUX_CTRL[4]</td></tr>

<tr><td>QDPMASCANCLK_FS1</td><td>input</td><td>CELL[15].IMUX_CTRL[4]</td></tr>

<tr><td>QDPMASCANCLK_FS10</td><td>input</td><td>CELL[13].IMUX_CTRL[5]</td></tr>

<tr><td>QDPMASCANCLK_FS11</td><td>input</td><td>CELL[15].IMUX_CTRL[5]</td></tr>

<tr><td>QDPMASCANCLK_FS12</td><td>input</td><td>CELL[43].IMUX_CTRL[4]</td></tr>

<tr><td>QDPMASCANCLK_FS13</td><td>input</td><td>CELL[45].IMUX_CTRL[5]</td></tr>

<tr><td>QDPMASCANCLK_FS2</td><td>input</td><td>CELL[14].IMUX_CTRL[4]</td></tr>

<tr><td>QDPMASCANCLK_FS3</td><td>input</td><td>CELL[13].IMUX_CTRL[4]</td></tr>

<tr><td>QDPMASCANCLK_FS4</td><td>input</td><td>CELL[14].IMUX_CTRL[1]</td></tr>

<tr><td>QDPMASCANCLK_FS5</td><td>input</td><td>CELL[43].IMUX_CTRL[3]</td></tr>

<tr><td>QDPMASCANCLK_FS6</td><td>input</td><td>CELL[44].IMUX_CTRL[3]</td></tr>

<tr><td>QDPMASCANCLK_FS7</td><td>input</td><td>CELL[45].IMUX_CTRL[3]</td></tr>

<tr><td>QDPMASCANCLK_FS8</td><td>input</td><td>CELL[46].IMUX_CTRL[3]</td></tr>

<tr><td>QDPMASCANCLK_FS9</td><td>input</td><td>CELL[45].IMUX_CTRL[6]</td></tr>

<tr><td>QDPMASCANENB_FS</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>QDPMASCANIN_FS0</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>QDPMASCANIN_FS1</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>QDPMASCANIN_FS10</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>QDPMASCANIN_FS11</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>QDPMASCANIN_FS12</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>QDPMASCANIN_FS13</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>QDPMASCANIN_FS2</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>QDPMASCANIN_FS3</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>QDPMASCANIN_FS4</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>QDPMASCANIN_FS5</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>QDPMASCANIN_FS6</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>QDPMASCANIN_FS7</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>QDPMASCANIN_FS8</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>QDPMASCANIN_FS9</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>QDPMASCANMODEB_FS</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>QDPMASCANOUT_SF0</td><td>output</td><td>CELL[16].OUT_TMIN[19]</td></tr>

<tr><td>QDPMASCANOUT_SF1</td><td>output</td><td>CELL[15].OUT_TMIN[19]</td></tr>

<tr><td>QDPMASCANOUT_SF10</td><td>output</td><td>CELL[43].OUT_TMIN[13]</td></tr>

<tr><td>QDPMASCANOUT_SF11</td><td>output</td><td>CELL[44].OUT_TMIN[13]</td></tr>

<tr><td>QDPMASCANOUT_SF12</td><td>output</td><td>CELL[45].OUT_TMIN[13]</td></tr>

<tr><td>QDPMASCANOUT_SF13</td><td>output</td><td>CELL[46].OUT_TMIN[13]</td></tr>

<tr><td>QDPMASCANOUT_SF2</td><td>output</td><td>CELL[14].OUT_TMIN[19]</td></tr>

<tr><td>QDPMASCANOUT_SF3</td><td>output</td><td>CELL[13].OUT_TMIN[19]</td></tr>

<tr><td>QDPMASCANOUT_SF4</td><td>output</td><td>CELL[15].OUT_TMIN[0]</td></tr>

<tr><td>QDPMASCANOUT_SF5</td><td>output</td><td>CELL[43].OUT_TMIN[12]</td></tr>

<tr><td>QDPMASCANOUT_SF6</td><td>output</td><td>CELL[44].OUT_TMIN[12]</td></tr>

<tr><td>QDPMASCANOUT_SF7</td><td>output</td><td>CELL[45].OUT_TMIN[12]</td></tr>

<tr><td>QDPMASCANOUT_SF8</td><td>output</td><td>CELL[46].OUT_TMIN[12]</td></tr>

<tr><td>QDPMASCANOUT_SF9</td><td>output</td><td>CELL[44].OUT_TMIN[31]</td></tr>

<tr><td>QDPMASCANRSTEN_FS</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>QPLFBDIV_FS_0_0</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>QPLFBDIV_FS_0_1</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>QPLFBDIV_FS_0_2</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>QPLFBDIV_FS_0_3</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>QPLFBDIV_FS_0_4</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>QPLFBDIV_FS_0_5</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>QPLFBDIV_FS_0_6</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>QPLFBDIV_FS_0_7</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>QPLFBDIV_FS_1_0</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>QPLFBDIV_FS_1_1</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>QPLFBDIV_FS_1_2</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>QPLFBDIV_FS_1_3</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>QPLFBDIV_FS_1_4</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>QPLFBDIV_FS_1_5</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>QPLFBDIV_FS_1_6</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>QPLFBDIV_FS_1_7</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>QPLFBLOSS_SF_0</td><td>output</td><td>CELL[13].OUT_TMIN[9]</td></tr>

<tr><td>QPLFBLOSS_SF_1</td><td>output</td><td>CELL[46].OUT_TMIN[22]</td></tr>

<tr><td>QPLFREQLOCK_SF_0</td><td>output</td><td>CELL[13].OUT_TMIN[28]</td></tr>

<tr><td>QPLFREQLOCK_SF_1</td><td>output</td><td>CELL[46].OUT_TMIN[3]</td></tr>

<tr><td>QPLLDMONCLK_FS_0</td><td>input</td><td>CELL[14].IMUX_CTRL[3]</td></tr>

<tr><td>QPLLDMONCLK_FS_1</td><td>input</td><td>CELL[45].IMUX_CTRL[4]</td></tr>

<tr><td>QPLLKDETEN_FS_0</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>QPLLKDETEN_FS_1</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>QPLPWRDN_FS_0</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>QPLPWRDN_FS_1</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>QPLREFDYN_FS_0_0</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>QPLREFDYN_FS_0_1</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>QPLREFDYN_FS_0_2</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>QPLREFDYN_FS_1_0</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>QPLREFDYN_FS_1_1</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>QPLREFDYN_FS_1_2</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>QPLREFLOSS_SF_0</td><td>output</td><td>CELL[15].OUT_TMIN[9]</td></tr>

<tr><td>QPLREFLOSS_SF_1</td><td>output</td><td>CELL[44].OUT_TMIN[22]</td></tr>

<tr><td>QPLRESET_FS_0</td><td>input</td><td>CELL[15].IMUX_CTRL[7]</td></tr>

<tr><td>QPLRESET_FS_1</td><td>input</td><td>CELL[44].IMUX_CTRL[0]</td></tr>

<tr><td>RCALENB_FS_1</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>REFCLKPD_FS_0</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>REFCLKPD_FS_1</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>SDMDATA_FS_0_0</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SDMDATA_FS_0_1</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>SDMDATA_FS_0_10</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>SDMDATA_FS_0_11</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>SDMDATA_FS_0_12</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>SDMDATA_FS_0_13</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>SDMDATA_FS_0_14</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>SDMDATA_FS_0_15</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>SDMDATA_FS_0_16</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SDMDATA_FS_0_17</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>SDMDATA_FS_0_18</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>SDMDATA_FS_0_19</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>SDMDATA_FS_0_2</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>SDMDATA_FS_0_20</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>SDMDATA_FS_0_21</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>SDMDATA_FS_0_22</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>SDMDATA_FS_0_23</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>SDMDATA_FS_0_24</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SDMDATA_FS_0_3</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>SDMDATA_FS_0_4</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>SDMDATA_FS_0_5</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>SDMDATA_FS_0_6</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>SDMDATA_FS_0_7</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>SDMDATA_FS_0_8</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SDMDATA_FS_0_9</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>SDMDATA_FS_1_0</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SDMDATA_FS_1_1</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>SDMDATA_FS_1_10</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>SDMDATA_FS_1_11</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>SDMDATA_FS_1_12</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>SDMDATA_FS_1_13</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>SDMDATA_FS_1_14</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>SDMDATA_FS_1_15</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>SDMDATA_FS_1_16</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SDMDATA_FS_1_17</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>SDMDATA_FS_1_18</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>SDMDATA_FS_1_19</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>SDMDATA_FS_1_2</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>SDMDATA_FS_1_20</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>SDMDATA_FS_1_21</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>SDMDATA_FS_1_22</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>SDMDATA_FS_1_23</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>SDMDATA_FS_1_24</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SDMDATA_FS_1_3</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>SDMDATA_FS_1_4</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>SDMDATA_FS_1_5</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>SDMDATA_FS_1_6</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>SDMDATA_FS_1_7</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>SDMDATA_FS_1_8</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SDMDATA_FS_1_9</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>SDMFINALOUT_SF_0_0</td><td>output</td><td>CELL[16].OUT_TMIN[1]</td></tr>

<tr><td>SDMFINALOUT_SF_0_1</td><td>output</td><td>CELL[15].OUT_TMIN[1]</td></tr>

<tr><td>SDMFINALOUT_SF_0_2</td><td>output</td><td>CELL[14].OUT_TMIN[1]</td></tr>

<tr><td>SDMFINALOUT_SF_0_3</td><td>output</td><td>CELL[13].OUT_TMIN[1]</td></tr>

<tr><td>SDMFINALOUT_SF_1_0</td><td>output</td><td>CELL[43].OUT_TMIN[30]</td></tr>

<tr><td>SDMFINALOUT_SF_1_1</td><td>output</td><td>CELL[44].OUT_TMIN[30]</td></tr>

<tr><td>SDMFINALOUT_SF_1_2</td><td>output</td><td>CELL[45].OUT_TMIN[30]</td></tr>

<tr><td>SDMFINALOUT_SF_1_3</td><td>output</td><td>CELL[46].OUT_TMIN[30]</td></tr>

<tr><td>SDMRESET_FS_0</td><td>input</td><td>CELL[14].IMUX_CTRL[7]</td></tr>

<tr><td>SDMRESET_FS_1</td><td>input</td><td>CELL[45].IMUX_CTRL[0]</td></tr>

<tr><td>SDMTESTDATA_SF_0_0</td><td>output</td><td>CELL[16].OUT_TMIN[4]</td></tr>

<tr><td>SDMTESTDATA_SF_0_1</td><td>output</td><td>CELL[15].OUT_TMIN[4]</td></tr>

<tr><td>SDMTESTDATA_SF_0_10</td><td>output</td><td>CELL[14].OUT_TMIN[20]</td></tr>

<tr><td>SDMTESTDATA_SF_0_11</td><td>output</td><td>CELL[13].OUT_TMIN[20]</td></tr>

<tr><td>SDMTESTDATA_SF_0_12</td><td>output</td><td>CELL[16].OUT_TMIN[28]</td></tr>

<tr><td>SDMTESTDATA_SF_0_13</td><td>output</td><td>CELL[15].OUT_TMIN[28]</td></tr>

<tr><td>SDMTESTDATA_SF_0_14</td><td>output</td><td>CELL[14].OUT_TMIN[28]</td></tr>

<tr><td>SDMTESTDATA_SF_0_2</td><td>output</td><td>CELL[14].OUT_TMIN[4]</td></tr>

<tr><td>SDMTESTDATA_SF_0_3</td><td>output</td><td>CELL[13].OUT_TMIN[4]</td></tr>

<tr><td>SDMTESTDATA_SF_0_4</td><td>output</td><td>CELL[16].OUT_TMIN[12]</td></tr>

<tr><td>SDMTESTDATA_SF_0_5</td><td>output</td><td>CELL[15].OUT_TMIN[12]</td></tr>

<tr><td>SDMTESTDATA_SF_0_6</td><td>output</td><td>CELL[14].OUT_TMIN[12]</td></tr>

<tr><td>SDMTESTDATA_SF_0_7</td><td>output</td><td>CELL[13].OUT_TMIN[12]</td></tr>

<tr><td>SDMTESTDATA_SF_0_8</td><td>output</td><td>CELL[16].OUT_TMIN[20]</td></tr>

<tr><td>SDMTESTDATA_SF_0_9</td><td>output</td><td>CELL[15].OUT_TMIN[20]</td></tr>

<tr><td>SDMTESTDATA_SF_1_0</td><td>output</td><td>CELL[43].OUT_TMIN[27]</td></tr>

<tr><td>SDMTESTDATA_SF_1_1</td><td>output</td><td>CELL[44].OUT_TMIN[27]</td></tr>

<tr><td>SDMTESTDATA_SF_1_10</td><td>output</td><td>CELL[45].OUT_TMIN[11]</td></tr>

<tr><td>SDMTESTDATA_SF_1_11</td><td>output</td><td>CELL[46].OUT_TMIN[11]</td></tr>

<tr><td>SDMTESTDATA_SF_1_12</td><td>output</td><td>CELL[43].OUT_TMIN[3]</td></tr>

<tr><td>SDMTESTDATA_SF_1_13</td><td>output</td><td>CELL[44].OUT_TMIN[3]</td></tr>

<tr><td>SDMTESTDATA_SF_1_14</td><td>output</td><td>CELL[45].OUT_TMIN[3]</td></tr>

<tr><td>SDMTESTDATA_SF_1_2</td><td>output</td><td>CELL[45].OUT_TMIN[27]</td></tr>

<tr><td>SDMTESTDATA_SF_1_3</td><td>output</td><td>CELL[46].OUT_TMIN[27]</td></tr>

<tr><td>SDMTESTDATA_SF_1_4</td><td>output</td><td>CELL[43].OUT_TMIN[19]</td></tr>

<tr><td>SDMTESTDATA_SF_1_5</td><td>output</td><td>CELL[44].OUT_TMIN[19]</td></tr>

<tr><td>SDMTESTDATA_SF_1_6</td><td>output</td><td>CELL[45].OUT_TMIN[19]</td></tr>

<tr><td>SDMTESTDATA_SF_1_7</td><td>output</td><td>CELL[46].OUT_TMIN[19]</td></tr>

<tr><td>SDMTESTDATA_SF_1_8</td><td>output</td><td>CELL[43].OUT_TMIN[11]</td></tr>

<tr><td>SDMTESTDATA_SF_1_9</td><td>output</td><td>CELL[44].OUT_TMIN[11]</td></tr>

<tr><td>SDMTOGGLE_FS_0</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>SDMTOGGLE_FS_1</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>SDMWIDTH_FS_0_0</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>SDMWIDTH_FS_0_1</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>SDMWIDTH_FS_1_0</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>SDMWIDTH_FS_1_1</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[17]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gtf_channel0"><a class="header" href="#bel-gtf_channel0">Bel GTF_CHANNEL[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel GTF_CHANNEL[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>AFECFOKEN_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>BSR_SERIAL_FS</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>CDRFRRESET_FS</td><td>input</td><td>CELL[8].IMUX_CTRL[0]</td></tr>

<tr><td>CDRHOLD_FS</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CDRLOCK_SF</td><td>output</td><td>CELL[6].OUT_TMIN[6]</td></tr>

<tr><td>CDROVREN_FS</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CDRPHRESET_FS</td><td>input</td><td>CELL[11].IMUX_CTRL[0]</td></tr>

<tr><td>CDRSTEPDIR_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CDRSTEPSQ_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CDRSTEPSX_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CFGRESET_FS</td><td>input</td><td>CELL[2].IMUX_CTRL[0]</td></tr>

<tr><td>CFOKDONE_SF</td><td>output</td><td>CELL[3].OUT_TMIN[6]</td></tr>

<tr><td>CFOKFORCEDONE_SF</td><td>output</td><td>CELL[3].OUT_TMIN[0]</td></tr>

<tr><td>CFOKFSTARTED_SF</td><td>output</td><td>CELL[4].OUT_TMIN[0]</td></tr>

<tr><td>CFOKRESET_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CFOKSTART_SF</td><td>output</td><td>CELL[4].OUT_TMIN[6]</td></tr>

<tr><td>CKOKDONE_SF</td><td>output</td><td>CELL[3].OUT_TMIN[17]</td></tr>

<tr><td>CKOKRESET_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>CKPINRSRVD0_FS</td><td>input</td><td>CELL[12].IMUX_CTRL[5]</td></tr>

<tr><td>CKPINRSRVD1_FS</td><td>input</td><td>CELL[12].IMUX_CTRL[4]</td></tr>

<tr><td>COREREFCLK_FS</td><td>input</td><td>CELL[1].IMUX_CTRL[5]</td></tr>

<tr><td>CPLFBLOSS_SF</td><td>output</td><td>CELL[5].OUT_TMIN[1]</td></tr>

<tr><td>CPLFREQLOCK_SF</td><td>output</td><td>CELL[1].OUT_TMIN[10]</td></tr>

<tr><td>CPLLDMONCLK_FS</td><td>input</td><td>CELL[3].IMUX_CTRL[5]</td></tr>

<tr><td>CPLLFREQLOCK_FS</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CPLLKDETEN_FS</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CPLPWRDN_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CPLREFLOSS_SF</td><td>output</td><td>CELL[3].OUT_TMIN[5]</td></tr>

<tr><td>CPLREFSELDYN_FS0</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CPLREFSELDYN_FS1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CPLREFSELDYN_FS2</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>CPLRESET_FS</td><td>input</td><td>CELL[3].IMUX_CTRL[0]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS0</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS1</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS2</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS3</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS4</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS5</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS6</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS7</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS8</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS0</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS1</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS3</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS4</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS5</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS6</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS7</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS8</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CTL_TX_RESEND_PAUSE_FS</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CTL_TX_SEND_IDLE_FS</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CTL_TX_SEND_LFI_FS</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CTL_TX_SEND_RFI_FS</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DADDR_FS0</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DADDR_FS1</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DADDR_FS2</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>DADDR_FS3</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DADDR_FS4</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DADDR_FS5</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DADDR_FS6</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DADDR_FS7</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DADDR_FS8</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DADDR_FS9</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>DCLK_FS</td><td>input</td><td>CELL[0].IMUX_CTRL[4]</td></tr>

<tr><td>DEN_FS</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DFECFOKCFNUM_FS0</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DFECFOKCFNUM_FS1</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>DFECFOKCFNUM_FS2</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DFECFOKCFNUM_FS3</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DFECFOKFEN_FS</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFECFOKFPULSE_FS</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DFECFOKHOLD_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DFECFOKOVREN_FS</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFEDOUTMODE_FS0</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DFEDOUTMODE_FS1</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>DFEDOUT_SF0</td><td>output</td><td>CELL[0].OUT_TMIN[26]</td></tr>

<tr><td>DFEDOUT_SF1</td><td>output</td><td>CELL[0].OUT_TMIN[24]</td></tr>

<tr><td>DFEDOUT_SF2</td><td>output</td><td>CELL[2].OUT_TMIN[26]</td></tr>

<tr><td>DFEDOUT_SF3</td><td>output</td><td>CELL[3].OUT_TMIN[26]</td></tr>

<tr><td>DFEDOUT_SF4</td><td>output</td><td>CELL[4].OUT_TMIN[26]</td></tr>

<tr><td>DFEDOUT_SF5</td><td>output</td><td>CELL[0].OUT_TMIN[6]</td></tr>

<tr><td>DFEDOUT_SF6</td><td>output</td><td>CELL[1].OUT_TMIN[6]</td></tr>

<tr><td>DFEDOUT_SF7</td><td>output</td><td>CELL[4].OUT_TMIN[7]</td></tr>

<tr><td>DFEGCHOLD_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DFEGCOVREN_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>DFEH10HOLD_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFEH10OVREN_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DFEH11HOLD_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFEH11OVREN_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DFEH12HOLD_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFEH12OVREN_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DFEH13HOLD_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFEH13OVREN_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DFEH14HOLD_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DFEH14OVREN_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DFEH15HOLD_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DFEH15OVREN_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DFEH2HOLD_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>DFEH2OVREN_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>DFEH3HOLD_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>DFEH3OVREN_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>DFEH4HOLD_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>DFEH4OVREN_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>DFEH5HOLD_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DFEH5OVREN_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>DFEH6HOLD_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DFEH6OVREN_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>DFEH7HOLD_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DFEH7OVREN_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>DFEH8HOLD_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFEH8OVREN_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DFEH9HOLD_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFEH9OVREN_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DFEKLHOLD_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DFEKLOVREN_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DFERESET_FS</td><td>input</td><td>CELL[7].IMUX_CTRL[0]</td></tr>

<tr><td>DFEUTHOLD_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DFEUTOVREN_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFEVPHOLD_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DFEVPOVREN_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFEYEN_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFE_KH_EXTHOLD_FS</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFE_KH_OVERWREN_FS</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DI_FS0</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>DI_FS1</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DI_FS10</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>DI_FS11</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DI_FS12</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DI_FS13</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>DI_FS14</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DI_FS15</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DI_FS2</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DI_FS3</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DI_FS4</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DI_FS5</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>DI_FS6</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DI_FS7</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DI_FS8</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DI_FS9</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DMONCLK_FS</td><td>input</td><td>CELL[0].IMUX_CTRL[5]</td></tr>

<tr><td>DMONFIFORESET_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>DMONOUT_SF0</td><td>output</td><td>CELL[0].OUT_TMIN[27]</td></tr>

<tr><td>DMONOUT_SF1</td><td>output</td><td>CELL[0].OUT_TMIN[30]</td></tr>

<tr><td>DMONOUT_SF10</td><td>output</td><td>CELL[0].OUT_TMIN[15]</td></tr>

<tr><td>DMONOUT_SF11</td><td>output</td><td>CELL[0].OUT_TMIN[3]</td></tr>

<tr><td>DMONOUT_SF12</td><td>output</td><td>CELL[4].OUT_TMIN[12]</td></tr>

<tr><td>DMONOUT_SF13</td><td>output</td><td>CELL[3].OUT_TMIN[15]</td></tr>

<tr><td>DMONOUT_SF14</td><td>output</td><td>CELL[4].OUT_TMIN[15]</td></tr>

<tr><td>DMONOUT_SF15</td><td>output</td><td>CELL[0].OUT_TMIN[9]</td></tr>

<tr><td>DMONOUT_SF2</td><td>output</td><td>CELL[2].OUT_TMIN[27]</td></tr>

<tr><td>DMONOUT_SF3</td><td>output</td><td>CELL[3].OUT_TMIN[27]</td></tr>

<tr><td>DMONOUT_SF4</td><td>output</td><td>CELL[4].OUT_TMIN[27]</td></tr>

<tr><td>DMONOUT_SF5</td><td>output</td><td>CELL[0].OUT_TMIN[21]</td></tr>

<tr><td>DMONOUT_SF6</td><td>output</td><td>CELL[0].OUT_TMIN[12]</td></tr>

<tr><td>DMONOUT_SF7</td><td>output</td><td>CELL[5].OUT_TMIN[5]</td></tr>

<tr><td>DMONOUT_SF8</td><td>output</td><td>CELL[3].OUT_TMIN[21]</td></tr>

<tr><td>DMONOUT_SF9</td><td>output</td><td>CELL[4].OUT_TMIN[21]</td></tr>

<tr><td>DRDY_SF</td><td>output</td><td>CELL[3].OUT_TMIN[7]</td></tr>

<tr><td>DRPDO_SF0</td><td>output</td><td>CELL[0].OUT_TMIN[31]</td></tr>

<tr><td>DRPDO_SF1</td><td>output</td><td>CELL[1].OUT_TMIN[7]</td></tr>

<tr><td>DRPDO_SF10</td><td>output</td><td>CELL[0].OUT_TMIN[19]</td></tr>

<tr><td>DRPDO_SF11</td><td>output</td><td>CELL[0].OUT_TMIN[10]</td></tr>

<tr><td>DRPDO_SF12</td><td>output</td><td>CELL[5].OUT_TMIN[3]</td></tr>

<tr><td>DRPDO_SF13</td><td>output</td><td>CELL[3].OUT_TMIN[19]</td></tr>

<tr><td>DRPDO_SF14</td><td>output</td><td>CELL[4].OUT_TMIN[19]</td></tr>

<tr><td>DRPDO_SF15</td><td>output</td><td>CELL[0].OUT_TMIN[13]</td></tr>

<tr><td>DRPDO_SF2</td><td>output</td><td>CELL[2].OUT_TMIN[31]</td></tr>

<tr><td>DRPDO_SF3</td><td>output</td><td>CELL[3].OUT_TMIN[31]</td></tr>

<tr><td>DRPDO_SF4</td><td>output</td><td>CELL[4].OUT_TMIN[31]</td></tr>

<tr><td>DRPDO_SF5</td><td>output</td><td>CELL[0].OUT_TMIN[25]</td></tr>

<tr><td>DRPDO_SF6</td><td>output</td><td>CELL[0].OUT_TMIN[20]</td></tr>

<tr><td>DRPDO_SF7</td><td>output</td><td>CELL[2].OUT_TMIN[25]</td></tr>

<tr><td>DRPDO_SF8</td><td>output</td><td>CELL[3].OUT_TMIN[25]</td></tr>

<tr><td>DRPDO_SF9</td><td>output</td><td>CELL[4].OUT_TMIN[25]</td></tr>

<tr><td>DRST_FS</td><td>input</td><td>CELL[1].IMUX_CTRL[3]</td></tr>

<tr><td>DWE_FS</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>ENPPM_FS</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>EYESCANDATAERROR_SF</td><td>output</td><td>CELL[1].OUT_TMIN[1]</td></tr>

<tr><td>EYESCANTRIGGER_FS</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>FREQOS_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>GATERXELECIDLE_FS0</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>GATERXELECIDLE_FS1</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>GTPOWERGOOD_SF</td><td>output</td><td>CELL[4].OUT_TMIN[22]</td></tr>

<tr><td>GTRXRSTSEL_FS</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>GTRXRST_FS</td><td>input</td><td>CELL[9].IMUX_CTRL[0]</td></tr>

<tr><td>GTTXRSTSEL_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>GTTXRST_FS</td><td>input</td><td>CELL[4].IMUX_CTRL[0]</td></tr>

<tr><td>INCPCTRL_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>ISCANRESET_FS</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>LOOPBACK_FS0</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>LOOPBACK_FS1</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>LOOPBACK_FS2</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>LPMGCHOLD_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>LPMGCOVREN_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>LPMKHHOLD_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>LPMKHOVREN_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>LPMKLHOLD_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>LPMKLOVREN_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>LPMOSHOLD_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>LPMOSOVREN_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>MGTREFCLKFA_SF</td><td>output</td><td>CELL[0].OUT_TMIN[28]</td></tr>

<tr><td>OSHOLD_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>OSOVREN_FS</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>PCS_RSVD_IN_FS0</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS10</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS11</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS12</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS13</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS14</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS15</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS3</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS4</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS5</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS6</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS7</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS8</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS9</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_OUT_SF0</td><td>output</td><td>CELL[5].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF1</td><td>output</td><td>CELL[6].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF10</td><td>output</td><td>CELL[7].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF11</td><td>output</td><td>CELL[8].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF12</td><td>output</td><td>CELL[9].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF13</td><td>output</td><td>CELL[10].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF14</td><td>output</td><td>CELL[11].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF15</td><td>output</td><td>CELL[12].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF2</td><td>output</td><td>CELL[7].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF3</td><td>output</td><td>CELL[8].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF4</td><td>output</td><td>CELL[9].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF5</td><td>output</td><td>CELL[10].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF6</td><td>output</td><td>CELL[11].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF7</td><td>output</td><td>CELL[12].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF8</td><td>output</td><td>CELL[5].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF9</td><td>output</td><td>CELL[6].OUT_TMIN[20]</td></tr>

<tr><td>PINRSRVDAS_SF0</td><td>output</td><td>CELL[1].OUT_TMIN[9]</td></tr>

<tr><td>PINRSRVDAS_SF1</td><td>output</td><td>CELL[5].OUT_TMIN[9]</td></tr>

<tr><td>PINRSRVDAS_SF10</td><td>output</td><td>CELL[0].OUT_TMIN[16]</td></tr>

<tr><td>PINRSRVDAS_SF11</td><td>output</td><td>CELL[5].OUT_TMIN[7]</td></tr>

<tr><td>PINRSRVDAS_SF12</td><td>output</td><td>CELL[3].OUT_TMIN[1]</td></tr>

<tr><td>PINRSRVDAS_SF13</td><td>output</td><td>CELL[4].OUT_TMIN[16]</td></tr>

<tr><td>PINRSRVDAS_SF14</td><td>output</td><td>CELL[4].OUT_TMIN[1]</td></tr>

<tr><td>PINRSRVDAS_SF15</td><td>output</td><td>CELL[4].OUT_TMIN[28]</td></tr>

<tr><td>PINRSRVDAS_SF2</td><td>output</td><td>CELL[3].OUT_TMIN[9]</td></tr>

<tr><td>PINRSRVDAS_SF3</td><td>output</td><td>CELL[4].OUT_TMIN[9]</td></tr>

<tr><td>PINRSRVDAS_SF4</td><td>output</td><td>CELL[1].OUT_TMIN[5]</td></tr>

<tr><td>PINRSRVDAS_SF5</td><td>output</td><td>CELL[2].OUT_TMIN[30]</td></tr>

<tr><td>PINRSRVDAS_SF6</td><td>output</td><td>CELL[3].OUT_TMIN[30]</td></tr>

<tr><td>PINRSRVDAS_SF7</td><td>output</td><td>CELL[4].OUT_TMIN[30]</td></tr>

<tr><td>PINRSRVDAS_SF8</td><td>output</td><td>CELL[0].OUT_TMIN[22]</td></tr>

<tr><td>PINRSRVDAS_SF9</td><td>output</td><td>CELL[0].OUT_TMIN[5]</td></tr>

<tr><td>PINRSRVD_FS0</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS10</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS11</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS12</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS13</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS14</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS15</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS3</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS4</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS5</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS6</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS7</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS8</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS9</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PMASCANCLK0_FS</td><td>input</td><td>CELL[10].IMUX_CTRL[5]</td></tr>

<tr><td>PMASCANCLK1_FS</td><td>input</td><td>CELL[10].IMUX_CTRL[4]</td></tr>

<tr><td>PMASCANCLK2_FS</td><td>input</td><td>CELL[4].IMUX_CTRL[5]</td></tr>

<tr><td>PMASCANCLK3_FS</td><td>input</td><td>CELL[4].IMUX_CTRL[4]</td></tr>

<tr><td>PMASCANCLK4_FS</td><td>input</td><td>CELL[2].IMUX_CTRL[5]</td></tr>

<tr><td>PMASCANCLK5_FS</td><td>input</td><td>CELL[2].IMUX_CTRL[6]</td></tr>

<tr><td>PMASCANCLK6_FS</td><td>input</td><td>CELL[6].IMUX_CTRL[2]</td></tr>

<tr><td>PMASCANCLK7_FS</td><td>input</td><td>CELL[6].IMUX_CTRL[3]</td></tr>

<tr><td>PMASCANCLK8_FS</td><td>input</td><td>CELL[8].IMUX_CTRL[2]</td></tr>

<tr><td>PMASCANENB_FS</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PMASCANIN_FS0</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PMASCANIN_FS1</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PMASCANIN_FS10</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>PMASCANIN_FS11</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>PMASCANIN_FS12</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>PMASCANIN_FS13</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>PMASCANIN_FS14</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PMASCANIN_FS15</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PMASCANIN_FS16</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PMASCANIN_FS17</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PMASCANIN_FS2</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PMASCANIN_FS3</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PMASCANIN_FS4</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PMASCANIN_FS5</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PMASCANIN_FS6</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PMASCANIN_FS7</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>PMASCANIN_FS8</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>PMASCANIN_FS9</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>PMASCANMODEB_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>PMASCANOUT_SF0</td><td>output</td><td>CELL[0].OUT_TMIN[29]</td></tr>

<tr><td>PMASCANOUT_SF1</td><td>output</td><td>CELL[1].OUT_TMIN[3]</td></tr>

<tr><td>PMASCANOUT_SF10</td><td>output</td><td>CELL[4].OUT_TMIN[11]</td></tr>

<tr><td>PMASCANOUT_SF11</td><td>output</td><td>CELL[3].OUT_TMIN[14]</td></tr>

<tr><td>PMASCANOUT_SF12</td><td>output</td><td>CELL[5].OUT_TMIN[0]</td></tr>

<tr><td>PMASCANOUT_SF13</td><td>output</td><td>CELL[7].OUT_TMIN[10]</td></tr>

<tr><td>PMASCANOUT_SF14</td><td>output</td><td>CELL[8].OUT_TMIN[10]</td></tr>

<tr><td>PMASCANOUT_SF15</td><td>output</td><td>CELL[9].OUT_TMIN[10]</td></tr>

<tr><td>PMASCANOUT_SF16</td><td>output</td><td>CELL[10].OUT_TMIN[10]</td></tr>

<tr><td>PMASCANOUT_SF17</td><td>output</td><td>CELL[11].OUT_TMIN[10]</td></tr>

<tr><td>PMASCANOUT_SF2</td><td>output</td><td>CELL[2].OUT_TMIN[29]</td></tr>

<tr><td>PMASCANOUT_SF3</td><td>output</td><td>CELL[3].OUT_TMIN[29]</td></tr>

<tr><td>PMASCANOUT_SF4</td><td>output</td><td>CELL[4].OUT_TMIN[29]</td></tr>

<tr><td>PMASCANOUT_SF5</td><td>output</td><td>CELL[0].OUT_TMIN[17]</td></tr>

<tr><td>PMASCANOUT_SF6</td><td>output</td><td>CELL[0].OUT_TMIN[7]</td></tr>

<tr><td>PMASCANOUT_SF7</td><td>output</td><td>CELL[4].OUT_TMIN[14]</td></tr>

<tr><td>PMASCANOUT_SF8</td><td>output</td><td>CELL[0].OUT_TMIN[14]</td></tr>

<tr><td>PMASCANOUT_SF9</td><td>output</td><td>CELL[0].OUT_TMIN[1]</td></tr>

<tr><td>PMASCANRSTEN_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>PRBSCNTRST_FS</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>QPLLFREQLOCK0_FS</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>QPLLFREQLOCK1_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>RCODAPWDN_FS</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RCODARESET_FS</td><td>input</td><td>CELL[9].IMUX_CTRL[7]</td></tr>

<tr><td>RDASOFTRSTDONE_SF</td><td>output</td><td>CELL[5].OUT_TMIN[6]</td></tr>

<tr><td>RESETOVRD_FS</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>RESET_EXCEPTION_SF</td><td>output</td><td>CELL[4].OUT_TMIN[18]</td></tr>

<tr><td>RXCDRPHDONE_SF</td><td>output</td><td>CELL[3].OUT_TMIN[20]</td></tr>

<tr><td>RXCKCALSTART_FS0</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RXCKCALSTART_FS1</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>RXCKCALSTART_FS2</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RXCKCALSTART_FS3</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RXCKCALSTART_FS4</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RXCKCALSTART_FS5</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>RXCKCALSTART_FS6</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RXCOALGNEN_FS</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RXCOPHDONE_SF</td><td>output</td><td>CELL[4].OUT_TMIN[8]</td></tr>

<tr><td>RXCOSETPHS_FS</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RXDAALGNEN_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>RXDABYPASS_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RXDAOVREN_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>RXDASOFTRESET_FS</td><td>input</td><td>CELL[11].IMUX_CTRL[7]</td></tr>

<tr><td>RXELECIDLE_SF</td><td>output</td><td>CELL[5].OUT_TMIN[2]</td></tr>

<tr><td>RXLINKSYNCDONE_SF</td><td>output</td><td>CELL[4].OUT_TMIN[13]</td></tr>

<tr><td>RXLPMEN_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>RXMSTRSETPHDONE_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RXOUTCKCTL_FS0</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RXOUTCKCTL_FS1</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RXOUTCKCTL_FS2</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>RXPHALIGNERR_SF</td><td>output</td><td>CELL[3].OUT_TMIN[24]</td></tr>

<tr><td>RXPLLCKSEL_FS0</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXPLLCKSEL_FS1</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXPMARESETDONE_SF</td><td>output</td><td>CELL[4].OUT_TMIN[2]</td></tr>

<tr><td>RXPMARESET_FS</td><td>input</td><td>CELL[8].IMUX_CTRL[7]</td></tr>

<tr><td>RXPOLARITY_FS</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RXPRBSERR_SF</td><td>output</td><td>CELL[12].OUT_TMIN[8]</td></tr>

<tr><td>RXPRBSLOCKED_SF</td><td>output</td><td>CELL[5].OUT_TMIN[8]</td></tr>

<tr><td>RXPRBSPTN_FS0</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>RXPRBSPTN_FS1</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>RXPRBSPTN_FS2</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RXPRBSPTN_FS3</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RXPRGDIVRSTDONE_SF</td><td>output</td><td>CELL[4].OUT_TMIN[20]</td></tr>

<tr><td>RXPROGDIVRESET_FS</td><td>input</td><td>CELL[10].IMUX_CTRL[7]</td></tr>

<tr><td>RXPWRDN_FS0</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXPWRDN_FS1</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXRAWDATA_SF0</td><td>output</td><td>CELL[1].OUT_TMIN[11]</td></tr>

<tr><td>RXRAWDATA_SF1</td><td>output</td><td>CELL[1].OUT_TMIN[14]</td></tr>

<tr><td>RXRAWDATA_SF10</td><td>output</td><td>CELL[1].OUT_TMIN[23]</td></tr>

<tr><td>RXRAWDATA_SF11</td><td>output</td><td>CELL[1].OUT_TMIN[24]</td></tr>

<tr><td>RXRAWDATA_SF12</td><td>output</td><td>CELL[1].OUT_TMIN[25]</td></tr>

<tr><td>RXRAWDATA_SF13</td><td>output</td><td>CELL[1].OUT_TMIN[26]</td></tr>

<tr><td>RXRAWDATA_SF14</td><td>output</td><td>CELL[1].OUT_TMIN[27]</td></tr>

<tr><td>RXRAWDATA_SF15</td><td>output</td><td>CELL[1].OUT_TMIN[28]</td></tr>

<tr><td>RXRAWDATA_SF16</td><td>output</td><td>CELL[1].OUT_TMIN[29]</td></tr>

<tr><td>RXRAWDATA_SF17</td><td>output</td><td>CELL[1].OUT_TMIN[30]</td></tr>

<tr><td>RXRAWDATA_SF18</td><td>output</td><td>CELL[1].OUT_TMIN[31]</td></tr>

<tr><td>RXRAWDATA_SF19</td><td>output</td><td>CELL[2].OUT_TMIN[0]</td></tr>

<tr><td>RXRAWDATA_SF2</td><td>output</td><td>CELL[1].OUT_TMIN[15]</td></tr>

<tr><td>RXRAWDATA_SF20</td><td>output</td><td>CELL[2].OUT_TMIN[1]</td></tr>

<tr><td>RXRAWDATA_SF21</td><td>output</td><td>CELL[2].OUT_TMIN[2]</td></tr>

<tr><td>RXRAWDATA_SF22</td><td>output</td><td>CELL[2].OUT_TMIN[3]</td></tr>

<tr><td>RXRAWDATA_SF23</td><td>output</td><td>CELL[2].OUT_TMIN[4]</td></tr>

<tr><td>RXRAWDATA_SF24</td><td>output</td><td>CELL[2].OUT_TMIN[5]</td></tr>

<tr><td>RXRAWDATA_SF25</td><td>output</td><td>CELL[2].OUT_TMIN[7]</td></tr>

<tr><td>RXRAWDATA_SF26</td><td>output</td><td>CELL[2].OUT_TMIN[8]</td></tr>

<tr><td>RXRAWDATA_SF27</td><td>output</td><td>CELL[2].OUT_TMIN[9]</td></tr>

<tr><td>RXRAWDATA_SF28</td><td>output</td><td>CELL[2].OUT_TMIN[10]</td></tr>

<tr><td>RXRAWDATA_SF29</td><td>output</td><td>CELL[2].OUT_TMIN[12]</td></tr>

<tr><td>RXRAWDATA_SF3</td><td>output</td><td>CELL[1].OUT_TMIN[16]</td></tr>

<tr><td>RXRAWDATA_SF30</td><td>output</td><td>CELL[2].OUT_TMIN[13]</td></tr>

<tr><td>RXRAWDATA_SF31</td><td>output</td><td>CELL[2].OUT_TMIN[14]</td></tr>

<tr><td>RXRAWDATA_SF32</td><td>output</td><td>CELL[2].OUT_TMIN[15]</td></tr>

<tr><td>RXRAWDATA_SF33</td><td>output</td><td>CELL[2].OUT_TMIN[16]</td></tr>

<tr><td>RXRAWDATA_SF34</td><td>output</td><td>CELL[2].OUT_TMIN[17]</td></tr>

<tr><td>RXRAWDATA_SF35</td><td>output</td><td>CELL[2].OUT_TMIN[18]</td></tr>

<tr><td>RXRAWDATA_SF36</td><td>output</td><td>CELL[2].OUT_TMIN[19]</td></tr>

<tr><td>RXRAWDATA_SF37</td><td>output</td><td>CELL[2].OUT_TMIN[20]</td></tr>

<tr><td>RXRAWDATA_SF38</td><td>output</td><td>CELL[2].OUT_TMIN[21]</td></tr>

<tr><td>RXRAWDATA_SF39</td><td>output</td><td>CELL[2].OUT_TMIN[22]</td></tr>

<tr><td>RXRAWDATA_SF4</td><td>output</td><td>CELL[1].OUT_TMIN[17]</td></tr>

<tr><td>RXRAWDATA_SF5</td><td>output</td><td>CELL[1].OUT_TMIN[18]</td></tr>

<tr><td>RXRAWDATA_SF6</td><td>output</td><td>CELL[1].OUT_TMIN[19]</td></tr>

<tr><td>RXRAWDATA_SF7</td><td>output</td><td>CELL[1].OUT_TMIN[20]</td></tr>

<tr><td>RXRAWDATA_SF8</td><td>output</td><td>CELL[1].OUT_TMIN[21]</td></tr>

<tr><td>RXRAWDATA_SF9</td><td>output</td><td>CELL[1].OUT_TMIN[22]</td></tr>

<tr><td>RXRECCLKPCS_SF</td><td>output</td><td>CELL[7].OUT_TMIN[8]</td></tr>

<tr><td>RXRECCLK_SF</td><td>output</td><td>CELL[6].OUT_TMIN[8]</td></tr>

<tr><td>RXRESETDONE_SF</td><td>output</td><td>CELL[12].OUT_TMIN[10]</td></tr>

<tr><td>RXRESET_FS</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RXSLIPDONE_SF</td><td>output</td><td>CELL[4].OUT_TMIN[10]</td></tr>

<tr><td>RXSLIPOUTCLKRDY_SF</td><td>output</td><td>CELL[4].OUT_TMIN[5]</td></tr>

<tr><td>RXSLIPOUTCLK_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RXSLIPPMARDY_SF</td><td>output</td><td>CELL[4].OUT_TMIN[3]</td></tr>

<tr><td>RXSLIPPMA_FS</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RXSLVSYNCEN_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>RXSYNCEN2SLV_SF</td><td>output</td><td>CELL[4].OUT_TMIN[4]</td></tr>

<tr><td>RXSYNCFSMMASTER_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RXSYSCKSEL_FS0</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RXSYSCKSEL_FS1</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXTERMINATION_FS</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RXUSRCLK2_FS</td><td>input</td><td>CELL[9].IMUX_CTRL[4]</td></tr>

<tr><td>RXUSRCLK_FS</td><td>input</td><td>CELL[9].IMUX_CTRL[5]</td></tr>

<tr><td>RXUSRRDY_FS</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RX_AXIS_TDATA_SF0</td><td>output</td><td>CELL[8].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF1</td><td>output</td><td>CELL[8].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF10</td><td>output</td><td>CELL[8].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TDATA_SF11</td><td>output</td><td>CELL[8].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TDATA_SF12</td><td>output</td><td>CELL[8].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TDATA_SF13</td><td>output</td><td>CELL[8].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TDATA_SF14</td><td>output</td><td>CELL[8].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TDATA_SF15</td><td>output</td><td>CELL[9].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TDATA_SF16</td><td>output</td><td>CELL[9].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TDATA_SF17</td><td>output</td><td>CELL[9].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TDATA_SF18</td><td>output</td><td>CELL[9].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TDATA_SF19</td><td>output</td><td>CELL[9].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TDATA_SF2</td><td>output</td><td>CELL[8].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TDATA_SF20</td><td>output</td><td>CELL[9].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TDATA_SF21</td><td>output</td><td>CELL[9].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TDATA_SF22</td><td>output</td><td>CELL[9].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TDATA_SF23</td><td>output</td><td>CELL[9].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TDATA_SF24</td><td>output</td><td>CELL[9].OUT_TMIN[9]</td></tr>

<tr><td>RX_AXIS_TDATA_SF25</td><td>output</td><td>CELL[9].OUT_TMIN[11]</td></tr>

<tr><td>RX_AXIS_TDATA_SF26</td><td>output</td><td>CELL[9].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TDATA_SF27</td><td>output</td><td>CELL[9].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TDATA_SF28</td><td>output</td><td>CELL[9].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TDATA_SF29</td><td>output</td><td>CELL[9].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF3</td><td>output</td><td>CELL[8].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TDATA_SF30</td><td>output</td><td>CELL[9].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF31</td><td>output</td><td>CELL[9].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TDATA_SF32</td><td>output</td><td>CELL[9].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TDATA_SF33</td><td>output</td><td>CELL[9].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TDATA_SF34</td><td>output</td><td>CELL[9].OUT_TMIN[21]</td></tr>

<tr><td>RX_AXIS_TDATA_SF35</td><td>output</td><td>CELL[9].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TDATA_SF36</td><td>output</td><td>CELL[9].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TDATA_SF37</td><td>output</td><td>CELL[9].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TDATA_SF38</td><td>output</td><td>CELL[9].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TDATA_SF39</td><td>output</td><td>CELL[9].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TDATA_SF4</td><td>output</td><td>CELL[8].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TDATA_SF40</td><td>output</td><td>CELL[9].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TDATA_SF41</td><td>output</td><td>CELL[9].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TDATA_SF42</td><td>output</td><td>CELL[9].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TDATA_SF43</td><td>output</td><td>CELL[9].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TDATA_SF44</td><td>output</td><td>CELL[10].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TDATA_SF45</td><td>output</td><td>CELL[10].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TDATA_SF46</td><td>output</td><td>CELL[10].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TDATA_SF47</td><td>output</td><td>CELL[10].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TDATA_SF48</td><td>output</td><td>CELL[10].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TDATA_SF49</td><td>output</td><td>CELL[10].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TDATA_SF5</td><td>output</td><td>CELL[8].OUT_TMIN[21]</td></tr>

<tr><td>RX_AXIS_TDATA_SF50</td><td>output</td><td>CELL[10].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TDATA_SF51</td><td>output</td><td>CELL[10].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TDATA_SF52</td><td>output</td><td>CELL[10].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TDATA_SF53</td><td>output</td><td>CELL[10].OUT_TMIN[9]</td></tr>

<tr><td>RX_AXIS_TDATA_SF54</td><td>output</td><td>CELL[10].OUT_TMIN[11]</td></tr>

<tr><td>RX_AXIS_TDATA_SF55</td><td>output</td><td>CELL[10].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TDATA_SF56</td><td>output</td><td>CELL[10].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TDATA_SF57</td><td>output</td><td>CELL[10].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TDATA_SF58</td><td>output</td><td>CELL[10].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF59</td><td>output</td><td>CELL[10].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF6</td><td>output</td><td>CELL[8].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TDATA_SF60</td><td>output</td><td>CELL[10].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TDATA_SF61</td><td>output</td><td>CELL[10].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TDATA_SF62</td><td>output</td><td>CELL[10].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TDATA_SF63</td><td>output</td><td>CELL[10].OUT_TMIN[21]</td></tr>

<tr><td>RX_AXIS_TDATA_SF7</td><td>output</td><td>CELL[8].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TDATA_SF8</td><td>output</td><td>CELL[8].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TDATA_SF9</td><td>output</td><td>CELL[8].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TERR_SF</td><td>output</td><td>CELL[8].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TLAST_SF0</td><td>output</td><td>CELL[8].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TLAST_SF1</td><td>output</td><td>CELL[8].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TLAST_SF2</td><td>output</td><td>CELL[8].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TLAST_SF3</td><td>output</td><td>CELL[8].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TLAST_SF4</td><td>output</td><td>CELL[8].OUT_TMIN[9]</td></tr>

<tr><td>RX_AXIS_TLAST_SF5</td><td>output</td><td>CELL[8].OUT_TMIN[11]</td></tr>

<tr><td>RX_AXIS_TLAST_SF6</td><td>output</td><td>CELL[8].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TLAST_SF7</td><td>output</td><td>CELL[8].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TPRE_SF0</td><td>output</td><td>CELL[7].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TPRE_SF1</td><td>output</td><td>CELL[7].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TPRE_SF2</td><td>output</td><td>CELL[7].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TPRE_SF3</td><td>output</td><td>CELL[8].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TPRE_SF4</td><td>output</td><td>CELL[8].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TPRE_SF5</td><td>output</td><td>CELL[8].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TPRE_SF6</td><td>output</td><td>CELL[8].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TPRE_SF7</td><td>output</td><td>CELL[8].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TSOF_SF0</td><td>output</td><td>CELL[7].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TSOF_SF1</td><td>output</td><td>CELL[7].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TTERM_SF0</td><td>output</td><td>CELL[7].OUT_TMIN[21]</td></tr>

<tr><td>RX_AXIS_TTERM_SF1</td><td>output</td><td>CELL[7].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TTERM_SF2</td><td>output</td><td>CELL[7].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TTERM_SF3</td><td>output</td><td>CELL[7].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TTERM_SF4</td><td>output</td><td>CELL[7].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TVALID_SF</td><td>output</td><td>CELL[7].OUT_TMIN[19]</td></tr>

<tr><td>RX_BITSLIP_SF</td><td>output</td><td>CELL[7].OUT_TMIN[18]</td></tr>

<tr><td>RX_GB_SEQ_START_SF</td><td>output</td><td>CELL[7].OUT_TMIN[17]</td></tr>

<tr><td>RX_PTP_SOP_POS_SF</td><td>output</td><td>CELL[7].OUT_TMIN[15]</td></tr>

<tr><td>RX_PTP_SOP_SF</td><td>output</td><td>CELL[7].OUT_TMIN[16]</td></tr>

<tr><td>SCANCLK_FS</td><td>input</td><td>CELL[7].IMUX_CTRL[5]</td></tr>

<tr><td>SCANENB_FS</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>SCANIN_FS0</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>SCANIN_FS1</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>SCANIN_FS10</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>SCANIN_FS11</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>SCANIN_FS12</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>SCANIN_FS13</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SCANIN_FS14</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>SCANIN_FS15</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>SCANIN_FS16</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SCANIN_FS17</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SCANIN_FS18</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SCANIN_FS2</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>SCANIN_FS3</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>SCANIN_FS4</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>SCANIN_FS5</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>SCANIN_FS6</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>SCANIN_FS7</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>SCANIN_FS8</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>SCANIN_FS9</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>SCANMODEB_FS</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>SCANOUT_SF0</td><td>output</td><td>CELL[0].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF1</td><td>output</td><td>CELL[0].OUT_TMIN[18]</td></tr>

<tr><td>SCANOUT_SF10</td><td>output</td><td>CELL[3].OUT_TMIN[3]</td></tr>

<tr><td>SCANOUT_SF11</td><td>output</td><td>CELL[0].OUT_TMIN[4]</td></tr>

<tr><td>SCANOUT_SF12</td><td>output</td><td>CELL[1].OUT_TMIN[4]</td></tr>

<tr><td>SCANOUT_SF13</td><td>output</td><td>CELL[3].OUT_TMIN[4]</td></tr>

<tr><td>SCANOUT_SF14</td><td>output</td><td>CELL[0].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF15</td><td>output</td><td>CELL[1].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF16</td><td>output</td><td>CELL[3].OUT_TMIN[22]</td></tr>

<tr><td>SCANOUT_SF17</td><td>output</td><td>CELL[3].OUT_TMIN[10]</td></tr>

<tr><td>SCANOUT_SF18</td><td>output</td><td>CELL[3].OUT_TMIN[12]</td></tr>

<tr><td>SCANOUT_SF2</td><td>output</td><td>CELL[2].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF3</td><td>output</td><td>CELL[3].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF4</td><td>output</td><td>CELL[4].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF5</td><td>output</td><td>CELL[0].OUT_TMIN[11]</td></tr>

<tr><td>SCANOUT_SF6</td><td>output</td><td>CELL[0].OUT_TMIN[0]</td></tr>

<tr><td>SCANOUT_SF7</td><td>output</td><td>CELL[1].OUT_TMIN[0]</td></tr>

<tr><td>SCANOUT_SF8</td><td>output</td><td>CELL[0].OUT_TMIN[2]</td></tr>

<tr><td>SCANOUT_SF9</td><td>output</td><td>CELL[1].OUT_TMIN[2]</td></tr>

<tr><td>SCANRSTB_FS</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>SCANRSTEN_FS</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>STAT_RX_BAD_CODE_SF</td><td>output</td><td>CELL[7].OUT_TMIN[14]</td></tr>

<tr><td>STAT_RX_BAD_FCS_SF</td><td>output</td><td>CELL[12].OUT_TMIN[6]</td></tr>

<tr><td>STAT_RX_BAD_PREAMBLE_SF</td><td>output</td><td>CELL[7].OUT_TMIN[12]</td></tr>

<tr><td>STAT_RX_BAD_SFD_SF</td><td>output</td><td>CELL[7].OUT_TMIN[13]</td></tr>

<tr><td>STAT_RX_BLOCK_LOCK_SF</td><td>output</td><td>CELL[7].OUT_TMIN[11]</td></tr>

<tr><td>STAT_RX_BROADCAST_SF</td><td>output</td><td>CELL[7].OUT_TMIN[9]</td></tr>

<tr><td>STAT_RX_BYTES_SF0</td><td>output</td><td>CELL[7].OUT_TMIN[4]</td></tr>

<tr><td>STAT_RX_BYTES_SF1</td><td>output</td><td>CELL[7].OUT_TMIN[5]</td></tr>

<tr><td>STAT_RX_BYTES_SF2</td><td>output</td><td>CELL[7].OUT_TMIN[6]</td></tr>

<tr><td>STAT_RX_BYTES_SF3</td><td>output</td><td>CELL[7].OUT_TMIN[7]</td></tr>

<tr><td>STAT_RX_FCS_ERR_SF</td><td>output</td><td>CELL[7].OUT_TMIN[3]</td></tr>

<tr><td>STAT_RX_FRAMING_ERR_SF</td><td>output</td><td>CELL[7].OUT_TMIN[2]</td></tr>

<tr><td>STAT_RX_GOT_SIGNAL_OS_SF</td><td>output</td><td>CELL[7].OUT_TMIN[1]</td></tr>

<tr><td>STAT_RX_HI_BER_SF</td><td>output</td><td>CELL[7].OUT_TMIN[0]</td></tr>

<tr><td>STAT_RX_INRANGEERR_SF</td><td>output</td><td>CELL[12].OUT_TMIN[2]</td></tr>

<tr><td>STAT_RX_INTERNAL_LOCAL_FAULT_SF</td><td>output</td><td>CELL[12].OUT_TMIN[7]</td></tr>

<tr><td>STAT_RX_LOCAL_FAULT_SF</td><td>output</td><td>CELL[12].OUT_TMIN[1]</td></tr>

<tr><td>STAT_RX_MULTICAST_SF</td><td>output</td><td>CELL[12].OUT_TMIN[0]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF0</td><td>output</td><td>CELL[11].OUT_TMIN[23]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF1</td><td>output</td><td>CELL[11].OUT_TMIN[24]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF2</td><td>output</td><td>CELL[11].OUT_TMIN[25]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF3</td><td>output</td><td>CELL[11].OUT_TMIN[26]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF4</td><td>output</td><td>CELL[11].OUT_TMIN[27]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF5</td><td>output</td><td>CELL[11].OUT_TMIN[28]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF6</td><td>output</td><td>CELL[11].OUT_TMIN[29]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF7</td><td>output</td><td>CELL[11].OUT_TMIN[30]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF8</td><td>output</td><td>CELL[11].OUT_TMIN[31]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF0</td><td>output</td><td>CELL[11].OUT_TMIN[11]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF1</td><td>output</td><td>CELL[11].OUT_TMIN[13]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF2</td><td>output</td><td>CELL[11].OUT_TMIN[14]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF3</td><td>output</td><td>CELL[11].OUT_TMIN[15]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF4</td><td>output</td><td>CELL[11].OUT_TMIN[16]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF5</td><td>output</td><td>CELL[11].OUT_TMIN[17]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF6</td><td>output</td><td>CELL[11].OUT_TMIN[18]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF7</td><td>output</td><td>CELL[11].OUT_TMIN[19]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF8</td><td>output</td><td>CELL[11].OUT_TMIN[21]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF0</td><td>output</td><td>CELL[11].OUT_TMIN[1]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF1</td><td>output</td><td>CELL[11].OUT_TMIN[2]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF2</td><td>output</td><td>CELL[11].OUT_TMIN[3]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF3</td><td>output</td><td>CELL[11].OUT_TMIN[4]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF4</td><td>output</td><td>CELL[11].OUT_TMIN[5]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF5</td><td>output</td><td>CELL[11].OUT_TMIN[6]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF6</td><td>output</td><td>CELL[11].OUT_TMIN[7]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF7</td><td>output</td><td>CELL[11].OUT_TMIN[8]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF8</td><td>output</td><td>CELL[11].OUT_TMIN[9]</td></tr>

<tr><td>STAT_RX_PKT_ERR_SF</td><td>output</td><td>CELL[10].OUT_TMIN[31]</td></tr>

<tr><td>STAT_RX_PKT_SF</td><td>output</td><td>CELL[11].OUT_TMIN[0]</td></tr>

<tr><td>STAT_RX_RECEIVED_LOCAL_FAULT_SF</td><td>output</td><td>CELL[10].OUT_TMIN[30]</td></tr>

<tr><td>STAT_RX_REMOTE_FAULT_SF</td><td>output</td><td>CELL[10].OUT_TMIN[29]</td></tr>

<tr><td>STAT_RX_STATUS_SF</td><td>output</td><td>CELL[10].OUT_TMIN[28]</td></tr>

<tr><td>STAT_RX_STOMPED_FCS_SF</td><td>output</td><td>CELL[12].OUT_TMIN[5]</td></tr>

<tr><td>STAT_RX_TEST_PATTERN_MISMATCH_SF</td><td>output</td><td>CELL[10].OUT_TMIN[27]</td></tr>

<tr><td>STAT_RX_TRUNCATED_SF</td><td>output</td><td>CELL[10].OUT_TMIN[26]</td></tr>

<tr><td>STAT_RX_UNICAST_SF</td><td>output</td><td>CELL[10].OUT_TMIN[25]</td></tr>

<tr><td>STAT_RX_VALID_CTRL_CODE_SF</td><td>output</td><td>CELL[10].OUT_TMIN[24]</td></tr>

<tr><td>STAT_RX_VLAN_SF</td><td>output</td><td>CELL[10].OUT_TMIN[23]</td></tr>

<tr><td>STAT_TX_BAD_FCS_SF</td><td>output</td><td>CELL[6].OUT_TMIN[11]</td></tr>

<tr><td>STAT_TX_BROADCAST_SF</td><td>output</td><td>CELL[6].OUT_TMIN[13]</td></tr>

<tr><td>STAT_TX_BYTES_SF0</td><td>output</td><td>CELL[6].OUT_TMIN[2]</td></tr>

<tr><td>STAT_TX_BYTES_SF1</td><td>output</td><td>CELL[6].OUT_TMIN[3]</td></tr>

<tr><td>STAT_TX_BYTES_SF2</td><td>output</td><td>CELL[6].OUT_TMIN[4]</td></tr>

<tr><td>STAT_TX_BYTES_SF3</td><td>output</td><td>CELL[6].OUT_TMIN[5]</td></tr>

<tr><td>STAT_TX_FCS_ERR_SF</td><td>output</td><td>CELL[6].OUT_TMIN[1]</td></tr>

<tr><td>STAT_TX_MULTICAST_SF</td><td>output</td><td>CELL[6].OUT_TMIN[14]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF0</td><td>output</td><td>CELL[5].OUT_TMIN[24]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF1</td><td>output</td><td>CELL[5].OUT_TMIN[25]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF2</td><td>output</td><td>CELL[5].OUT_TMIN[26]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF3</td><td>output</td><td>CELL[5].OUT_TMIN[27]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF4</td><td>output</td><td>CELL[5].OUT_TMIN[28]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF5</td><td>output</td><td>CELL[5].OUT_TMIN[29]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF6</td><td>output</td><td>CELL[5].OUT_TMIN[30]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF7</td><td>output</td><td>CELL[5].OUT_TMIN[31]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF8</td><td>output</td><td>CELL[6].OUT_TMIN[0]</td></tr>

<tr><td>STAT_TX_PKT_ERR_SF</td><td>output</td><td>CELL[5].OUT_TMIN[21]</td></tr>

<tr><td>STAT_TX_PKT_SF</td><td>output</td><td>CELL[5].OUT_TMIN[23]</td></tr>

<tr><td>STAT_TX_UNICAST_SF</td><td>output</td><td>CELL[6].OUT_TMIN[15]</td></tr>

<tr><td>STAT_TX_VLAN_SF</td><td>output</td><td>CELL[6].OUT_TMIN[12]</td></tr>

<tr><td>STEPSIZEPPM_FS0</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>STEPSIZEPPM_FS1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>STEPSIZEPPM_FS2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>STEPSIZEPPM_FS3</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>STEPSIZEPPM_FS4</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TCOCLKFSMFROUT_FS</td><td>input</td><td>CELL[6].IMUX_CTRL[5]</td></tr>

<tr><td>TCODABYPASS_FS</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TCODAOVREN_FS</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TCODAPWDN_FS</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TCODARESET_FS</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TCOHOLDFROUT_FS</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TCOINITDONE_SF</td><td>output</td><td>CELL[5].OUT_TMIN[4]</td></tr>

<tr><td>TCOINITSET_FS</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TCOPIOVREN_FS</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TCOUPDNFROUT_FS</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TDASOFTRESET_FS</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TDASOFTRSTDONE_SF</td><td>output</td><td>CELL[3].OUT_TMIN[8]</td></tr>

<tr><td>TSTCLK0_FS</td><td>input</td><td>CELL[8].IMUX_CTRL[5]</td></tr>

<tr><td>TSTCLK1_FS</td><td>input</td><td>CELL[8].IMUX_CTRL[4]</td></tr>

<tr><td>TSTIN_FS0</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TSTIN_FS1</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TSTIN_FS10</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TSTIN_FS11</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TSTIN_FS12</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TSTIN_FS13</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TSTIN_FS14</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TSTIN_FS15</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TSTIN_FS16</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TSTIN_FS17</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TSTIN_FS18</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TSTIN_FS19</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TSTIN_FS2</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TSTIN_FS3</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TSTIN_FS4</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TSTIN_FS5</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TSTIN_FS6</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TSTIN_FS7</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TSTIN_FS8</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TSTIN_FS9</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TSTPWRDNOVRDB_FS</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TSTPWRDN_FS0</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TSTPWRDN_FS1</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TSTPWRDN_FS2</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TSTPWRDN_FS3</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TSTPWRDN_FS4</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXCODAALGNEN_FS</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TXCOPIALGNEN_FS</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXCOPIPHDONE_SF</td><td>output</td><td>CELL[2].OUT_TMIN[28]</td></tr>

<tr><td>TXCOPISETPHS_FS</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXDCCDONE_SF</td><td>output</td><td>CELL[3].OUT_TMIN[18]</td></tr>

<tr><td>TXDCCSRESET_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TXDCCSTART_FS</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXDRVAMP_FS0</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TXDRVAMP_FS1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TXDRVAMP_FS2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TXDRVAMP_FS3</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TXDRVAMP_FS4</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXELECIDLE_FS</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXEMPMAIN_FS0</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS3</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS4</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS5</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS6</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPPOS_FS0</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXEMPPOS_FS1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXEMPPOS_FS2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXEMPPOS_FS3</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXEMPPOS_FS4</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXEMPPRE_FS0</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXEMPPRE_FS1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXEMPPRE_FS2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXEMPPRE_FS3</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXEMPPRE_FS4</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXLINKSYNCDONE_SF</td><td>output</td><td>CELL[3].OUT_TMIN[11]</td></tr>

<tr><td>TXMSTRSETPHDONE_FS</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXMUXDCDEXHOLD_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXMUXDCDORWREN_FS</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TXOUTCKCTL_FS0</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXOUTCKCTL_FS1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXOUTCKCTL_FS2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXOUTCLKPCS_SF</td><td>output</td><td>CELL[2].OUT_TMIN[11]</td></tr>

<tr><td>TXOUTCLK_SF</td><td>output</td><td>CELL[2].OUT_TMIN[6]</td></tr>

<tr><td>TXPIPPMPWDN_FS</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXPLLCKSEL_FS0</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXPLLCKSEL_FS1</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXPMARESETDONE_SF</td><td>output</td><td>CELL[2].OUT_TMIN[24]</td></tr>

<tr><td>TXPMARESET_FS</td><td>input</td><td>CELL[6].IMUX_CTRL[0]</td></tr>

<tr><td>TXPOLARITY_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXPPMOVRDEN_FS</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXPPMSEL_FS</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TXPRBSINERR_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXPRBSPTN_FS0</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXPRBSPTN_FS1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXPRBSPTN_FS2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXPRBSPTN_FS3</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TXPRGDIVRSTDONE_SF</td><td>output</td><td>CELL[4].OUT_TMIN[17]</td></tr>

<tr><td>TXPROGDIVRESET_FS</td><td>input</td><td>CELL[5].IMUX_CTRL[0]</td></tr>

<tr><td>TXPWRDN_FS0</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXPWRDN_FS1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXRAWDATA_FS0</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXRAWDATA_FS1</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TXRAWDATA_FS10</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXRAWDATA_FS11</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXRAWDATA_FS12</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TXRAWDATA_FS13</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TXRAWDATA_FS14</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TXRAWDATA_FS15</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXRAWDATA_FS16</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TXRAWDATA_FS17</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXRAWDATA_FS18</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TXRAWDATA_FS19</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXRAWDATA_FS2</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TXRAWDATA_FS20</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TXRAWDATA_FS21</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TXRAWDATA_FS22</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXRAWDATA_FS23</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXRAWDATA_FS24</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TXRAWDATA_FS25</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXRAWDATA_FS26</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TXRAWDATA_FS27</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TXRAWDATA_FS28</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TXRAWDATA_FS29</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TXRAWDATA_FS3</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TXRAWDATA_FS30</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXRAWDATA_FS31</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TXRAWDATA_FS32</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXRAWDATA_FS33</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXRAWDATA_FS34</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TXRAWDATA_FS35</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TXRAWDATA_FS36</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXRAWDATA_FS37</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXRAWDATA_FS38</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXRAWDATA_FS39</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TXRAWDATA_FS4</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXRAWDATA_FS5</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TXRAWDATA_FS6</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TXRAWDATA_FS7</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TXRAWDATA_FS8</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TXRAWDATA_FS9</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXRESETDONE_SF</td><td>output</td><td>CELL[3].OUT_TMIN[13]</td></tr>

<tr><td>TXRESET_FS</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXSERPWRDN_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXSLVSYNCEN_FS</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXSYNCEN2SLV_SF</td><td>output</td><td>CELL[3].OUT_TMIN[2]</td></tr>

<tr><td>TXSYNCFSMMASTER_FS</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TXSYSCKSEL_FS0</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXSYSCKSEL_FS1</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXUSRCLK2_FS</td><td>input</td><td>CELL[5].IMUX_CTRL[4]</td></tr>

<tr><td>TXUSRCLK_FS</td><td>input</td><td>CELL[5].IMUX_CTRL[5]</td></tr>

<tr><td>TXUSRRDY_FS</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TX_AXIS_TDATA_FS0</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_AXIS_TDATA_FS1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TDATA_FS10</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_AXIS_TDATA_FS11</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_AXIS_TDATA_FS12</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TDATA_FS13</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TDATA_FS14</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_AXIS_TDATA_FS15</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_AXIS_TDATA_FS16</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_AXIS_TDATA_FS17</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_AXIS_TDATA_FS18</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TDATA_FS19</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TX_AXIS_TDATA_FS2</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_AXIS_TDATA_FS20</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TDATA_FS21</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TDATA_FS22</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_AXIS_TDATA_FS23</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_AXIS_TDATA_FS24</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TDATA_FS25</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_AXIS_TDATA_FS26</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_AXIS_TDATA_FS27</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_AXIS_TDATA_FS28</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_AXIS_TDATA_FS29</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_AXIS_TDATA_FS3</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TDATA_FS30</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_AXIS_TDATA_FS31</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TDATA_FS32</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_AXIS_TDATA_FS33</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_AXIS_TDATA_FS34</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_AXIS_TDATA_FS35</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_AXIS_TDATA_FS36</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TDATA_FS37</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_AXIS_TDATA_FS38</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_AXIS_TDATA_FS39</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TDATA_FS4</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TDATA_FS40</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TDATA_FS41</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_AXIS_TDATA_FS42</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_AXIS_TDATA_FS43</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_AXIS_TDATA_FS44</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TDATA_FS45</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TDATA_FS46</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_AXIS_TDATA_FS47</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_AXIS_TDATA_FS48</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TDATA_FS49</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TDATA_FS5</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_AXIS_TDATA_FS50</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_AXIS_TDATA_FS51</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_AXIS_TDATA_FS52</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TDATA_FS53</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TX_AXIS_TDATA_FS54</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TDATA_FS55</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TX_AXIS_TDATA_FS56</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TDATA_FS57</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TDATA_FS58</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_AXIS_TDATA_FS59</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_AXIS_TDATA_FS6</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_AXIS_TDATA_FS60</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_AXIS_TDATA_FS61</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TDATA_FS62</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_AXIS_TDATA_FS63</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_AXIS_TDATA_FS7</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_AXIS_TDATA_FS8</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TDATA_FS9</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TERR_FS</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_AXIS_TLAST_FS0</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TLAST_FS1</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TLAST_FS2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TLAST_FS3</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_AXIS_TLAST_FS4</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_AXIS_TLAST_FS5</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_AXIS_TLAST_FS6</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TLAST_FS7</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_AXIS_TPOISON_FS</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TX_AXIS_TPRE_FS0</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TPRE_FS1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_AXIS_TPRE_FS2</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_AXIS_TPRE_FS3</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TPRE_FS4</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TPRE_FS5</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_AXIS_TPRE_FS6</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_AXIS_TPRE_FS7</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TREADY_SF</td><td>output</td><td>CELL[5].OUT_TMIN[19]</td></tr>

<tr><td>TX_AXIS_TSOF_FS0</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_AXIS_TSOF_FS1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TTERM_FS0</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TTERM_FS1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_AXIS_TTERM_FS2</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_AXIS_TTERM_FS3</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TTERM_FS4</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TVALID_FS</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_GB_SEQ_START_SF</td><td>output</td><td>CELL[5].OUT_TMIN[18]</td></tr>

<tr><td>TX_GB_SEQ_SYNC_FS</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_PTP_SOP_POS_SF</td><td>output</td><td>CELL[5].OUT_TMIN[16]</td></tr>

<tr><td>TX_PTP_SOP_SF</td><td>output</td><td>CELL[5].OUT_TMIN[17]</td></tr>

<tr><td>TX_UNFOUT_SF</td><td>output</td><td>CELL[5].OUT_TMIN[15]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gtf_channel1"><a class="header" href="#bel-gtf_channel1">Bel GTF_CHANNEL[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel GTF_CHANNEL[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>AFECFOKEN_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>BSR_SERIAL_FS</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CDRFRRESET_FS</td><td>input</td><td>CELL[21].IMUX_CTRL[7]</td></tr>

<tr><td>CDRHOLD_FS</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CDRLOCK_SF</td><td>output</td><td>CELL[23].OUT_TMIN[25]</td></tr>

<tr><td>CDROVREN_FS</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CDRPHRESET_FS</td><td>input</td><td>CELL[18].IMUX_CTRL[7]</td></tr>

<tr><td>CDRSTEPDIR_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CDRSTEPSQ_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CDRSTEPSX_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CFGRESET_FS</td><td>input</td><td>CELL[27].IMUX_CTRL[7]</td></tr>

<tr><td>CFOKDONE_SF</td><td>output</td><td>CELL[26].OUT_TMIN[25]</td></tr>

<tr><td>CFOKFORCEDONE_SF</td><td>output</td><td>CELL[26].OUT_TMIN[31]</td></tr>

<tr><td>CFOKFSTARTED_SF</td><td>output</td><td>CELL[25].OUT_TMIN[31]</td></tr>

<tr><td>CFOKRESET_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CFOKSTART_SF</td><td>output</td><td>CELL[25].OUT_TMIN[25]</td></tr>

<tr><td>CKOKDONE_SF</td><td>output</td><td>CELL[26].OUT_TMIN[14]</td></tr>

<tr><td>CKOKRESET_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CKPINRSRVD0_FS</td><td>input</td><td>CELL[17].IMUX_CTRL[2]</td></tr>

<tr><td>CKPINRSRVD1_FS</td><td>input</td><td>CELL[17].IMUX_CTRL[3]</td></tr>

<tr><td>COREREFCLK_FS</td><td>input</td><td>CELL[28].IMUX_CTRL[2]</td></tr>

<tr><td>CPLFBLOSS_SF</td><td>output</td><td>CELL[24].OUT_TMIN[30]</td></tr>

<tr><td>CPLFREQLOCK_SF</td><td>output</td><td>CELL[28].OUT_TMIN[21]</td></tr>

<tr><td>CPLLDMONCLK_FS</td><td>input</td><td>CELL[26].IMUX_CTRL[2]</td></tr>

<tr><td>CPLLFREQLOCK_FS</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CPLLKDETEN_FS</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CPLPWRDN_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CPLREFLOSS_SF</td><td>output</td><td>CELL[26].OUT_TMIN[26]</td></tr>

<tr><td>CPLREFSELDYN_FS0</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CPLREFSELDYN_FS1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CPLREFSELDYN_FS2</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CPLRESET_FS</td><td>input</td><td>CELL[26].IMUX_CTRL[7]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS0</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS1</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS2</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS3</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS4</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS5</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS6</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS7</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS8</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS0</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS1</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS2</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS3</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS4</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS5</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS6</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS7</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS8</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>CTL_TX_RESEND_PAUSE_FS</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CTL_TX_SEND_IDLE_FS</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>CTL_TX_SEND_LFI_FS</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CTL_TX_SEND_RFI_FS</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DADDR_FS0</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DADDR_FS1</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>DADDR_FS2</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DADDR_FS3</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DADDR_FS4</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DADDR_FS5</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DADDR_FS6</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>DADDR_FS7</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>DADDR_FS8</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DADDR_FS9</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>DCLK_FS</td><td>input</td><td>CELL[29].IMUX_CTRL[3]</td></tr>

<tr><td>DEN_FS</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>DFECFOKCFNUM_FS0</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DFECFOKCFNUM_FS1</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>DFECFOKCFNUM_FS2</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DFECFOKCFNUM_FS3</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DFECFOKFEN_FS</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFECFOKFPULSE_FS</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DFECFOKHOLD_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DFECFOKOVREN_FS</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFEDOUTMODE_FS0</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>DFEDOUTMODE_FS1</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>DFEDOUT_SF0</td><td>output</td><td>CELL[29].OUT_TMIN[5]</td></tr>

<tr><td>DFEDOUT_SF1</td><td>output</td><td>CELL[29].OUT_TMIN[7]</td></tr>

<tr><td>DFEDOUT_SF2</td><td>output</td><td>CELL[27].OUT_TMIN[5]</td></tr>

<tr><td>DFEDOUT_SF3</td><td>output</td><td>CELL[26].OUT_TMIN[5]</td></tr>

<tr><td>DFEDOUT_SF4</td><td>output</td><td>CELL[25].OUT_TMIN[5]</td></tr>

<tr><td>DFEDOUT_SF5</td><td>output</td><td>CELL[29].OUT_TMIN[25]</td></tr>

<tr><td>DFEDOUT_SF6</td><td>output</td><td>CELL[28].OUT_TMIN[25]</td></tr>

<tr><td>DFEDOUT_SF7</td><td>output</td><td>CELL[25].OUT_TMIN[24]</td></tr>

<tr><td>DFEGCHOLD_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DFEGCOVREN_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>DFEH10HOLD_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFEH10OVREN_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DFEH11HOLD_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFEH11OVREN_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DFEH12HOLD_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFEH12OVREN_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DFEH13HOLD_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFEH13OVREN_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DFEH14HOLD_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>DFEH14OVREN_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>DFEH15HOLD_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>DFEH15OVREN_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>DFEH2HOLD_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DFEH2OVREN_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DFEH3HOLD_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DFEH3OVREN_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DFEH4HOLD_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DFEH4OVREN_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DFEH5HOLD_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DFEH5OVREN_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>DFEH6HOLD_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DFEH6OVREN_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>DFEH7HOLD_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DFEH7OVREN_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>DFEH8HOLD_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFEH8OVREN_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DFEH9HOLD_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFEH9OVREN_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DFEKLHOLD_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DFEKLOVREN_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>DFERESET_FS</td><td>input</td><td>CELL[22].IMUX_CTRL[7]</td></tr>

<tr><td>DFEUTHOLD_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DFEUTOVREN_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFEVPHOLD_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DFEVPOVREN_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFEYEN_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFE_KH_EXTHOLD_FS</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFE_KH_OVERWREN_FS</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>DI_FS0</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>DI_FS1</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DI_FS10</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>DI_FS11</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DI_FS12</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>DI_FS13</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DI_FS14</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DI_FS15</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DI_FS2</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DI_FS3</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DI_FS4</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DI_FS5</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>DI_FS6</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DI_FS7</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DI_FS8</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DI_FS9</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DMONCLK_FS</td><td>input</td><td>CELL[29].IMUX_CTRL[2]</td></tr>

<tr><td>DMONFIFORESET_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>DMONOUT_SF0</td><td>output</td><td>CELL[29].OUT_TMIN[4]</td></tr>

<tr><td>DMONOUT_SF1</td><td>output</td><td>CELL[29].OUT_TMIN[1]</td></tr>

<tr><td>DMONOUT_SF10</td><td>output</td><td>CELL[29].OUT_TMIN[16]</td></tr>

<tr><td>DMONOUT_SF11</td><td>output</td><td>CELL[29].OUT_TMIN[28]</td></tr>

<tr><td>DMONOUT_SF12</td><td>output</td><td>CELL[25].OUT_TMIN[19]</td></tr>

<tr><td>DMONOUT_SF13</td><td>output</td><td>CELL[26].OUT_TMIN[16]</td></tr>

<tr><td>DMONOUT_SF14</td><td>output</td><td>CELL[25].OUT_TMIN[16]</td></tr>

<tr><td>DMONOUT_SF15</td><td>output</td><td>CELL[29].OUT_TMIN[22]</td></tr>

<tr><td>DMONOUT_SF2</td><td>output</td><td>CELL[27].OUT_TMIN[4]</td></tr>

<tr><td>DMONOUT_SF3</td><td>output</td><td>CELL[26].OUT_TMIN[4]</td></tr>

<tr><td>DMONOUT_SF4</td><td>output</td><td>CELL[25].OUT_TMIN[4]</td></tr>

<tr><td>DMONOUT_SF5</td><td>output</td><td>CELL[29].OUT_TMIN[10]</td></tr>

<tr><td>DMONOUT_SF6</td><td>output</td><td>CELL[29].OUT_TMIN[19]</td></tr>

<tr><td>DMONOUT_SF7</td><td>output</td><td>CELL[24].OUT_TMIN[26]</td></tr>

<tr><td>DMONOUT_SF8</td><td>output</td><td>CELL[26].OUT_TMIN[10]</td></tr>

<tr><td>DMONOUT_SF9</td><td>output</td><td>CELL[25].OUT_TMIN[10]</td></tr>

<tr><td>DRDY_SF</td><td>output</td><td>CELL[26].OUT_TMIN[24]</td></tr>

<tr><td>DRPDO_SF0</td><td>output</td><td>CELL[29].OUT_TMIN[0]</td></tr>

<tr><td>DRPDO_SF1</td><td>output</td><td>CELL[28].OUT_TMIN[24]</td></tr>

<tr><td>DRPDO_SF10</td><td>output</td><td>CELL[29].OUT_TMIN[12]</td></tr>

<tr><td>DRPDO_SF11</td><td>output</td><td>CELL[29].OUT_TMIN[21]</td></tr>

<tr><td>DRPDO_SF12</td><td>output</td><td>CELL[24].OUT_TMIN[28]</td></tr>

<tr><td>DRPDO_SF13</td><td>output</td><td>CELL[26].OUT_TMIN[12]</td></tr>

<tr><td>DRPDO_SF14</td><td>output</td><td>CELL[25].OUT_TMIN[12]</td></tr>

<tr><td>DRPDO_SF15</td><td>output</td><td>CELL[29].OUT_TMIN[18]</td></tr>

<tr><td>DRPDO_SF2</td><td>output</td><td>CELL[27].OUT_TMIN[0]</td></tr>

<tr><td>DRPDO_SF3</td><td>output</td><td>CELL[26].OUT_TMIN[0]</td></tr>

<tr><td>DRPDO_SF4</td><td>output</td><td>CELL[25].OUT_TMIN[0]</td></tr>

<tr><td>DRPDO_SF5</td><td>output</td><td>CELL[29].OUT_TMIN[6]</td></tr>

<tr><td>DRPDO_SF6</td><td>output</td><td>CELL[29].OUT_TMIN[11]</td></tr>

<tr><td>DRPDO_SF7</td><td>output</td><td>CELL[27].OUT_TMIN[6]</td></tr>

<tr><td>DRPDO_SF8</td><td>output</td><td>CELL[26].OUT_TMIN[6]</td></tr>

<tr><td>DRPDO_SF9</td><td>output</td><td>CELL[25].OUT_TMIN[6]</td></tr>

<tr><td>DRST_FS</td><td>input</td><td>CELL[28].IMUX_CTRL[4]</td></tr>

<tr><td>DWE_FS</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>ENPPM_FS</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>EYESCANDATAERROR_SF</td><td>output</td><td>CELL[28].OUT_TMIN[30]</td></tr>

<tr><td>EYESCANTRIGGER_FS</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>FREQOS_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>GATERXELECIDLE_FS0</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>GATERXELECIDLE_FS1</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>GTPOWERGOOD_SF</td><td>output</td><td>CELL[25].OUT_TMIN[9]</td></tr>

<tr><td>GTRXRSTSEL_FS</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>GTRXRST_FS</td><td>input</td><td>CELL[20].IMUX_CTRL[7]</td></tr>

<tr><td>GTTXRSTSEL_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>GTTXRST_FS</td><td>input</td><td>CELL[25].IMUX_CTRL[7]</td></tr>

<tr><td>INCPCTRL_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>ISCANRESET_FS</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>LOOPBACK_FS0</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>LOOPBACK_FS1</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>LOOPBACK_FS2</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>LPMGCHOLD_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>LPMGCOVREN_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>LPMKHHOLD_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>LPMKHOVREN_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>LPMKLHOLD_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>LPMKLOVREN_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>LPMOSHOLD_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>LPMOSOVREN_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>MGTREFCLKFA_SF</td><td>output</td><td>CELL[29].OUT_TMIN[3]</td></tr>

<tr><td>OSHOLD_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>OSOVREN_FS</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>PCS_RSVD_IN_FS0</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS10</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS11</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS12</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS13</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS14</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS15</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS2</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS3</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS4</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS5</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS6</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS7</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS8</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS9</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_OUT_SF0</td><td>output</td><td>CELL[24].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF1</td><td>output</td><td>CELL[23].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF10</td><td>output</td><td>CELL[22].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF11</td><td>output</td><td>CELL[21].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF12</td><td>output</td><td>CELL[20].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF13</td><td>output</td><td>CELL[19].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF14</td><td>output</td><td>CELL[18].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF15</td><td>output</td><td>CELL[17].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF2</td><td>output</td><td>CELL[22].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF3</td><td>output</td><td>CELL[21].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF4</td><td>output</td><td>CELL[20].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF5</td><td>output</td><td>CELL[19].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF6</td><td>output</td><td>CELL[18].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF7</td><td>output</td><td>CELL[17].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF8</td><td>output</td><td>CELL[24].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF9</td><td>output</td><td>CELL[23].OUT_TMIN[11]</td></tr>

<tr><td>PINRSRVDAS_SF0</td><td>output</td><td>CELL[28].OUT_TMIN[22]</td></tr>

<tr><td>PINRSRVDAS_SF1</td><td>output</td><td>CELL[24].OUT_TMIN[22]</td></tr>

<tr><td>PINRSRVDAS_SF10</td><td>output</td><td>CELL[29].OUT_TMIN[15]</td></tr>

<tr><td>PINRSRVDAS_SF11</td><td>output</td><td>CELL[24].OUT_TMIN[24]</td></tr>

<tr><td>PINRSRVDAS_SF12</td><td>output</td><td>CELL[26].OUT_TMIN[30]</td></tr>

<tr><td>PINRSRVDAS_SF13</td><td>output</td><td>CELL[25].OUT_TMIN[15]</td></tr>

<tr><td>PINRSRVDAS_SF14</td><td>output</td><td>CELL[25].OUT_TMIN[30]</td></tr>

<tr><td>PINRSRVDAS_SF15</td><td>output</td><td>CELL[25].OUT_TMIN[3]</td></tr>

<tr><td>PINRSRVDAS_SF2</td><td>output</td><td>CELL[26].OUT_TMIN[22]</td></tr>

<tr><td>PINRSRVDAS_SF3</td><td>output</td><td>CELL[25].OUT_TMIN[22]</td></tr>

<tr><td>PINRSRVDAS_SF4</td><td>output</td><td>CELL[28].OUT_TMIN[26]</td></tr>

<tr><td>PINRSRVDAS_SF5</td><td>output</td><td>CELL[27].OUT_TMIN[1]</td></tr>

<tr><td>PINRSRVDAS_SF6</td><td>output</td><td>CELL[26].OUT_TMIN[1]</td></tr>

<tr><td>PINRSRVDAS_SF7</td><td>output</td><td>CELL[25].OUT_TMIN[1]</td></tr>

<tr><td>PINRSRVDAS_SF8</td><td>output</td><td>CELL[29].OUT_TMIN[9]</td></tr>

<tr><td>PINRSRVDAS_SF9</td><td>output</td><td>CELL[29].OUT_TMIN[26]</td></tr>

<tr><td>PINRSRVD_FS0</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS10</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS11</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS12</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS13</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS14</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS15</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS2</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS3</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS4</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS5</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS6</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS7</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS8</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS9</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PMASCANCLK0_FS</td><td>input</td><td>CELL[19].IMUX_CTRL[2]</td></tr>

<tr><td>PMASCANCLK1_FS</td><td>input</td><td>CELL[19].IMUX_CTRL[3]</td></tr>

<tr><td>PMASCANCLK2_FS</td><td>input</td><td>CELL[25].IMUX_CTRL[2]</td></tr>

<tr><td>PMASCANCLK3_FS</td><td>input</td><td>CELL[25].IMUX_CTRL[3]</td></tr>

<tr><td>PMASCANCLK4_FS</td><td>input</td><td>CELL[27].IMUX_CTRL[2]</td></tr>

<tr><td>PMASCANCLK5_FS</td><td>input</td><td>CELL[27].IMUX_CTRL[1]</td></tr>

<tr><td>PMASCANCLK6_FS</td><td>input</td><td>CELL[23].IMUX_CTRL[5]</td></tr>

<tr><td>PMASCANCLK7_FS</td><td>input</td><td>CELL[23].IMUX_CTRL[4]</td></tr>

<tr><td>PMASCANCLK8_FS</td><td>input</td><td>CELL[21].IMUX_CTRL[5]</td></tr>

<tr><td>PMASCANENB_FS</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PMASCANIN_FS0</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PMASCANIN_FS1</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PMASCANIN_FS10</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>PMASCANIN_FS11</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>PMASCANIN_FS12</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>PMASCANIN_FS13</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>PMASCANIN_FS14</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PMASCANIN_FS15</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PMASCANIN_FS16</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PMASCANIN_FS17</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PMASCANIN_FS2</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PMASCANIN_FS3</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PMASCANIN_FS4</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PMASCANIN_FS5</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PMASCANIN_FS6</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PMASCANIN_FS7</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>PMASCANIN_FS8</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>PMASCANIN_FS9</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>PMASCANMODEB_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>PMASCANOUT_SF0</td><td>output</td><td>CELL[29].OUT_TMIN[2]</td></tr>

<tr><td>PMASCANOUT_SF1</td><td>output</td><td>CELL[28].OUT_TMIN[28]</td></tr>

<tr><td>PMASCANOUT_SF10</td><td>output</td><td>CELL[25].OUT_TMIN[20]</td></tr>

<tr><td>PMASCANOUT_SF11</td><td>output</td><td>CELL[26].OUT_TMIN[17]</td></tr>

<tr><td>PMASCANOUT_SF12</td><td>output</td><td>CELL[24].OUT_TMIN[31]</td></tr>

<tr><td>PMASCANOUT_SF13</td><td>output</td><td>CELL[22].OUT_TMIN[21]</td></tr>

<tr><td>PMASCANOUT_SF14</td><td>output</td><td>CELL[21].OUT_TMIN[21]</td></tr>

<tr><td>PMASCANOUT_SF15</td><td>output</td><td>CELL[20].OUT_TMIN[21]</td></tr>

<tr><td>PMASCANOUT_SF16</td><td>output</td><td>CELL[19].OUT_TMIN[21]</td></tr>

<tr><td>PMASCANOUT_SF17</td><td>output</td><td>CELL[18].OUT_TMIN[21]</td></tr>

<tr><td>PMASCANOUT_SF2</td><td>output</td><td>CELL[27].OUT_TMIN[2]</td></tr>

<tr><td>PMASCANOUT_SF3</td><td>output</td><td>CELL[26].OUT_TMIN[2]</td></tr>

<tr><td>PMASCANOUT_SF4</td><td>output</td><td>CELL[25].OUT_TMIN[2]</td></tr>

<tr><td>PMASCANOUT_SF5</td><td>output</td><td>CELL[29].OUT_TMIN[14]</td></tr>

<tr><td>PMASCANOUT_SF6</td><td>output</td><td>CELL[29].OUT_TMIN[24]</td></tr>

<tr><td>PMASCANOUT_SF7</td><td>output</td><td>CELL[25].OUT_TMIN[17]</td></tr>

<tr><td>PMASCANOUT_SF8</td><td>output</td><td>CELL[29].OUT_TMIN[17]</td></tr>

<tr><td>PMASCANOUT_SF9</td><td>output</td><td>CELL[29].OUT_TMIN[30]</td></tr>

<tr><td>PMASCANRSTEN_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>PRBSCNTRST_FS</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>QPLLFREQLOCK0_FS</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>QPLLFREQLOCK1_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RCODAPWDN_FS</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RCODARESET_FS</td><td>input</td><td>CELL[20].IMUX_CTRL[0]</td></tr>

<tr><td>RDASOFTRSTDONE_SF</td><td>output</td><td>CELL[24].OUT_TMIN[25]</td></tr>

<tr><td>RESETOVRD_FS</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RESET_EXCEPTION_SF</td><td>output</td><td>CELL[25].OUT_TMIN[13]</td></tr>

<tr><td>RXCDRPHDONE_SF</td><td>output</td><td>CELL[26].OUT_TMIN[11]</td></tr>

<tr><td>RXCKCALSTART_FS0</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RXCKCALSTART_FS1</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RXCKCALSTART_FS2</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RXCKCALSTART_FS3</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RXCKCALSTART_FS4</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RXCKCALSTART_FS5</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>RXCKCALSTART_FS6</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RXCOALGNEN_FS</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RXCOPHDONE_SF</td><td>output</td><td>CELL[25].OUT_TMIN[23]</td></tr>

<tr><td>RXCOSETPHS_FS</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RXDAALGNEN_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>RXDABYPASS_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>RXDAOVREN_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RXDASOFTRESET_FS</td><td>input</td><td>CELL[18].IMUX_CTRL[0]</td></tr>

<tr><td>RXELECIDLE_SF</td><td>output</td><td>CELL[24].OUT_TMIN[29]</td></tr>

<tr><td>RXLINKSYNCDONE_SF</td><td>output</td><td>CELL[25].OUT_TMIN[18]</td></tr>

<tr><td>RXLPMEN_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RXMSTRSETPHDONE_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RXOUTCKCTL_FS0</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RXOUTCKCTL_FS1</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RXOUTCKCTL_FS2</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RXPHALIGNERR_SF</td><td>output</td><td>CELL[26].OUT_TMIN[7]</td></tr>

<tr><td>RXPLLCKSEL_FS0</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RXPLLCKSEL_FS1</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RXPMARESETDONE_SF</td><td>output</td><td>CELL[25].OUT_TMIN[29]</td></tr>

<tr><td>RXPMARESET_FS</td><td>input</td><td>CELL[21].IMUX_CTRL[0]</td></tr>

<tr><td>RXPOLARITY_FS</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RXPRBSERR_SF</td><td>output</td><td>CELL[17].OUT_TMIN[23]</td></tr>

<tr><td>RXPRBSLOCKED_SF</td><td>output</td><td>CELL[24].OUT_TMIN[23]</td></tr>

<tr><td>RXPRBSPTN_FS0</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RXPRBSPTN_FS1</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RXPRBSPTN_FS2</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RXPRBSPTN_FS3</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RXPRGDIVRSTDONE_SF</td><td>output</td><td>CELL[25].OUT_TMIN[11]</td></tr>

<tr><td>RXPROGDIVRESET_FS</td><td>input</td><td>CELL[19].IMUX_CTRL[0]</td></tr>

<tr><td>RXPWRDN_FS0</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RXPWRDN_FS1</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RXRAWDATA_SF0</td><td>output</td><td>CELL[28].OUT_TMIN[20]</td></tr>

<tr><td>RXRAWDATA_SF1</td><td>output</td><td>CELL[28].OUT_TMIN[17]</td></tr>

<tr><td>RXRAWDATA_SF10</td><td>output</td><td>CELL[28].OUT_TMIN[8]</td></tr>

<tr><td>RXRAWDATA_SF11</td><td>output</td><td>CELL[28].OUT_TMIN[7]</td></tr>

<tr><td>RXRAWDATA_SF12</td><td>output</td><td>CELL[28].OUT_TMIN[6]</td></tr>

<tr><td>RXRAWDATA_SF13</td><td>output</td><td>CELL[28].OUT_TMIN[5]</td></tr>

<tr><td>RXRAWDATA_SF14</td><td>output</td><td>CELL[28].OUT_TMIN[4]</td></tr>

<tr><td>RXRAWDATA_SF15</td><td>output</td><td>CELL[28].OUT_TMIN[3]</td></tr>

<tr><td>RXRAWDATA_SF16</td><td>output</td><td>CELL[28].OUT_TMIN[2]</td></tr>

<tr><td>RXRAWDATA_SF17</td><td>output</td><td>CELL[28].OUT_TMIN[1]</td></tr>

<tr><td>RXRAWDATA_SF18</td><td>output</td><td>CELL[28].OUT_TMIN[0]</td></tr>

<tr><td>RXRAWDATA_SF19</td><td>output</td><td>CELL[27].OUT_TMIN[31]</td></tr>

<tr><td>RXRAWDATA_SF2</td><td>output</td><td>CELL[28].OUT_TMIN[16]</td></tr>

<tr><td>RXRAWDATA_SF20</td><td>output</td><td>CELL[27].OUT_TMIN[30]</td></tr>

<tr><td>RXRAWDATA_SF21</td><td>output</td><td>CELL[27].OUT_TMIN[29]</td></tr>

<tr><td>RXRAWDATA_SF22</td><td>output</td><td>CELL[27].OUT_TMIN[28]</td></tr>

<tr><td>RXRAWDATA_SF23</td><td>output</td><td>CELL[27].OUT_TMIN[27]</td></tr>

<tr><td>RXRAWDATA_SF24</td><td>output</td><td>CELL[27].OUT_TMIN[26]</td></tr>

<tr><td>RXRAWDATA_SF25</td><td>output</td><td>CELL[27].OUT_TMIN[24]</td></tr>

<tr><td>RXRAWDATA_SF26</td><td>output</td><td>CELL[27].OUT_TMIN[23]</td></tr>

<tr><td>RXRAWDATA_SF27</td><td>output</td><td>CELL[27].OUT_TMIN[22]</td></tr>

<tr><td>RXRAWDATA_SF28</td><td>output</td><td>CELL[27].OUT_TMIN[21]</td></tr>

<tr><td>RXRAWDATA_SF29</td><td>output</td><td>CELL[27].OUT_TMIN[19]</td></tr>

<tr><td>RXRAWDATA_SF3</td><td>output</td><td>CELL[28].OUT_TMIN[15]</td></tr>

<tr><td>RXRAWDATA_SF30</td><td>output</td><td>CELL[27].OUT_TMIN[18]</td></tr>

<tr><td>RXRAWDATA_SF31</td><td>output</td><td>CELL[27].OUT_TMIN[17]</td></tr>

<tr><td>RXRAWDATA_SF32</td><td>output</td><td>CELL[27].OUT_TMIN[16]</td></tr>

<tr><td>RXRAWDATA_SF33</td><td>output</td><td>CELL[27].OUT_TMIN[15]</td></tr>

<tr><td>RXRAWDATA_SF34</td><td>output</td><td>CELL[27].OUT_TMIN[14]</td></tr>

<tr><td>RXRAWDATA_SF35</td><td>output</td><td>CELL[27].OUT_TMIN[13]</td></tr>

<tr><td>RXRAWDATA_SF36</td><td>output</td><td>CELL[27].OUT_TMIN[12]</td></tr>

<tr><td>RXRAWDATA_SF37</td><td>output</td><td>CELL[27].OUT_TMIN[11]</td></tr>

<tr><td>RXRAWDATA_SF38</td><td>output</td><td>CELL[27].OUT_TMIN[10]</td></tr>

<tr><td>RXRAWDATA_SF39</td><td>output</td><td>CELL[27].OUT_TMIN[9]</td></tr>

<tr><td>RXRAWDATA_SF4</td><td>output</td><td>CELL[28].OUT_TMIN[14]</td></tr>

<tr><td>RXRAWDATA_SF5</td><td>output</td><td>CELL[28].OUT_TMIN[13]</td></tr>

<tr><td>RXRAWDATA_SF6</td><td>output</td><td>CELL[28].OUT_TMIN[12]</td></tr>

<tr><td>RXRAWDATA_SF7</td><td>output</td><td>CELL[28].OUT_TMIN[11]</td></tr>

<tr><td>RXRAWDATA_SF8</td><td>output</td><td>CELL[28].OUT_TMIN[10]</td></tr>

<tr><td>RXRAWDATA_SF9</td><td>output</td><td>CELL[28].OUT_TMIN[9]</td></tr>

<tr><td>RXRECCLKPCS_SF</td><td>output</td><td>CELL[22].OUT_TMIN[23]</td></tr>

<tr><td>RXRECCLK_SF</td><td>output</td><td>CELL[23].OUT_TMIN[23]</td></tr>

<tr><td>RXRESETDONE_SF</td><td>output</td><td>CELL[17].OUT_TMIN[21]</td></tr>

<tr><td>RXRESET_FS</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RXSLIPDONE_SF</td><td>output</td><td>CELL[25].OUT_TMIN[21]</td></tr>

<tr><td>RXSLIPOUTCLKRDY_SF</td><td>output</td><td>CELL[25].OUT_TMIN[26]</td></tr>

<tr><td>RXSLIPOUTCLK_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>RXSLIPPMARDY_SF</td><td>output</td><td>CELL[25].OUT_TMIN[28]</td></tr>

<tr><td>RXSLIPPMA_FS</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RXSLVSYNCEN_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RXSYNCEN2SLV_SF</td><td>output</td><td>CELL[25].OUT_TMIN[27]</td></tr>

<tr><td>RXSYNCFSMMASTER_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RXSYSCKSEL_FS0</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RXSYSCKSEL_FS1</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RXTERMINATION_FS</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>RXUSRCLK2_FS</td><td>input</td><td>CELL[20].IMUX_CTRL[3]</td></tr>

<tr><td>RXUSRCLK_FS</td><td>input</td><td>CELL[20].IMUX_CTRL[2]</td></tr>

<tr><td>RXUSRRDY_FS</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_AXIS_TDATA_SF0</td><td>output</td><td>CELL[21].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF1</td><td>output</td><td>CELL[21].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF10</td><td>output</td><td>CELL[21].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TDATA_SF11</td><td>output</td><td>CELL[21].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TDATA_SF12</td><td>output</td><td>CELL[21].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TDATA_SF13</td><td>output</td><td>CELL[21].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TDATA_SF14</td><td>output</td><td>CELL[21].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TDATA_SF15</td><td>output</td><td>CELL[20].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TDATA_SF16</td><td>output</td><td>CELL[20].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TDATA_SF17</td><td>output</td><td>CELL[20].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TDATA_SF18</td><td>output</td><td>CELL[20].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TDATA_SF19</td><td>output</td><td>CELL[20].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TDATA_SF2</td><td>output</td><td>CELL[21].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TDATA_SF20</td><td>output</td><td>CELL[20].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TDATA_SF21</td><td>output</td><td>CELL[20].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TDATA_SF22</td><td>output</td><td>CELL[20].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TDATA_SF23</td><td>output</td><td>CELL[20].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TDATA_SF24</td><td>output</td><td>CELL[20].OUT_TMIN[22]</td></tr>

<tr><td>RX_AXIS_TDATA_SF25</td><td>output</td><td>CELL[20].OUT_TMIN[20]</td></tr>

<tr><td>RX_AXIS_TDATA_SF26</td><td>output</td><td>CELL[20].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TDATA_SF27</td><td>output</td><td>CELL[20].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TDATA_SF28</td><td>output</td><td>CELL[20].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TDATA_SF29</td><td>output</td><td>CELL[20].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF3</td><td>output</td><td>CELL[21].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TDATA_SF30</td><td>output</td><td>CELL[20].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF31</td><td>output</td><td>CELL[20].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TDATA_SF32</td><td>output</td><td>CELL[20].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TDATA_SF33</td><td>output</td><td>CELL[20].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TDATA_SF34</td><td>output</td><td>CELL[20].OUT_TMIN[10]</td></tr>

<tr><td>RX_AXIS_TDATA_SF35</td><td>output</td><td>CELL[20].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TDATA_SF36</td><td>output</td><td>CELL[20].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TDATA_SF37</td><td>output</td><td>CELL[20].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TDATA_SF38</td><td>output</td><td>CELL[20].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TDATA_SF39</td><td>output</td><td>CELL[20].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TDATA_SF4</td><td>output</td><td>CELL[21].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TDATA_SF40</td><td>output</td><td>CELL[20].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TDATA_SF41</td><td>output</td><td>CELL[20].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TDATA_SF42</td><td>output</td><td>CELL[20].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TDATA_SF43</td><td>output</td><td>CELL[20].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TDATA_SF44</td><td>output</td><td>CELL[19].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TDATA_SF45</td><td>output</td><td>CELL[19].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TDATA_SF46</td><td>output</td><td>CELL[19].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TDATA_SF47</td><td>output</td><td>CELL[19].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TDATA_SF48</td><td>output</td><td>CELL[19].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TDATA_SF49</td><td>output</td><td>CELL[19].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TDATA_SF5</td><td>output</td><td>CELL[21].OUT_TMIN[10]</td></tr>

<tr><td>RX_AXIS_TDATA_SF50</td><td>output</td><td>CELL[19].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TDATA_SF51</td><td>output</td><td>CELL[19].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TDATA_SF52</td><td>output</td><td>CELL[19].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TDATA_SF53</td><td>output</td><td>CELL[19].OUT_TMIN[22]</td></tr>

<tr><td>RX_AXIS_TDATA_SF54</td><td>output</td><td>CELL[19].OUT_TMIN[20]</td></tr>

<tr><td>RX_AXIS_TDATA_SF55</td><td>output</td><td>CELL[19].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TDATA_SF56</td><td>output</td><td>CELL[19].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TDATA_SF57</td><td>output</td><td>CELL[19].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TDATA_SF58</td><td>output</td><td>CELL[19].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF59</td><td>output</td><td>CELL[19].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF6</td><td>output</td><td>CELL[21].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TDATA_SF60</td><td>output</td><td>CELL[19].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TDATA_SF61</td><td>output</td><td>CELL[19].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TDATA_SF62</td><td>output</td><td>CELL[19].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TDATA_SF63</td><td>output</td><td>CELL[19].OUT_TMIN[10]</td></tr>

<tr><td>RX_AXIS_TDATA_SF7</td><td>output</td><td>CELL[21].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TDATA_SF8</td><td>output</td><td>CELL[21].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TDATA_SF9</td><td>output</td><td>CELL[21].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TERR_SF</td><td>output</td><td>CELL[21].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TLAST_SF0</td><td>output</td><td>CELL[21].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TLAST_SF1</td><td>output</td><td>CELL[21].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TLAST_SF2</td><td>output</td><td>CELL[21].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TLAST_SF3</td><td>output</td><td>CELL[21].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TLAST_SF4</td><td>output</td><td>CELL[21].OUT_TMIN[22]</td></tr>

<tr><td>RX_AXIS_TLAST_SF5</td><td>output</td><td>CELL[21].OUT_TMIN[20]</td></tr>

<tr><td>RX_AXIS_TLAST_SF6</td><td>output</td><td>CELL[21].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TLAST_SF7</td><td>output</td><td>CELL[21].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TPRE_SF0</td><td>output</td><td>CELL[22].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TPRE_SF1</td><td>output</td><td>CELL[22].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TPRE_SF2</td><td>output</td><td>CELL[22].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TPRE_SF3</td><td>output</td><td>CELL[21].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TPRE_SF4</td><td>output</td><td>CELL[21].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TPRE_SF5</td><td>output</td><td>CELL[21].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TPRE_SF6</td><td>output</td><td>CELL[21].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TPRE_SF7</td><td>output</td><td>CELL[21].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TSOF_SF0</td><td>output</td><td>CELL[22].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TSOF_SF1</td><td>output</td><td>CELL[22].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TTERM_SF0</td><td>output</td><td>CELL[22].OUT_TMIN[10]</td></tr>

<tr><td>RX_AXIS_TTERM_SF1</td><td>output</td><td>CELL[22].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TTERM_SF2</td><td>output</td><td>CELL[22].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TTERM_SF3</td><td>output</td><td>CELL[22].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TTERM_SF4</td><td>output</td><td>CELL[22].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TVALID_SF</td><td>output</td><td>CELL[22].OUT_TMIN[12]</td></tr>

<tr><td>RX_BITSLIP_SF</td><td>output</td><td>CELL[22].OUT_TMIN[13]</td></tr>

<tr><td>RX_GB_SEQ_START_SF</td><td>output</td><td>CELL[22].OUT_TMIN[14]</td></tr>

<tr><td>RX_PTP_SOP_POS_SF</td><td>output</td><td>CELL[22].OUT_TMIN[16]</td></tr>

<tr><td>RX_PTP_SOP_SF</td><td>output</td><td>CELL[22].OUT_TMIN[15]</td></tr>

<tr><td>SCANCLK_FS</td><td>input</td><td>CELL[22].IMUX_CTRL[2]</td></tr>

<tr><td>SCANENB_FS</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>SCANIN_FS0</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>SCANIN_FS1</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>SCANIN_FS10</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>SCANIN_FS11</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>SCANIN_FS12</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>SCANIN_FS13</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SCANIN_FS14</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>SCANIN_FS15</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>SCANIN_FS16</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SCANIN_FS17</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SCANIN_FS18</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SCANIN_FS2</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>SCANIN_FS3</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>SCANIN_FS4</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>SCANIN_FS5</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>SCANIN_FS6</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>SCANIN_FS7</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>SCANIN_FS8</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>SCANIN_FS9</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>SCANMODEB_FS</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>SCANOUT_SF0</td><td>output</td><td>CELL[29].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF1</td><td>output</td><td>CELL[29].OUT_TMIN[13]</td></tr>

<tr><td>SCANOUT_SF10</td><td>output</td><td>CELL[26].OUT_TMIN[28]</td></tr>

<tr><td>SCANOUT_SF11</td><td>output</td><td>CELL[29].OUT_TMIN[27]</td></tr>

<tr><td>SCANOUT_SF12</td><td>output</td><td>CELL[28].OUT_TMIN[27]</td></tr>

<tr><td>SCANOUT_SF13</td><td>output</td><td>CELL[26].OUT_TMIN[27]</td></tr>

<tr><td>SCANOUT_SF14</td><td>output</td><td>CELL[29].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF15</td><td>output</td><td>CELL[28].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF16</td><td>output</td><td>CELL[26].OUT_TMIN[9]</td></tr>

<tr><td>SCANOUT_SF17</td><td>output</td><td>CELL[26].OUT_TMIN[21]</td></tr>

<tr><td>SCANOUT_SF18</td><td>output</td><td>CELL[26].OUT_TMIN[19]</td></tr>

<tr><td>SCANOUT_SF2</td><td>output</td><td>CELL[27].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF3</td><td>output</td><td>CELL[26].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF4</td><td>output</td><td>CELL[25].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF5</td><td>output</td><td>CELL[29].OUT_TMIN[20]</td></tr>

<tr><td>SCANOUT_SF6</td><td>output</td><td>CELL[29].OUT_TMIN[31]</td></tr>

<tr><td>SCANOUT_SF7</td><td>output</td><td>CELL[28].OUT_TMIN[31]</td></tr>

<tr><td>SCANOUT_SF8</td><td>output</td><td>CELL[29].OUT_TMIN[29]</td></tr>

<tr><td>SCANOUT_SF9</td><td>output</td><td>CELL[28].OUT_TMIN[29]</td></tr>

<tr><td>SCANRSTB_FS</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>SCANRSTEN_FS</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>STAT_RX_BAD_CODE_SF</td><td>output</td><td>CELL[22].OUT_TMIN[17]</td></tr>

<tr><td>STAT_RX_BAD_FCS_SF</td><td>output</td><td>CELL[17].OUT_TMIN[25]</td></tr>

<tr><td>STAT_RX_BAD_PREAMBLE_SF</td><td>output</td><td>CELL[22].OUT_TMIN[19]</td></tr>

<tr><td>STAT_RX_BAD_SFD_SF</td><td>output</td><td>CELL[22].OUT_TMIN[18]</td></tr>

<tr><td>STAT_RX_BLOCK_LOCK_SF</td><td>output</td><td>CELL[22].OUT_TMIN[20]</td></tr>

<tr><td>STAT_RX_BROADCAST_SF</td><td>output</td><td>CELL[22].OUT_TMIN[22]</td></tr>

<tr><td>STAT_RX_BYTES_SF0</td><td>output</td><td>CELL[22].OUT_TMIN[27]</td></tr>

<tr><td>STAT_RX_BYTES_SF1</td><td>output</td><td>CELL[22].OUT_TMIN[26]</td></tr>

<tr><td>STAT_RX_BYTES_SF2</td><td>output</td><td>CELL[22].OUT_TMIN[25]</td></tr>

<tr><td>STAT_RX_BYTES_SF3</td><td>output</td><td>CELL[22].OUT_TMIN[24]</td></tr>

<tr><td>STAT_RX_FCS_ERR_SF</td><td>output</td><td>CELL[22].OUT_TMIN[28]</td></tr>

<tr><td>STAT_RX_FRAMING_ERR_SF</td><td>output</td><td>CELL[22].OUT_TMIN[29]</td></tr>

<tr><td>STAT_RX_GOT_SIGNAL_OS_SF</td><td>output</td><td>CELL[22].OUT_TMIN[30]</td></tr>

<tr><td>STAT_RX_HI_BER_SF</td><td>output</td><td>CELL[22].OUT_TMIN[31]</td></tr>

<tr><td>STAT_RX_INRANGEERR_SF</td><td>output</td><td>CELL[17].OUT_TMIN[29]</td></tr>

<tr><td>STAT_RX_INTERNAL_LOCAL_FAULT_SF</td><td>output</td><td>CELL[17].OUT_TMIN[24]</td></tr>

<tr><td>STAT_RX_LOCAL_FAULT_SF</td><td>output</td><td>CELL[17].OUT_TMIN[30]</td></tr>

<tr><td>STAT_RX_MULTICAST_SF</td><td>output</td><td>CELL[17].OUT_TMIN[31]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF0</td><td>output</td><td>CELL[18].OUT_TMIN[8]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF1</td><td>output</td><td>CELL[18].OUT_TMIN[7]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF2</td><td>output</td><td>CELL[18].OUT_TMIN[6]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF3</td><td>output</td><td>CELL[18].OUT_TMIN[5]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF4</td><td>output</td><td>CELL[18].OUT_TMIN[4]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF5</td><td>output</td><td>CELL[18].OUT_TMIN[3]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF6</td><td>output</td><td>CELL[18].OUT_TMIN[2]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF7</td><td>output</td><td>CELL[18].OUT_TMIN[1]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF8</td><td>output</td><td>CELL[18].OUT_TMIN[0]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF0</td><td>output</td><td>CELL[18].OUT_TMIN[20]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF1</td><td>output</td><td>CELL[18].OUT_TMIN[18]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF2</td><td>output</td><td>CELL[18].OUT_TMIN[17]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF3</td><td>output</td><td>CELL[18].OUT_TMIN[16]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF4</td><td>output</td><td>CELL[18].OUT_TMIN[15]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF5</td><td>output</td><td>CELL[18].OUT_TMIN[14]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF6</td><td>output</td><td>CELL[18].OUT_TMIN[13]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF7</td><td>output</td><td>CELL[18].OUT_TMIN[12]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF8</td><td>output</td><td>CELL[18].OUT_TMIN[10]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF0</td><td>output</td><td>CELL[18].OUT_TMIN[30]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF1</td><td>output</td><td>CELL[18].OUT_TMIN[29]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF2</td><td>output</td><td>CELL[18].OUT_TMIN[28]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF3</td><td>output</td><td>CELL[18].OUT_TMIN[27]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF4</td><td>output</td><td>CELL[18].OUT_TMIN[26]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF5</td><td>output</td><td>CELL[18].OUT_TMIN[25]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF6</td><td>output</td><td>CELL[18].OUT_TMIN[24]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF7</td><td>output</td><td>CELL[18].OUT_TMIN[23]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF8</td><td>output</td><td>CELL[18].OUT_TMIN[22]</td></tr>

<tr><td>STAT_RX_PKT_ERR_SF</td><td>output</td><td>CELL[19].OUT_TMIN[0]</td></tr>

<tr><td>STAT_RX_PKT_SF</td><td>output</td><td>CELL[18].OUT_TMIN[31]</td></tr>

<tr><td>STAT_RX_RECEIVED_LOCAL_FAULT_SF</td><td>output</td><td>CELL[19].OUT_TMIN[1]</td></tr>

<tr><td>STAT_RX_REMOTE_FAULT_SF</td><td>output</td><td>CELL[19].OUT_TMIN[2]</td></tr>

<tr><td>STAT_RX_STATUS_SF</td><td>output</td><td>CELL[19].OUT_TMIN[3]</td></tr>

<tr><td>STAT_RX_STOMPED_FCS_SF</td><td>output</td><td>CELL[17].OUT_TMIN[26]</td></tr>

<tr><td>STAT_RX_TEST_PATTERN_MISMATCH_SF</td><td>output</td><td>CELL[19].OUT_TMIN[4]</td></tr>

<tr><td>STAT_RX_TRUNCATED_SF</td><td>output</td><td>CELL[19].OUT_TMIN[5]</td></tr>

<tr><td>STAT_RX_UNICAST_SF</td><td>output</td><td>CELL[19].OUT_TMIN[6]</td></tr>

<tr><td>STAT_RX_VALID_CTRL_CODE_SF</td><td>output</td><td>CELL[19].OUT_TMIN[7]</td></tr>

<tr><td>STAT_RX_VLAN_SF</td><td>output</td><td>CELL[19].OUT_TMIN[8]</td></tr>

<tr><td>STAT_TX_BAD_FCS_SF</td><td>output</td><td>CELL[23].OUT_TMIN[20]</td></tr>

<tr><td>STAT_TX_BROADCAST_SF</td><td>output</td><td>CELL[23].OUT_TMIN[18]</td></tr>

<tr><td>STAT_TX_BYTES_SF0</td><td>output</td><td>CELL[23].OUT_TMIN[29]</td></tr>

<tr><td>STAT_TX_BYTES_SF1</td><td>output</td><td>CELL[23].OUT_TMIN[28]</td></tr>

<tr><td>STAT_TX_BYTES_SF2</td><td>output</td><td>CELL[23].OUT_TMIN[27]</td></tr>

<tr><td>STAT_TX_BYTES_SF3</td><td>output</td><td>CELL[23].OUT_TMIN[26]</td></tr>

<tr><td>STAT_TX_FCS_ERR_SF</td><td>output</td><td>CELL[23].OUT_TMIN[30]</td></tr>

<tr><td>STAT_TX_MULTICAST_SF</td><td>output</td><td>CELL[23].OUT_TMIN[17]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF0</td><td>output</td><td>CELL[24].OUT_TMIN[7]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF1</td><td>output</td><td>CELL[24].OUT_TMIN[6]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF2</td><td>output</td><td>CELL[24].OUT_TMIN[5]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF3</td><td>output</td><td>CELL[24].OUT_TMIN[4]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF4</td><td>output</td><td>CELL[24].OUT_TMIN[3]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF5</td><td>output</td><td>CELL[24].OUT_TMIN[2]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF6</td><td>output</td><td>CELL[24].OUT_TMIN[1]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF7</td><td>output</td><td>CELL[24].OUT_TMIN[0]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF8</td><td>output</td><td>CELL[23].OUT_TMIN[31]</td></tr>

<tr><td>STAT_TX_PKT_ERR_SF</td><td>output</td><td>CELL[24].OUT_TMIN[10]</td></tr>

<tr><td>STAT_TX_PKT_SF</td><td>output</td><td>CELL[24].OUT_TMIN[8]</td></tr>

<tr><td>STAT_TX_UNICAST_SF</td><td>output</td><td>CELL[23].OUT_TMIN[16]</td></tr>

<tr><td>STAT_TX_VLAN_SF</td><td>output</td><td>CELL[23].OUT_TMIN[19]</td></tr>

<tr><td>STEPSIZEPPM_FS0</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>STEPSIZEPPM_FS1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>STEPSIZEPPM_FS2</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>STEPSIZEPPM_FS3</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>STEPSIZEPPM_FS4</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TCOCLKFSMFROUT_FS</td><td>input</td><td>CELL[23].IMUX_CTRL[2]</td></tr>

<tr><td>TCODABYPASS_FS</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TCODAOVREN_FS</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TCODAPWDN_FS</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TCODARESET_FS</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TCOHOLDFROUT_FS</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TCOINITDONE_SF</td><td>output</td><td>CELL[24].OUT_TMIN[27]</td></tr>

<tr><td>TCOINITSET_FS</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TCOPIOVREN_FS</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TCOUPDNFROUT_FS</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TDASOFTRESET_FS</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TDASOFTRSTDONE_SF</td><td>output</td><td>CELL[26].OUT_TMIN[23]</td></tr>

<tr><td>TSTCLK0_FS</td><td>input</td><td>CELL[21].IMUX_CTRL[2]</td></tr>

<tr><td>TSTCLK1_FS</td><td>input</td><td>CELL[21].IMUX_CTRL[3]</td></tr>

<tr><td>TSTIN_FS0</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TSTIN_FS1</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TSTIN_FS10</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TSTIN_FS11</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TSTIN_FS12</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TSTIN_FS13</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TSTIN_FS14</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TSTIN_FS15</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TSTIN_FS16</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TSTIN_FS17</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TSTIN_FS18</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TSTIN_FS19</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TSTIN_FS2</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TSTIN_FS3</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TSTIN_FS4</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TSTIN_FS5</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TSTIN_FS6</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TSTIN_FS7</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TSTIN_FS8</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TSTIN_FS9</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TSTPWRDNOVRDB_FS</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TSTPWRDN_FS0</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TSTPWRDN_FS1</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TSTPWRDN_FS2</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TSTPWRDN_FS3</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TSTPWRDN_FS4</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXCODAALGNEN_FS</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXCOPIALGNEN_FS</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXCOPIPHDONE_SF</td><td>output</td><td>CELL[27].OUT_TMIN[3]</td></tr>

<tr><td>TXCOPISETPHS_FS</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXDCCDONE_SF</td><td>output</td><td>CELL[26].OUT_TMIN[13]</td></tr>

<tr><td>TXDCCSRESET_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TXDCCSTART_FS</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TXDRVAMP_FS0</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TXDRVAMP_FS1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TXDRVAMP_FS2</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TXDRVAMP_FS3</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TXDRVAMP_FS4</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TXELECIDLE_FS</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXEMPMAIN_FS0</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS2</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS3</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS4</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS5</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS6</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPPOS_FS0</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXEMPPOS_FS1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXEMPPOS_FS2</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXEMPPOS_FS3</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXEMPPOS_FS4</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXEMPPRE_FS0</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXEMPPRE_FS1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXEMPPRE_FS2</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXEMPPRE_FS3</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXEMPPRE_FS4</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXLINKSYNCDONE_SF</td><td>output</td><td>CELL[26].OUT_TMIN[20]</td></tr>

<tr><td>TXMSTRSETPHDONE_FS</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TXMUXDCDEXHOLD_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXMUXDCDORWREN_FS</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TXOUTCKCTL_FS0</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TXOUTCKCTL_FS1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TXOUTCKCTL_FS2</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TXOUTCLKPCS_SF</td><td>output</td><td>CELL[27].OUT_TMIN[20]</td></tr>

<tr><td>TXOUTCLK_SF</td><td>output</td><td>CELL[27].OUT_TMIN[25]</td></tr>

<tr><td>TXPIPPMPWDN_FS</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXPLLCKSEL_FS0</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXPLLCKSEL_FS1</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXPMARESETDONE_SF</td><td>output</td><td>CELL[27].OUT_TMIN[7]</td></tr>

<tr><td>TXPMARESET_FS</td><td>input</td><td>CELL[23].IMUX_CTRL[7]</td></tr>

<tr><td>TXPOLARITY_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXPPMOVRDEN_FS</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXPPMSEL_FS</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TXPRBSINERR_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXPRBSPTN_FS0</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXPRBSPTN_FS1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXPRBSPTN_FS2</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXPRBSPTN_FS3</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TXPRGDIVRSTDONE_SF</td><td>output</td><td>CELL[25].OUT_TMIN[14]</td></tr>

<tr><td>TXPROGDIVRESET_FS</td><td>input</td><td>CELL[24].IMUX_CTRL[7]</td></tr>

<tr><td>TXPWRDN_FS0</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXPWRDN_FS1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXRAWDATA_FS0</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXRAWDATA_FS1</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TXRAWDATA_FS10</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TXRAWDATA_FS11</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXRAWDATA_FS12</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TXRAWDATA_FS13</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TXRAWDATA_FS14</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TXRAWDATA_FS15</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXRAWDATA_FS16</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TXRAWDATA_FS17</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXRAWDATA_FS18</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXRAWDATA_FS19</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXRAWDATA_FS2</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TXRAWDATA_FS20</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TXRAWDATA_FS21</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TXRAWDATA_FS22</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXRAWDATA_FS23</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXRAWDATA_FS24</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TXRAWDATA_FS25</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXRAWDATA_FS26</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TXRAWDATA_FS27</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TXRAWDATA_FS28</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TXRAWDATA_FS29</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TXRAWDATA_FS3</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TXRAWDATA_FS30</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXRAWDATA_FS31</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TXRAWDATA_FS32</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXRAWDATA_FS33</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXRAWDATA_FS34</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TXRAWDATA_FS35</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TXRAWDATA_FS36</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TXRAWDATA_FS37</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXRAWDATA_FS38</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXRAWDATA_FS39</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TXRAWDATA_FS4</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXRAWDATA_FS5</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXRAWDATA_FS6</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXRAWDATA_FS7</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TXRAWDATA_FS8</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TXRAWDATA_FS9</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TXRESETDONE_SF</td><td>output</td><td>CELL[26].OUT_TMIN[18]</td></tr>

<tr><td>TXRESET_FS</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXSERPWRDN_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXSLVSYNCEN_FS</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TXSYNCEN2SLV_SF</td><td>output</td><td>CELL[26].OUT_TMIN[29]</td></tr>

<tr><td>TXSYNCFSMMASTER_FS</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TXSYSCKSEL_FS0</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXSYSCKSEL_FS1</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXUSRCLK2_FS</td><td>input</td><td>CELL[24].IMUX_CTRL[3]</td></tr>

<tr><td>TXUSRCLK_FS</td><td>input</td><td>CELL[24].IMUX_CTRL[2]</td></tr>

<tr><td>TXUSRRDY_FS</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_AXIS_TDATA_FS0</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_AXIS_TDATA_FS1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TDATA_FS10</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TX_AXIS_TDATA_FS11</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_AXIS_TDATA_FS12</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TDATA_FS13</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TDATA_FS14</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_AXIS_TDATA_FS15</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TX_AXIS_TDATA_FS16</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_AXIS_TDATA_FS17</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TX_AXIS_TDATA_FS18</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TDATA_FS19</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_AXIS_TDATA_FS2</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_AXIS_TDATA_FS20</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TDATA_FS21</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TDATA_FS22</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_AXIS_TDATA_FS23</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_AXIS_TDATA_FS24</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TDATA_FS25</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_AXIS_TDATA_FS26</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_AXIS_TDATA_FS27</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_AXIS_TDATA_FS28</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_AXIS_TDATA_FS29</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_AXIS_TDATA_FS3</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TDATA_FS30</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_AXIS_TDATA_FS31</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TDATA_FS32</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_AXIS_TDATA_FS33</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_AXIS_TDATA_FS34</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_AXIS_TDATA_FS35</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_AXIS_TDATA_FS36</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TDATA_FS37</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_AXIS_TDATA_FS38</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_AXIS_TDATA_FS39</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TDATA_FS4</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TDATA_FS40</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TDATA_FS41</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_AXIS_TDATA_FS42</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_AXIS_TDATA_FS43</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_AXIS_TDATA_FS44</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TDATA_FS45</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TDATA_FS46</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TX_AXIS_TDATA_FS47</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_AXIS_TDATA_FS48</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TDATA_FS49</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TDATA_FS5</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_AXIS_TDATA_FS50</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TX_AXIS_TDATA_FS51</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_AXIS_TDATA_FS52</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TDATA_FS53</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_AXIS_TDATA_FS54</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TDATA_FS55</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_AXIS_TDATA_FS56</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TDATA_FS57</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TDATA_FS58</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_AXIS_TDATA_FS59</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_AXIS_TDATA_FS6</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_AXIS_TDATA_FS60</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_AXIS_TDATA_FS61</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TDATA_FS62</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_AXIS_TDATA_FS63</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_AXIS_TDATA_FS7</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_AXIS_TDATA_FS8</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TDATA_FS9</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TERR_FS</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_AXIS_TLAST_FS0</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TLAST_FS1</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TLAST_FS2</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TLAST_FS3</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_AXIS_TLAST_FS4</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_AXIS_TLAST_FS5</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_AXIS_TLAST_FS6</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TLAST_FS7</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_AXIS_TPOISON_FS</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_AXIS_TPRE_FS0</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TPRE_FS1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TX_AXIS_TPRE_FS2</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_AXIS_TPRE_FS3</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TPRE_FS4</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TPRE_FS5</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TX_AXIS_TPRE_FS6</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_AXIS_TPRE_FS7</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TREADY_SF</td><td>output</td><td>CELL[24].OUT_TMIN[12]</td></tr>

<tr><td>TX_AXIS_TSOF_FS0</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_AXIS_TSOF_FS1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TTERM_FS0</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TTERM_FS1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_AXIS_TTERM_FS2</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_AXIS_TTERM_FS3</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TTERM_FS4</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TVALID_FS</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_GB_SEQ_START_SF</td><td>output</td><td>CELL[24].OUT_TMIN[13]</td></tr>

<tr><td>TX_GB_SEQ_SYNC_FS</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_PTP_SOP_POS_SF</td><td>output</td><td>CELL[24].OUT_TMIN[15]</td></tr>

<tr><td>TX_PTP_SOP_SF</td><td>output</td><td>CELL[24].OUT_TMIN[14]</td></tr>

<tr><td>TX_UNFOUT_SF</td><td>output</td><td>CELL[24].OUT_TMIN[16]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gtf_channel2"><a class="header" href="#bel-gtf_channel2">Bel GTF_CHANNEL[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel GTF_CHANNEL[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>AFECFOKEN_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>BSR_SERIAL_FS</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>CDRFRRESET_FS</td><td>input</td><td>CELL[38].IMUX_CTRL[0]</td></tr>

<tr><td>CDRHOLD_FS</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CDRLOCK_SF</td><td>output</td><td>CELL[36].OUT_TMIN[6]</td></tr>

<tr><td>CDROVREN_FS</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CDRPHRESET_FS</td><td>input</td><td>CELL[41].IMUX_CTRL[0]</td></tr>

<tr><td>CDRSTEPDIR_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CDRSTEPSQ_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CDRSTEPSX_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CFGRESET_FS</td><td>input</td><td>CELL[32].IMUX_CTRL[0]</td></tr>

<tr><td>CFOKDONE_SF</td><td>output</td><td>CELL[33].OUT_TMIN[6]</td></tr>

<tr><td>CFOKFORCEDONE_SF</td><td>output</td><td>CELL[33].OUT_TMIN[0]</td></tr>

<tr><td>CFOKFSTARTED_SF</td><td>output</td><td>CELL[34].OUT_TMIN[0]</td></tr>

<tr><td>CFOKRESET_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CFOKSTART_SF</td><td>output</td><td>CELL[34].OUT_TMIN[6]</td></tr>

<tr><td>CKOKDONE_SF</td><td>output</td><td>CELL[33].OUT_TMIN[17]</td></tr>

<tr><td>CKOKRESET_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>CKPINRSRVD0_FS</td><td>input</td><td>CELL[42].IMUX_CTRL[5]</td></tr>

<tr><td>CKPINRSRVD1_FS</td><td>input</td><td>CELL[42].IMUX_CTRL[4]</td></tr>

<tr><td>COREREFCLK_FS</td><td>input</td><td>CELL[31].IMUX_CTRL[5]</td></tr>

<tr><td>CPLFBLOSS_SF</td><td>output</td><td>CELL[35].OUT_TMIN[1]</td></tr>

<tr><td>CPLFREQLOCK_SF</td><td>output</td><td>CELL[31].OUT_TMIN[10]</td></tr>

<tr><td>CPLLDMONCLK_FS</td><td>input</td><td>CELL[33].IMUX_CTRL[5]</td></tr>

<tr><td>CPLLFREQLOCK_FS</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CPLLKDETEN_FS</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CPLPWRDN_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CPLREFLOSS_SF</td><td>output</td><td>CELL[33].OUT_TMIN[5]</td></tr>

<tr><td>CPLREFSELDYN_FS0</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CPLREFSELDYN_FS1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CPLREFSELDYN_FS2</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>CPLRESET_FS</td><td>input</td><td>CELL[33].IMUX_CTRL[0]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS0</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS1</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS2</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS3</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS4</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS5</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS6</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS7</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS8</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS0</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS1</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS3</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS4</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS5</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS6</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS7</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS8</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CTL_TX_RESEND_PAUSE_FS</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CTL_TX_SEND_IDLE_FS</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CTL_TX_SEND_LFI_FS</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CTL_TX_SEND_RFI_FS</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DADDR_FS0</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DADDR_FS1</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DADDR_FS2</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>DADDR_FS3</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DADDR_FS4</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DADDR_FS5</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DADDR_FS6</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DADDR_FS7</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DADDR_FS8</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DADDR_FS9</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>DCLK_FS</td><td>input</td><td>CELL[30].IMUX_CTRL[4]</td></tr>

<tr><td>DEN_FS</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DFECFOKCFNUM_FS0</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DFECFOKCFNUM_FS1</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>DFECFOKCFNUM_FS2</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DFECFOKCFNUM_FS3</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DFECFOKFEN_FS</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFECFOKFPULSE_FS</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DFECFOKHOLD_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DFECFOKOVREN_FS</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFEDOUTMODE_FS0</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DFEDOUTMODE_FS1</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>DFEDOUT_SF0</td><td>output</td><td>CELL[30].OUT_TMIN[26]</td></tr>

<tr><td>DFEDOUT_SF1</td><td>output</td><td>CELL[30].OUT_TMIN[24]</td></tr>

<tr><td>DFEDOUT_SF2</td><td>output</td><td>CELL[32].OUT_TMIN[26]</td></tr>

<tr><td>DFEDOUT_SF3</td><td>output</td><td>CELL[33].OUT_TMIN[26]</td></tr>

<tr><td>DFEDOUT_SF4</td><td>output</td><td>CELL[34].OUT_TMIN[26]</td></tr>

<tr><td>DFEDOUT_SF5</td><td>output</td><td>CELL[30].OUT_TMIN[6]</td></tr>

<tr><td>DFEDOUT_SF6</td><td>output</td><td>CELL[31].OUT_TMIN[6]</td></tr>

<tr><td>DFEDOUT_SF7</td><td>output</td><td>CELL[34].OUT_TMIN[7]</td></tr>

<tr><td>DFEGCHOLD_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DFEGCOVREN_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>DFEH10HOLD_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFEH10OVREN_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DFEH11HOLD_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFEH11OVREN_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DFEH12HOLD_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFEH12OVREN_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DFEH13HOLD_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFEH13OVREN_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>DFEH14HOLD_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DFEH14OVREN_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DFEH15HOLD_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DFEH15OVREN_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>DFEH2HOLD_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>DFEH2OVREN_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>DFEH3HOLD_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>DFEH3OVREN_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>DFEH4HOLD_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>DFEH4OVREN_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>DFEH5HOLD_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DFEH5OVREN_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>DFEH6HOLD_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DFEH6OVREN_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>DFEH7HOLD_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DFEH7OVREN_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>DFEH8HOLD_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFEH8OVREN_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DFEH9HOLD_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFEH9OVREN_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DFEKLHOLD_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DFEKLOVREN_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DFERESET_FS</td><td>input</td><td>CELL[37].IMUX_CTRL[0]</td></tr>

<tr><td>DFEUTHOLD_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DFEUTOVREN_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFEVPHOLD_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DFEVPOVREN_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFEYEN_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFE_KH_EXTHOLD_FS</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFE_KH_OVERWREN_FS</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DI_FS0</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>DI_FS1</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DI_FS10</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>DI_FS11</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DI_FS12</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DI_FS13</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>DI_FS14</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DI_FS15</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DI_FS2</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DI_FS3</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DI_FS4</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DI_FS5</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>DI_FS6</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DI_FS7</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DI_FS8</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DI_FS9</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>DMONCLK_FS</td><td>input</td><td>CELL[30].IMUX_CTRL[5]</td></tr>

<tr><td>DMONFIFORESET_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>DMONOUT_SF0</td><td>output</td><td>CELL[30].OUT_TMIN[27]</td></tr>

<tr><td>DMONOUT_SF1</td><td>output</td><td>CELL[30].OUT_TMIN[30]</td></tr>

<tr><td>DMONOUT_SF10</td><td>output</td><td>CELL[30].OUT_TMIN[15]</td></tr>

<tr><td>DMONOUT_SF11</td><td>output</td><td>CELL[30].OUT_TMIN[3]</td></tr>

<tr><td>DMONOUT_SF12</td><td>output</td><td>CELL[34].OUT_TMIN[12]</td></tr>

<tr><td>DMONOUT_SF13</td><td>output</td><td>CELL[33].OUT_TMIN[15]</td></tr>

<tr><td>DMONOUT_SF14</td><td>output</td><td>CELL[34].OUT_TMIN[15]</td></tr>

<tr><td>DMONOUT_SF15</td><td>output</td><td>CELL[30].OUT_TMIN[9]</td></tr>

<tr><td>DMONOUT_SF2</td><td>output</td><td>CELL[32].OUT_TMIN[27]</td></tr>

<tr><td>DMONOUT_SF3</td><td>output</td><td>CELL[33].OUT_TMIN[27]</td></tr>

<tr><td>DMONOUT_SF4</td><td>output</td><td>CELL[34].OUT_TMIN[27]</td></tr>

<tr><td>DMONOUT_SF5</td><td>output</td><td>CELL[30].OUT_TMIN[21]</td></tr>

<tr><td>DMONOUT_SF6</td><td>output</td><td>CELL[30].OUT_TMIN[12]</td></tr>

<tr><td>DMONOUT_SF7</td><td>output</td><td>CELL[35].OUT_TMIN[5]</td></tr>

<tr><td>DMONOUT_SF8</td><td>output</td><td>CELL[33].OUT_TMIN[21]</td></tr>

<tr><td>DMONOUT_SF9</td><td>output</td><td>CELL[34].OUT_TMIN[21]</td></tr>

<tr><td>DRDY_SF</td><td>output</td><td>CELL[33].OUT_TMIN[7]</td></tr>

<tr><td>DRPDO_SF0</td><td>output</td><td>CELL[30].OUT_TMIN[31]</td></tr>

<tr><td>DRPDO_SF1</td><td>output</td><td>CELL[31].OUT_TMIN[7]</td></tr>

<tr><td>DRPDO_SF10</td><td>output</td><td>CELL[30].OUT_TMIN[19]</td></tr>

<tr><td>DRPDO_SF11</td><td>output</td><td>CELL[30].OUT_TMIN[10]</td></tr>

<tr><td>DRPDO_SF12</td><td>output</td><td>CELL[35].OUT_TMIN[3]</td></tr>

<tr><td>DRPDO_SF13</td><td>output</td><td>CELL[33].OUT_TMIN[19]</td></tr>

<tr><td>DRPDO_SF14</td><td>output</td><td>CELL[34].OUT_TMIN[19]</td></tr>

<tr><td>DRPDO_SF15</td><td>output</td><td>CELL[30].OUT_TMIN[13]</td></tr>

<tr><td>DRPDO_SF2</td><td>output</td><td>CELL[32].OUT_TMIN[31]</td></tr>

<tr><td>DRPDO_SF3</td><td>output</td><td>CELL[33].OUT_TMIN[31]</td></tr>

<tr><td>DRPDO_SF4</td><td>output</td><td>CELL[34].OUT_TMIN[31]</td></tr>

<tr><td>DRPDO_SF5</td><td>output</td><td>CELL[30].OUT_TMIN[25]</td></tr>

<tr><td>DRPDO_SF6</td><td>output</td><td>CELL[30].OUT_TMIN[20]</td></tr>

<tr><td>DRPDO_SF7</td><td>output</td><td>CELL[32].OUT_TMIN[25]</td></tr>

<tr><td>DRPDO_SF8</td><td>output</td><td>CELL[33].OUT_TMIN[25]</td></tr>

<tr><td>DRPDO_SF9</td><td>output</td><td>CELL[34].OUT_TMIN[25]</td></tr>

<tr><td>DRST_FS</td><td>input</td><td>CELL[31].IMUX_CTRL[3]</td></tr>

<tr><td>DWE_FS</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>ENPPM_FS</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>EYESCANDATAERROR_SF</td><td>output</td><td>CELL[31].OUT_TMIN[1]</td></tr>

<tr><td>EYESCANTRIGGER_FS</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>FREQOS_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>GATERXELECIDLE_FS0</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>GATERXELECIDLE_FS1</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>GTPOWERGOOD_SF</td><td>output</td><td>CELL[34].OUT_TMIN[22]</td></tr>

<tr><td>GTRXRSTSEL_FS</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>GTRXRST_FS</td><td>input</td><td>CELL[39].IMUX_CTRL[0]</td></tr>

<tr><td>GTTXRSTSEL_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>GTTXRST_FS</td><td>input</td><td>CELL[34].IMUX_CTRL[0]</td></tr>

<tr><td>INCPCTRL_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>ISCANRESET_FS</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>LOOPBACK_FS0</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>LOOPBACK_FS1</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>LOOPBACK_FS2</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>LPMGCHOLD_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>LPMGCOVREN_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>LPMKHHOLD_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>LPMKHOVREN_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>LPMKLHOLD_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>LPMKLOVREN_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>LPMOSHOLD_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>LPMOSOVREN_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>MGTREFCLKFA_SF</td><td>output</td><td>CELL[30].OUT_TMIN[28]</td></tr>

<tr><td>OSHOLD_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>OSOVREN_FS</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>PCS_RSVD_IN_FS0</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS10</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS11</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS12</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS13</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS14</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS15</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS3</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS4</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS5</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS6</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS7</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_IN_FS8</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PCS_RSVD_IN_FS9</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PCS_RSVD_OUT_SF0</td><td>output</td><td>CELL[35].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF1</td><td>output</td><td>CELL[36].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF10</td><td>output</td><td>CELL[37].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF11</td><td>output</td><td>CELL[38].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF12</td><td>output</td><td>CELL[39].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF13</td><td>output</td><td>CELL[40].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF14</td><td>output</td><td>CELL[41].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF15</td><td>output</td><td>CELL[42].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF2</td><td>output</td><td>CELL[37].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF3</td><td>output</td><td>CELL[38].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF4</td><td>output</td><td>CELL[39].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF5</td><td>output</td><td>CELL[40].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF6</td><td>output</td><td>CELL[41].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF7</td><td>output</td><td>CELL[42].OUT_TMIN[22]</td></tr>

<tr><td>PCS_RSVD_OUT_SF8</td><td>output</td><td>CELL[35].OUT_TMIN[20]</td></tr>

<tr><td>PCS_RSVD_OUT_SF9</td><td>output</td><td>CELL[36].OUT_TMIN[20]</td></tr>

<tr><td>PINRSRVDAS_SF0</td><td>output</td><td>CELL[31].OUT_TMIN[9]</td></tr>

<tr><td>PINRSRVDAS_SF1</td><td>output</td><td>CELL[35].OUT_TMIN[9]</td></tr>

<tr><td>PINRSRVDAS_SF10</td><td>output</td><td>CELL[30].OUT_TMIN[16]</td></tr>

<tr><td>PINRSRVDAS_SF11</td><td>output</td><td>CELL[35].OUT_TMIN[7]</td></tr>

<tr><td>PINRSRVDAS_SF12</td><td>output</td><td>CELL[33].OUT_TMIN[1]</td></tr>

<tr><td>PINRSRVDAS_SF13</td><td>output</td><td>CELL[34].OUT_TMIN[16]</td></tr>

<tr><td>PINRSRVDAS_SF14</td><td>output</td><td>CELL[34].OUT_TMIN[1]</td></tr>

<tr><td>PINRSRVDAS_SF15</td><td>output</td><td>CELL[34].OUT_TMIN[28]</td></tr>

<tr><td>PINRSRVDAS_SF2</td><td>output</td><td>CELL[33].OUT_TMIN[9]</td></tr>

<tr><td>PINRSRVDAS_SF3</td><td>output</td><td>CELL[34].OUT_TMIN[9]</td></tr>

<tr><td>PINRSRVDAS_SF4</td><td>output</td><td>CELL[31].OUT_TMIN[5]</td></tr>

<tr><td>PINRSRVDAS_SF5</td><td>output</td><td>CELL[32].OUT_TMIN[30]</td></tr>

<tr><td>PINRSRVDAS_SF6</td><td>output</td><td>CELL[33].OUT_TMIN[30]</td></tr>

<tr><td>PINRSRVDAS_SF7</td><td>output</td><td>CELL[34].OUT_TMIN[30]</td></tr>

<tr><td>PINRSRVDAS_SF8</td><td>output</td><td>CELL[30].OUT_TMIN[22]</td></tr>

<tr><td>PINRSRVDAS_SF9</td><td>output</td><td>CELL[30].OUT_TMIN[5]</td></tr>

<tr><td>PINRSRVD_FS0</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS10</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS11</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS12</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS13</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS14</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS15</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS3</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS4</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS5</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS6</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS7</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PINRSRVD_FS8</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PINRSRVD_FS9</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PMASCANCLK0_FS</td><td>input</td><td>CELL[40].IMUX_CTRL[5]</td></tr>

<tr><td>PMASCANCLK1_FS</td><td>input</td><td>CELL[40].IMUX_CTRL[4]</td></tr>

<tr><td>PMASCANCLK2_FS</td><td>input</td><td>CELL[34].IMUX_CTRL[5]</td></tr>

<tr><td>PMASCANCLK3_FS</td><td>input</td><td>CELL[34].IMUX_CTRL[4]</td></tr>

<tr><td>PMASCANCLK4_FS</td><td>input</td><td>CELL[32].IMUX_CTRL[5]</td></tr>

<tr><td>PMASCANCLK5_FS</td><td>input</td><td>CELL[32].IMUX_CTRL[6]</td></tr>

<tr><td>PMASCANCLK6_FS</td><td>input</td><td>CELL[36].IMUX_CTRL[2]</td></tr>

<tr><td>PMASCANCLK7_FS</td><td>input</td><td>CELL[36].IMUX_CTRL[3]</td></tr>

<tr><td>PMASCANCLK8_FS</td><td>input</td><td>CELL[38].IMUX_CTRL[2]</td></tr>

<tr><td>PMASCANENB_FS</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PMASCANIN_FS0</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PMASCANIN_FS1</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PMASCANIN_FS10</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>PMASCANIN_FS11</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>PMASCANIN_FS12</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>PMASCANIN_FS13</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>PMASCANIN_FS14</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PMASCANIN_FS15</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PMASCANIN_FS16</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>PMASCANIN_FS17</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>PMASCANIN_FS2</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PMASCANIN_FS3</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PMASCANIN_FS4</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PMASCANIN_FS5</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>PMASCANIN_FS6</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>PMASCANIN_FS7</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>PMASCANIN_FS8</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>PMASCANIN_FS9</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>PMASCANMODEB_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>PMASCANOUT_SF0</td><td>output</td><td>CELL[30].OUT_TMIN[29]</td></tr>

<tr><td>PMASCANOUT_SF1</td><td>output</td><td>CELL[31].OUT_TMIN[3]</td></tr>

<tr><td>PMASCANOUT_SF10</td><td>output</td><td>CELL[34].OUT_TMIN[11]</td></tr>

<tr><td>PMASCANOUT_SF11</td><td>output</td><td>CELL[33].OUT_TMIN[14]</td></tr>

<tr><td>PMASCANOUT_SF12</td><td>output</td><td>CELL[35].OUT_TMIN[0]</td></tr>

<tr><td>PMASCANOUT_SF13</td><td>output</td><td>CELL[37].OUT_TMIN[10]</td></tr>

<tr><td>PMASCANOUT_SF14</td><td>output</td><td>CELL[38].OUT_TMIN[10]</td></tr>

<tr><td>PMASCANOUT_SF15</td><td>output</td><td>CELL[39].OUT_TMIN[10]</td></tr>

<tr><td>PMASCANOUT_SF16</td><td>output</td><td>CELL[40].OUT_TMIN[10]</td></tr>

<tr><td>PMASCANOUT_SF17</td><td>output</td><td>CELL[41].OUT_TMIN[10]</td></tr>

<tr><td>PMASCANOUT_SF2</td><td>output</td><td>CELL[32].OUT_TMIN[29]</td></tr>

<tr><td>PMASCANOUT_SF3</td><td>output</td><td>CELL[33].OUT_TMIN[29]</td></tr>

<tr><td>PMASCANOUT_SF4</td><td>output</td><td>CELL[34].OUT_TMIN[29]</td></tr>

<tr><td>PMASCANOUT_SF5</td><td>output</td><td>CELL[30].OUT_TMIN[17]</td></tr>

<tr><td>PMASCANOUT_SF6</td><td>output</td><td>CELL[30].OUT_TMIN[7]</td></tr>

<tr><td>PMASCANOUT_SF7</td><td>output</td><td>CELL[34].OUT_TMIN[14]</td></tr>

<tr><td>PMASCANOUT_SF8</td><td>output</td><td>CELL[30].OUT_TMIN[14]</td></tr>

<tr><td>PMASCANOUT_SF9</td><td>output</td><td>CELL[30].OUT_TMIN[1]</td></tr>

<tr><td>PMASCANRSTEN_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>PRBSCNTRST_FS</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>QPLLFREQLOCK0_FS</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>QPLLFREQLOCK1_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>RCODAPWDN_FS</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RCODARESET_FS</td><td>input</td><td>CELL[39].IMUX_CTRL[7]</td></tr>

<tr><td>RDASOFTRSTDONE_SF</td><td>output</td><td>CELL[35].OUT_TMIN[6]</td></tr>

<tr><td>RESETOVRD_FS</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>RESET_EXCEPTION_SF</td><td>output</td><td>CELL[34].OUT_TMIN[18]</td></tr>

<tr><td>RXCDRPHDONE_SF</td><td>output</td><td>CELL[33].OUT_TMIN[20]</td></tr>

<tr><td>RXCKCALSTART_FS0</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RXCKCALSTART_FS1</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>RXCKCALSTART_FS2</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RXCKCALSTART_FS3</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RXCKCALSTART_FS4</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RXCKCALSTART_FS5</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>RXCKCALSTART_FS6</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RXCOALGNEN_FS</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RXCOPHDONE_SF</td><td>output</td><td>CELL[34].OUT_TMIN[8]</td></tr>

<tr><td>RXCOSETPHS_FS</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RXDAALGNEN_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>RXDABYPASS_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RXDAOVREN_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>RXDASOFTRESET_FS</td><td>input</td><td>CELL[41].IMUX_CTRL[7]</td></tr>

<tr><td>RXELECIDLE_SF</td><td>output</td><td>CELL[35].OUT_TMIN[2]</td></tr>

<tr><td>RXLINKSYNCDONE_SF</td><td>output</td><td>CELL[34].OUT_TMIN[13]</td></tr>

<tr><td>RXLPMEN_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>RXMSTRSETPHDONE_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RXOUTCKCTL_FS0</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RXOUTCKCTL_FS1</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RXOUTCKCTL_FS2</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>RXPHALIGNERR_SF</td><td>output</td><td>CELL[33].OUT_TMIN[24]</td></tr>

<tr><td>RXPLLCKSEL_FS0</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXPLLCKSEL_FS1</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXPMARESETDONE_SF</td><td>output</td><td>CELL[34].OUT_TMIN[2]</td></tr>

<tr><td>RXPMARESET_FS</td><td>input</td><td>CELL[38].IMUX_CTRL[7]</td></tr>

<tr><td>RXPOLARITY_FS</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RXPRBSERR_SF</td><td>output</td><td>CELL[42].OUT_TMIN[8]</td></tr>

<tr><td>RXPRBSLOCKED_SF</td><td>output</td><td>CELL[35].OUT_TMIN[8]</td></tr>

<tr><td>RXPRBSPTN_FS0</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>RXPRBSPTN_FS1</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>RXPRBSPTN_FS2</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RXPRBSPTN_FS3</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RXPRGDIVRSTDONE_SF</td><td>output</td><td>CELL[34].OUT_TMIN[20]</td></tr>

<tr><td>RXPROGDIVRESET_FS</td><td>input</td><td>CELL[40].IMUX_CTRL[7]</td></tr>

<tr><td>RXPWRDN_FS0</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXPWRDN_FS1</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXRAWDATA_SF0</td><td>output</td><td>CELL[31].OUT_TMIN[11]</td></tr>

<tr><td>RXRAWDATA_SF1</td><td>output</td><td>CELL[31].OUT_TMIN[14]</td></tr>

<tr><td>RXRAWDATA_SF10</td><td>output</td><td>CELL[31].OUT_TMIN[23]</td></tr>

<tr><td>RXRAWDATA_SF11</td><td>output</td><td>CELL[31].OUT_TMIN[24]</td></tr>

<tr><td>RXRAWDATA_SF12</td><td>output</td><td>CELL[31].OUT_TMIN[25]</td></tr>

<tr><td>RXRAWDATA_SF13</td><td>output</td><td>CELL[31].OUT_TMIN[26]</td></tr>

<tr><td>RXRAWDATA_SF14</td><td>output</td><td>CELL[31].OUT_TMIN[27]</td></tr>

<tr><td>RXRAWDATA_SF15</td><td>output</td><td>CELL[31].OUT_TMIN[28]</td></tr>

<tr><td>RXRAWDATA_SF16</td><td>output</td><td>CELL[31].OUT_TMIN[29]</td></tr>

<tr><td>RXRAWDATA_SF17</td><td>output</td><td>CELL[31].OUT_TMIN[30]</td></tr>

<tr><td>RXRAWDATA_SF18</td><td>output</td><td>CELL[31].OUT_TMIN[31]</td></tr>

<tr><td>RXRAWDATA_SF19</td><td>output</td><td>CELL[32].OUT_TMIN[0]</td></tr>

<tr><td>RXRAWDATA_SF2</td><td>output</td><td>CELL[31].OUT_TMIN[15]</td></tr>

<tr><td>RXRAWDATA_SF20</td><td>output</td><td>CELL[32].OUT_TMIN[1]</td></tr>

<tr><td>RXRAWDATA_SF21</td><td>output</td><td>CELL[32].OUT_TMIN[2]</td></tr>

<tr><td>RXRAWDATA_SF22</td><td>output</td><td>CELL[32].OUT_TMIN[3]</td></tr>

<tr><td>RXRAWDATA_SF23</td><td>output</td><td>CELL[32].OUT_TMIN[4]</td></tr>

<tr><td>RXRAWDATA_SF24</td><td>output</td><td>CELL[32].OUT_TMIN[5]</td></tr>

<tr><td>RXRAWDATA_SF25</td><td>output</td><td>CELL[32].OUT_TMIN[7]</td></tr>

<tr><td>RXRAWDATA_SF26</td><td>output</td><td>CELL[32].OUT_TMIN[8]</td></tr>

<tr><td>RXRAWDATA_SF27</td><td>output</td><td>CELL[32].OUT_TMIN[9]</td></tr>

<tr><td>RXRAWDATA_SF28</td><td>output</td><td>CELL[32].OUT_TMIN[10]</td></tr>

<tr><td>RXRAWDATA_SF29</td><td>output</td><td>CELL[32].OUT_TMIN[12]</td></tr>

<tr><td>RXRAWDATA_SF3</td><td>output</td><td>CELL[31].OUT_TMIN[16]</td></tr>

<tr><td>RXRAWDATA_SF30</td><td>output</td><td>CELL[32].OUT_TMIN[13]</td></tr>

<tr><td>RXRAWDATA_SF31</td><td>output</td><td>CELL[32].OUT_TMIN[14]</td></tr>

<tr><td>RXRAWDATA_SF32</td><td>output</td><td>CELL[32].OUT_TMIN[15]</td></tr>

<tr><td>RXRAWDATA_SF33</td><td>output</td><td>CELL[32].OUT_TMIN[16]</td></tr>

<tr><td>RXRAWDATA_SF34</td><td>output</td><td>CELL[32].OUT_TMIN[17]</td></tr>

<tr><td>RXRAWDATA_SF35</td><td>output</td><td>CELL[32].OUT_TMIN[18]</td></tr>

<tr><td>RXRAWDATA_SF36</td><td>output</td><td>CELL[32].OUT_TMIN[19]</td></tr>

<tr><td>RXRAWDATA_SF37</td><td>output</td><td>CELL[32].OUT_TMIN[20]</td></tr>

<tr><td>RXRAWDATA_SF38</td><td>output</td><td>CELL[32].OUT_TMIN[21]</td></tr>

<tr><td>RXRAWDATA_SF39</td><td>output</td><td>CELL[32].OUT_TMIN[22]</td></tr>

<tr><td>RXRAWDATA_SF4</td><td>output</td><td>CELL[31].OUT_TMIN[17]</td></tr>

<tr><td>RXRAWDATA_SF5</td><td>output</td><td>CELL[31].OUT_TMIN[18]</td></tr>

<tr><td>RXRAWDATA_SF6</td><td>output</td><td>CELL[31].OUT_TMIN[19]</td></tr>

<tr><td>RXRAWDATA_SF7</td><td>output</td><td>CELL[31].OUT_TMIN[20]</td></tr>

<tr><td>RXRAWDATA_SF8</td><td>output</td><td>CELL[31].OUT_TMIN[21]</td></tr>

<tr><td>RXRAWDATA_SF9</td><td>output</td><td>CELL[31].OUT_TMIN[22]</td></tr>

<tr><td>RXRECCLKPCS_SF</td><td>output</td><td>CELL[37].OUT_TMIN[8]</td></tr>

<tr><td>RXRECCLK_SF</td><td>output</td><td>CELL[36].OUT_TMIN[8]</td></tr>

<tr><td>RXRESETDONE_SF</td><td>output</td><td>CELL[42].OUT_TMIN[10]</td></tr>

<tr><td>RXRESET_FS</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RXSLIPDONE_SF</td><td>output</td><td>CELL[34].OUT_TMIN[10]</td></tr>

<tr><td>RXSLIPOUTCLKRDY_SF</td><td>output</td><td>CELL[34].OUT_TMIN[5]</td></tr>

<tr><td>RXSLIPOUTCLK_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RXSLIPPMARDY_SF</td><td>output</td><td>CELL[34].OUT_TMIN[3]</td></tr>

<tr><td>RXSLIPPMA_FS</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RXSLVSYNCEN_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>RXSYNCEN2SLV_SF</td><td>output</td><td>CELL[34].OUT_TMIN[4]</td></tr>

<tr><td>RXSYNCFSMMASTER_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RXSYSCKSEL_FS0</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RXSYSCKSEL_FS1</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>RXTERMINATION_FS</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RXUSRCLK2_FS</td><td>input</td><td>CELL[39].IMUX_CTRL[4]</td></tr>

<tr><td>RXUSRCLK_FS</td><td>input</td><td>CELL[39].IMUX_CTRL[5]</td></tr>

<tr><td>RXUSRRDY_FS</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RX_AXIS_TDATA_SF0</td><td>output</td><td>CELL[38].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF1</td><td>output</td><td>CELL[38].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF10</td><td>output</td><td>CELL[38].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TDATA_SF11</td><td>output</td><td>CELL[38].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TDATA_SF12</td><td>output</td><td>CELL[38].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TDATA_SF13</td><td>output</td><td>CELL[38].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TDATA_SF14</td><td>output</td><td>CELL[38].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TDATA_SF15</td><td>output</td><td>CELL[39].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TDATA_SF16</td><td>output</td><td>CELL[39].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TDATA_SF17</td><td>output</td><td>CELL[39].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TDATA_SF18</td><td>output</td><td>CELL[39].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TDATA_SF19</td><td>output</td><td>CELL[39].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TDATA_SF2</td><td>output</td><td>CELL[38].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TDATA_SF20</td><td>output</td><td>CELL[39].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TDATA_SF21</td><td>output</td><td>CELL[39].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TDATA_SF22</td><td>output</td><td>CELL[39].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TDATA_SF23</td><td>output</td><td>CELL[39].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TDATA_SF24</td><td>output</td><td>CELL[39].OUT_TMIN[9]</td></tr>

<tr><td>RX_AXIS_TDATA_SF25</td><td>output</td><td>CELL[39].OUT_TMIN[11]</td></tr>

<tr><td>RX_AXIS_TDATA_SF26</td><td>output</td><td>CELL[39].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TDATA_SF27</td><td>output</td><td>CELL[39].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TDATA_SF28</td><td>output</td><td>CELL[39].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TDATA_SF29</td><td>output</td><td>CELL[39].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF3</td><td>output</td><td>CELL[38].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TDATA_SF30</td><td>output</td><td>CELL[39].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF31</td><td>output</td><td>CELL[39].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TDATA_SF32</td><td>output</td><td>CELL[39].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TDATA_SF33</td><td>output</td><td>CELL[39].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TDATA_SF34</td><td>output</td><td>CELL[39].OUT_TMIN[21]</td></tr>

<tr><td>RX_AXIS_TDATA_SF35</td><td>output</td><td>CELL[39].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TDATA_SF36</td><td>output</td><td>CELL[39].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TDATA_SF37</td><td>output</td><td>CELL[39].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TDATA_SF38</td><td>output</td><td>CELL[39].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TDATA_SF39</td><td>output</td><td>CELL[39].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TDATA_SF4</td><td>output</td><td>CELL[38].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TDATA_SF40</td><td>output</td><td>CELL[39].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TDATA_SF41</td><td>output</td><td>CELL[39].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TDATA_SF42</td><td>output</td><td>CELL[39].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TDATA_SF43</td><td>output</td><td>CELL[39].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TDATA_SF44</td><td>output</td><td>CELL[40].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TDATA_SF45</td><td>output</td><td>CELL[40].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TDATA_SF46</td><td>output</td><td>CELL[40].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TDATA_SF47</td><td>output</td><td>CELL[40].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TDATA_SF48</td><td>output</td><td>CELL[40].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TDATA_SF49</td><td>output</td><td>CELL[40].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TDATA_SF5</td><td>output</td><td>CELL[38].OUT_TMIN[21]</td></tr>

<tr><td>RX_AXIS_TDATA_SF50</td><td>output</td><td>CELL[40].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TDATA_SF51</td><td>output</td><td>CELL[40].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TDATA_SF52</td><td>output</td><td>CELL[40].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TDATA_SF53</td><td>output</td><td>CELL[40].OUT_TMIN[9]</td></tr>

<tr><td>RX_AXIS_TDATA_SF54</td><td>output</td><td>CELL[40].OUT_TMIN[11]</td></tr>

<tr><td>RX_AXIS_TDATA_SF55</td><td>output</td><td>CELL[40].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TDATA_SF56</td><td>output</td><td>CELL[40].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TDATA_SF57</td><td>output</td><td>CELL[40].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TDATA_SF58</td><td>output</td><td>CELL[40].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF59</td><td>output</td><td>CELL[40].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF6</td><td>output</td><td>CELL[38].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TDATA_SF60</td><td>output</td><td>CELL[40].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TDATA_SF61</td><td>output</td><td>CELL[40].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TDATA_SF62</td><td>output</td><td>CELL[40].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TDATA_SF63</td><td>output</td><td>CELL[40].OUT_TMIN[21]</td></tr>

<tr><td>RX_AXIS_TDATA_SF7</td><td>output</td><td>CELL[38].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TDATA_SF8</td><td>output</td><td>CELL[38].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TDATA_SF9</td><td>output</td><td>CELL[38].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TERR_SF</td><td>output</td><td>CELL[38].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TLAST_SF0</td><td>output</td><td>CELL[38].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TLAST_SF1</td><td>output</td><td>CELL[38].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TLAST_SF2</td><td>output</td><td>CELL[38].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TLAST_SF3</td><td>output</td><td>CELL[38].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TLAST_SF4</td><td>output</td><td>CELL[38].OUT_TMIN[9]</td></tr>

<tr><td>RX_AXIS_TLAST_SF5</td><td>output</td><td>CELL[38].OUT_TMIN[11]</td></tr>

<tr><td>RX_AXIS_TLAST_SF6</td><td>output</td><td>CELL[38].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TLAST_SF7</td><td>output</td><td>CELL[38].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TPRE_SF0</td><td>output</td><td>CELL[37].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TPRE_SF1</td><td>output</td><td>CELL[37].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TPRE_SF2</td><td>output</td><td>CELL[37].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TPRE_SF3</td><td>output</td><td>CELL[38].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TPRE_SF4</td><td>output</td><td>CELL[38].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TPRE_SF5</td><td>output</td><td>CELL[38].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TPRE_SF6</td><td>output</td><td>CELL[38].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TPRE_SF7</td><td>output</td><td>CELL[38].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TSOF_SF0</td><td>output</td><td>CELL[37].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TSOF_SF1</td><td>output</td><td>CELL[37].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TTERM_SF0</td><td>output</td><td>CELL[37].OUT_TMIN[21]</td></tr>

<tr><td>RX_AXIS_TTERM_SF1</td><td>output</td><td>CELL[37].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TTERM_SF2</td><td>output</td><td>CELL[37].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TTERM_SF3</td><td>output</td><td>CELL[37].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TTERM_SF4</td><td>output</td><td>CELL[37].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TVALID_SF</td><td>output</td><td>CELL[37].OUT_TMIN[19]</td></tr>

<tr><td>RX_BITSLIP_SF</td><td>output</td><td>CELL[37].OUT_TMIN[18]</td></tr>

<tr><td>RX_GB_SEQ_START_SF</td><td>output</td><td>CELL[37].OUT_TMIN[17]</td></tr>

<tr><td>RX_PTP_SOP_POS_SF</td><td>output</td><td>CELL[37].OUT_TMIN[15]</td></tr>

<tr><td>RX_PTP_SOP_SF</td><td>output</td><td>CELL[37].OUT_TMIN[16]</td></tr>

<tr><td>SCANCLK_FS</td><td>input</td><td>CELL[37].IMUX_CTRL[5]</td></tr>

<tr><td>SCANENB_FS</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>SCANIN_FS0</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>SCANIN_FS1</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>SCANIN_FS10</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>SCANIN_FS11</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>SCANIN_FS12</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>SCANIN_FS13</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SCANIN_FS14</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>SCANIN_FS15</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>SCANIN_FS16</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SCANIN_FS17</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SCANIN_FS18</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>SCANIN_FS2</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>SCANIN_FS3</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>SCANIN_FS4</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>SCANIN_FS5</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>SCANIN_FS6</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>SCANIN_FS7</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>SCANIN_FS8</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>SCANIN_FS9</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>SCANMODEB_FS</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>SCANOUT_SF0</td><td>output</td><td>CELL[30].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF1</td><td>output</td><td>CELL[30].OUT_TMIN[18]</td></tr>

<tr><td>SCANOUT_SF10</td><td>output</td><td>CELL[33].OUT_TMIN[3]</td></tr>

<tr><td>SCANOUT_SF11</td><td>output</td><td>CELL[30].OUT_TMIN[4]</td></tr>

<tr><td>SCANOUT_SF12</td><td>output</td><td>CELL[31].OUT_TMIN[4]</td></tr>

<tr><td>SCANOUT_SF13</td><td>output</td><td>CELL[33].OUT_TMIN[4]</td></tr>

<tr><td>SCANOUT_SF14</td><td>output</td><td>CELL[30].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF15</td><td>output</td><td>CELL[31].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF16</td><td>output</td><td>CELL[33].OUT_TMIN[22]</td></tr>

<tr><td>SCANOUT_SF17</td><td>output</td><td>CELL[33].OUT_TMIN[10]</td></tr>

<tr><td>SCANOUT_SF18</td><td>output</td><td>CELL[33].OUT_TMIN[12]</td></tr>

<tr><td>SCANOUT_SF2</td><td>output</td><td>CELL[32].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF3</td><td>output</td><td>CELL[33].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF4</td><td>output</td><td>CELL[34].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF5</td><td>output</td><td>CELL[30].OUT_TMIN[11]</td></tr>

<tr><td>SCANOUT_SF6</td><td>output</td><td>CELL[30].OUT_TMIN[0]</td></tr>

<tr><td>SCANOUT_SF7</td><td>output</td><td>CELL[31].OUT_TMIN[0]</td></tr>

<tr><td>SCANOUT_SF8</td><td>output</td><td>CELL[30].OUT_TMIN[2]</td></tr>

<tr><td>SCANOUT_SF9</td><td>output</td><td>CELL[31].OUT_TMIN[2]</td></tr>

<tr><td>SCANRSTB_FS</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>SCANRSTEN_FS</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>STAT_RX_BAD_CODE_SF</td><td>output</td><td>CELL[37].OUT_TMIN[14]</td></tr>

<tr><td>STAT_RX_BAD_FCS_SF</td><td>output</td><td>CELL[42].OUT_TMIN[6]</td></tr>

<tr><td>STAT_RX_BAD_PREAMBLE_SF</td><td>output</td><td>CELL[37].OUT_TMIN[12]</td></tr>

<tr><td>STAT_RX_BAD_SFD_SF</td><td>output</td><td>CELL[37].OUT_TMIN[13]</td></tr>

<tr><td>STAT_RX_BLOCK_LOCK_SF</td><td>output</td><td>CELL[37].OUT_TMIN[11]</td></tr>

<tr><td>STAT_RX_BROADCAST_SF</td><td>output</td><td>CELL[37].OUT_TMIN[9]</td></tr>

<tr><td>STAT_RX_BYTES_SF0</td><td>output</td><td>CELL[37].OUT_TMIN[4]</td></tr>

<tr><td>STAT_RX_BYTES_SF1</td><td>output</td><td>CELL[37].OUT_TMIN[5]</td></tr>

<tr><td>STAT_RX_BYTES_SF2</td><td>output</td><td>CELL[37].OUT_TMIN[6]</td></tr>

<tr><td>STAT_RX_BYTES_SF3</td><td>output</td><td>CELL[37].OUT_TMIN[7]</td></tr>

<tr><td>STAT_RX_FCS_ERR_SF</td><td>output</td><td>CELL[37].OUT_TMIN[3]</td></tr>

<tr><td>STAT_RX_FRAMING_ERR_SF</td><td>output</td><td>CELL[37].OUT_TMIN[2]</td></tr>

<tr><td>STAT_RX_GOT_SIGNAL_OS_SF</td><td>output</td><td>CELL[37].OUT_TMIN[1]</td></tr>

<tr><td>STAT_RX_HI_BER_SF</td><td>output</td><td>CELL[37].OUT_TMIN[0]</td></tr>

<tr><td>STAT_RX_INRANGEERR_SF</td><td>output</td><td>CELL[42].OUT_TMIN[2]</td></tr>

<tr><td>STAT_RX_INTERNAL_LOCAL_FAULT_SF</td><td>output</td><td>CELL[42].OUT_TMIN[7]</td></tr>

<tr><td>STAT_RX_LOCAL_FAULT_SF</td><td>output</td><td>CELL[42].OUT_TMIN[1]</td></tr>

<tr><td>STAT_RX_MULTICAST_SF</td><td>output</td><td>CELL[42].OUT_TMIN[0]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF0</td><td>output</td><td>CELL[41].OUT_TMIN[23]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF1</td><td>output</td><td>CELL[41].OUT_TMIN[24]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF2</td><td>output</td><td>CELL[41].OUT_TMIN[25]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF3</td><td>output</td><td>CELL[41].OUT_TMIN[26]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF4</td><td>output</td><td>CELL[41].OUT_TMIN[27]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF5</td><td>output</td><td>CELL[41].OUT_TMIN[28]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF6</td><td>output</td><td>CELL[41].OUT_TMIN[29]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF7</td><td>output</td><td>CELL[41].OUT_TMIN[30]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF8</td><td>output</td><td>CELL[41].OUT_TMIN[31]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF0</td><td>output</td><td>CELL[41].OUT_TMIN[11]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF1</td><td>output</td><td>CELL[41].OUT_TMIN[13]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF2</td><td>output</td><td>CELL[41].OUT_TMIN[14]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF3</td><td>output</td><td>CELL[41].OUT_TMIN[15]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF4</td><td>output</td><td>CELL[41].OUT_TMIN[16]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF5</td><td>output</td><td>CELL[41].OUT_TMIN[17]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF6</td><td>output</td><td>CELL[41].OUT_TMIN[18]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF7</td><td>output</td><td>CELL[41].OUT_TMIN[19]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF8</td><td>output</td><td>CELL[41].OUT_TMIN[21]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF0</td><td>output</td><td>CELL[41].OUT_TMIN[1]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF1</td><td>output</td><td>CELL[41].OUT_TMIN[2]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF2</td><td>output</td><td>CELL[41].OUT_TMIN[3]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF3</td><td>output</td><td>CELL[41].OUT_TMIN[4]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF4</td><td>output</td><td>CELL[41].OUT_TMIN[5]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF5</td><td>output</td><td>CELL[41].OUT_TMIN[6]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF6</td><td>output</td><td>CELL[41].OUT_TMIN[7]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF7</td><td>output</td><td>CELL[41].OUT_TMIN[8]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF8</td><td>output</td><td>CELL[41].OUT_TMIN[9]</td></tr>

<tr><td>STAT_RX_PKT_ERR_SF</td><td>output</td><td>CELL[40].OUT_TMIN[31]</td></tr>

<tr><td>STAT_RX_PKT_SF</td><td>output</td><td>CELL[41].OUT_TMIN[0]</td></tr>

<tr><td>STAT_RX_RECEIVED_LOCAL_FAULT_SF</td><td>output</td><td>CELL[40].OUT_TMIN[30]</td></tr>

<tr><td>STAT_RX_REMOTE_FAULT_SF</td><td>output</td><td>CELL[40].OUT_TMIN[29]</td></tr>

<tr><td>STAT_RX_STATUS_SF</td><td>output</td><td>CELL[40].OUT_TMIN[28]</td></tr>

<tr><td>STAT_RX_STOMPED_FCS_SF</td><td>output</td><td>CELL[42].OUT_TMIN[5]</td></tr>

<tr><td>STAT_RX_TEST_PATTERN_MISMATCH_SF</td><td>output</td><td>CELL[40].OUT_TMIN[27]</td></tr>

<tr><td>STAT_RX_TRUNCATED_SF</td><td>output</td><td>CELL[40].OUT_TMIN[26]</td></tr>

<tr><td>STAT_RX_UNICAST_SF</td><td>output</td><td>CELL[40].OUT_TMIN[25]</td></tr>

<tr><td>STAT_RX_VALID_CTRL_CODE_SF</td><td>output</td><td>CELL[40].OUT_TMIN[24]</td></tr>

<tr><td>STAT_RX_VLAN_SF</td><td>output</td><td>CELL[40].OUT_TMIN[23]</td></tr>

<tr><td>STAT_TX_BAD_FCS_SF</td><td>output</td><td>CELL[36].OUT_TMIN[11]</td></tr>

<tr><td>STAT_TX_BROADCAST_SF</td><td>output</td><td>CELL[36].OUT_TMIN[13]</td></tr>

<tr><td>STAT_TX_BYTES_SF0</td><td>output</td><td>CELL[36].OUT_TMIN[2]</td></tr>

<tr><td>STAT_TX_BYTES_SF1</td><td>output</td><td>CELL[36].OUT_TMIN[3]</td></tr>

<tr><td>STAT_TX_BYTES_SF2</td><td>output</td><td>CELL[36].OUT_TMIN[4]</td></tr>

<tr><td>STAT_TX_BYTES_SF3</td><td>output</td><td>CELL[36].OUT_TMIN[5]</td></tr>

<tr><td>STAT_TX_FCS_ERR_SF</td><td>output</td><td>CELL[36].OUT_TMIN[1]</td></tr>

<tr><td>STAT_TX_MULTICAST_SF</td><td>output</td><td>CELL[36].OUT_TMIN[14]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF0</td><td>output</td><td>CELL[35].OUT_TMIN[24]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF1</td><td>output</td><td>CELL[35].OUT_TMIN[25]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF2</td><td>output</td><td>CELL[35].OUT_TMIN[26]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF3</td><td>output</td><td>CELL[35].OUT_TMIN[27]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF4</td><td>output</td><td>CELL[35].OUT_TMIN[28]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF5</td><td>output</td><td>CELL[35].OUT_TMIN[29]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF6</td><td>output</td><td>CELL[35].OUT_TMIN[30]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF7</td><td>output</td><td>CELL[35].OUT_TMIN[31]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF8</td><td>output</td><td>CELL[36].OUT_TMIN[0]</td></tr>

<tr><td>STAT_TX_PKT_ERR_SF</td><td>output</td><td>CELL[35].OUT_TMIN[21]</td></tr>

<tr><td>STAT_TX_PKT_SF</td><td>output</td><td>CELL[35].OUT_TMIN[23]</td></tr>

<tr><td>STAT_TX_UNICAST_SF</td><td>output</td><td>CELL[36].OUT_TMIN[15]</td></tr>

<tr><td>STAT_TX_VLAN_SF</td><td>output</td><td>CELL[36].OUT_TMIN[12]</td></tr>

<tr><td>STEPSIZEPPM_FS0</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>STEPSIZEPPM_FS1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>STEPSIZEPPM_FS2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>STEPSIZEPPM_FS3</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>STEPSIZEPPM_FS4</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TCOCLKFSMFROUT_FS</td><td>input</td><td>CELL[36].IMUX_CTRL[5]</td></tr>

<tr><td>TCODABYPASS_FS</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TCODAOVREN_FS</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TCODAPWDN_FS</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TCODARESET_FS</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TCOHOLDFROUT_FS</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TCOINITDONE_SF</td><td>output</td><td>CELL[35].OUT_TMIN[4]</td></tr>

<tr><td>TCOINITSET_FS</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TCOPIOVREN_FS</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TCOUPDNFROUT_FS</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TDASOFTRESET_FS</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TDASOFTRSTDONE_SF</td><td>output</td><td>CELL[33].OUT_TMIN[8]</td></tr>

<tr><td>TSTCLK0_FS</td><td>input</td><td>CELL[38].IMUX_CTRL[5]</td></tr>

<tr><td>TSTCLK1_FS</td><td>input</td><td>CELL[38].IMUX_CTRL[4]</td></tr>

<tr><td>TSTIN_FS0</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TSTIN_FS1</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TSTIN_FS10</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TSTIN_FS11</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TSTIN_FS12</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TSTIN_FS13</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TSTIN_FS14</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TSTIN_FS15</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TSTIN_FS16</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TSTIN_FS17</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TSTIN_FS18</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TSTIN_FS19</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TSTIN_FS2</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TSTIN_FS3</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TSTIN_FS4</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TSTIN_FS5</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TSTIN_FS6</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TSTIN_FS7</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TSTIN_FS8</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TSTIN_FS9</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TSTPWRDNOVRDB_FS</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TSTPWRDN_FS0</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TSTPWRDN_FS1</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TSTPWRDN_FS2</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TSTPWRDN_FS3</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TSTPWRDN_FS4</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXCODAALGNEN_FS</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TXCOPIALGNEN_FS</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXCOPIPHDONE_SF</td><td>output</td><td>CELL[32].OUT_TMIN[28]</td></tr>

<tr><td>TXCOPISETPHS_FS</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXDCCDONE_SF</td><td>output</td><td>CELL[33].OUT_TMIN[18]</td></tr>

<tr><td>TXDCCSRESET_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TXDCCSTART_FS</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXDRVAMP_FS0</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TXDRVAMP_FS1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TXDRVAMP_FS2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TXDRVAMP_FS3</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TXDRVAMP_FS4</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXELECIDLE_FS</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXEMPMAIN_FS0</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS3</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS4</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS5</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPMAIN_FS6</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXEMPPOS_FS0</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXEMPPOS_FS1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXEMPPOS_FS2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXEMPPOS_FS3</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXEMPPOS_FS4</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXEMPPRE_FS0</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXEMPPRE_FS1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXEMPPRE_FS2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXEMPPRE_FS3</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXEMPPRE_FS4</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXLINKSYNCDONE_SF</td><td>output</td><td>CELL[33].OUT_TMIN[11]</td></tr>

<tr><td>TXMSTRSETPHDONE_FS</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXMUXDCDEXHOLD_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXMUXDCDORWREN_FS</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TXOUTCKCTL_FS0</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXOUTCKCTL_FS1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXOUTCKCTL_FS2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXOUTCLKPCS_SF</td><td>output</td><td>CELL[32].OUT_TMIN[11]</td></tr>

<tr><td>TXOUTCLK_SF</td><td>output</td><td>CELL[32].OUT_TMIN[6]</td></tr>

<tr><td>TXPIPPMPWDN_FS</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXPLLCKSEL_FS0</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXPLLCKSEL_FS1</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXPMARESETDONE_SF</td><td>output</td><td>CELL[32].OUT_TMIN[24]</td></tr>

<tr><td>TXPMARESET_FS</td><td>input</td><td>CELL[36].IMUX_CTRL[0]</td></tr>

<tr><td>TXPOLARITY_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXPPMOVRDEN_FS</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXPPMSEL_FS</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TXPRBSINERR_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXPRBSPTN_FS0</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXPRBSPTN_FS1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXPRBSPTN_FS2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXPRBSPTN_FS3</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TXPRGDIVRSTDONE_SF</td><td>output</td><td>CELL[34].OUT_TMIN[17]</td></tr>

<tr><td>TXPROGDIVRESET_FS</td><td>input</td><td>CELL[35].IMUX_CTRL[0]</td></tr>

<tr><td>TXPWRDN_FS0</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXPWRDN_FS1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXRAWDATA_FS0</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXRAWDATA_FS1</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TXRAWDATA_FS10</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXRAWDATA_FS11</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXRAWDATA_FS12</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TXRAWDATA_FS13</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TXRAWDATA_FS14</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TXRAWDATA_FS15</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXRAWDATA_FS16</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TXRAWDATA_FS17</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXRAWDATA_FS18</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TXRAWDATA_FS19</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TXRAWDATA_FS2</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TXRAWDATA_FS20</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TXRAWDATA_FS21</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TXRAWDATA_FS22</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXRAWDATA_FS23</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXRAWDATA_FS24</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TXRAWDATA_FS25</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXRAWDATA_FS26</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TXRAWDATA_FS27</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TXRAWDATA_FS28</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TXRAWDATA_FS29</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TXRAWDATA_FS3</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TXRAWDATA_FS30</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXRAWDATA_FS31</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TXRAWDATA_FS32</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXRAWDATA_FS33</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXRAWDATA_FS34</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TXRAWDATA_FS35</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TXRAWDATA_FS36</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXRAWDATA_FS37</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TXRAWDATA_FS38</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXRAWDATA_FS39</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TXRAWDATA_FS4</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXRAWDATA_FS5</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TXRAWDATA_FS6</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TXRAWDATA_FS7</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TXRAWDATA_FS8</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TXRAWDATA_FS9</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXRESETDONE_SF</td><td>output</td><td>CELL[33].OUT_TMIN[13]</td></tr>

<tr><td>TXRESET_FS</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXSERPWRDN_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXSLVSYNCEN_FS</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TXSYNCEN2SLV_SF</td><td>output</td><td>CELL[33].OUT_TMIN[2]</td></tr>

<tr><td>TXSYNCFSMMASTER_FS</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TXSYSCKSEL_FS0</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXSYSCKSEL_FS1</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXUSRCLK2_FS</td><td>input</td><td>CELL[35].IMUX_CTRL[4]</td></tr>

<tr><td>TXUSRCLK_FS</td><td>input</td><td>CELL[35].IMUX_CTRL[5]</td></tr>

<tr><td>TXUSRRDY_FS</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TX_AXIS_TDATA_FS0</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_AXIS_TDATA_FS1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TDATA_FS10</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_AXIS_TDATA_FS11</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_AXIS_TDATA_FS12</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TDATA_FS13</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TDATA_FS14</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_AXIS_TDATA_FS15</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_AXIS_TDATA_FS16</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_AXIS_TDATA_FS17</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_AXIS_TDATA_FS18</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TDATA_FS19</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TX_AXIS_TDATA_FS2</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_AXIS_TDATA_FS20</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TDATA_FS21</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TDATA_FS22</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_AXIS_TDATA_FS23</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_AXIS_TDATA_FS24</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TDATA_FS25</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_AXIS_TDATA_FS26</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_AXIS_TDATA_FS27</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_AXIS_TDATA_FS28</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_AXIS_TDATA_FS29</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_AXIS_TDATA_FS3</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TDATA_FS30</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_AXIS_TDATA_FS31</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TDATA_FS32</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_AXIS_TDATA_FS33</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_AXIS_TDATA_FS34</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_AXIS_TDATA_FS35</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_AXIS_TDATA_FS36</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TDATA_FS37</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_AXIS_TDATA_FS38</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_AXIS_TDATA_FS39</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TDATA_FS4</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TDATA_FS40</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TDATA_FS41</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_AXIS_TDATA_FS42</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_AXIS_TDATA_FS43</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_AXIS_TDATA_FS44</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TDATA_FS45</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TDATA_FS46</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_AXIS_TDATA_FS47</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_AXIS_TDATA_FS48</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TDATA_FS49</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TDATA_FS5</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_AXIS_TDATA_FS50</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_AXIS_TDATA_FS51</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_AXIS_TDATA_FS52</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TDATA_FS53</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TX_AXIS_TDATA_FS54</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TDATA_FS55</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TX_AXIS_TDATA_FS56</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TDATA_FS57</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TDATA_FS58</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_AXIS_TDATA_FS59</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_AXIS_TDATA_FS6</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_AXIS_TDATA_FS60</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_AXIS_TDATA_FS61</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TDATA_FS62</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_AXIS_TDATA_FS63</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_AXIS_TDATA_FS7</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_AXIS_TDATA_FS8</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TDATA_FS9</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TERR_FS</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_AXIS_TLAST_FS0</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TLAST_FS1</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TLAST_FS2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TLAST_FS3</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_AXIS_TLAST_FS4</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_AXIS_TLAST_FS5</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_AXIS_TLAST_FS6</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TLAST_FS7</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_AXIS_TPOISON_FS</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TX_AXIS_TPRE_FS0</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TPRE_FS1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_AXIS_TPRE_FS2</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_AXIS_TPRE_FS3</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TPRE_FS4</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TPRE_FS5</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_AXIS_TPRE_FS6</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_AXIS_TPRE_FS7</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TREADY_SF</td><td>output</td><td>CELL[35].OUT_TMIN[19]</td></tr>

<tr><td>TX_AXIS_TSOF_FS0</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_AXIS_TSOF_FS1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TTERM_FS0</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TTERM_FS1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_AXIS_TTERM_FS2</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_AXIS_TTERM_FS3</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TTERM_FS4</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TVALID_FS</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_GB_SEQ_START_SF</td><td>output</td><td>CELL[35].OUT_TMIN[18]</td></tr>

<tr><td>TX_GB_SEQ_SYNC_FS</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_PTP_SOP_POS_SF</td><td>output</td><td>CELL[35].OUT_TMIN[16]</td></tr>

<tr><td>TX_PTP_SOP_SF</td><td>output</td><td>CELL[35].OUT_TMIN[17]</td></tr>

<tr><td>TX_UNFOUT_SF</td><td>output</td><td>CELL[35].OUT_TMIN[15]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gtf_channel3"><a class="header" href="#bel-gtf_channel3">Bel GTF_CHANNEL[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel GTF_CHANNEL[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>AFECFOKEN_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>BSR_SERIAL_FS</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CDRFRRESET_FS</td><td>input</td><td>CELL[51].IMUX_CTRL[7]</td></tr>

<tr><td>CDRHOLD_FS</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CDRLOCK_SF</td><td>output</td><td>CELL[53].OUT_TMIN[25]</td></tr>

<tr><td>CDROVREN_FS</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CDRPHRESET_FS</td><td>input</td><td>CELL[48].IMUX_CTRL[7]</td></tr>

<tr><td>CDRSTEPDIR_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CDRSTEPSQ_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CDRSTEPSX_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CFGRESET_FS</td><td>input</td><td>CELL[57].IMUX_CTRL[7]</td></tr>

<tr><td>CFOKDONE_SF</td><td>output</td><td>CELL[56].OUT_TMIN[25]</td></tr>

<tr><td>CFOKFORCEDONE_SF</td><td>output</td><td>CELL[56].OUT_TMIN[31]</td></tr>

<tr><td>CFOKFSTARTED_SF</td><td>output</td><td>CELL[55].OUT_TMIN[31]</td></tr>

<tr><td>CFOKRESET_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CFOKSTART_SF</td><td>output</td><td>CELL[55].OUT_TMIN[25]</td></tr>

<tr><td>CKOKDONE_SF</td><td>output</td><td>CELL[56].OUT_TMIN[14]</td></tr>

<tr><td>CKOKRESET_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CKPINRSRVD0_FS</td><td>input</td><td>CELL[47].IMUX_CTRL[2]</td></tr>

<tr><td>CKPINRSRVD1_FS</td><td>input</td><td>CELL[47].IMUX_CTRL[3]</td></tr>

<tr><td>COREREFCLK_FS</td><td>input</td><td>CELL[58].IMUX_CTRL[2]</td></tr>

<tr><td>CPLFBLOSS_SF</td><td>output</td><td>CELL[54].OUT_TMIN[30]</td></tr>

<tr><td>CPLFREQLOCK_SF</td><td>output</td><td>CELL[58].OUT_TMIN[21]</td></tr>

<tr><td>CPLLDMONCLK_FS</td><td>input</td><td>CELL[56].IMUX_CTRL[2]</td></tr>

<tr><td>CPLLFREQLOCK_FS</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CPLLKDETEN_FS</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CPLPWRDN_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CPLREFLOSS_SF</td><td>output</td><td>CELL[56].OUT_TMIN[26]</td></tr>

<tr><td>CPLREFSELDYN_FS0</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CPLREFSELDYN_FS1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CPLREFSELDYN_FS2</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CPLRESET_FS</td><td>input</td><td>CELL[56].IMUX_CTRL[7]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS0</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS1</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS2</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS3</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS4</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS5</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS6</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS7</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>CTL_RX_PAUSE_ACK_FS8</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS0</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS1</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS2</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS3</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS4</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS5</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS6</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS7</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CTL_TX_PAUSE_REQ_FS8</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>CTL_TX_RESEND_PAUSE_FS</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CTL_TX_SEND_IDLE_FS</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>CTL_TX_SEND_LFI_FS</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CTL_TX_SEND_RFI_FS</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DADDR_FS0</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DADDR_FS1</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>DADDR_FS2</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DADDR_FS3</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DADDR_FS4</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DADDR_FS5</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DADDR_FS6</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>DADDR_FS7</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>DADDR_FS8</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DADDR_FS9</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>DCLK_FS</td><td>input</td><td>CELL[59].IMUX_CTRL[3]</td></tr>

<tr><td>DEN_FS</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>DFECFOKCFNUM_FS0</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DFECFOKCFNUM_FS1</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>DFECFOKCFNUM_FS2</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DFECFOKCFNUM_FS3</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>DFECFOKFEN_FS</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFECFOKFPULSE_FS</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DFECFOKHOLD_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DFECFOKOVREN_FS</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFEDOUTMODE_FS0</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>DFEDOUTMODE_FS1</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>DFEDOUT_SF0</td><td>output</td><td>CELL[59].OUT_TMIN[5]</td></tr>

<tr><td>DFEDOUT_SF1</td><td>output</td><td>CELL[59].OUT_TMIN[7]</td></tr>

<tr><td>DFEDOUT_SF2</td><td>output</td><td>CELL[57].OUT_TMIN[5]</td></tr>

<tr><td>DFEDOUT_SF3</td><td>output</td><td>CELL[56].OUT_TMIN[5]</td></tr>

<tr><td>DFEDOUT_SF4</td><td>output</td><td>CELL[55].OUT_TMIN[5]</td></tr>

<tr><td>DFEDOUT_SF5</td><td>output</td><td>CELL[59].OUT_TMIN[25]</td></tr>

<tr><td>DFEDOUT_SF6</td><td>output</td><td>CELL[58].OUT_TMIN[25]</td></tr>

<tr><td>DFEDOUT_SF7</td><td>output</td><td>CELL[55].OUT_TMIN[24]</td></tr>

<tr><td>DFEGCHOLD_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DFEGCOVREN_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>DFEH10HOLD_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFEH10OVREN_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DFEH11HOLD_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFEH11OVREN_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DFEH12HOLD_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFEH12OVREN_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DFEH13HOLD_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>DFEH13OVREN_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DFEH14HOLD_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>DFEH14OVREN_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>DFEH15HOLD_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>DFEH15OVREN_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>DFEH2HOLD_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DFEH2OVREN_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DFEH3HOLD_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DFEH3OVREN_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DFEH4HOLD_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>DFEH4OVREN_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>DFEH5HOLD_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DFEH5OVREN_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>DFEH6HOLD_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DFEH6OVREN_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>DFEH7HOLD_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>DFEH7OVREN_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>DFEH8HOLD_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFEH8OVREN_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DFEH9HOLD_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DFEH9OVREN_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>DFEKLHOLD_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DFEKLOVREN_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>DFERESET_FS</td><td>input</td><td>CELL[52].IMUX_CTRL[7]</td></tr>

<tr><td>DFEUTHOLD_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DFEUTOVREN_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFEVPHOLD_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DFEVPOVREN_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>DFEYEN_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFE_KH_EXTHOLD_FS</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DFE_KH_OVERWREN_FS</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>DI_FS0</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>DI_FS1</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DI_FS10</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>DI_FS11</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DI_FS12</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>DI_FS13</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DI_FS14</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DI_FS15</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>DI_FS2</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DI_FS3</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>DI_FS4</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>DI_FS5</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>DI_FS6</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>DI_FS7</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>DI_FS8</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>DI_FS9</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>DMONCLK_FS</td><td>input</td><td>CELL[59].IMUX_CTRL[2]</td></tr>

<tr><td>DMONFIFORESET_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>DMONOUT_SF0</td><td>output</td><td>CELL[59].OUT_TMIN[4]</td></tr>

<tr><td>DMONOUT_SF1</td><td>output</td><td>CELL[59].OUT_TMIN[1]</td></tr>

<tr><td>DMONOUT_SF10</td><td>output</td><td>CELL[59].OUT_TMIN[16]</td></tr>

<tr><td>DMONOUT_SF11</td><td>output</td><td>CELL[59].OUT_TMIN[28]</td></tr>

<tr><td>DMONOUT_SF12</td><td>output</td><td>CELL[55].OUT_TMIN[19]</td></tr>

<tr><td>DMONOUT_SF13</td><td>output</td><td>CELL[56].OUT_TMIN[16]</td></tr>

<tr><td>DMONOUT_SF14</td><td>output</td><td>CELL[55].OUT_TMIN[16]</td></tr>

<tr><td>DMONOUT_SF15</td><td>output</td><td>CELL[59].OUT_TMIN[22]</td></tr>

<tr><td>DMONOUT_SF2</td><td>output</td><td>CELL[57].OUT_TMIN[4]</td></tr>

<tr><td>DMONOUT_SF3</td><td>output</td><td>CELL[56].OUT_TMIN[4]</td></tr>

<tr><td>DMONOUT_SF4</td><td>output</td><td>CELL[55].OUT_TMIN[4]</td></tr>

<tr><td>DMONOUT_SF5</td><td>output</td><td>CELL[59].OUT_TMIN[10]</td></tr>

<tr><td>DMONOUT_SF6</td><td>output</td><td>CELL[59].OUT_TMIN[19]</td></tr>

<tr><td>DMONOUT_SF7</td><td>output</td><td>CELL[54].OUT_TMIN[26]</td></tr>

<tr><td>DMONOUT_SF8</td><td>output</td><td>CELL[56].OUT_TMIN[10]</td></tr>

<tr><td>DMONOUT_SF9</td><td>output</td><td>CELL[55].OUT_TMIN[10]</td></tr>

<tr><td>DRDY_SF</td><td>output</td><td>CELL[56].OUT_TMIN[24]</td></tr>

<tr><td>DRPDO_SF0</td><td>output</td><td>CELL[59].OUT_TMIN[0]</td></tr>

<tr><td>DRPDO_SF1</td><td>output</td><td>CELL[58].OUT_TMIN[24]</td></tr>

<tr><td>DRPDO_SF10</td><td>output</td><td>CELL[59].OUT_TMIN[12]</td></tr>

<tr><td>DRPDO_SF11</td><td>output</td><td>CELL[59].OUT_TMIN[21]</td></tr>

<tr><td>DRPDO_SF12</td><td>output</td><td>CELL[54].OUT_TMIN[28]</td></tr>

<tr><td>DRPDO_SF13</td><td>output</td><td>CELL[56].OUT_TMIN[12]</td></tr>

<tr><td>DRPDO_SF14</td><td>output</td><td>CELL[55].OUT_TMIN[12]</td></tr>

<tr><td>DRPDO_SF15</td><td>output</td><td>CELL[59].OUT_TMIN[18]</td></tr>

<tr><td>DRPDO_SF2</td><td>output</td><td>CELL[57].OUT_TMIN[0]</td></tr>

<tr><td>DRPDO_SF3</td><td>output</td><td>CELL[56].OUT_TMIN[0]</td></tr>

<tr><td>DRPDO_SF4</td><td>output</td><td>CELL[55].OUT_TMIN[0]</td></tr>

<tr><td>DRPDO_SF5</td><td>output</td><td>CELL[59].OUT_TMIN[6]</td></tr>

<tr><td>DRPDO_SF6</td><td>output</td><td>CELL[59].OUT_TMIN[11]</td></tr>

<tr><td>DRPDO_SF7</td><td>output</td><td>CELL[57].OUT_TMIN[6]</td></tr>

<tr><td>DRPDO_SF8</td><td>output</td><td>CELL[56].OUT_TMIN[6]</td></tr>

<tr><td>DRPDO_SF9</td><td>output</td><td>CELL[55].OUT_TMIN[6]</td></tr>

<tr><td>DRST_FS</td><td>input</td><td>CELL[58].IMUX_CTRL[4]</td></tr>

<tr><td>DWE_FS</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>ENPPM_FS</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>EYESCANDATAERROR_SF</td><td>output</td><td>CELL[58].OUT_TMIN[30]</td></tr>

<tr><td>EYESCANTRIGGER_FS</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>FREQOS_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>GATERXELECIDLE_FS0</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>GATERXELECIDLE_FS1</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>GTPOWERGOOD_SF</td><td>output</td><td>CELL[55].OUT_TMIN[9]</td></tr>

<tr><td>GTRXRSTSEL_FS</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>GTRXRST_FS</td><td>input</td><td>CELL[50].IMUX_CTRL[7]</td></tr>

<tr><td>GTTXRSTSEL_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>GTTXRST_FS</td><td>input</td><td>CELL[55].IMUX_CTRL[7]</td></tr>

<tr><td>INCPCTRL_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>ISCANRESET_FS</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>LOOPBACK_FS0</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>LOOPBACK_FS1</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>LOOPBACK_FS2</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>LPMGCHOLD_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>LPMGCOVREN_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>LPMKHHOLD_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>LPMKHOVREN_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>LPMKLHOLD_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>LPMKLOVREN_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>LPMOSHOLD_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>LPMOSOVREN_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>MGTREFCLKFA_SF</td><td>output</td><td>CELL[59].OUT_TMIN[3]</td></tr>

<tr><td>OSHOLD_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>OSOVREN_FS</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>PCS_RSVD_IN_FS0</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS10</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS11</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS12</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS13</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS14</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS15</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS2</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS3</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS4</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS5</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS6</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS7</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_IN_FS8</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PCS_RSVD_IN_FS9</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PCS_RSVD_OUT_SF0</td><td>output</td><td>CELL[54].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF1</td><td>output</td><td>CELL[53].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF10</td><td>output</td><td>CELL[52].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF11</td><td>output</td><td>CELL[51].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF12</td><td>output</td><td>CELL[50].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF13</td><td>output</td><td>CELL[49].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF14</td><td>output</td><td>CELL[48].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF15</td><td>output</td><td>CELL[47].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF2</td><td>output</td><td>CELL[52].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF3</td><td>output</td><td>CELL[51].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF4</td><td>output</td><td>CELL[50].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF5</td><td>output</td><td>CELL[49].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF6</td><td>output</td><td>CELL[48].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF7</td><td>output</td><td>CELL[47].OUT_TMIN[9]</td></tr>

<tr><td>PCS_RSVD_OUT_SF8</td><td>output</td><td>CELL[54].OUT_TMIN[11]</td></tr>

<tr><td>PCS_RSVD_OUT_SF9</td><td>output</td><td>CELL[53].OUT_TMIN[11]</td></tr>

<tr><td>PINRSRVDAS_SF0</td><td>output</td><td>CELL[58].OUT_TMIN[22]</td></tr>

<tr><td>PINRSRVDAS_SF1</td><td>output</td><td>CELL[54].OUT_TMIN[22]</td></tr>

<tr><td>PINRSRVDAS_SF10</td><td>output</td><td>CELL[59].OUT_TMIN[15]</td></tr>

<tr><td>PINRSRVDAS_SF11</td><td>output</td><td>CELL[54].OUT_TMIN[24]</td></tr>

<tr><td>PINRSRVDAS_SF12</td><td>output</td><td>CELL[56].OUT_TMIN[30]</td></tr>

<tr><td>PINRSRVDAS_SF13</td><td>output</td><td>CELL[55].OUT_TMIN[15]</td></tr>

<tr><td>PINRSRVDAS_SF14</td><td>output</td><td>CELL[55].OUT_TMIN[30]</td></tr>

<tr><td>PINRSRVDAS_SF15</td><td>output</td><td>CELL[55].OUT_TMIN[3]</td></tr>

<tr><td>PINRSRVDAS_SF2</td><td>output</td><td>CELL[56].OUT_TMIN[22]</td></tr>

<tr><td>PINRSRVDAS_SF3</td><td>output</td><td>CELL[55].OUT_TMIN[22]</td></tr>

<tr><td>PINRSRVDAS_SF4</td><td>output</td><td>CELL[58].OUT_TMIN[26]</td></tr>

<tr><td>PINRSRVDAS_SF5</td><td>output</td><td>CELL[57].OUT_TMIN[1]</td></tr>

<tr><td>PINRSRVDAS_SF6</td><td>output</td><td>CELL[56].OUT_TMIN[1]</td></tr>

<tr><td>PINRSRVDAS_SF7</td><td>output</td><td>CELL[55].OUT_TMIN[1]</td></tr>

<tr><td>PINRSRVDAS_SF8</td><td>output</td><td>CELL[59].OUT_TMIN[9]</td></tr>

<tr><td>PINRSRVDAS_SF9</td><td>output</td><td>CELL[59].OUT_TMIN[26]</td></tr>

<tr><td>PINRSRVD_FS0</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS10</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS11</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS12</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS13</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS14</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS15</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS2</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS3</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS4</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS5</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS6</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS7</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PINRSRVD_FS8</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PINRSRVD_FS9</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PMASCANCLK0_FS</td><td>input</td><td>CELL[49].IMUX_CTRL[2]</td></tr>

<tr><td>PMASCANCLK1_FS</td><td>input</td><td>CELL[49].IMUX_CTRL[3]</td></tr>

<tr><td>PMASCANCLK2_FS</td><td>input</td><td>CELL[55].IMUX_CTRL[2]</td></tr>

<tr><td>PMASCANCLK3_FS</td><td>input</td><td>CELL[55].IMUX_CTRL[3]</td></tr>

<tr><td>PMASCANCLK4_FS</td><td>input</td><td>CELL[57].IMUX_CTRL[2]</td></tr>

<tr><td>PMASCANCLK5_FS</td><td>input</td><td>CELL[57].IMUX_CTRL[1]</td></tr>

<tr><td>PMASCANCLK6_FS</td><td>input</td><td>CELL[53].IMUX_CTRL[5]</td></tr>

<tr><td>PMASCANCLK7_FS</td><td>input</td><td>CELL[53].IMUX_CTRL[4]</td></tr>

<tr><td>PMASCANCLK8_FS</td><td>input</td><td>CELL[51].IMUX_CTRL[5]</td></tr>

<tr><td>PMASCANENB_FS</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PMASCANIN_FS0</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PMASCANIN_FS1</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PMASCANIN_FS10</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>PMASCANIN_FS11</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>PMASCANIN_FS12</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>PMASCANIN_FS13</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>PMASCANIN_FS14</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PMASCANIN_FS15</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PMASCANIN_FS16</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>PMASCANIN_FS17</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PMASCANIN_FS2</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PMASCANIN_FS3</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PMASCANIN_FS4</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PMASCANIN_FS5</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>PMASCANIN_FS6</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>PMASCANIN_FS7</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>PMASCANIN_FS8</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>PMASCANIN_FS9</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>PMASCANMODEB_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>PMASCANOUT_SF0</td><td>output</td><td>CELL[59].OUT_TMIN[2]</td></tr>

<tr><td>PMASCANOUT_SF1</td><td>output</td><td>CELL[58].OUT_TMIN[28]</td></tr>

<tr><td>PMASCANOUT_SF10</td><td>output</td><td>CELL[55].OUT_TMIN[20]</td></tr>

<tr><td>PMASCANOUT_SF11</td><td>output</td><td>CELL[56].OUT_TMIN[17]</td></tr>

<tr><td>PMASCANOUT_SF12</td><td>output</td><td>CELL[54].OUT_TMIN[31]</td></tr>

<tr><td>PMASCANOUT_SF13</td><td>output</td><td>CELL[52].OUT_TMIN[21]</td></tr>

<tr><td>PMASCANOUT_SF14</td><td>output</td><td>CELL[51].OUT_TMIN[21]</td></tr>

<tr><td>PMASCANOUT_SF15</td><td>output</td><td>CELL[50].OUT_TMIN[21]</td></tr>

<tr><td>PMASCANOUT_SF16</td><td>output</td><td>CELL[49].OUT_TMIN[21]</td></tr>

<tr><td>PMASCANOUT_SF17</td><td>output</td><td>CELL[48].OUT_TMIN[21]</td></tr>

<tr><td>PMASCANOUT_SF2</td><td>output</td><td>CELL[57].OUT_TMIN[2]</td></tr>

<tr><td>PMASCANOUT_SF3</td><td>output</td><td>CELL[56].OUT_TMIN[2]</td></tr>

<tr><td>PMASCANOUT_SF4</td><td>output</td><td>CELL[55].OUT_TMIN[2]</td></tr>

<tr><td>PMASCANOUT_SF5</td><td>output</td><td>CELL[59].OUT_TMIN[14]</td></tr>

<tr><td>PMASCANOUT_SF6</td><td>output</td><td>CELL[59].OUT_TMIN[24]</td></tr>

<tr><td>PMASCANOUT_SF7</td><td>output</td><td>CELL[55].OUT_TMIN[17]</td></tr>

<tr><td>PMASCANOUT_SF8</td><td>output</td><td>CELL[59].OUT_TMIN[17]</td></tr>

<tr><td>PMASCANOUT_SF9</td><td>output</td><td>CELL[59].OUT_TMIN[30]</td></tr>

<tr><td>PMASCANRSTEN_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>PRBSCNTRST_FS</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>QPLLFREQLOCK0_FS</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>QPLLFREQLOCK1_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RCODAPWDN_FS</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RCODARESET_FS</td><td>input</td><td>CELL[50].IMUX_CTRL[0]</td></tr>

<tr><td>RDASOFTRSTDONE_SF</td><td>output</td><td>CELL[54].OUT_TMIN[25]</td></tr>

<tr><td>RESETOVRD_FS</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RESET_EXCEPTION_SF</td><td>output</td><td>CELL[55].OUT_TMIN[13]</td></tr>

<tr><td>RXCDRPHDONE_SF</td><td>output</td><td>CELL[56].OUT_TMIN[11]</td></tr>

<tr><td>RXCKCALSTART_FS0</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RXCKCALSTART_FS1</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RXCKCALSTART_FS2</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RXCKCALSTART_FS3</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RXCKCALSTART_FS4</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RXCKCALSTART_FS5</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>RXCKCALSTART_FS6</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RXCOALGNEN_FS</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RXCOPHDONE_SF</td><td>output</td><td>CELL[55].OUT_TMIN[23]</td></tr>

<tr><td>RXCOSETPHS_FS</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RXDAALGNEN_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>RXDABYPASS_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>RXDAOVREN_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RXDASOFTRESET_FS</td><td>input</td><td>CELL[48].IMUX_CTRL[0]</td></tr>

<tr><td>RXELECIDLE_SF</td><td>output</td><td>CELL[54].OUT_TMIN[29]</td></tr>

<tr><td>RXLINKSYNCDONE_SF</td><td>output</td><td>CELL[55].OUT_TMIN[18]</td></tr>

<tr><td>RXLPMEN_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RXMSTRSETPHDONE_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RXOUTCKCTL_FS0</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RXOUTCKCTL_FS1</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RXOUTCKCTL_FS2</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RXPHALIGNERR_SF</td><td>output</td><td>CELL[56].OUT_TMIN[7]</td></tr>

<tr><td>RXPLLCKSEL_FS0</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RXPLLCKSEL_FS1</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RXPMARESETDONE_SF</td><td>output</td><td>CELL[55].OUT_TMIN[29]</td></tr>

<tr><td>RXPMARESET_FS</td><td>input</td><td>CELL[51].IMUX_CTRL[0]</td></tr>

<tr><td>RXPOLARITY_FS</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RXPRBSERR_SF</td><td>output</td><td>CELL[47].OUT_TMIN[23]</td></tr>

<tr><td>RXPRBSLOCKED_SF</td><td>output</td><td>CELL[54].OUT_TMIN[23]</td></tr>

<tr><td>RXPRBSPTN_FS0</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RXPRBSPTN_FS1</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RXPRBSPTN_FS2</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RXPRBSPTN_FS3</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RXPRGDIVRSTDONE_SF</td><td>output</td><td>CELL[55].OUT_TMIN[11]</td></tr>

<tr><td>RXPROGDIVRESET_FS</td><td>input</td><td>CELL[49].IMUX_CTRL[0]</td></tr>

<tr><td>RXPWRDN_FS0</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RXPWRDN_FS1</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RXRAWDATA_SF0</td><td>output</td><td>CELL[58].OUT_TMIN[20]</td></tr>

<tr><td>RXRAWDATA_SF1</td><td>output</td><td>CELL[58].OUT_TMIN[17]</td></tr>

<tr><td>RXRAWDATA_SF10</td><td>output</td><td>CELL[58].OUT_TMIN[8]</td></tr>

<tr><td>RXRAWDATA_SF11</td><td>output</td><td>CELL[58].OUT_TMIN[7]</td></tr>

<tr><td>RXRAWDATA_SF12</td><td>output</td><td>CELL[58].OUT_TMIN[6]</td></tr>

<tr><td>RXRAWDATA_SF13</td><td>output</td><td>CELL[58].OUT_TMIN[5]</td></tr>

<tr><td>RXRAWDATA_SF14</td><td>output</td><td>CELL[58].OUT_TMIN[4]</td></tr>

<tr><td>RXRAWDATA_SF15</td><td>output</td><td>CELL[58].OUT_TMIN[3]</td></tr>

<tr><td>RXRAWDATA_SF16</td><td>output</td><td>CELL[58].OUT_TMIN[2]</td></tr>

<tr><td>RXRAWDATA_SF17</td><td>output</td><td>CELL[58].OUT_TMIN[1]</td></tr>

<tr><td>RXRAWDATA_SF18</td><td>output</td><td>CELL[58].OUT_TMIN[0]</td></tr>

<tr><td>RXRAWDATA_SF19</td><td>output</td><td>CELL[57].OUT_TMIN[31]</td></tr>

<tr><td>RXRAWDATA_SF2</td><td>output</td><td>CELL[58].OUT_TMIN[16]</td></tr>

<tr><td>RXRAWDATA_SF20</td><td>output</td><td>CELL[57].OUT_TMIN[30]</td></tr>

<tr><td>RXRAWDATA_SF21</td><td>output</td><td>CELL[57].OUT_TMIN[29]</td></tr>

<tr><td>RXRAWDATA_SF22</td><td>output</td><td>CELL[57].OUT_TMIN[28]</td></tr>

<tr><td>RXRAWDATA_SF23</td><td>output</td><td>CELL[57].OUT_TMIN[27]</td></tr>

<tr><td>RXRAWDATA_SF24</td><td>output</td><td>CELL[57].OUT_TMIN[26]</td></tr>

<tr><td>RXRAWDATA_SF25</td><td>output</td><td>CELL[57].OUT_TMIN[24]</td></tr>

<tr><td>RXRAWDATA_SF26</td><td>output</td><td>CELL[57].OUT_TMIN[23]</td></tr>

<tr><td>RXRAWDATA_SF27</td><td>output</td><td>CELL[57].OUT_TMIN[22]</td></tr>

<tr><td>RXRAWDATA_SF28</td><td>output</td><td>CELL[57].OUT_TMIN[21]</td></tr>

<tr><td>RXRAWDATA_SF29</td><td>output</td><td>CELL[57].OUT_TMIN[19]</td></tr>

<tr><td>RXRAWDATA_SF3</td><td>output</td><td>CELL[58].OUT_TMIN[15]</td></tr>

<tr><td>RXRAWDATA_SF30</td><td>output</td><td>CELL[57].OUT_TMIN[18]</td></tr>

<tr><td>RXRAWDATA_SF31</td><td>output</td><td>CELL[57].OUT_TMIN[17]</td></tr>

<tr><td>RXRAWDATA_SF32</td><td>output</td><td>CELL[57].OUT_TMIN[16]</td></tr>

<tr><td>RXRAWDATA_SF33</td><td>output</td><td>CELL[57].OUT_TMIN[15]</td></tr>

<tr><td>RXRAWDATA_SF34</td><td>output</td><td>CELL[57].OUT_TMIN[14]</td></tr>

<tr><td>RXRAWDATA_SF35</td><td>output</td><td>CELL[57].OUT_TMIN[13]</td></tr>

<tr><td>RXRAWDATA_SF36</td><td>output</td><td>CELL[57].OUT_TMIN[12]</td></tr>

<tr><td>RXRAWDATA_SF37</td><td>output</td><td>CELL[57].OUT_TMIN[11]</td></tr>

<tr><td>RXRAWDATA_SF38</td><td>output</td><td>CELL[57].OUT_TMIN[10]</td></tr>

<tr><td>RXRAWDATA_SF39</td><td>output</td><td>CELL[57].OUT_TMIN[9]</td></tr>

<tr><td>RXRAWDATA_SF4</td><td>output</td><td>CELL[58].OUT_TMIN[14]</td></tr>

<tr><td>RXRAWDATA_SF5</td><td>output</td><td>CELL[58].OUT_TMIN[13]</td></tr>

<tr><td>RXRAWDATA_SF6</td><td>output</td><td>CELL[58].OUT_TMIN[12]</td></tr>

<tr><td>RXRAWDATA_SF7</td><td>output</td><td>CELL[58].OUT_TMIN[11]</td></tr>

<tr><td>RXRAWDATA_SF8</td><td>output</td><td>CELL[58].OUT_TMIN[10]</td></tr>

<tr><td>RXRAWDATA_SF9</td><td>output</td><td>CELL[58].OUT_TMIN[9]</td></tr>

<tr><td>RXRECCLKPCS_SF</td><td>output</td><td>CELL[52].OUT_TMIN[23]</td></tr>

<tr><td>RXRECCLK_SF</td><td>output</td><td>CELL[53].OUT_TMIN[23]</td></tr>

<tr><td>RXRESETDONE_SF</td><td>output</td><td>CELL[47].OUT_TMIN[21]</td></tr>

<tr><td>RXRESET_FS</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RXSLIPDONE_SF</td><td>output</td><td>CELL[55].OUT_TMIN[21]</td></tr>

<tr><td>RXSLIPOUTCLKRDY_SF</td><td>output</td><td>CELL[55].OUT_TMIN[26]</td></tr>

<tr><td>RXSLIPOUTCLK_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>RXSLIPPMARDY_SF</td><td>output</td><td>CELL[55].OUT_TMIN[28]</td></tr>

<tr><td>RXSLIPPMA_FS</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RXSLVSYNCEN_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RXSYNCEN2SLV_SF</td><td>output</td><td>CELL[55].OUT_TMIN[27]</td></tr>

<tr><td>RXSYNCFSMMASTER_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RXSYSCKSEL_FS0</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RXSYSCKSEL_FS1</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RXTERMINATION_FS</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>RXUSRCLK2_FS</td><td>input</td><td>CELL[50].IMUX_CTRL[3]</td></tr>

<tr><td>RXUSRCLK_FS</td><td>input</td><td>CELL[50].IMUX_CTRL[2]</td></tr>

<tr><td>RXUSRRDY_FS</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_AXIS_TDATA_SF0</td><td>output</td><td>CELL[51].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF1</td><td>output</td><td>CELL[51].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF10</td><td>output</td><td>CELL[51].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TDATA_SF11</td><td>output</td><td>CELL[51].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TDATA_SF12</td><td>output</td><td>CELL[51].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TDATA_SF13</td><td>output</td><td>CELL[51].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TDATA_SF14</td><td>output</td><td>CELL[51].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TDATA_SF15</td><td>output</td><td>CELL[50].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TDATA_SF16</td><td>output</td><td>CELL[50].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TDATA_SF17</td><td>output</td><td>CELL[50].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TDATA_SF18</td><td>output</td><td>CELL[50].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TDATA_SF19</td><td>output</td><td>CELL[50].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TDATA_SF2</td><td>output</td><td>CELL[51].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TDATA_SF20</td><td>output</td><td>CELL[50].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TDATA_SF21</td><td>output</td><td>CELL[50].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TDATA_SF22</td><td>output</td><td>CELL[50].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TDATA_SF23</td><td>output</td><td>CELL[50].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TDATA_SF24</td><td>output</td><td>CELL[50].OUT_TMIN[22]</td></tr>

<tr><td>RX_AXIS_TDATA_SF25</td><td>output</td><td>CELL[50].OUT_TMIN[20]</td></tr>

<tr><td>RX_AXIS_TDATA_SF26</td><td>output</td><td>CELL[50].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TDATA_SF27</td><td>output</td><td>CELL[50].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TDATA_SF28</td><td>output</td><td>CELL[50].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TDATA_SF29</td><td>output</td><td>CELL[50].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF3</td><td>output</td><td>CELL[51].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TDATA_SF30</td><td>output</td><td>CELL[50].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF31</td><td>output</td><td>CELL[50].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TDATA_SF32</td><td>output</td><td>CELL[50].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TDATA_SF33</td><td>output</td><td>CELL[50].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TDATA_SF34</td><td>output</td><td>CELL[50].OUT_TMIN[10]</td></tr>

<tr><td>RX_AXIS_TDATA_SF35</td><td>output</td><td>CELL[50].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TDATA_SF36</td><td>output</td><td>CELL[50].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TDATA_SF37</td><td>output</td><td>CELL[50].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TDATA_SF38</td><td>output</td><td>CELL[50].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TDATA_SF39</td><td>output</td><td>CELL[50].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TDATA_SF4</td><td>output</td><td>CELL[51].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TDATA_SF40</td><td>output</td><td>CELL[50].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TDATA_SF41</td><td>output</td><td>CELL[50].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TDATA_SF42</td><td>output</td><td>CELL[50].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TDATA_SF43</td><td>output</td><td>CELL[50].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TDATA_SF44</td><td>output</td><td>CELL[49].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TDATA_SF45</td><td>output</td><td>CELL[49].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TDATA_SF46</td><td>output</td><td>CELL[49].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TDATA_SF47</td><td>output</td><td>CELL[49].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TDATA_SF48</td><td>output</td><td>CELL[49].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TDATA_SF49</td><td>output</td><td>CELL[49].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TDATA_SF5</td><td>output</td><td>CELL[51].OUT_TMIN[10]</td></tr>

<tr><td>RX_AXIS_TDATA_SF50</td><td>output</td><td>CELL[49].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TDATA_SF51</td><td>output</td><td>CELL[49].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TDATA_SF52</td><td>output</td><td>CELL[49].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TDATA_SF53</td><td>output</td><td>CELL[49].OUT_TMIN[22]</td></tr>

<tr><td>RX_AXIS_TDATA_SF54</td><td>output</td><td>CELL[49].OUT_TMIN[20]</td></tr>

<tr><td>RX_AXIS_TDATA_SF55</td><td>output</td><td>CELL[49].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TDATA_SF56</td><td>output</td><td>CELL[49].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TDATA_SF57</td><td>output</td><td>CELL[49].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TDATA_SF58</td><td>output</td><td>CELL[49].OUT_TMIN[16]</td></tr>

<tr><td>RX_AXIS_TDATA_SF59</td><td>output</td><td>CELL[49].OUT_TMIN[15]</td></tr>

<tr><td>RX_AXIS_TDATA_SF6</td><td>output</td><td>CELL[51].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TDATA_SF60</td><td>output</td><td>CELL[49].OUT_TMIN[14]</td></tr>

<tr><td>RX_AXIS_TDATA_SF61</td><td>output</td><td>CELL[49].OUT_TMIN[13]</td></tr>

<tr><td>RX_AXIS_TDATA_SF62</td><td>output</td><td>CELL[49].OUT_TMIN[12]</td></tr>

<tr><td>RX_AXIS_TDATA_SF63</td><td>output</td><td>CELL[49].OUT_TMIN[10]</td></tr>

<tr><td>RX_AXIS_TDATA_SF7</td><td>output</td><td>CELL[51].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TDATA_SF8</td><td>output</td><td>CELL[51].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TDATA_SF9</td><td>output</td><td>CELL[51].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TERR_SF</td><td>output</td><td>CELL[51].OUT_TMIN[17]</td></tr>

<tr><td>RX_AXIS_TLAST_SF0</td><td>output</td><td>CELL[51].OUT_TMIN[26]</td></tr>

<tr><td>RX_AXIS_TLAST_SF1</td><td>output</td><td>CELL[51].OUT_TMIN[25]</td></tr>

<tr><td>RX_AXIS_TLAST_SF2</td><td>output</td><td>CELL[51].OUT_TMIN[24]</td></tr>

<tr><td>RX_AXIS_TLAST_SF3</td><td>output</td><td>CELL[51].OUT_TMIN[23]</td></tr>

<tr><td>RX_AXIS_TLAST_SF4</td><td>output</td><td>CELL[51].OUT_TMIN[22]</td></tr>

<tr><td>RX_AXIS_TLAST_SF5</td><td>output</td><td>CELL[51].OUT_TMIN[20]</td></tr>

<tr><td>RX_AXIS_TLAST_SF6</td><td>output</td><td>CELL[51].OUT_TMIN[19]</td></tr>

<tr><td>RX_AXIS_TLAST_SF7</td><td>output</td><td>CELL[51].OUT_TMIN[18]</td></tr>

<tr><td>RX_AXIS_TPRE_SF0</td><td>output</td><td>CELL[52].OUT_TMIN[2]</td></tr>

<tr><td>RX_AXIS_TPRE_SF1</td><td>output</td><td>CELL[52].OUT_TMIN[1]</td></tr>

<tr><td>RX_AXIS_TPRE_SF2</td><td>output</td><td>CELL[52].OUT_TMIN[0]</td></tr>

<tr><td>RX_AXIS_TPRE_SF3</td><td>output</td><td>CELL[51].OUT_TMIN[31]</td></tr>

<tr><td>RX_AXIS_TPRE_SF4</td><td>output</td><td>CELL[51].OUT_TMIN[30]</td></tr>

<tr><td>RX_AXIS_TPRE_SF5</td><td>output</td><td>CELL[51].OUT_TMIN[29]</td></tr>

<tr><td>RX_AXIS_TPRE_SF6</td><td>output</td><td>CELL[51].OUT_TMIN[28]</td></tr>

<tr><td>RX_AXIS_TPRE_SF7</td><td>output</td><td>CELL[51].OUT_TMIN[27]</td></tr>

<tr><td>RX_AXIS_TSOF_SF0</td><td>output</td><td>CELL[52].OUT_TMIN[4]</td></tr>

<tr><td>RX_AXIS_TSOF_SF1</td><td>output</td><td>CELL[52].OUT_TMIN[3]</td></tr>

<tr><td>RX_AXIS_TTERM_SF0</td><td>output</td><td>CELL[52].OUT_TMIN[10]</td></tr>

<tr><td>RX_AXIS_TTERM_SF1</td><td>output</td><td>CELL[52].OUT_TMIN[8]</td></tr>

<tr><td>RX_AXIS_TTERM_SF2</td><td>output</td><td>CELL[52].OUT_TMIN[7]</td></tr>

<tr><td>RX_AXIS_TTERM_SF3</td><td>output</td><td>CELL[52].OUT_TMIN[6]</td></tr>

<tr><td>RX_AXIS_TTERM_SF4</td><td>output</td><td>CELL[52].OUT_TMIN[5]</td></tr>

<tr><td>RX_AXIS_TVALID_SF</td><td>output</td><td>CELL[52].OUT_TMIN[12]</td></tr>

<tr><td>RX_BITSLIP_SF</td><td>output</td><td>CELL[52].OUT_TMIN[13]</td></tr>

<tr><td>RX_GB_SEQ_START_SF</td><td>output</td><td>CELL[52].OUT_TMIN[14]</td></tr>

<tr><td>RX_PTP_SOP_POS_SF</td><td>output</td><td>CELL[52].OUT_TMIN[16]</td></tr>

<tr><td>RX_PTP_SOP_SF</td><td>output</td><td>CELL[52].OUT_TMIN[15]</td></tr>

<tr><td>SCANCLK_FS</td><td>input</td><td>CELL[52].IMUX_CTRL[2]</td></tr>

<tr><td>SCANENB_FS</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>SCANIN_FS0</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>SCANIN_FS1</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>SCANIN_FS10</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>SCANIN_FS11</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>SCANIN_FS12</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>SCANIN_FS13</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SCANIN_FS14</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>SCANIN_FS15</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>SCANIN_FS16</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SCANIN_FS17</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SCANIN_FS18</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>SCANIN_FS2</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>SCANIN_FS3</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>SCANIN_FS4</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>SCANIN_FS5</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>SCANIN_FS6</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>SCANIN_FS7</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>SCANIN_FS8</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>SCANIN_FS9</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>SCANMODEB_FS</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>SCANOUT_SF0</td><td>output</td><td>CELL[59].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF1</td><td>output</td><td>CELL[59].OUT_TMIN[13]</td></tr>

<tr><td>SCANOUT_SF10</td><td>output</td><td>CELL[56].OUT_TMIN[28]</td></tr>

<tr><td>SCANOUT_SF11</td><td>output</td><td>CELL[59].OUT_TMIN[27]</td></tr>

<tr><td>SCANOUT_SF12</td><td>output</td><td>CELL[58].OUT_TMIN[27]</td></tr>

<tr><td>SCANOUT_SF13</td><td>output</td><td>CELL[56].OUT_TMIN[27]</td></tr>

<tr><td>SCANOUT_SF14</td><td>output</td><td>CELL[59].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF15</td><td>output</td><td>CELL[58].OUT_TMIN[23]</td></tr>

<tr><td>SCANOUT_SF16</td><td>output</td><td>CELL[56].OUT_TMIN[9]</td></tr>

<tr><td>SCANOUT_SF17</td><td>output</td><td>CELL[56].OUT_TMIN[21]</td></tr>

<tr><td>SCANOUT_SF18</td><td>output</td><td>CELL[56].OUT_TMIN[19]</td></tr>

<tr><td>SCANOUT_SF2</td><td>output</td><td>CELL[57].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF3</td><td>output</td><td>CELL[56].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF4</td><td>output</td><td>CELL[55].OUT_TMIN[8]</td></tr>

<tr><td>SCANOUT_SF5</td><td>output</td><td>CELL[59].OUT_TMIN[20]</td></tr>

<tr><td>SCANOUT_SF6</td><td>output</td><td>CELL[59].OUT_TMIN[31]</td></tr>

<tr><td>SCANOUT_SF7</td><td>output</td><td>CELL[58].OUT_TMIN[31]</td></tr>

<tr><td>SCANOUT_SF8</td><td>output</td><td>CELL[59].OUT_TMIN[29]</td></tr>

<tr><td>SCANOUT_SF9</td><td>output</td><td>CELL[58].OUT_TMIN[29]</td></tr>

<tr><td>SCANRSTB_FS</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>SCANRSTEN_FS</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>STAT_RX_BAD_CODE_SF</td><td>output</td><td>CELL[52].OUT_TMIN[17]</td></tr>

<tr><td>STAT_RX_BAD_FCS_SF</td><td>output</td><td>CELL[47].OUT_TMIN[25]</td></tr>

<tr><td>STAT_RX_BAD_PREAMBLE_SF</td><td>output</td><td>CELL[52].OUT_TMIN[19]</td></tr>

<tr><td>STAT_RX_BAD_SFD_SF</td><td>output</td><td>CELL[52].OUT_TMIN[18]</td></tr>

<tr><td>STAT_RX_BLOCK_LOCK_SF</td><td>output</td><td>CELL[52].OUT_TMIN[20]</td></tr>

<tr><td>STAT_RX_BROADCAST_SF</td><td>output</td><td>CELL[52].OUT_TMIN[22]</td></tr>

<tr><td>STAT_RX_BYTES_SF0</td><td>output</td><td>CELL[52].OUT_TMIN[27]</td></tr>

<tr><td>STAT_RX_BYTES_SF1</td><td>output</td><td>CELL[52].OUT_TMIN[26]</td></tr>

<tr><td>STAT_RX_BYTES_SF2</td><td>output</td><td>CELL[52].OUT_TMIN[25]</td></tr>

<tr><td>STAT_RX_BYTES_SF3</td><td>output</td><td>CELL[52].OUT_TMIN[24]</td></tr>

<tr><td>STAT_RX_FCS_ERR_SF</td><td>output</td><td>CELL[52].OUT_TMIN[28]</td></tr>

<tr><td>STAT_RX_FRAMING_ERR_SF</td><td>output</td><td>CELL[52].OUT_TMIN[29]</td></tr>

<tr><td>STAT_RX_GOT_SIGNAL_OS_SF</td><td>output</td><td>CELL[52].OUT_TMIN[30]</td></tr>

<tr><td>STAT_RX_HI_BER_SF</td><td>output</td><td>CELL[52].OUT_TMIN[31]</td></tr>

<tr><td>STAT_RX_INRANGEERR_SF</td><td>output</td><td>CELL[47].OUT_TMIN[29]</td></tr>

<tr><td>STAT_RX_INTERNAL_LOCAL_FAULT_SF</td><td>output</td><td>CELL[47].OUT_TMIN[24]</td></tr>

<tr><td>STAT_RX_LOCAL_FAULT_SF</td><td>output</td><td>CELL[47].OUT_TMIN[30]</td></tr>

<tr><td>STAT_RX_MULTICAST_SF</td><td>output</td><td>CELL[47].OUT_TMIN[31]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF0</td><td>output</td><td>CELL[48].OUT_TMIN[8]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF1</td><td>output</td><td>CELL[48].OUT_TMIN[7]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF2</td><td>output</td><td>CELL[48].OUT_TMIN[6]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF3</td><td>output</td><td>CELL[48].OUT_TMIN[5]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF4</td><td>output</td><td>CELL[48].OUT_TMIN[4]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF5</td><td>output</td><td>CELL[48].OUT_TMIN[3]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF6</td><td>output</td><td>CELL[48].OUT_TMIN[2]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF7</td><td>output</td><td>CELL[48].OUT_TMIN[1]</td></tr>

<tr><td>STAT_RX_PAUSE_QUANTA_SF8</td><td>output</td><td>CELL[48].OUT_TMIN[0]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF0</td><td>output</td><td>CELL[48].OUT_TMIN[20]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF1</td><td>output</td><td>CELL[48].OUT_TMIN[18]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF2</td><td>output</td><td>CELL[48].OUT_TMIN[17]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF3</td><td>output</td><td>CELL[48].OUT_TMIN[16]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF4</td><td>output</td><td>CELL[48].OUT_TMIN[15]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF5</td><td>output</td><td>CELL[48].OUT_TMIN[14]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF6</td><td>output</td><td>CELL[48].OUT_TMIN[13]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF7</td><td>output</td><td>CELL[48].OUT_TMIN[12]</td></tr>

<tr><td>STAT_RX_PAUSE_REQ_SF8</td><td>output</td><td>CELL[48].OUT_TMIN[10]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF0</td><td>output</td><td>CELL[48].OUT_TMIN[30]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF1</td><td>output</td><td>CELL[48].OUT_TMIN[29]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF2</td><td>output</td><td>CELL[48].OUT_TMIN[28]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF3</td><td>output</td><td>CELL[48].OUT_TMIN[27]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF4</td><td>output</td><td>CELL[48].OUT_TMIN[26]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF5</td><td>output</td><td>CELL[48].OUT_TMIN[25]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF6</td><td>output</td><td>CELL[48].OUT_TMIN[24]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF7</td><td>output</td><td>CELL[48].OUT_TMIN[23]</td></tr>

<tr><td>STAT_RX_PAUSE_VALID_SF8</td><td>output</td><td>CELL[48].OUT_TMIN[22]</td></tr>

<tr><td>STAT_RX_PKT_ERR_SF</td><td>output</td><td>CELL[49].OUT_TMIN[0]</td></tr>

<tr><td>STAT_RX_PKT_SF</td><td>output</td><td>CELL[48].OUT_TMIN[31]</td></tr>

<tr><td>STAT_RX_RECEIVED_LOCAL_FAULT_SF</td><td>output</td><td>CELL[49].OUT_TMIN[1]</td></tr>

<tr><td>STAT_RX_REMOTE_FAULT_SF</td><td>output</td><td>CELL[49].OUT_TMIN[2]</td></tr>

<tr><td>STAT_RX_STATUS_SF</td><td>output</td><td>CELL[49].OUT_TMIN[3]</td></tr>

<tr><td>STAT_RX_STOMPED_FCS_SF</td><td>output</td><td>CELL[47].OUT_TMIN[26]</td></tr>

<tr><td>STAT_RX_TEST_PATTERN_MISMATCH_SF</td><td>output</td><td>CELL[49].OUT_TMIN[4]</td></tr>

<tr><td>STAT_RX_TRUNCATED_SF</td><td>output</td><td>CELL[49].OUT_TMIN[5]</td></tr>

<tr><td>STAT_RX_UNICAST_SF</td><td>output</td><td>CELL[49].OUT_TMIN[6]</td></tr>

<tr><td>STAT_RX_VALID_CTRL_CODE_SF</td><td>output</td><td>CELL[49].OUT_TMIN[7]</td></tr>

<tr><td>STAT_RX_VLAN_SF</td><td>output</td><td>CELL[49].OUT_TMIN[8]</td></tr>

<tr><td>STAT_TX_BAD_FCS_SF</td><td>output</td><td>CELL[53].OUT_TMIN[20]</td></tr>

<tr><td>STAT_TX_BROADCAST_SF</td><td>output</td><td>CELL[53].OUT_TMIN[18]</td></tr>

<tr><td>STAT_TX_BYTES_SF0</td><td>output</td><td>CELL[53].OUT_TMIN[29]</td></tr>

<tr><td>STAT_TX_BYTES_SF1</td><td>output</td><td>CELL[53].OUT_TMIN[28]</td></tr>

<tr><td>STAT_TX_BYTES_SF2</td><td>output</td><td>CELL[53].OUT_TMIN[27]</td></tr>

<tr><td>STAT_TX_BYTES_SF3</td><td>output</td><td>CELL[53].OUT_TMIN[26]</td></tr>

<tr><td>STAT_TX_FCS_ERR_SF</td><td>output</td><td>CELL[53].OUT_TMIN[30]</td></tr>

<tr><td>STAT_TX_MULTICAST_SF</td><td>output</td><td>CELL[53].OUT_TMIN[17]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF0</td><td>output</td><td>CELL[54].OUT_TMIN[7]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF1</td><td>output</td><td>CELL[54].OUT_TMIN[6]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF2</td><td>output</td><td>CELL[54].OUT_TMIN[5]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF3</td><td>output</td><td>CELL[54].OUT_TMIN[4]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF4</td><td>output</td><td>CELL[54].OUT_TMIN[3]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF5</td><td>output</td><td>CELL[54].OUT_TMIN[2]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF6</td><td>output</td><td>CELL[54].OUT_TMIN[1]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF7</td><td>output</td><td>CELL[54].OUT_TMIN[0]</td></tr>

<tr><td>STAT_TX_PAUSE_VALID_SF8</td><td>output</td><td>CELL[53].OUT_TMIN[31]</td></tr>

<tr><td>STAT_TX_PKT_ERR_SF</td><td>output</td><td>CELL[54].OUT_TMIN[10]</td></tr>

<tr><td>STAT_TX_PKT_SF</td><td>output</td><td>CELL[54].OUT_TMIN[8]</td></tr>

<tr><td>STAT_TX_UNICAST_SF</td><td>output</td><td>CELL[53].OUT_TMIN[16]</td></tr>

<tr><td>STAT_TX_VLAN_SF</td><td>output</td><td>CELL[53].OUT_TMIN[19]</td></tr>

<tr><td>STEPSIZEPPM_FS0</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>STEPSIZEPPM_FS1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>STEPSIZEPPM_FS2</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>STEPSIZEPPM_FS3</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>STEPSIZEPPM_FS4</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TCOCLKFSMFROUT_FS</td><td>input</td><td>CELL[53].IMUX_CTRL[2]</td></tr>

<tr><td>TCODABYPASS_FS</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TCODAOVREN_FS</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TCODAPWDN_FS</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TCODARESET_FS</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TCOHOLDFROUT_FS</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TCOINITDONE_SF</td><td>output</td><td>CELL[54].OUT_TMIN[27]</td></tr>

<tr><td>TCOINITSET_FS</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TCOPIOVREN_FS</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TCOUPDNFROUT_FS</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TDASOFTRESET_FS</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TDASOFTRSTDONE_SF</td><td>output</td><td>CELL[56].OUT_TMIN[23]</td></tr>

<tr><td>TSTCLK0_FS</td><td>input</td><td>CELL[51].IMUX_CTRL[2]</td></tr>

<tr><td>TSTCLK1_FS</td><td>input</td><td>CELL[51].IMUX_CTRL[3]</td></tr>

<tr><td>TSTIN_FS0</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TSTIN_FS1</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TSTIN_FS10</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TSTIN_FS11</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TSTIN_FS12</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TSTIN_FS13</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TSTIN_FS14</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TSTIN_FS15</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TSTIN_FS16</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TSTIN_FS17</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TSTIN_FS18</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TSTIN_FS19</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TSTIN_FS2</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TSTIN_FS3</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TSTIN_FS4</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TSTIN_FS5</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TSTIN_FS6</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TSTIN_FS7</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TSTIN_FS8</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TSTIN_FS9</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TSTPWRDNOVRDB_FS</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TSTPWRDN_FS0</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TSTPWRDN_FS1</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TSTPWRDN_FS2</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TSTPWRDN_FS3</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TSTPWRDN_FS4</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXCODAALGNEN_FS</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXCOPIALGNEN_FS</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXCOPIPHDONE_SF</td><td>output</td><td>CELL[57].OUT_TMIN[3]</td></tr>

<tr><td>TXCOPISETPHS_FS</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXDCCDONE_SF</td><td>output</td><td>CELL[56].OUT_TMIN[13]</td></tr>

<tr><td>TXDCCSRESET_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TXDCCSTART_FS</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TXDRVAMP_FS0</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TXDRVAMP_FS1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TXDRVAMP_FS2</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TXDRVAMP_FS3</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TXDRVAMP_FS4</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TXELECIDLE_FS</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXEMPMAIN_FS0</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS2</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS3</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS4</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS5</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPMAIN_FS6</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXEMPPOS_FS0</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXEMPPOS_FS1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXEMPPOS_FS2</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXEMPPOS_FS3</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXEMPPOS_FS4</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXEMPPRE_FS0</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXEMPPRE_FS1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXEMPPRE_FS2</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXEMPPRE_FS3</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXEMPPRE_FS4</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXLINKSYNCDONE_SF</td><td>output</td><td>CELL[56].OUT_TMIN[20]</td></tr>

<tr><td>TXMSTRSETPHDONE_FS</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TXMUXDCDEXHOLD_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXMUXDCDORWREN_FS</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TXOUTCKCTL_FS0</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TXOUTCKCTL_FS1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TXOUTCKCTL_FS2</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TXOUTCLKPCS_SF</td><td>output</td><td>CELL[57].OUT_TMIN[20]</td></tr>

<tr><td>TXOUTCLK_SF</td><td>output</td><td>CELL[57].OUT_TMIN[25]</td></tr>

<tr><td>TXPIPPMPWDN_FS</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXPLLCKSEL_FS0</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXPLLCKSEL_FS1</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXPMARESETDONE_SF</td><td>output</td><td>CELL[57].OUT_TMIN[7]</td></tr>

<tr><td>TXPMARESET_FS</td><td>input</td><td>CELL[53].IMUX_CTRL[7]</td></tr>

<tr><td>TXPOLARITY_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXPPMOVRDEN_FS</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXPPMSEL_FS</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TXPRBSINERR_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXPRBSPTN_FS0</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXPRBSPTN_FS1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXPRBSPTN_FS2</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXPRBSPTN_FS3</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TXPRGDIVRSTDONE_SF</td><td>output</td><td>CELL[55].OUT_TMIN[14]</td></tr>

<tr><td>TXPROGDIVRESET_FS</td><td>input</td><td>CELL[54].IMUX_CTRL[7]</td></tr>

<tr><td>TXPWRDN_FS0</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXPWRDN_FS1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXRAWDATA_FS0</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXRAWDATA_FS1</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TXRAWDATA_FS10</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TXRAWDATA_FS11</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXRAWDATA_FS12</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TXRAWDATA_FS13</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TXRAWDATA_FS14</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TXRAWDATA_FS15</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TXRAWDATA_FS16</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TXRAWDATA_FS17</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TXRAWDATA_FS18</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[3]</td></tr>

<tr><td>TXRAWDATA_FS19</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TXRAWDATA_FS2</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TXRAWDATA_FS20</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TXRAWDATA_FS21</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TXRAWDATA_FS22</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TXRAWDATA_FS23</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TXRAWDATA_FS24</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TXRAWDATA_FS25</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TXRAWDATA_FS26</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TXRAWDATA_FS27</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TXRAWDATA_FS28</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TXRAWDATA_FS29</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TXRAWDATA_FS3</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TXRAWDATA_FS30</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TXRAWDATA_FS31</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TXRAWDATA_FS32</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TXRAWDATA_FS33</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TXRAWDATA_FS34</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TXRAWDATA_FS35</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TXRAWDATA_FS36</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TXRAWDATA_FS37</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TXRAWDATA_FS38</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TXRAWDATA_FS39</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TXRAWDATA_FS4</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TXRAWDATA_FS5</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TXRAWDATA_FS6</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TXRAWDATA_FS7</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TXRAWDATA_FS8</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TXRAWDATA_FS9</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TXRESETDONE_SF</td><td>output</td><td>CELL[56].OUT_TMIN[18]</td></tr>

<tr><td>TXRESET_FS</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TXSERPWRDN_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXSLVSYNCEN_FS</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TXSYNCEN2SLV_SF</td><td>output</td><td>CELL[56].OUT_TMIN[29]</td></tr>

<tr><td>TXSYNCFSMMASTER_FS</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TXSYSCKSEL_FS0</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXSYSCKSEL_FS1</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TXUSRCLK2_FS</td><td>input</td><td>CELL[54].IMUX_CTRL[3]</td></tr>

<tr><td>TXUSRCLK_FS</td><td>input</td><td>CELL[54].IMUX_CTRL[2]</td></tr>

<tr><td>TXUSRRDY_FS</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_AXIS_TDATA_FS0</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_AXIS_TDATA_FS1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TDATA_FS10</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TX_AXIS_TDATA_FS11</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_AXIS_TDATA_FS12</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TDATA_FS13</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TDATA_FS14</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_AXIS_TDATA_FS15</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TX_AXIS_TDATA_FS16</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_AXIS_TDATA_FS17</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>TX_AXIS_TDATA_FS18</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TDATA_FS19</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_AXIS_TDATA_FS2</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_AXIS_TDATA_FS20</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TDATA_FS21</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TDATA_FS22</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_AXIS_TDATA_FS23</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_AXIS_TDATA_FS24</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TDATA_FS25</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_AXIS_TDATA_FS26</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_AXIS_TDATA_FS27</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_AXIS_TDATA_FS28</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_AXIS_TDATA_FS29</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_AXIS_TDATA_FS3</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TDATA_FS30</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_AXIS_TDATA_FS31</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TDATA_FS32</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_AXIS_TDATA_FS33</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_AXIS_TDATA_FS34</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_AXIS_TDATA_FS35</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_AXIS_TDATA_FS36</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TDATA_FS37</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_AXIS_TDATA_FS38</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_AXIS_TDATA_FS39</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TDATA_FS4</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TDATA_FS40</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TDATA_FS41</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_AXIS_TDATA_FS42</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_AXIS_TDATA_FS43</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_AXIS_TDATA_FS44</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TDATA_FS45</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TDATA_FS46</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TX_AXIS_TDATA_FS47</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_AXIS_TDATA_FS48</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TDATA_FS49</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TDATA_FS5</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_AXIS_TDATA_FS50</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TX_AXIS_TDATA_FS51</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_AXIS_TDATA_FS52</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TDATA_FS53</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_AXIS_TDATA_FS54</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TDATA_FS55</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_AXIS_TDATA_FS56</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TDATA_FS57</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TDATA_FS58</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_AXIS_TDATA_FS59</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_AXIS_TDATA_FS6</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_AXIS_TDATA_FS60</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_AXIS_TDATA_FS61</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TDATA_FS62</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_AXIS_TDATA_FS63</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_AXIS_TDATA_FS7</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_AXIS_TDATA_FS8</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TDATA_FS9</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TERR_FS</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_AXIS_TLAST_FS0</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_AXIS_TLAST_FS1</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_AXIS_TLAST_FS2</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_AXIS_TLAST_FS3</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_AXIS_TLAST_FS4</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_AXIS_TLAST_FS5</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_AXIS_TLAST_FS6</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_AXIS_TLAST_FS7</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_AXIS_TPOISON_FS</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_AXIS_TPRE_FS0</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[5]</td></tr>

<tr><td>TX_AXIS_TPRE_FS1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[4]</td></tr>

<tr><td>TX_AXIS_TPRE_FS2</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_AXIS_TPRE_FS3</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_AXIS_TPRE_FS4</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[2]</td></tr>

<tr><td>TX_AXIS_TPRE_FS5</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[1]</td></tr>

<tr><td>TX_AXIS_TPRE_FS6</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_AXIS_TPRE_FS7</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_AXIS_TREADY_SF</td><td>output</td><td>CELL[54].OUT_TMIN[12]</td></tr>

<tr><td>TX_AXIS_TSOF_FS0</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_AXIS_TSOF_FS1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_AXIS_TTERM_FS0</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_AXIS_TTERM_FS1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_AXIS_TTERM_FS2</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_AXIS_TTERM_FS3</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_AXIS_TTERM_FS4</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_AXIS_TVALID_FS</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_GB_SEQ_START_SF</td><td>output</td><td>CELL[54].OUT_TMIN[13]</td></tr>

<tr><td>TX_GB_SEQ_SYNC_FS</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_PTP_SOP_POS_SF</td><td>output</td><td>CELL[54].OUT_TMIN[15]</td></tr>

<tr><td>TX_PTP_SOP_SF</td><td>output</td><td>CELL[54].OUT_TMIN[14]</td></tr>

<tr><td>TX_UNFOUT_SF</td><td>output</td><td>CELL[54].OUT_TMIN[16]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-rclk_gt"><a class="header" href="#bel-rclk_gt">Bel RCLK_GT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel RCLK_GT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-vcc_gt"><a class="header" href="#bel-vcc_gt">Bel VCC_GT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel VCC_GT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTF bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].SCANOUT_SF6</td></tr>

<tr><td>CELL[0].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF9</td></tr>

<tr><td>CELL[0].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].SCANOUT_SF8</td></tr>

<tr><td>CELL[0].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].DMONOUT_SF11</td></tr>

<tr><td>CELL[0].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].SCANOUT_SF11</td></tr>

<tr><td>CELL[0].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF9</td></tr>

<tr><td>CELL[0].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].DFEDOUT_SF5</td></tr>

<tr><td>CELL[0].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF6</td></tr>

<tr><td>CELL[0].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].SCANOUT_SF14</td></tr>

<tr><td>CELL[0].OUT_TMIN[9]</td><td>GTF_CHANNEL[0].DMONOUT_SF15</td></tr>

<tr><td>CELL[0].OUT_TMIN[10]</td><td>GTF_CHANNEL[0].DRPDO_SF11</td></tr>

<tr><td>CELL[0].OUT_TMIN[11]</td><td>GTF_CHANNEL[0].SCANOUT_SF5</td></tr>

<tr><td>CELL[0].OUT_TMIN[12]</td><td>GTF_CHANNEL[0].DMONOUT_SF6</td></tr>

<tr><td>CELL[0].OUT_TMIN[13]</td><td>GTF_CHANNEL[0].DRPDO_SF15</td></tr>

<tr><td>CELL[0].OUT_TMIN[14]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF8</td></tr>

<tr><td>CELL[0].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].DMONOUT_SF10</td></tr>

<tr><td>CELL[0].OUT_TMIN[16]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF10</td></tr>

<tr><td>CELL[0].OUT_TMIN[17]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF5</td></tr>

<tr><td>CELL[0].OUT_TMIN[18]</td><td>GTF_CHANNEL[0].SCANOUT_SF1</td></tr>

<tr><td>CELL[0].OUT_TMIN[19]</td><td>GTF_CHANNEL[0].DRPDO_SF10</td></tr>

<tr><td>CELL[0].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].DRPDO_SF6</td></tr>

<tr><td>CELL[0].OUT_TMIN[21]</td><td>GTF_CHANNEL[0].DMONOUT_SF5</td></tr>

<tr><td>CELL[0].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF8</td></tr>

<tr><td>CELL[0].OUT_TMIN[23]</td><td>GTF_CHANNEL[0].SCANOUT_SF0</td></tr>

<tr><td>CELL[0].OUT_TMIN[24]</td><td>GTF_CHANNEL[0].DFEDOUT_SF1</td></tr>

<tr><td>CELL[0].OUT_TMIN[25]</td><td>GTF_CHANNEL[0].DRPDO_SF5</td></tr>

<tr><td>CELL[0].OUT_TMIN[26]</td><td>GTF_CHANNEL[0].DFEDOUT_SF0</td></tr>

<tr><td>CELL[0].OUT_TMIN[27]</td><td>GTF_CHANNEL[0].DMONOUT_SF0</td></tr>

<tr><td>CELL[0].OUT_TMIN[28]</td><td>GTF_CHANNEL[0].MGTREFCLKFA_SF</td></tr>

<tr><td>CELL[0].OUT_TMIN[29]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF0</td></tr>

<tr><td>CELL[0].OUT_TMIN[30]</td><td>GTF_CHANNEL[0].DMONOUT_SF1</td></tr>

<tr><td>CELL[0].OUT_TMIN[31]</td><td>GTF_CHANNEL[0].DRPDO_SF0</td></tr>

<tr><td>CELL[0].IMUX_CTRL[4]</td><td>GTF_CHANNEL[0].DCLK_FS</td></tr>

<tr><td>CELL[0].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].DMONCLK_FS</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[0].DEN_FS</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[0].TSTIN_FS0</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[0].DADDR_FS0</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[0].DWE_FS</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].TSTIN_FS2</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[0].DI_FS0</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS2</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS5</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS8</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS11</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS14</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS17</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[0].EYESCANTRIGGER_FS</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS19</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS22</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS25</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].TSTIN_FS10</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[0].DI_FS2</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[0].SCANIN_FS11</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].TSTIN_FS12</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[0].DADDR_FS3</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[0].SCANIN_FS9</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].TSTIN_FS14</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[0].DI_FS3</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[0].SCANIN_FS7</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[0].TSTIN_FS16</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS1</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS0</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS4</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS3</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS7</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS6</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS10</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS9</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS13</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS12</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS16</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS15</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[0].DADDR_FS6</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[0].PMASCANIN_FS9</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS18</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[0].DI_FS6</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS21</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS20</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS24</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS23</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS27</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS26</td></tr>

<tr><td>CELL[1].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].SCANOUT_SF7</td></tr>

<tr><td>CELL[1].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].EYESCANDATAERROR_SF</td></tr>

<tr><td>CELL[1].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].SCANOUT_SF9</td></tr>

<tr><td>CELL[1].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF1</td></tr>

<tr><td>CELL[1].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].SCANOUT_SF12</td></tr>

<tr><td>CELL[1].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF4</td></tr>

<tr><td>CELL[1].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].DFEDOUT_SF6</td></tr>

<tr><td>CELL[1].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].DRPDO_SF1</td></tr>

<tr><td>CELL[1].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].SCANOUT_SF15</td></tr>

<tr><td>CELL[1].OUT_TMIN[9]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF0</td></tr>

<tr><td>CELL[1].OUT_TMIN[10]</td><td>GTF_CHANNEL[0].CPLFREQLOCK_SF</td></tr>

<tr><td>CELL[1].OUT_TMIN[11]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF0</td></tr>

<tr><td>CELL[1].OUT_TMIN[14]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF1</td></tr>

<tr><td>CELL[1].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF2</td></tr>

<tr><td>CELL[1].OUT_TMIN[16]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF3</td></tr>

<tr><td>CELL[1].OUT_TMIN[17]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF4</td></tr>

<tr><td>CELL[1].OUT_TMIN[18]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF5</td></tr>

<tr><td>CELL[1].OUT_TMIN[19]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF6</td></tr>

<tr><td>CELL[1].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF7</td></tr>

<tr><td>CELL[1].OUT_TMIN[21]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF8</td></tr>

<tr><td>CELL[1].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF9</td></tr>

<tr><td>CELL[1].OUT_TMIN[23]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF10</td></tr>

<tr><td>CELL[1].OUT_TMIN[24]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF11</td></tr>

<tr><td>CELL[1].OUT_TMIN[25]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF12</td></tr>

<tr><td>CELL[1].OUT_TMIN[26]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF13</td></tr>

<tr><td>CELL[1].OUT_TMIN[27]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF14</td></tr>

<tr><td>CELL[1].OUT_TMIN[28]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF15</td></tr>

<tr><td>CELL[1].OUT_TMIN[29]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF16</td></tr>

<tr><td>CELL[1].OUT_TMIN[30]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF17</td></tr>

<tr><td>CELL[1].OUT_TMIN[31]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF18</td></tr>

<tr><td>CELL[1].IMUX_CTRL[3]</td><td>GTF_CHANNEL[0].DRST_FS</td></tr>

<tr><td>CELL[1].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].COREREFCLK_FS</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS28</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS31</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS34</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[0].TSTPWRDN_FS0</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS36</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS39</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[0].TSTPWRDN_FS1</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].TSTIN_FS5</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[0].DADDR_FS9</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[0].TSTPWRDN_FS2</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[0].TSTIN_FS7</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[0].DI_FS9</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[0].TSTPWRDN_FS3</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].TSTIN_FS9</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[0].TSTPWRDN_FS4</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS30</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS29</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS33</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS32</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[0].GTRXRSTSEL_FS</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS35</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].TSTIN_FS15</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[0].DI_FS11</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS38</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[0].TXRAWDATA_FS37</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[0].SCANIN_FS1</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].TSTIN_FS19</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[0].DI_FS12</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[0].SCANIN_FS3</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[0].TSTIN_FS4</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[0].SCANMODEB_FS</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[0].SCANIN_FS5</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[0].DADDR_FS1</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[0].DI_FS13</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[0].ISCANRESET_FS</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PMASCANENB_FS</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[0].SCANENB_FS</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[0].SCANRSTB_FS</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PMASCANIN_FS0</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[0].DI_FS14</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[0].SCANRSTEN_FS</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].PMASCANIN_FS14</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[0].TSTPWRDNOVRDB_FS</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[0].DFE_KH_EXTHOLD_FS</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].PMASCANIN_FS15</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[0].DI_FS15</td></tr>

<tr><td>CELL[2].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF19</td></tr>

<tr><td>CELL[2].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF20</td></tr>

<tr><td>CELL[2].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF21</td></tr>

<tr><td>CELL[2].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF22</td></tr>

<tr><td>CELL[2].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF23</td></tr>

<tr><td>CELL[2].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF24</td></tr>

<tr><td>CELL[2].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].TXOUTCLK_SF</td></tr>

<tr><td>CELL[2].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF25</td></tr>

<tr><td>CELL[2].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF26</td></tr>

<tr><td>CELL[2].OUT_TMIN[9]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF27</td></tr>

<tr><td>CELL[2].OUT_TMIN[10]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF28</td></tr>

<tr><td>CELL[2].OUT_TMIN[11]</td><td>GTF_CHANNEL[0].TXOUTCLKPCS_SF</td></tr>

<tr><td>CELL[2].OUT_TMIN[12]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF29</td></tr>

<tr><td>CELL[2].OUT_TMIN[13]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF30</td></tr>

<tr><td>CELL[2].OUT_TMIN[14]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF31</td></tr>

<tr><td>CELL[2].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF32</td></tr>

<tr><td>CELL[2].OUT_TMIN[16]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF33</td></tr>

<tr><td>CELL[2].OUT_TMIN[17]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF34</td></tr>

<tr><td>CELL[2].OUT_TMIN[18]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF35</td></tr>

<tr><td>CELL[2].OUT_TMIN[19]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF36</td></tr>

<tr><td>CELL[2].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF37</td></tr>

<tr><td>CELL[2].OUT_TMIN[21]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF38</td></tr>

<tr><td>CELL[2].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].RXRAWDATA_SF39</td></tr>

<tr><td>CELL[2].OUT_TMIN[23]</td><td>GTF_CHANNEL[0].SCANOUT_SF2</td></tr>

<tr><td>CELL[2].OUT_TMIN[24]</td><td>GTF_CHANNEL[0].TXPMARESETDONE_SF</td></tr>

<tr><td>CELL[2].OUT_TMIN[25]</td><td>GTF_CHANNEL[0].DRPDO_SF7</td></tr>

<tr><td>CELL[2].OUT_TMIN[26]</td><td>GTF_CHANNEL[0].DFEDOUT_SF2</td></tr>

<tr><td>CELL[2].OUT_TMIN[27]</td><td>GTF_CHANNEL[0].DMONOUT_SF2</td></tr>

<tr><td>CELL[2].OUT_TMIN[28]</td><td>GTF_CHANNEL[0].TXCOPIPHDONE_SF</td></tr>

<tr><td>CELL[2].OUT_TMIN[29]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF2</td></tr>

<tr><td>CELL[2].OUT_TMIN[30]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF5</td></tr>

<tr><td>CELL[2].OUT_TMIN[31]</td><td>GTF_CHANNEL[0].DRPDO_SF2</td></tr>

<tr><td>CELL[2].IMUX_CTRL[0]</td><td>GTF_CHANNEL[0].CFGRESET_FS</td></tr>

<tr><td>CELL[2].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].PMASCANCLK4_FS</td></tr>

<tr><td>CELL[2].IMUX_CTRL[6]</td><td>GTF_CHANNEL[0].PMASCANCLK5_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[0].TSTIN_FS6</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[0].SCANIN_FS13</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[0].DI_FS1</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[0].LOOPBACK_FS0</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].TXUSRRDY_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[0].TSTIN_FS8</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[0].LOOPBACK_FS1</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].DADDR_FS2</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[0].GTTXRSTSEL_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[0].LOOPBACK_FS2</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[0].TXDCCSRESET_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[0].DADDR_FS4</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[0].CPLPWRDN_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].TXEMPPRE_FS0</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[0].SCANIN_FS0</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[0].TSTIN_FS18</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].INCPCTRL_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[0].DI_FS4</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[0].TXEMPMAIN_FS0</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].TXPRBSINERR_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[0].SCANIN_FS2</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[0].SCANIN_FS12</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].FREQOS_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[0].DADDR_FS5</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[0].TXEMPPOS_FS0</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[0].TXPOLARITY_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[0].SCANIN_FS4</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[0].TXSERPWRDN_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].TXPWRDN_FS0</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[0].PMASCANIN_FS7</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[0].DI_FS5</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[0].PMASCANIN_FS8</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[0].PMASCANRSTEN_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[0].STEPSIZEPPM_FS0</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[0].PMASCANMODEB_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[0].PMASCANIN_FS10</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[0].PMASCANIN_FS12</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PMASCANIN_FS1</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[0].DADDR_FS7</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[0].PMASCANIN_FS11</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PMASCANIN_FS2</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[0].PMASCANIN_FS13</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[0].DI_FS7</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].PMASCANIN_FS16</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[0].DMONFIFORESET_FS</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[0].TSTIN_FS1</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].PMASCANIN_FS17</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[0].DADDR_FS8</td></tr>

<tr><td>CELL[3].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].CFOKFORCEDONE_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF12</td></tr>

<tr><td>CELL[3].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].TXSYNCEN2SLV_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].SCANOUT_SF10</td></tr>

<tr><td>CELL[3].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].SCANOUT_SF13</td></tr>

<tr><td>CELL[3].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].CPLREFLOSS_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].CFOKDONE_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].DRDY_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].TDASOFTRSTDONE_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[9]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF2</td></tr>

<tr><td>CELL[3].OUT_TMIN[10]</td><td>GTF_CHANNEL[0].SCANOUT_SF17</td></tr>

<tr><td>CELL[3].OUT_TMIN[11]</td><td>GTF_CHANNEL[0].TXLINKSYNCDONE_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[12]</td><td>GTF_CHANNEL[0].SCANOUT_SF18</td></tr>

<tr><td>CELL[3].OUT_TMIN[13]</td><td>GTF_CHANNEL[0].TXRESETDONE_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[14]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF11</td></tr>

<tr><td>CELL[3].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].DMONOUT_SF13</td></tr>

<tr><td>CELL[3].OUT_TMIN[17]</td><td>GTF_CHANNEL[0].CKOKDONE_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[18]</td><td>GTF_CHANNEL[0].TXDCCDONE_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[19]</td><td>GTF_CHANNEL[0].DRPDO_SF13</td></tr>

<tr><td>CELL[3].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].RXCDRPHDONE_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[21]</td><td>GTF_CHANNEL[0].DMONOUT_SF8</td></tr>

<tr><td>CELL[3].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].SCANOUT_SF16</td></tr>

<tr><td>CELL[3].OUT_TMIN[23]</td><td>GTF_CHANNEL[0].SCANOUT_SF3</td></tr>

<tr><td>CELL[3].OUT_TMIN[24]</td><td>GTF_CHANNEL[0].RXPHALIGNERR_SF</td></tr>

<tr><td>CELL[3].OUT_TMIN[25]</td><td>GTF_CHANNEL[0].DRPDO_SF8</td></tr>

<tr><td>CELL[3].OUT_TMIN[26]</td><td>GTF_CHANNEL[0].DFEDOUT_SF3</td></tr>

<tr><td>CELL[3].OUT_TMIN[27]</td><td>GTF_CHANNEL[0].DMONOUT_SF3</td></tr>

<tr><td>CELL[3].OUT_TMIN[29]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF3</td></tr>

<tr><td>CELL[3].OUT_TMIN[30]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF6</td></tr>

<tr><td>CELL[3].OUT_TMIN[31]</td><td>GTF_CHANNEL[0].DRPDO_SF3</td></tr>

<tr><td>CELL[3].IMUX_CTRL[0]</td><td>GTF_CHANNEL[0].CPLRESET_FS</td></tr>

<tr><td>CELL[3].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].CPLLDMONCLK_FS</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[0].TSTIN_FS3</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[0].DI_FS8</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[0].CPLREFSELDYN_FS2</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].TXSLVSYNCEN_FS</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[0].TSTIN_FS11</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[0].CPLREFSELDYN_FS1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].RXTERMINATION_FS</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[0].DI_FS10</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[0].CPLREFSELDYN_FS0</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[0].TXPPMSEL_FS</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[0].SCANIN_FS10</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[0].CPLLKDETEN_FS</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].TXEMPPRE_FS1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[0].TSTIN_FS13</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[0].SCANIN_FS8</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].TXPIPPMPWDN_FS</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[0].SCANIN_FS6</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[0].TXEMPMAIN_FS1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].TXPPMOVRDEN_FS</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[0].TSTIN_FS17</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS0</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].ENPPM_FS</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[0].TXEMPPOS_FS1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[0].TCOPIOVREN_FS</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS2</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[0].TXSYSCKSEL_FS0</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].TXPWRDN_FS1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS3</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS4</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS5</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS6</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[0].STEPSIZEPPM_FS1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS7</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS8</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS9</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PMASCANIN_FS3</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS10</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS11</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PMASCANIN_FS4</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS12</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS13</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS14</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS15</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS16</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS17</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS18</td></tr>

<tr><td>CELL[4].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].CFOKFSTARTED_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF14</td></tr>

<tr><td>CELL[4].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].RXPMARESETDONE_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].RXSLIPPMARDY_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].RXSYNCEN2SLV_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].RXSLIPOUTCLKRDY_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].CFOKSTART_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].DFEDOUT_SF7</td></tr>

<tr><td>CELL[4].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].RXCOPHDONE_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[9]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF3</td></tr>

<tr><td>CELL[4].OUT_TMIN[10]</td><td>GTF_CHANNEL[0].RXSLIPDONE_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[11]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF10</td></tr>

<tr><td>CELL[4].OUT_TMIN[12]</td><td>GTF_CHANNEL[0].DMONOUT_SF12</td></tr>

<tr><td>CELL[4].OUT_TMIN[13]</td><td>GTF_CHANNEL[0].RXLINKSYNCDONE_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[14]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF7</td></tr>

<tr><td>CELL[4].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].DMONOUT_SF14</td></tr>

<tr><td>CELL[4].OUT_TMIN[16]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF13</td></tr>

<tr><td>CELL[4].OUT_TMIN[17]</td><td>GTF_CHANNEL[0].TXPRGDIVRSTDONE_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[18]</td><td>GTF_CHANNEL[0].RESET_EXCEPTION_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[19]</td><td>GTF_CHANNEL[0].DRPDO_SF14</td></tr>

<tr><td>CELL[4].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].RXPRGDIVRSTDONE_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[21]</td><td>GTF_CHANNEL[0].DMONOUT_SF9</td></tr>

<tr><td>CELL[4].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].GTPOWERGOOD_SF</td></tr>

<tr><td>CELL[4].OUT_TMIN[23]</td><td>GTF_CHANNEL[0].SCANOUT_SF4</td></tr>

<tr><td>CELL[4].OUT_TMIN[25]</td><td>GTF_CHANNEL[0].DRPDO_SF9</td></tr>

<tr><td>CELL[4].OUT_TMIN[26]</td><td>GTF_CHANNEL[0].DFEDOUT_SF4</td></tr>

<tr><td>CELL[4].OUT_TMIN[27]</td><td>GTF_CHANNEL[0].DMONOUT_SF4</td></tr>

<tr><td>CELL[4].OUT_TMIN[28]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF15</td></tr>

<tr><td>CELL[4].OUT_TMIN[29]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF4</td></tr>

<tr><td>CELL[4].OUT_TMIN[30]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF7</td></tr>

<tr><td>CELL[4].OUT_TMIN[31]</td><td>GTF_CHANNEL[0].DRPDO_SF4</td></tr>

<tr><td>CELL[4].IMUX_CTRL[0]</td><td>GTF_CHANNEL[0].GTTXRST_FS</td></tr>

<tr><td>CELL[4].IMUX_CTRL[4]</td><td>GTF_CHANNEL[0].PMASCANCLK3_FS</td></tr>

<tr><td>CELL[4].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].PMASCANCLK2_FS</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS19</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS20</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[0].TXOUTCKCTL_FS0</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].TXMSTRSETPHDONE_FS</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS21</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS22</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS23</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS24</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS25</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS26</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS27</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[0].TXDRVAMP_FS0</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].TXEMPPRE_FS2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS28</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS29</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS30</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS31</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[0].TXEMPMAIN_FS2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS32</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS33</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS34</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS35</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS36</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[0].TXEMPPOS_FS2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[0].TXPRBSPTN_FS0</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS37</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[0].TXSYSCKSEL_FS1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS38</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS39</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS40</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS41</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS42</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[0].STEPSIZEPPM_FS2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS43</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS44</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS45</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PMASCANIN_FS5</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS46</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS47</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PMASCANIN_FS6</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS48</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS49</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].DFE_KH_OVERWREN_FS</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS50</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS51</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS52</td></tr>

<tr><td>CELL[5].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF12</td></tr>

<tr><td>CELL[5].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].CPLFBLOSS_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].RXELECIDLE_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].DRPDO_SF12</td></tr>

<tr><td>CELL[5].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].TCOINITDONE_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].DMONOUT_SF7</td></tr>

<tr><td>CELL[5].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].RDASOFTRSTDONE_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF11</td></tr>

<tr><td>CELL[5].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].RXPRBSLOCKED_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[9]</td><td>GTF_CHANNEL[0].PINRSRVDAS_SF1</td></tr>

<tr><td>CELL[5].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].TX_UNFOUT_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[16]</td><td>GTF_CHANNEL[0].TX_PTP_SOP_POS_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[17]</td><td>GTF_CHANNEL[0].TX_PTP_SOP_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[18]</td><td>GTF_CHANNEL[0].TX_GB_SEQ_START_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[19]</td><td>GTF_CHANNEL[0].TX_AXIS_TREADY_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF8</td></tr>

<tr><td>CELL[5].OUT_TMIN[21]</td><td>GTF_CHANNEL[0].STAT_TX_PKT_ERR_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF0</td></tr>

<tr><td>CELL[5].OUT_TMIN[23]</td><td>GTF_CHANNEL[0].STAT_TX_PKT_SF</td></tr>

<tr><td>CELL[5].OUT_TMIN[24]</td><td>GTF_CHANNEL[0].STAT_TX_PAUSE_VALID_SF0</td></tr>

<tr><td>CELL[5].OUT_TMIN[25]</td><td>GTF_CHANNEL[0].STAT_TX_PAUSE_VALID_SF1</td></tr>

<tr><td>CELL[5].OUT_TMIN[26]</td><td>GTF_CHANNEL[0].STAT_TX_PAUSE_VALID_SF2</td></tr>

<tr><td>CELL[5].OUT_TMIN[27]</td><td>GTF_CHANNEL[0].STAT_TX_PAUSE_VALID_SF3</td></tr>

<tr><td>CELL[5].OUT_TMIN[28]</td><td>GTF_CHANNEL[0].STAT_TX_PAUSE_VALID_SF4</td></tr>

<tr><td>CELL[5].OUT_TMIN[29]</td><td>GTF_CHANNEL[0].STAT_TX_PAUSE_VALID_SF5</td></tr>

<tr><td>CELL[5].OUT_TMIN[30]</td><td>GTF_CHANNEL[0].STAT_TX_PAUSE_VALID_SF6</td></tr>

<tr><td>CELL[5].OUT_TMIN[31]</td><td>GTF_CHANNEL[0].STAT_TX_PAUSE_VALID_SF7</td></tr>

<tr><td>CELL[5].IMUX_CTRL[0]</td><td>GTF_CHANNEL[0].TXPROGDIVRESET_FS</td></tr>

<tr><td>CELL[5].IMUX_CTRL[4]</td><td>GTF_CHANNEL[0].TXUSRCLK2_FS</td></tr>

<tr><td>CELL[5].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].TXUSRCLK_FS</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS53</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS54</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[0].TXOUTCKCTL_FS1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS55</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS56</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].TXCODAALGNEN_FS</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS57</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[0].TCODABYPASS_FS</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS58</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[0].TXDRVAMP_FS1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].TXEMPPRE_FS3</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS59</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS60</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].QPLLFREQLOCK0_FS</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS61</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[0].TXEMPMAIN_FS3</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS62</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[0].TX_AXIS_TDATA_FS63</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[0].TX_GB_SEQ_SYNC_FS</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].TX_AXIS_TVALID_FS</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[0].TX_AXIS_TTERM_FS0</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[0].TXEMPPOS_FS3</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[0].TXPRBSPTN_FS1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[0].TX_AXIS_TTERM_FS1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[0].TXPLLCKSEL_FS0</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].TX_AXIS_TTERM_FS2</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[0].TX_AXIS_TTERM_FS3</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[0].TX_AXIS_TTERM_FS4</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[0].TX_AXIS_TSOF_FS0</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[0].STEPSIZEPPM_FS3</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[0].TX_AXIS_TSOF_FS1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[0].TX_AXIS_TPRE_FS0</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS0</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[0].TX_AXIS_TPRE_FS1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[0].TX_AXIS_TPRE_FS2</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[0].TX_AXIS_TPRE_FS3</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[0].TX_AXIS_TPRE_FS4</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].PINRSRVD_FS0</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[0].TX_AXIS_TPRE_FS5</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[0].TX_AXIS_TPRE_FS6</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].PINRSRVD_FS1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[0].TX_AXIS_TPRE_FS7</td></tr>

<tr><td>CELL[6].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].STAT_TX_PAUSE_VALID_SF8</td></tr>

<tr><td>CELL[6].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].STAT_TX_FCS_ERR_SF</td></tr>

<tr><td>CELL[6].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].STAT_TX_BYTES_SF0</td></tr>

<tr><td>CELL[6].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].STAT_TX_BYTES_SF1</td></tr>

<tr><td>CELL[6].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].STAT_TX_BYTES_SF2</td></tr>

<tr><td>CELL[6].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].STAT_TX_BYTES_SF3</td></tr>

<tr><td>CELL[6].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].CDRLOCK_SF</td></tr>

<tr><td>CELL[6].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].RXRECCLK_SF</td></tr>

<tr><td>CELL[6].OUT_TMIN[11]</td><td>GTF_CHANNEL[0].STAT_TX_BAD_FCS_SF</td></tr>

<tr><td>CELL[6].OUT_TMIN[12]</td><td>GTF_CHANNEL[0].STAT_TX_VLAN_SF</td></tr>

<tr><td>CELL[6].OUT_TMIN[13]</td><td>GTF_CHANNEL[0].STAT_TX_BROADCAST_SF</td></tr>

<tr><td>CELL[6].OUT_TMIN[14]</td><td>GTF_CHANNEL[0].STAT_TX_MULTICAST_SF</td></tr>

<tr><td>CELL[6].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].STAT_TX_UNICAST_SF</td></tr>

<tr><td>CELL[6].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF9</td></tr>

<tr><td>CELL[6].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF1</td></tr>

<tr><td>CELL[6].IMUX_CTRL[0]</td><td>GTF_CHANNEL[0].TXPMARESET_FS</td></tr>

<tr><td>CELL[6].IMUX_CTRL[2]</td><td>GTF_CHANNEL[0].PMASCANCLK6_FS</td></tr>

<tr><td>CELL[6].IMUX_CTRL[3]</td><td>GTF_CHANNEL[0].PMASCANCLK7_FS</td></tr>

<tr><td>CELL[6].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].TCOCLKFSMFROUT_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[0].TX_AXIS_TPOISON_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[0].TXPRBSPTN_FS3</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[0].TX_AXIS_TLAST_FS0</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[0].TXOUTCKCTL_FS2</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].BSR_SERIAL_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[0].TX_AXIS_TLAST_FS1</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[0].CPLLFREQLOCK_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[0].TX_AXIS_TLAST_FS2</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[0].TDASOFTRESET_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[0].TX_AXIS_TLAST_FS3</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[0].TXDRVAMP_FS2</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].TXEMPPRE_FS4</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[0].TX_AXIS_TLAST_FS4</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[0].TX_AXIS_TLAST_FS5</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].TCODAOVREN_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[0].TX_AXIS_TLAST_FS6</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[0].TXEMPMAIN_FS4</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].TCOHOLDFROUT_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[0].TX_AXIS_TLAST_FS7</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[0].TX_AXIS_TERR_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].CTL_TX_SEND_RFI_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[0].CTL_TX_SEND_LFI_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[0].TXEMPPOS_FS4</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[0].TXPRBSPTN_FS2</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[0].CTL_TX_SEND_IDLE_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[0].TXPLLCKSEL_FS1</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].CTL_TX_RESEND_PAUSE_FS</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[0].CTL_TX_PAUSE_REQ_FS0</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[0].CTL_TX_PAUSE_REQ_FS1</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[0].CTL_TX_PAUSE_REQ_FS2</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[0].STEPSIZEPPM_FS4</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[0].CTL_TX_PAUSE_REQ_FS3</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[0].CTL_TX_PAUSE_REQ_FS4</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS2</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[0].CTL_TX_PAUSE_REQ_FS5</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[0].CTL_TX_PAUSE_REQ_FS6</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS3</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[0].CTL_TX_PAUSE_REQ_FS7</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[0].CTL_TX_PAUSE_REQ_FS8</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].PINRSRVD_FS2</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].PINRSRVD_FS3</td></tr>

<tr><td>CELL[7].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].STAT_RX_HI_BER_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].STAT_RX_GOT_SIGNAL_OS_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].STAT_RX_FRAMING_ERR_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].STAT_RX_FCS_ERR_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].STAT_RX_BYTES_SF0</td></tr>

<tr><td>CELL[7].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].STAT_RX_BYTES_SF1</td></tr>

<tr><td>CELL[7].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].STAT_RX_BYTES_SF2</td></tr>

<tr><td>CELL[7].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].STAT_RX_BYTES_SF3</td></tr>

<tr><td>CELL[7].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].RXRECCLKPCS_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[9]</td><td>GTF_CHANNEL[0].STAT_RX_BROADCAST_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[10]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF13</td></tr>

<tr><td>CELL[7].OUT_TMIN[11]</td><td>GTF_CHANNEL[0].STAT_RX_BLOCK_LOCK_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[12]</td><td>GTF_CHANNEL[0].STAT_RX_BAD_PREAMBLE_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[13]</td><td>GTF_CHANNEL[0].STAT_RX_BAD_SFD_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[14]</td><td>GTF_CHANNEL[0].STAT_RX_BAD_CODE_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].RX_PTP_SOP_POS_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[16]</td><td>GTF_CHANNEL[0].RX_PTP_SOP_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[17]</td><td>GTF_CHANNEL[0].RX_GB_SEQ_START_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[18]</td><td>GTF_CHANNEL[0].RX_BITSLIP_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[19]</td><td>GTF_CHANNEL[0].RX_AXIS_TVALID_SF</td></tr>

<tr><td>CELL[7].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF10</td></tr>

<tr><td>CELL[7].OUT_TMIN[21]</td><td>GTF_CHANNEL[0].RX_AXIS_TTERM_SF0</td></tr>

<tr><td>CELL[7].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF2</td></tr>

<tr><td>CELL[7].OUT_TMIN[23]</td><td>GTF_CHANNEL[0].RX_AXIS_TTERM_SF1</td></tr>

<tr><td>CELL[7].OUT_TMIN[24]</td><td>GTF_CHANNEL[0].RX_AXIS_TTERM_SF2</td></tr>

<tr><td>CELL[7].OUT_TMIN[25]</td><td>GTF_CHANNEL[0].RX_AXIS_TTERM_SF3</td></tr>

<tr><td>CELL[7].OUT_TMIN[26]</td><td>GTF_CHANNEL[0].RX_AXIS_TTERM_SF4</td></tr>

<tr><td>CELL[7].OUT_TMIN[27]</td><td>GTF_CHANNEL[0].RX_AXIS_TSOF_SF0</td></tr>

<tr><td>CELL[7].OUT_TMIN[28]</td><td>GTF_CHANNEL[0].RX_AXIS_TSOF_SF1</td></tr>

<tr><td>CELL[7].OUT_TMIN[29]</td><td>GTF_CHANNEL[0].RX_AXIS_TPRE_SF0</td></tr>

<tr><td>CELL[7].OUT_TMIN[30]</td><td>GTF_CHANNEL[0].RX_AXIS_TPRE_SF1</td></tr>

<tr><td>CELL[7].OUT_TMIN[31]</td><td>GTF_CHANNEL[0].RX_AXIS_TPRE_SF2</td></tr>

<tr><td>CELL[7].IMUX_CTRL[0]</td><td>GTF_CHANNEL[0].DFERESET_FS</td></tr>

<tr><td>CELL[7].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].SCANCLK_FS</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[0].RESETOVRD_FS</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[0].TXDRVAMP_FS4</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].TXDCCSTART_FS</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].TCODARESET_FS</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[0].TCODAPWDN_FS</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[0].TXDRVAMP_FS3</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].TXCOPIALGNEN_FS</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[0].TXEMPMAIN_FS5</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].TXCOPISETPHS_FS</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[0].TXELECIDLE_FS</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].TCOUPDNFROUT_FS</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS4</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS5</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].PINRSRVD_FS4</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].PINRSRVD_FS5</td></tr>

<tr><td>CELL[8].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].RX_AXIS_TPRE_SF3</td></tr>

<tr><td>CELL[8].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].RX_AXIS_TPRE_SF4</td></tr>

<tr><td>CELL[8].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].RX_AXIS_TPRE_SF5</td></tr>

<tr><td>CELL[8].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].RX_AXIS_TPRE_SF6</td></tr>

<tr><td>CELL[8].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].RX_AXIS_TPRE_SF7</td></tr>

<tr><td>CELL[8].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].RX_AXIS_TLAST_SF0</td></tr>

<tr><td>CELL[8].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].RX_AXIS_TLAST_SF1</td></tr>

<tr><td>CELL[8].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].RX_AXIS_TLAST_SF2</td></tr>

<tr><td>CELL[8].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].RX_AXIS_TLAST_SF3</td></tr>

<tr><td>CELL[8].OUT_TMIN[9]</td><td>GTF_CHANNEL[0].RX_AXIS_TLAST_SF4</td></tr>

<tr><td>CELL[8].OUT_TMIN[10]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF14</td></tr>

<tr><td>CELL[8].OUT_TMIN[11]</td><td>GTF_CHANNEL[0].RX_AXIS_TLAST_SF5</td></tr>

<tr><td>CELL[8].OUT_TMIN[12]</td><td>GTF_CHANNEL[0].RX_AXIS_TLAST_SF6</td></tr>

<tr><td>CELL[8].OUT_TMIN[13]</td><td>GTF_CHANNEL[0].RX_AXIS_TLAST_SF7</td></tr>

<tr><td>CELL[8].OUT_TMIN[14]</td><td>GTF_CHANNEL[0].RX_AXIS_TERR_SF</td></tr>

<tr><td>CELL[8].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF0</td></tr>

<tr><td>CELL[8].OUT_TMIN[16]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF1</td></tr>

<tr><td>CELL[8].OUT_TMIN[17]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF2</td></tr>

<tr><td>CELL[8].OUT_TMIN[18]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF3</td></tr>

<tr><td>CELL[8].OUT_TMIN[19]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF4</td></tr>

<tr><td>CELL[8].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF11</td></tr>

<tr><td>CELL[8].OUT_TMIN[21]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF5</td></tr>

<tr><td>CELL[8].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF3</td></tr>

<tr><td>CELL[8].OUT_TMIN[23]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF6</td></tr>

<tr><td>CELL[8].OUT_TMIN[24]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF7</td></tr>

<tr><td>CELL[8].OUT_TMIN[25]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF8</td></tr>

<tr><td>CELL[8].OUT_TMIN[26]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF9</td></tr>

<tr><td>CELL[8].OUT_TMIN[27]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF10</td></tr>

<tr><td>CELL[8].OUT_TMIN[28]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF11</td></tr>

<tr><td>CELL[8].OUT_TMIN[29]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF12</td></tr>

<tr><td>CELL[8].OUT_TMIN[30]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF13</td></tr>

<tr><td>CELL[8].OUT_TMIN[31]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF14</td></tr>

<tr><td>CELL[8].IMUX_CTRL[0]</td><td>GTF_CHANNEL[0].CDRFRRESET_FS</td></tr>

<tr><td>CELL[8].IMUX_CTRL[2]</td><td>GTF_CHANNEL[0].PMASCANCLK8_FS</td></tr>

<tr><td>CELL[8].IMUX_CTRL[4]</td><td>GTF_CHANNEL[0].TSTCLK1_FS</td></tr>

<tr><td>CELL[8].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].TSTCLK0_FS</td></tr>

<tr><td>CELL[8].IMUX_CTRL[7]</td><td>GTF_CHANNEL[0].RXPMARESET_FS</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[0].GATERXELECIDLE_FS0</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].RXSYSCKSEL_FS1</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[0].TXSYNCFSMMASTER_FS</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].GATERXELECIDLE_FS1</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[0].TXRESET_FS</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[0].PRBSCNTRST_FS</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].RXPOLARITY_FS</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[0].TXEMPMAIN_FS6</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].RCODAPWDN_FS</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].RXCOALGNEN_FS</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[0].RXCOSETPHS_FS</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].RXOUTCKCTL_FS0</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[0].CDRHOLD_FS</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[0].TCOINITSET_FS</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS6</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS7</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].PINRSRVD_FS6</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].PINRSRVD_FS7</td></tr>

<tr><td>CELL[9].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF15</td></tr>

<tr><td>CELL[9].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF16</td></tr>

<tr><td>CELL[9].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF17</td></tr>

<tr><td>CELL[9].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF18</td></tr>

<tr><td>CELL[9].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF19</td></tr>

<tr><td>CELL[9].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF20</td></tr>

<tr><td>CELL[9].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF21</td></tr>

<tr><td>CELL[9].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF22</td></tr>

<tr><td>CELL[9].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF23</td></tr>

<tr><td>CELL[9].OUT_TMIN[9]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF24</td></tr>

<tr><td>CELL[9].OUT_TMIN[10]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF15</td></tr>

<tr><td>CELL[9].OUT_TMIN[11]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF25</td></tr>

<tr><td>CELL[9].OUT_TMIN[12]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF26</td></tr>

<tr><td>CELL[9].OUT_TMIN[13]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF27</td></tr>

<tr><td>CELL[9].OUT_TMIN[14]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF28</td></tr>

<tr><td>CELL[9].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF29</td></tr>

<tr><td>CELL[9].OUT_TMIN[16]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF30</td></tr>

<tr><td>CELL[9].OUT_TMIN[17]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF31</td></tr>

<tr><td>CELL[9].OUT_TMIN[18]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF32</td></tr>

<tr><td>CELL[9].OUT_TMIN[19]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF33</td></tr>

<tr><td>CELL[9].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF12</td></tr>

<tr><td>CELL[9].OUT_TMIN[21]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF34</td></tr>

<tr><td>CELL[9].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF4</td></tr>

<tr><td>CELL[9].OUT_TMIN[23]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF35</td></tr>

<tr><td>CELL[9].OUT_TMIN[24]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF36</td></tr>

<tr><td>CELL[9].OUT_TMIN[25]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF37</td></tr>

<tr><td>CELL[9].OUT_TMIN[26]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF38</td></tr>

<tr><td>CELL[9].OUT_TMIN[27]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF39</td></tr>

<tr><td>CELL[9].OUT_TMIN[28]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF40</td></tr>

<tr><td>CELL[9].OUT_TMIN[29]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF41</td></tr>

<tr><td>CELL[9].OUT_TMIN[30]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF42</td></tr>

<tr><td>CELL[9].OUT_TMIN[31]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF43</td></tr>

<tr><td>CELL[9].IMUX_CTRL[0]</td><td>GTF_CHANNEL[0].GTRXRST_FS</td></tr>

<tr><td>CELL[9].IMUX_CTRL[4]</td><td>GTF_CHANNEL[0].RXUSRCLK2_FS</td></tr>

<tr><td>CELL[9].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].RXUSRCLK_FS</td></tr>

<tr><td>CELL[9].IMUX_CTRL[7]</td><td>GTF_CHANNEL[0].RCODARESET_FS</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].RXPLLCKSEL_FS0</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].SCANIN_FS14</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[0].SCANIN_FS15</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].RXRESET_FS</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].OSOVREN_FS</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].DFECFOKOVREN_FS</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].DFECFOKFPULSE_FS</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[0].DFECFOKFEN_FS</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[0].RXSYSCKSEL_FS0</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].RXOUTCKCTL_FS1</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[0].CDROVREN_FS</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[0].CTL_RX_PAUSE_ACK_FS0</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[0].RXOUTCKCTL_FS2</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[0].CTL_RX_PAUSE_ACK_FS1</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[0].CTL_RX_PAUSE_ACK_FS2</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS8</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[0].CTL_RX_PAUSE_ACK_FS3</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[0].CTL_RX_PAUSE_ACK_FS4</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS9</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[0].CTL_RX_PAUSE_ACK_FS5</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[0].CTL_RX_PAUSE_ACK_FS6</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].PINRSRVD_FS8</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[0].CTL_RX_PAUSE_ACK_FS7</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[0].CTL_RX_PAUSE_ACK_FS8</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].PINRSRVD_FS9</td></tr>

<tr><td>CELL[10].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF44</td></tr>

<tr><td>CELL[10].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF45</td></tr>

<tr><td>CELL[10].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF46</td></tr>

<tr><td>CELL[10].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF47</td></tr>

<tr><td>CELL[10].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF48</td></tr>

<tr><td>CELL[10].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF49</td></tr>

<tr><td>CELL[10].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF50</td></tr>

<tr><td>CELL[10].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF51</td></tr>

<tr><td>CELL[10].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF52</td></tr>

<tr><td>CELL[10].OUT_TMIN[9]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF53</td></tr>

<tr><td>CELL[10].OUT_TMIN[10]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF16</td></tr>

<tr><td>CELL[10].OUT_TMIN[11]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF54</td></tr>

<tr><td>CELL[10].OUT_TMIN[12]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF55</td></tr>

<tr><td>CELL[10].OUT_TMIN[13]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF56</td></tr>

<tr><td>CELL[10].OUT_TMIN[14]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF57</td></tr>

<tr><td>CELL[10].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF58</td></tr>

<tr><td>CELL[10].OUT_TMIN[16]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF59</td></tr>

<tr><td>CELL[10].OUT_TMIN[17]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF60</td></tr>

<tr><td>CELL[10].OUT_TMIN[18]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF61</td></tr>

<tr><td>CELL[10].OUT_TMIN[19]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF62</td></tr>

<tr><td>CELL[10].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF13</td></tr>

<tr><td>CELL[10].OUT_TMIN[21]</td><td>GTF_CHANNEL[0].RX_AXIS_TDATA_SF63</td></tr>

<tr><td>CELL[10].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF5</td></tr>

<tr><td>CELL[10].OUT_TMIN[23]</td><td>GTF_CHANNEL[0].STAT_RX_VLAN_SF</td></tr>

<tr><td>CELL[10].OUT_TMIN[24]</td><td>GTF_CHANNEL[0].STAT_RX_VALID_CTRL_CODE_SF</td></tr>

<tr><td>CELL[10].OUT_TMIN[25]</td><td>GTF_CHANNEL[0].STAT_RX_UNICAST_SF</td></tr>

<tr><td>CELL[10].OUT_TMIN[26]</td><td>GTF_CHANNEL[0].STAT_RX_TRUNCATED_SF</td></tr>

<tr><td>CELL[10].OUT_TMIN[27]</td><td>GTF_CHANNEL[0].STAT_RX_TEST_PATTERN_MISMATCH_SF</td></tr>

<tr><td>CELL[10].OUT_TMIN[28]</td><td>GTF_CHANNEL[0].STAT_RX_STATUS_SF</td></tr>

<tr><td>CELL[10].OUT_TMIN[29]</td><td>GTF_CHANNEL[0].STAT_RX_REMOTE_FAULT_SF</td></tr>

<tr><td>CELL[10].OUT_TMIN[30]</td><td>GTF_CHANNEL[0].STAT_RX_RECEIVED_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[10].OUT_TMIN[31]</td><td>GTF_CHANNEL[0].STAT_RX_PKT_ERR_SF</td></tr>

<tr><td>CELL[10].IMUX_CTRL[4]</td><td>GTF_CHANNEL[0].PMASCANCLK1_FS</td></tr>

<tr><td>CELL[10].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].PMASCANCLK0_FS</td></tr>

<tr><td>CELL[10].IMUX_CTRL[7]</td><td>GTF_CHANNEL[0].RXPROGDIVRESET_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[0].SCANIN_FS16</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[0].CKOKRESET_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[0].QPLLFREQLOCK1_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].RXPLLCKSEL_FS1</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[0].TXMUXDCDORWREN_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].DFEH2HOLD_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[0].DFEH2OVREN_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[0].DFECFOKHOLD_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].DFEH5HOLD_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[0].RXCKCALSTART_FS0</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].DFEH5OVREN_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[0].AFECFOKEN_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].DFEH8HOLD_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].DFEH8OVREN_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[0].OSHOLD_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[0].DFEH11HOLD_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[0].RXCKCALSTART_FS1</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].DFEH11OVREN_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[0].CFOKRESET_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[0].DFEH14HOLD_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[0].DFEH14OVREN_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS10</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[0].DFEKLOVREN_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[0].DFEUTOVREN_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS11</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[0].DFEKLHOLD_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[0].DFEUTHOLD_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].PINRSRVD_FS10</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[0].DFEGCOVREN_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[0].TXMUXDCDEXHOLD_FS</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].PINRSRVD_FS11</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[0].DFEGCHOLD_FS</td></tr>

<tr><td>CELL[11].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].STAT_RX_PKT_SF</td></tr>

<tr><td>CELL[11].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_VALID_SF0</td></tr>

<tr><td>CELL[11].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_VALID_SF1</td></tr>

<tr><td>CELL[11].OUT_TMIN[3]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_VALID_SF2</td></tr>

<tr><td>CELL[11].OUT_TMIN[4]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_VALID_SF3</td></tr>

<tr><td>CELL[11].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_VALID_SF4</td></tr>

<tr><td>CELL[11].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_VALID_SF5</td></tr>

<tr><td>CELL[11].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_VALID_SF6</td></tr>

<tr><td>CELL[11].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_VALID_SF7</td></tr>

<tr><td>CELL[11].OUT_TMIN[9]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_VALID_SF8</td></tr>

<tr><td>CELL[11].OUT_TMIN[10]</td><td>GTF_CHANNEL[0].PMASCANOUT_SF17</td></tr>

<tr><td>CELL[11].OUT_TMIN[11]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_REQ_SF0</td></tr>

<tr><td>CELL[11].OUT_TMIN[13]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_REQ_SF1</td></tr>

<tr><td>CELL[11].OUT_TMIN[14]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_REQ_SF2</td></tr>

<tr><td>CELL[11].OUT_TMIN[15]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_REQ_SF3</td></tr>

<tr><td>CELL[11].OUT_TMIN[16]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_REQ_SF4</td></tr>

<tr><td>CELL[11].OUT_TMIN[17]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_REQ_SF5</td></tr>

<tr><td>CELL[11].OUT_TMIN[18]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_REQ_SF6</td></tr>

<tr><td>CELL[11].OUT_TMIN[19]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_REQ_SF7</td></tr>

<tr><td>CELL[11].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF14</td></tr>

<tr><td>CELL[11].OUT_TMIN[21]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_REQ_SF8</td></tr>

<tr><td>CELL[11].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF6</td></tr>

<tr><td>CELL[11].OUT_TMIN[23]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_QUANTA_SF0</td></tr>

<tr><td>CELL[11].OUT_TMIN[24]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_QUANTA_SF1</td></tr>

<tr><td>CELL[11].OUT_TMIN[25]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_QUANTA_SF2</td></tr>

<tr><td>CELL[11].OUT_TMIN[26]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_QUANTA_SF3</td></tr>

<tr><td>CELL[11].OUT_TMIN[27]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_QUANTA_SF4</td></tr>

<tr><td>CELL[11].OUT_TMIN[28]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_QUANTA_SF5</td></tr>

<tr><td>CELL[11].OUT_TMIN[29]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_QUANTA_SF6</td></tr>

<tr><td>CELL[11].OUT_TMIN[30]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_QUANTA_SF7</td></tr>

<tr><td>CELL[11].OUT_TMIN[31]</td><td>GTF_CHANNEL[0].STAT_RX_PAUSE_QUANTA_SF8</td></tr>

<tr><td>CELL[11].IMUX_CTRL[0]</td><td>GTF_CHANNEL[0].CDRPHRESET_FS</td></tr>

<tr><td>CELL[11].IMUX_CTRL[7]</td><td>GTF_CHANNEL[0].RXDASOFTRESET_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[0].SCANIN_FS17</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].RXPWRDN_FS0</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].DFEH3HOLD_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[0].DFEH3OVREN_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[0].LPMOSHOLD_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].DFEH6HOLD_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[0].RXCKCALSTART_FS2</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].DFEH6OVREN_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].DFEH9HOLD_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[0].LPMOSOVREN_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[0].RXCKCALSTART_FS3</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].DFEH9OVREN_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[0].RXSYNCFSMMASTER_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[0].DFEH12HOLD_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[0].RXSLVSYNCEN_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].DFEH12OVREN_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[0].RXUSRRDY_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[0].LPMKHOVREN_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[0].DFEH15HOLD_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[0].RXLPMEN_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[0].DFEH15OVREN_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[0].RXMSTRSETPHDONE_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS12</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[0].DFEDOUTMODE_FS0</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[0].DFEVPOVREN_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS13</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[0].DFEVPHOLD_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].PINRSRVD_FS12</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[0].DFEDOUTMODE_FS1</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[0].DFEYEN_FS</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].PINRSRVD_FS13</td></tr>

<tr><td>CELL[12].OUT_TMIN[0]</td><td>GTF_CHANNEL[0].STAT_RX_MULTICAST_SF</td></tr>

<tr><td>CELL[12].OUT_TMIN[1]</td><td>GTF_CHANNEL[0].STAT_RX_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[12].OUT_TMIN[2]</td><td>GTF_CHANNEL[0].STAT_RX_INRANGEERR_SF</td></tr>

<tr><td>CELL[12].OUT_TMIN[5]</td><td>GTF_CHANNEL[0].STAT_RX_STOMPED_FCS_SF</td></tr>

<tr><td>CELL[12].OUT_TMIN[6]</td><td>GTF_CHANNEL[0].STAT_RX_BAD_FCS_SF</td></tr>

<tr><td>CELL[12].OUT_TMIN[7]</td><td>GTF_CHANNEL[0].STAT_RX_INTERNAL_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[12].OUT_TMIN[8]</td><td>GTF_CHANNEL[0].RXPRBSERR_SF</td></tr>

<tr><td>CELL[12].OUT_TMIN[10]</td><td>GTF_CHANNEL[0].RXRESETDONE_SF</td></tr>

<tr><td>CELL[12].OUT_TMIN[20]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF15</td></tr>

<tr><td>CELL[12].OUT_TMIN[22]</td><td>GTF_CHANNEL[0].PCS_RSVD_OUT_SF7</td></tr>

<tr><td>CELL[12].IMUX_CTRL[4]</td><td>GTF_CHANNEL[0].CKPINRSRVD1_FS</td></tr>

<tr><td>CELL[12].IMUX_CTRL[5]</td><td>GTF_CHANNEL[0].CKPINRSRVD0_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[0].RXPRBSPTN_FS3</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[0].SCANIN_FS18</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[0].RXPRBSPTN_FS0</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[0].RXPWRDN_FS1</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[0].RXPRBSPTN_FS1</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[0].DFEH4HOLD_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[0].RXPRBSPTN_FS2</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[0].DFEH4OVREN_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[0].DFECFOKCFNUM_FS0</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[0].DFEH7HOLD_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[0].DFECFOKCFNUM_FS1</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[0].CDRSTEPSX_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[0].DFEH7OVREN_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[0].DFECFOKCFNUM_FS2</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[0].CDRSTEPSQ_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[0].DFEH10HOLD_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[0].DFECFOKCFNUM_FS3</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[0].DFEH10OVREN_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[0].LPMKLOVREN_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[0].RXCKCALSTART_FS4</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[0].DFEH13HOLD_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[0].LPMKLHOLD_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[0].DFEH13OVREN_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[0].LPMKHHOLD_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[0].LPMGCHOLD_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[0].RXCKCALSTART_FS5</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[0].RXDAOVREN_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[0].RXDAALGNEN_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[0].LPMGCOVREN_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[0].RXSLIPPMA_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[0].RXDABYPASS_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS14</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[0].PCS_RSVD_IN_FS15</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[0].RXCKCALSTART_FS6</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[0].RXSLIPOUTCLK_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[0].PINRSRVD_FS14</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[0].CDRSTEPDIR_FS</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[0].PINRSRVD_FS15</td></tr>

<tr><td>CELL[13].OUT_TMIN[1]</td><td>GTF_COMMON.SDMFINALOUT_SF_0_3</td></tr>

<tr><td>CELL[13].OUT_TMIN[2]</td><td>GTF_COMMON.DRPDO_SF3</td></tr>

<tr><td>CELL[13].OUT_TMIN[4]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_3</td></tr>

<tr><td>CELL[13].OUT_TMIN[5]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_0_3</td></tr>

<tr><td>CELL[13].OUT_TMIN[6]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_0_3</td></tr>

<tr><td>CELL[13].OUT_TMIN[9]</td><td>GTF_COMMON.QPLFBLOSS_SF_0</td></tr>

<tr><td>CELL[13].OUT_TMIN[10]</td><td>GTF_COMMON.DRPDO_SF7</td></tr>

<tr><td>CELL[13].OUT_TMIN[12]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_7</td></tr>

<tr><td>CELL[13].OUT_TMIN[13]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_0_7</td></tr>

<tr><td>CELL[13].OUT_TMIN[14]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_0_7</td></tr>

<tr><td>CELL[13].OUT_TMIN[18]</td><td>GTF_COMMON.DRPDO_SF11</td></tr>

<tr><td>CELL[13].OUT_TMIN[19]</td><td>GTF_COMMON.QDPMASCANOUT_SF3</td></tr>

<tr><td>CELL[13].OUT_TMIN[20]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_11</td></tr>

<tr><td>CELL[13].OUT_TMIN[26]</td><td>GTF_COMMON.DRPDO_SF15</td></tr>

<tr><td>CELL[13].OUT_TMIN[27]</td><td>GTF_COMMON.DRDY_SF</td></tr>

<tr><td>CELL[13].OUT_TMIN[28]</td><td>GTF_COMMON.QPLFREQLOCK_SF_0</td></tr>

<tr><td>CELL[13].IMUX_CTRL[2]</td><td>GTF_COMMON.QDCLKPINSPRD0_FS_0</td></tr>

<tr><td>CELL[13].IMUX_CTRL[3]</td><td>GTF_COMMON.QDCLKPINSPRD1_FS_0</td></tr>

<tr><td>CELL[13].IMUX_CTRL[4]</td><td>GTF_COMMON.QDPMASCANCLK_FS3</td></tr>

<tr><td>CELL[13].IMUX_CTRL[5]</td><td>GTF_COMMON.QDPMASCANCLK_FS10</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[0]</td><td>GTF_COMMON.DI_FS8</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[1]</td><td>GTF_COMMON.SDMDATA_FS_0_24</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[2]</td><td>BUFG_GT[9].CEMASK</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[3]</td><td>BUFG_GT_SYNC[12].CE_IN</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[4]</td><td>GTF_COMMON.QDPMASCANIN_FS0</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[5]</td><td>BUFG_GT[9].RSTMASK</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[6]</td><td>BUFG_GT_SYNC[11].RST_IN</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[7]</td><td>GTF_COMMON.QDPMASCANIN_FS1</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[8]</td><td>GTF_COMMON.DI_FS2</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[10]</td><td>GTF_COMMON.QDPMASCANIN_FS2</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[11]</td><td>BUFG_GT[10].CEMASK</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[12]</td><td>GTF_COMMON.DADDR_FS14</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[13]</td><td>GTF_COMMON.QDPMASCANIN_FS3</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[14]</td><td>BUFG_GT[10].RSTMASK</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[15]</td><td>GTF_COMMON.DADDR_FS12</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[16]</td><td>BUFG_GT_SYNC[0].RST_IN</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[17]</td><td>BUFG_GT[9].DIV0</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[18]</td><td>BUFG_GT_SYNC[1].RST_IN</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[19]</td><td>GTF_COMMON.QDPINSPRD_FS_0_0</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[20]</td><td>BUFG_GT[11].DIV0</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[21]</td><td>BUFG_GT[9].DIV1</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[22]</td><td>BUFG_GT_SYNC[2].RST_IN</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[24]</td><td>BUFG_GT_SYNC[3].RST_IN</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[25]</td><td>GTF_COMMON.QDPINSPRD_FS_0_1</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[26]</td><td>BUFG_GT_SYNC[4].RST_IN</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[27]</td><td>BUFG_GT[9].DIV2</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[28]</td><td>BUFG_GT_SYNC[12].RST_IN</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[29]</td><td>GTF_COMMON.DADDR_FS9</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[30]</td><td>ABUS_SWITCH_GT[0].TEST_ANALOGBUS_SEL_B, ABUS_SWITCH_GT[1].TEST_ANALOGBUS_SEL_B, ABUS_SWITCH_GT[2].TEST_ANALOGBUS_SEL_B, ABUS_SWITCH_GT[3].TEST_ANALOGBUS_SEL_B</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[31]</td><td>GTF_COMMON.QDPINSPRD_FS_0_2</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[32]</td><td>BUFG_GT[11].DIV1</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[33]</td><td>BUFG_GT[10].DIV0</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[34]</td><td>BUFG_GT[11].CEMASK</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[36]</td><td>BUFG_GT_SYNC[2].CE_IN</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[37]</td><td>GTF_COMMON.QDPINSPRD_FS_0_3</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[38]</td><td>BUFG_GT_SYNC[3].CE_IN</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[39]</td><td>BUFG_GT[10].DIV1</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[40]</td><td>BUFG_GT_SYNC[4].CE_IN</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[41]</td><td>GTF_COMMON.DADDR_FS15</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[42]</td><td>GTF_COMMON.REFCLKPD_FS_0</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[43]</td><td>GTF_COMMON.QDPINSPRD_FS_0_4</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[44]</td><td>BUFG_GT[11].DIV2</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[45]</td><td>BUFG_GT[10].DIV2</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[46]</td><td>BUFG_GT[11].RSTMASK</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[47]</td><td>GTF_COMMON.DADDR_FS13</td></tr>

<tr><td>CELL[14].OUT_TMIN[1]</td><td>GTF_COMMON.SDMFINALOUT_SF_0_2</td></tr>

<tr><td>CELL[14].OUT_TMIN[2]</td><td>GTF_COMMON.DRPDO_SF2</td></tr>

<tr><td>CELL[14].OUT_TMIN[4]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_2</td></tr>

<tr><td>CELL[14].OUT_TMIN[5]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_0_2</td></tr>

<tr><td>CELL[14].OUT_TMIN[6]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_0_2</td></tr>

<tr><td>CELL[14].OUT_TMIN[9]</td><td>GTF_COMMON.MGTREFCLKFA_SF_0</td></tr>

<tr><td>CELL[14].OUT_TMIN[10]</td><td>GTF_COMMON.DRPDO_SF6</td></tr>

<tr><td>CELL[14].OUT_TMIN[12]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_6</td></tr>

<tr><td>CELL[14].OUT_TMIN[13]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_0_6</td></tr>

<tr><td>CELL[14].OUT_TMIN[14]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_0_6</td></tr>

<tr><td>CELL[14].OUT_TMIN[18]</td><td>GTF_COMMON.DRPDO_SF10</td></tr>

<tr><td>CELL[14].OUT_TMIN[19]</td><td>GTF_COMMON.QDPMASCANOUT_SF2</td></tr>

<tr><td>CELL[14].OUT_TMIN[20]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_10</td></tr>

<tr><td>CELL[14].OUT_TMIN[26]</td><td>GTF_COMMON.DRPDO_SF14</td></tr>

<tr><td>CELL[14].OUT_TMIN[28]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_14</td></tr>

<tr><td>CELL[14].IMUX_CTRL[1]</td><td>GTF_COMMON.QDPMASCANCLK_FS4</td></tr>

<tr><td>CELL[14].IMUX_CTRL[2]</td><td>GTF_COMMON.DCLK_FS</td></tr>

<tr><td>CELL[14].IMUX_CTRL[3]</td><td>GTF_COMMON.QPLLDMONCLK_FS_0</td></tr>

<tr><td>CELL[14].IMUX_CTRL[4]</td><td>GTF_COMMON.QDPMASCANCLK_FS2</td></tr>

<tr><td>CELL[14].IMUX_CTRL[7]</td><td>GTF_COMMON.SDMRESET_FS_0</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[0]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_0_0</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[1]</td><td>GTF_COMMON.SDMDATA_FS_0_16</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[2]</td><td>BUFG_GT[6].CEMASK</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[3]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_0_1</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[4]</td><td>GTF_COMMON.SDMDATA_FS_0_17</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[5]</td><td>BUFG_GT[6].RSTMASK</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[6]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_0_2</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[7]</td><td>GTF_COMMON.SDMDATA_FS_0_18</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[9]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_0_3</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[10]</td><td>GTF_COMMON.SDMDATA_FS_0_19</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[11]</td><td>BUFG_GT[7].CEMASK</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[12]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_0_4</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[13]</td><td>GTF_COMMON.SDMDATA_FS_0_20</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[14]</td><td>BUFG_GT[7].RSTMASK</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[15]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_0_5</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[16]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_0_5</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[17]</td><td>BUFG_GT[6].DIV0</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[18]</td><td>GTF_COMMON.SDMDATA_FS_0_21</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[19]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_0_0</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[20]</td><td>BUFG_GT[8].DIV0</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[21]</td><td>BUFG_GT[6].DIV1</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[25]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_0_1</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[26]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_0_6</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[27]</td><td>BUFG_GT[6].DIV2</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[28]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_0_6</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[30]</td><td>GTF_COMMON.SDMDATA_FS_0_22</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[31]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_0_2</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[32]</td><td>BUFG_GT[8].DIV1</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[33]</td><td>BUFG_GT[7].DIV0</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[34]</td><td>BUFG_GT[8].CEMASK</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[35]</td><td>GTF_COMMON.QPLLKDETEN_FS_0</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[36]</td><td>GTF_COMMON.DWE_FS</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[37]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_0_3</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[38]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_0_7</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[39]</td><td>BUFG_GT[7].DIV1</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[40]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_0_7</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[42]</td><td>GTF_COMMON.SDMDATA_FS_0_23</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[43]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_0_4</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[44]</td><td>BUFG_GT[8].DIV2</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[45]</td><td>BUFG_GT[7].DIV2</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[46]</td><td>BUFG_GT[8].RSTMASK</td></tr>

<tr><td>CELL[15].OUT_TMIN[0]</td><td>GTF_COMMON.QDPMASCANOUT_SF4</td></tr>

<tr><td>CELL[15].OUT_TMIN[1]</td><td>GTF_COMMON.SDMFINALOUT_SF_0_1</td></tr>

<tr><td>CELL[15].OUT_TMIN[2]</td><td>GTF_COMMON.DRPDO_SF1</td></tr>

<tr><td>CELL[15].OUT_TMIN[4]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_1</td></tr>

<tr><td>CELL[15].OUT_TMIN[5]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_0_1</td></tr>

<tr><td>CELL[15].OUT_TMIN[6]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_0_1</td></tr>

<tr><td>CELL[15].OUT_TMIN[9]</td><td>GTF_COMMON.QPLREFLOSS_SF_0</td></tr>

<tr><td>CELL[15].OUT_TMIN[10]</td><td>GTF_COMMON.DRPDO_SF5</td></tr>

<tr><td>CELL[15].OUT_TMIN[12]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_5</td></tr>

<tr><td>CELL[15].OUT_TMIN[13]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_0_5</td></tr>

<tr><td>CELL[15].OUT_TMIN[14]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_0_5</td></tr>

<tr><td>CELL[15].OUT_TMIN[18]</td><td>GTF_COMMON.DRPDO_SF9</td></tr>

<tr><td>CELL[15].OUT_TMIN[19]</td><td>GTF_COMMON.QDPMASCANOUT_SF1</td></tr>

<tr><td>CELL[15].OUT_TMIN[20]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_9</td></tr>

<tr><td>CELL[15].OUT_TMIN[26]</td><td>GTF_COMMON.DRPDO_SF13</td></tr>

<tr><td>CELL[15].OUT_TMIN[28]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_13</td></tr>

<tr><td>CELL[15].IMUX_CTRL[4]</td><td>GTF_COMMON.QDPMASCANCLK_FS1</td></tr>

<tr><td>CELL[15].IMUX_CTRL[5]</td><td>GTF_COMMON.QDPMASCANCLK_FS11</td></tr>

<tr><td>CELL[15].IMUX_CTRL[7]</td><td>GTF_COMMON.QPLRESET_FS_0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[0]</td><td>GTF_COMMON.QPLFBDIV_FS_0_7</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[1]</td><td>GTF_COMMON.SDMDATA_FS_0_8</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[2]</td><td>BUFG_GT[3].CEMASK</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[3]</td><td>GTF_COMMON.DI_FS9</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[4]</td><td>GTF_COMMON.SDMDATA_FS_0_9</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[5]</td><td>BUFG_GT[3].RSTMASK</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[6]</td><td>GTF_COMMON.DI_FS10</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[7]</td><td>GTF_COMMON.SDMDATA_FS_0_10</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[8]</td><td>GTF_COMMON.QPLFBDIV_FS_0_1</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[9]</td><td>GTF_COMMON.DI_FS11</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[10]</td><td>GTF_COMMON.SDMDATA_FS_0_11</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[11]</td><td>BUFG_GT[4].CEMASK</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[12]</td><td>GTF_COMMON.DI_FS12</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[13]</td><td>GTF_COMMON.SDMDATA_FS_0_12</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[14]</td><td>BUFG_GT[4].RSTMASK</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[15]</td><td>GTF_COMMON.DI_FS13</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[16]</td><td>GTF_COMMON.SDMWIDTH_FS_0_0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[17]</td><td>BUFG_GT[3].DIV0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[18]</td><td>GTF_COMMON.SDMDATA_FS_0_13</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[19]</td><td>GTF_COMMON.QPLREFDYN_FS_0_0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[20]</td><td>BUFG_GT[5].DIV0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[21]</td><td>BUFG_GT[3].DIV1</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[23]</td><td>GTF_COMMON.DADDR_FS8</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[24]</td><td>GTF_COMMON.QPLPWRDN_FS_0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[25]</td><td>GTF_COMMON.QPLREFDYN_FS_0_1</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[26]</td><td>GTF_COMMON.DI_FS14</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[27]</td><td>BUFG_GT[3].DIV2</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[28]</td><td>GTF_COMMON.QDPMASCANIN_FS4</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[29]</td><td>GTF_COMMON.QPLFBDIV_FS_0_6</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[30]</td><td>GTF_COMMON.SDMDATA_FS_0_14</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[31]</td><td>GTF_COMMON.QPLREFDYN_FS_0_2</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[32]</td><td>BUFG_GT[5].DIV1</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[33]</td><td>BUFG_GT[4].DIV0</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[34]</td><td>BUFG_GT[5].CEMASK</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[35]</td><td>BUFG_GT_SYNC[11].CE_IN</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[36]</td><td>BUFG_GT_SYNC[0].CE_IN</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[37]</td><td>GTF_COMMON.DADDR_FS11</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[38]</td><td>GTF_COMMON.DI_FS15</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[39]</td><td>BUFG_GT[4].DIV1</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[40]</td><td>BUFG_GT_SYNC[1].CE_IN</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[41]</td><td>GTF_COMMON.QPLFBDIV_FS_0_5</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[42]</td><td>GTF_COMMON.SDMDATA_FS_0_15</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[43]</td><td>GTF_COMMON.DADDR_FS10</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[44]</td><td>BUFG_GT[5].DIV2</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[45]</td><td>BUFG_GT[4].DIV2</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[46]</td><td>BUFG_GT[5].RSTMASK</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[47]</td><td>GTF_COMMON.SDMWIDTH_FS_0_1</td></tr>

<tr><td>CELL[16].OUT_TMIN[1]</td><td>GTF_COMMON.SDMFINALOUT_SF_0_0</td></tr>

<tr><td>CELL[16].OUT_TMIN[2]</td><td>GTF_COMMON.DRPDO_SF0</td></tr>

<tr><td>CELL[16].OUT_TMIN[4]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_0</td></tr>

<tr><td>CELL[16].OUT_TMIN[5]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_0_0</td></tr>

<tr><td>CELL[16].OUT_TMIN[6]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_0_0</td></tr>

<tr><td>CELL[16].OUT_TMIN[10]</td><td>GTF_COMMON.DRPDO_SF4</td></tr>

<tr><td>CELL[16].OUT_TMIN[12]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_4</td></tr>

<tr><td>CELL[16].OUT_TMIN[13]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_0_4</td></tr>

<tr><td>CELL[16].OUT_TMIN[14]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_0_4</td></tr>

<tr><td>CELL[16].OUT_TMIN[18]</td><td>GTF_COMMON.DRPDO_SF8</td></tr>

<tr><td>CELL[16].OUT_TMIN[19]</td><td>GTF_COMMON.QDPMASCANOUT_SF0</td></tr>

<tr><td>CELL[16].OUT_TMIN[20]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_8</td></tr>

<tr><td>CELL[16].OUT_TMIN[26]</td><td>GTF_COMMON.DRPDO_SF12</td></tr>

<tr><td>CELL[16].OUT_TMIN[28]</td><td>GTF_COMMON.SDMTESTDATA_SF_0_12</td></tr>

<tr><td>CELL[16].IMUX_CTRL[2]</td><td>GTF_COMMON.HROW_TEST_CK_FS_0</td></tr>

<tr><td>CELL[16].IMUX_CTRL[4]</td><td>GTF_COMMON.QDPMASCANCLK_FS0</td></tr>

<tr><td>CELL[16].IMUX_CTRL[6]</td><td>GTF_COMMON.QDCOREREFCLK_FS_0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[0]</td><td>GTF_COMMON.DI_FS0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[1]</td><td>GTF_COMMON.SDMDATA_FS_0_0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[2]</td><td>BUFG_GT[0].CEMASK</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[3]</td><td>GTF_COMMON.DI_FS1</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[4]</td><td>GTF_COMMON.SDMDATA_FS_0_1</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[5]</td><td>BUFG_GT[0].RSTMASK</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[6]</td><td>GTF_COMMON.QPLFBDIV_FS_0_3</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[7]</td><td>GTF_COMMON.SDMDATA_FS_0_2</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[8]</td><td>GTF_COMMON.QPLFBDIV_FS_0_0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[9]</td><td>GTF_COMMON.DI_FS3</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[10]</td><td>GTF_COMMON.SDMDATA_FS_0_3</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[11]</td><td>BUFG_GT[1].CEMASK</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[12]</td><td>GTF_COMMON.DI_FS4</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[13]</td><td>GTF_COMMON.SDMDATA_FS_0_4</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[14]</td><td>BUFG_GT[1].RSTMASK</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[15]</td><td>GTF_COMMON.DI_FS5</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[16]</td><td>GTF_COMMON.DADDR_FS5</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[17]</td><td>BUFG_GT[0].DIV0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[18]</td><td>GTF_COMMON.SDMDATA_FS_0_5</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[19]</td><td>GTF_COMMON.DADDR_FS0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[20]</td><td>BUFG_GT[2].DIV0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[21]</td><td>BUFG_GT[0].DIV1</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[24]</td><td>GTF_COMMON.QPLFBDIV_FS_0_2</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[25]</td><td>GTF_COMMON.DADDR_FS1</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[26]</td><td>GTF_COMMON.DI_FS6</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[27]</td><td>BUFG_GT[0].DIV2</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[28]</td><td>GTF_COMMON.DADDR_FS6</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[29]</td><td>GTF_COMMON.SDMTOGGLE_FS_0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[30]</td><td>GTF_COMMON.SDMDATA_FS_0_6</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[31]</td><td>GTF_COMMON.DADDR_FS2</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[32]</td><td>BUFG_GT[2].DIV1</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[33]</td><td>BUFG_GT[1].DIV0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[34]</td><td>BUFG_GT[2].CEMASK</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[36]</td><td>GTF_COMMON.QPLFBDIV_FS_0_4</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[37]</td><td>GTF_COMMON.DADDR_FS3</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[38]</td><td>GTF_COMMON.DI_FS7</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[39]</td><td>BUFG_GT[1].DIV1</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[40]</td><td>GTF_COMMON.DADDR_FS7</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[42]</td><td>GTF_COMMON.SDMDATA_FS_0_7</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[43]</td><td>GTF_COMMON.DADDR_FS4</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[44]</td><td>BUFG_GT[2].DIV2</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[45]</td><td>BUFG_GT[1].DIV2</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[46]</td><td>BUFG_GT[2].RSTMASK</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[47]</td><td>GTF_COMMON.DEN_FS</td></tr>

<tr><td>CELL[17].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF7</td></tr>

<tr><td>CELL[17].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF15</td></tr>

<tr><td>CELL[17].OUT_TMIN[21]</td><td>GTF_CHANNEL[1].RXRESETDONE_SF</td></tr>

<tr><td>CELL[17].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].RXPRBSERR_SF</td></tr>

<tr><td>CELL[17].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].STAT_RX_INTERNAL_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[17].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].STAT_RX_BAD_FCS_SF</td></tr>

<tr><td>CELL[17].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].STAT_RX_STOMPED_FCS_SF</td></tr>

<tr><td>CELL[17].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].STAT_RX_INRANGEERR_SF</td></tr>

<tr><td>CELL[17].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].STAT_RX_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[17].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].STAT_RX_MULTICAST_SF</td></tr>

<tr><td>CELL[17].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].CKPINRSRVD0_FS</td></tr>

<tr><td>CELL[17].IMUX_CTRL[3]</td><td>GTF_CHANNEL[1].CKPINRSRVD1_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].PINRSRVD_FS15</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[1].RXSLIPOUTCLK_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS15</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[1].RXDABYPASS_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[1].LPMGCOVREN_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[1].RXDAOVREN_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[1].LPMGCHOLD_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].DFEH13OVREN_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[1].LPMKLHOLD_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[1].RXCKCALSTART_FS4</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].DFEH10OVREN_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[1].DFECFOKCFNUM_FS3</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[1].CDRSTEPSQ_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].DFEH7OVREN_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[1].CDRSTEPSX_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[1].DFECFOKCFNUM_FS1</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[1].CDRSTEPDIR_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].DFEH7HOLD_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].PINRSRVD_FS14</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[1].RXCKCALSTART_FS6</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[1].DFECFOKCFNUM_FS0</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[1].DFEH4OVREN_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS14</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[1].RXSLIPPMA_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[1].RXPRBSPTN_FS2</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[1].RXDAALGNEN_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].DFEH4HOLD_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[1].RXCKCALSTART_FS5</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[1].LPMKHHOLD_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[1].RXPRBSPTN_FS1</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].RXPWRDN_FS1</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[1].DFEH13HOLD_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[1].LPMKLOVREN_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[1].RXPRBSPTN_FS0</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[1].SCANIN_FS18</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].DFEH10HOLD_FS</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[1].RXPRBSPTN_FS3</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[1].DFECFOKCFNUM_FS2</td></tr>

<tr><td>CELL[18].OUT_TMIN[0]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_QUANTA_SF8</td></tr>

<tr><td>CELL[18].OUT_TMIN[1]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_QUANTA_SF7</td></tr>

<tr><td>CELL[18].OUT_TMIN[2]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_QUANTA_SF6</td></tr>

<tr><td>CELL[18].OUT_TMIN[3]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_QUANTA_SF5</td></tr>

<tr><td>CELL[18].OUT_TMIN[4]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_QUANTA_SF4</td></tr>

<tr><td>CELL[18].OUT_TMIN[5]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_QUANTA_SF3</td></tr>

<tr><td>CELL[18].OUT_TMIN[6]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_QUANTA_SF2</td></tr>

<tr><td>CELL[18].OUT_TMIN[7]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_QUANTA_SF1</td></tr>

<tr><td>CELL[18].OUT_TMIN[8]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_QUANTA_SF0</td></tr>

<tr><td>CELL[18].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF6</td></tr>

<tr><td>CELL[18].OUT_TMIN[10]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_REQ_SF8</td></tr>

<tr><td>CELL[18].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF14</td></tr>

<tr><td>CELL[18].OUT_TMIN[12]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_REQ_SF7</td></tr>

<tr><td>CELL[18].OUT_TMIN[13]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_REQ_SF6</td></tr>

<tr><td>CELL[18].OUT_TMIN[14]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_REQ_SF5</td></tr>

<tr><td>CELL[18].OUT_TMIN[15]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_REQ_SF4</td></tr>

<tr><td>CELL[18].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_REQ_SF3</td></tr>

<tr><td>CELL[18].OUT_TMIN[17]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_REQ_SF2</td></tr>

<tr><td>CELL[18].OUT_TMIN[18]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_REQ_SF1</td></tr>

<tr><td>CELL[18].OUT_TMIN[20]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_REQ_SF0</td></tr>

<tr><td>CELL[18].OUT_TMIN[21]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF17</td></tr>

<tr><td>CELL[18].OUT_TMIN[22]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_VALID_SF8</td></tr>

<tr><td>CELL[18].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_VALID_SF7</td></tr>

<tr><td>CELL[18].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_VALID_SF6</td></tr>

<tr><td>CELL[18].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_VALID_SF5</td></tr>

<tr><td>CELL[18].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_VALID_SF4</td></tr>

<tr><td>CELL[18].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_VALID_SF3</td></tr>

<tr><td>CELL[18].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_VALID_SF2</td></tr>

<tr><td>CELL[18].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_VALID_SF1</td></tr>

<tr><td>CELL[18].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].STAT_RX_PAUSE_VALID_SF0</td></tr>

<tr><td>CELL[18].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].STAT_RX_PKT_SF</td></tr>

<tr><td>CELL[18].IMUX_CTRL[0]</td><td>GTF_CHANNEL[1].RXDASOFTRESET_FS</td></tr>

<tr><td>CELL[18].IMUX_CTRL[7]</td><td>GTF_CHANNEL[1].CDRPHRESET_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].PINRSRVD_FS13</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[1].DFEDOUTMODE_FS1</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[1].DFEVPHOLD_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS13</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[1].DFEDOUTMODE_FS0</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[1].DFEH15OVREN_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[1].RXLPMEN_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[1].LPMKHOVREN_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].DFEH12OVREN_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[1].RXSLVSYNCEN_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].DFEH9OVREN_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[1].LPMOSOVREN_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].DFEH6OVREN_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[1].RXCKCALSTART_FS2</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[1].DFEYEN_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].DFEH6HOLD_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].PINRSRVD_FS12</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[1].LPMOSHOLD_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[1].DFEVPOVREN_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[1].DFEH3OVREN_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS12</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[1].RXMSTRSETPHDONE_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].DFEH3HOLD_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[1].DFEH15HOLD_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[1].RXUSRRDY_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].RXPWRDN_FS0</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[1].DFEH12HOLD_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[1].RXSYNCFSMMASTER_FS</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[1].RXCKCALSTART_FS3</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[1].SCANIN_FS17</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].DFEH9HOLD_FS</td></tr>

<tr><td>CELL[19].OUT_TMIN[0]</td><td>GTF_CHANNEL[1].STAT_RX_PKT_ERR_SF</td></tr>

<tr><td>CELL[19].OUT_TMIN[1]</td><td>GTF_CHANNEL[1].STAT_RX_RECEIVED_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[19].OUT_TMIN[2]</td><td>GTF_CHANNEL[1].STAT_RX_REMOTE_FAULT_SF</td></tr>

<tr><td>CELL[19].OUT_TMIN[3]</td><td>GTF_CHANNEL[1].STAT_RX_STATUS_SF</td></tr>

<tr><td>CELL[19].OUT_TMIN[4]</td><td>GTF_CHANNEL[1].STAT_RX_TEST_PATTERN_MISMATCH_SF</td></tr>

<tr><td>CELL[19].OUT_TMIN[5]</td><td>GTF_CHANNEL[1].STAT_RX_TRUNCATED_SF</td></tr>

<tr><td>CELL[19].OUT_TMIN[6]</td><td>GTF_CHANNEL[1].STAT_RX_UNICAST_SF</td></tr>

<tr><td>CELL[19].OUT_TMIN[7]</td><td>GTF_CHANNEL[1].STAT_RX_VALID_CTRL_CODE_SF</td></tr>

<tr><td>CELL[19].OUT_TMIN[8]</td><td>GTF_CHANNEL[1].STAT_RX_VLAN_SF</td></tr>

<tr><td>CELL[19].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF5</td></tr>

<tr><td>CELL[19].OUT_TMIN[10]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF63</td></tr>

<tr><td>CELL[19].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF13</td></tr>

<tr><td>CELL[19].OUT_TMIN[12]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF62</td></tr>

<tr><td>CELL[19].OUT_TMIN[13]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF61</td></tr>

<tr><td>CELL[19].OUT_TMIN[14]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF60</td></tr>

<tr><td>CELL[19].OUT_TMIN[15]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF59</td></tr>

<tr><td>CELL[19].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF58</td></tr>

<tr><td>CELL[19].OUT_TMIN[17]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF57</td></tr>

<tr><td>CELL[19].OUT_TMIN[18]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF56</td></tr>

<tr><td>CELL[19].OUT_TMIN[19]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF55</td></tr>

<tr><td>CELL[19].OUT_TMIN[20]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF54</td></tr>

<tr><td>CELL[19].OUT_TMIN[21]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF16</td></tr>

<tr><td>CELL[19].OUT_TMIN[22]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF53</td></tr>

<tr><td>CELL[19].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF52</td></tr>

<tr><td>CELL[19].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF51</td></tr>

<tr><td>CELL[19].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF50</td></tr>

<tr><td>CELL[19].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF49</td></tr>

<tr><td>CELL[19].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF48</td></tr>

<tr><td>CELL[19].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF47</td></tr>

<tr><td>CELL[19].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF46</td></tr>

<tr><td>CELL[19].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF45</td></tr>

<tr><td>CELL[19].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF44</td></tr>

<tr><td>CELL[19].IMUX_CTRL[0]</td><td>GTF_CHANNEL[1].RXPROGDIVRESET_FS</td></tr>

<tr><td>CELL[19].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].PMASCANCLK0_FS</td></tr>

<tr><td>CELL[19].IMUX_CTRL[3]</td><td>GTF_CHANNEL[1].PMASCANCLK1_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].PINRSRVD_FS11</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[1].DFEGCOVREN_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[1].DFEUTHOLD_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS11</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[1].DFEKLOVREN_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[1].DFEH14OVREN_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].DFEH11OVREN_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[1].RXCKCALSTART_FS1</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].DFEH8OVREN_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].DFEH5OVREN_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[1].DFEGCHOLD_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[1].RXCKCALSTART_FS0</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[1].TXMUXDCDEXHOLD_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].DFEH5HOLD_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].PINRSRVD_FS10</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[1].DFEKLHOLD_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[1].DFECFOKHOLD_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[1].DFEUTOVREN_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[1].DFEH2OVREN_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS10</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].DFEH2HOLD_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[1].DFEH14HOLD_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[1].CFOKRESET_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[1].TXMUXDCDORWREN_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].RXPLLCKSEL_FS1</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[1].DFEH11HOLD_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[1].QPLLFREQLOCK1_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[1].OSHOLD_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[1].CKOKRESET_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[1].SCANIN_FS16</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].DFEH8HOLD_FS</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[1].AFECFOKEN_FS</td></tr>

<tr><td>CELL[20].OUT_TMIN[0]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF43</td></tr>

<tr><td>CELL[20].OUT_TMIN[1]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF42</td></tr>

<tr><td>CELL[20].OUT_TMIN[2]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF41</td></tr>

<tr><td>CELL[20].OUT_TMIN[3]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF40</td></tr>

<tr><td>CELL[20].OUT_TMIN[4]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF39</td></tr>

<tr><td>CELL[20].OUT_TMIN[5]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF38</td></tr>

<tr><td>CELL[20].OUT_TMIN[6]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF37</td></tr>

<tr><td>CELL[20].OUT_TMIN[7]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF36</td></tr>

<tr><td>CELL[20].OUT_TMIN[8]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF35</td></tr>

<tr><td>CELL[20].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF4</td></tr>

<tr><td>CELL[20].OUT_TMIN[10]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF34</td></tr>

<tr><td>CELL[20].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF12</td></tr>

<tr><td>CELL[20].OUT_TMIN[12]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF33</td></tr>

<tr><td>CELL[20].OUT_TMIN[13]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF32</td></tr>

<tr><td>CELL[20].OUT_TMIN[14]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF31</td></tr>

<tr><td>CELL[20].OUT_TMIN[15]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF30</td></tr>

<tr><td>CELL[20].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF29</td></tr>

<tr><td>CELL[20].OUT_TMIN[17]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF28</td></tr>

<tr><td>CELL[20].OUT_TMIN[18]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF27</td></tr>

<tr><td>CELL[20].OUT_TMIN[19]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF26</td></tr>

<tr><td>CELL[20].OUT_TMIN[20]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF25</td></tr>

<tr><td>CELL[20].OUT_TMIN[21]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF15</td></tr>

<tr><td>CELL[20].OUT_TMIN[22]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF24</td></tr>

<tr><td>CELL[20].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF23</td></tr>

<tr><td>CELL[20].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF22</td></tr>

<tr><td>CELL[20].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF21</td></tr>

<tr><td>CELL[20].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF20</td></tr>

<tr><td>CELL[20].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF19</td></tr>

<tr><td>CELL[20].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF18</td></tr>

<tr><td>CELL[20].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF17</td></tr>

<tr><td>CELL[20].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF16</td></tr>

<tr><td>CELL[20].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF15</td></tr>

<tr><td>CELL[20].IMUX_CTRL[0]</td><td>GTF_CHANNEL[1].RCODARESET_FS</td></tr>

<tr><td>CELL[20].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].RXUSRCLK_FS</td></tr>

<tr><td>CELL[20].IMUX_CTRL[3]</td><td>GTF_CHANNEL[1].RXUSRCLK2_FS</td></tr>

<tr><td>CELL[20].IMUX_CTRL[7]</td><td>GTF_CHANNEL[1].GTRXRST_FS</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].PINRSRVD_FS9</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[1].CTL_RX_PAUSE_ACK_FS7</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[1].CTL_RX_PAUSE_ACK_FS6</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS9</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[1].CTL_RX_PAUSE_ACK_FS3</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[1].CTL_RX_PAUSE_ACK_FS2</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[1].RXOUTCKCTL_FS2</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].RXOUTCKCTL_FS1</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].DFECFOKFPULSE_FS</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].OSOVREN_FS</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[1].CTL_RX_PAUSE_ACK_FS8</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].RXRESET_FS</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].PINRSRVD_FS8</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[1].CTL_RX_PAUSE_ACK_FS5</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[1].CTL_RX_PAUSE_ACK_FS4</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[1].SCANIN_FS15</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS8</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[1].CTL_RX_PAUSE_ACK_FS1</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[1].CTL_RX_PAUSE_ACK_FS0</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].SCANIN_FS14</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[1].CDROVREN_FS</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[1].RXSYSCKSEL_FS0</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].RXPLLCKSEL_FS0</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[1].DFECFOKFEN_FS</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].DFECFOKOVREN_FS</td></tr>

<tr><td>CELL[21].OUT_TMIN[0]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF14</td></tr>

<tr><td>CELL[21].OUT_TMIN[1]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF13</td></tr>

<tr><td>CELL[21].OUT_TMIN[2]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF12</td></tr>

<tr><td>CELL[21].OUT_TMIN[3]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF11</td></tr>

<tr><td>CELL[21].OUT_TMIN[4]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF10</td></tr>

<tr><td>CELL[21].OUT_TMIN[5]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF9</td></tr>

<tr><td>CELL[21].OUT_TMIN[6]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF8</td></tr>

<tr><td>CELL[21].OUT_TMIN[7]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF7</td></tr>

<tr><td>CELL[21].OUT_TMIN[8]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF6</td></tr>

<tr><td>CELL[21].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF3</td></tr>

<tr><td>CELL[21].OUT_TMIN[10]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF5</td></tr>

<tr><td>CELL[21].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF11</td></tr>

<tr><td>CELL[21].OUT_TMIN[12]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF4</td></tr>

<tr><td>CELL[21].OUT_TMIN[13]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF3</td></tr>

<tr><td>CELL[21].OUT_TMIN[14]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF2</td></tr>

<tr><td>CELL[21].OUT_TMIN[15]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF1</td></tr>

<tr><td>CELL[21].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].RX_AXIS_TDATA_SF0</td></tr>

<tr><td>CELL[21].OUT_TMIN[17]</td><td>GTF_CHANNEL[1].RX_AXIS_TERR_SF</td></tr>

<tr><td>CELL[21].OUT_TMIN[18]</td><td>GTF_CHANNEL[1].RX_AXIS_TLAST_SF7</td></tr>

<tr><td>CELL[21].OUT_TMIN[19]</td><td>GTF_CHANNEL[1].RX_AXIS_TLAST_SF6</td></tr>

<tr><td>CELL[21].OUT_TMIN[20]</td><td>GTF_CHANNEL[1].RX_AXIS_TLAST_SF5</td></tr>

<tr><td>CELL[21].OUT_TMIN[21]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF14</td></tr>

<tr><td>CELL[21].OUT_TMIN[22]</td><td>GTF_CHANNEL[1].RX_AXIS_TLAST_SF4</td></tr>

<tr><td>CELL[21].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].RX_AXIS_TLAST_SF3</td></tr>

<tr><td>CELL[21].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].RX_AXIS_TLAST_SF2</td></tr>

<tr><td>CELL[21].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].RX_AXIS_TLAST_SF1</td></tr>

<tr><td>CELL[21].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].RX_AXIS_TLAST_SF0</td></tr>

<tr><td>CELL[21].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].RX_AXIS_TPRE_SF7</td></tr>

<tr><td>CELL[21].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].RX_AXIS_TPRE_SF6</td></tr>

<tr><td>CELL[21].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].RX_AXIS_TPRE_SF5</td></tr>

<tr><td>CELL[21].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].RX_AXIS_TPRE_SF4</td></tr>

<tr><td>CELL[21].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].RX_AXIS_TPRE_SF3</td></tr>

<tr><td>CELL[21].IMUX_CTRL[0]</td><td>GTF_CHANNEL[1].RXPMARESET_FS</td></tr>

<tr><td>CELL[21].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].TSTCLK0_FS</td></tr>

<tr><td>CELL[21].IMUX_CTRL[3]</td><td>GTF_CHANNEL[1].TSTCLK1_FS</td></tr>

<tr><td>CELL[21].IMUX_CTRL[5]</td><td>GTF_CHANNEL[1].PMASCANCLK8_FS</td></tr>

<tr><td>CELL[21].IMUX_CTRL[7]</td><td>GTF_CHANNEL[1].CDRFRRESET_FS</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].PINRSRVD_FS7</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS7</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[1].TCOINITSET_FS</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].RXOUTCKCTL_FS0</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[1].RXCOSETPHS_FS</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].RXCOALGNEN_FS</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[1].TXEMPMAIN_FS6</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].RXPOLARITY_FS</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].PINRSRVD_FS6</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[1].PRBSCNTRST_FS</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS6</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[1].TXRESET_FS</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].GATERXELECIDLE_FS1</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[1].CDRHOLD_FS</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[1].TXSYNCFSMMASTER_FS</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].RXSYSCKSEL_FS1</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[1].GATERXELECIDLE_FS0</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].RCODAPWDN_FS</td></tr>

<tr><td>CELL[22].OUT_TMIN[0]</td><td>GTF_CHANNEL[1].RX_AXIS_TPRE_SF2</td></tr>

<tr><td>CELL[22].OUT_TMIN[1]</td><td>GTF_CHANNEL[1].RX_AXIS_TPRE_SF1</td></tr>

<tr><td>CELL[22].OUT_TMIN[2]</td><td>GTF_CHANNEL[1].RX_AXIS_TPRE_SF0</td></tr>

<tr><td>CELL[22].OUT_TMIN[3]</td><td>GTF_CHANNEL[1].RX_AXIS_TSOF_SF1</td></tr>

<tr><td>CELL[22].OUT_TMIN[4]</td><td>GTF_CHANNEL[1].RX_AXIS_TSOF_SF0</td></tr>

<tr><td>CELL[22].OUT_TMIN[5]</td><td>GTF_CHANNEL[1].RX_AXIS_TTERM_SF4</td></tr>

<tr><td>CELL[22].OUT_TMIN[6]</td><td>GTF_CHANNEL[1].RX_AXIS_TTERM_SF3</td></tr>

<tr><td>CELL[22].OUT_TMIN[7]</td><td>GTF_CHANNEL[1].RX_AXIS_TTERM_SF2</td></tr>

<tr><td>CELL[22].OUT_TMIN[8]</td><td>GTF_CHANNEL[1].RX_AXIS_TTERM_SF1</td></tr>

<tr><td>CELL[22].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF2</td></tr>

<tr><td>CELL[22].OUT_TMIN[10]</td><td>GTF_CHANNEL[1].RX_AXIS_TTERM_SF0</td></tr>

<tr><td>CELL[22].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF10</td></tr>

<tr><td>CELL[22].OUT_TMIN[12]</td><td>GTF_CHANNEL[1].RX_AXIS_TVALID_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[13]</td><td>GTF_CHANNEL[1].RX_BITSLIP_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[14]</td><td>GTF_CHANNEL[1].RX_GB_SEQ_START_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[15]</td><td>GTF_CHANNEL[1].RX_PTP_SOP_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].RX_PTP_SOP_POS_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[17]</td><td>GTF_CHANNEL[1].STAT_RX_BAD_CODE_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[18]</td><td>GTF_CHANNEL[1].STAT_RX_BAD_SFD_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[19]</td><td>GTF_CHANNEL[1].STAT_RX_BAD_PREAMBLE_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[20]</td><td>GTF_CHANNEL[1].STAT_RX_BLOCK_LOCK_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[21]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF13</td></tr>

<tr><td>CELL[22].OUT_TMIN[22]</td><td>GTF_CHANNEL[1].STAT_RX_BROADCAST_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].RXRECCLKPCS_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].STAT_RX_BYTES_SF3</td></tr>

<tr><td>CELL[22].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].STAT_RX_BYTES_SF2</td></tr>

<tr><td>CELL[22].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].STAT_RX_BYTES_SF1</td></tr>

<tr><td>CELL[22].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].STAT_RX_BYTES_SF0</td></tr>

<tr><td>CELL[22].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].STAT_RX_FCS_ERR_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].STAT_RX_FRAMING_ERR_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].STAT_RX_GOT_SIGNAL_OS_SF</td></tr>

<tr><td>CELL[22].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].STAT_RX_HI_BER_SF</td></tr>

<tr><td>CELL[22].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].SCANCLK_FS</td></tr>

<tr><td>CELL[22].IMUX_CTRL[7]</td><td>GTF_CHANNEL[1].DFERESET_FS</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].PINRSRVD_FS5</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS5</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].TCOUPDNFROUT_FS</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[1].TXEMPMAIN_FS5</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].TXCOPIALGNEN_FS</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].PINRSRVD_FS4</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[1].TXDRVAMP_FS3</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS4</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[1].TCODAPWDN_FS</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].TCODARESET_FS</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[1].TXELECIDLE_FS</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].TXDCCSTART_FS</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[1].TXDRVAMP_FS4</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[1].RESETOVRD_FS</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].TXCOPISETPHS_FS</td></tr>

<tr><td>CELL[23].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF1</td></tr>

<tr><td>CELL[23].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF9</td></tr>

<tr><td>CELL[23].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].STAT_TX_UNICAST_SF</td></tr>

<tr><td>CELL[23].OUT_TMIN[17]</td><td>GTF_CHANNEL[1].STAT_TX_MULTICAST_SF</td></tr>

<tr><td>CELL[23].OUT_TMIN[18]</td><td>GTF_CHANNEL[1].STAT_TX_BROADCAST_SF</td></tr>

<tr><td>CELL[23].OUT_TMIN[19]</td><td>GTF_CHANNEL[1].STAT_TX_VLAN_SF</td></tr>

<tr><td>CELL[23].OUT_TMIN[20]</td><td>GTF_CHANNEL[1].STAT_TX_BAD_FCS_SF</td></tr>

<tr><td>CELL[23].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].RXRECCLK_SF</td></tr>

<tr><td>CELL[23].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].CDRLOCK_SF</td></tr>

<tr><td>CELL[23].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].STAT_TX_BYTES_SF3</td></tr>

<tr><td>CELL[23].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].STAT_TX_BYTES_SF2</td></tr>

<tr><td>CELL[23].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].STAT_TX_BYTES_SF1</td></tr>

<tr><td>CELL[23].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].STAT_TX_BYTES_SF0</td></tr>

<tr><td>CELL[23].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].STAT_TX_FCS_ERR_SF</td></tr>

<tr><td>CELL[23].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].STAT_TX_PAUSE_VALID_SF8</td></tr>

<tr><td>CELL[23].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].TCOCLKFSMFROUT_FS</td></tr>

<tr><td>CELL[23].IMUX_CTRL[4]</td><td>GTF_CHANNEL[1].PMASCANCLK7_FS</td></tr>

<tr><td>CELL[23].IMUX_CTRL[5]</td><td>GTF_CHANNEL[1].PMASCANCLK6_FS</td></tr>

<tr><td>CELL[23].IMUX_CTRL[7]</td><td>GTF_CHANNEL[1].TXPMARESET_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].PINRSRVD_FS3</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[1].CTL_TX_PAUSE_REQ_FS8</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS3</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[1].CTL_TX_PAUSE_REQ_FS5</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[1].CTL_TX_PAUSE_REQ_FS4</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[1].CTL_TX_PAUSE_REQ_FS2</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[1].CTL_TX_PAUSE_REQ_FS1</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].CTL_TX_RESEND_PAUSE_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[1].CTL_TX_SEND_IDLE_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[1].TXEMPPOS_FS4</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].CTL_TX_SEND_RFI_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[1].TX_AXIS_TLAST_FS7</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[1].TXEMPMAIN_FS4</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].TCODAOVREN_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[1].TX_AXIS_TLAST_FS5</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[1].TX_AXIS_TLAST_FS4</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].TXEMPPRE_FS4</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].PINRSRVD_FS2</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[1].TXDRVAMP_FS2</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[1].CTL_TX_PAUSE_REQ_FS7</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[1].TX_AXIS_TLAST_FS3</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[1].CTL_TX_PAUSE_REQ_FS6</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS2</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[1].TDASOFTRESET_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[1].CTL_TX_PAUSE_REQ_FS3</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[1].TX_AXIS_TLAST_FS2</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[1].STEPSIZEPPM_FS4</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[1].CPLLFREQLOCK_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[1].CTL_TX_PAUSE_REQ_FS0</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[1].TX_AXIS_TLAST_FS1</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[1].TXPLLCKSEL_FS1</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].BSR_SERIAL_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[1].TXPRBSPTN_FS2</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[1].TXOUTCKCTL_FS2</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[1].CTL_TX_SEND_LFI_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[1].TX_AXIS_TLAST_FS0</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[1].TX_AXIS_TERR_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[1].TXPRBSPTN_FS3</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].TCOHOLDFROUT_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[1].TX_AXIS_TPOISON_FS</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[1].TX_AXIS_TLAST_FS6</td></tr>

<tr><td>CELL[24].OUT_TMIN[0]</td><td>GTF_CHANNEL[1].STAT_TX_PAUSE_VALID_SF7</td></tr>

<tr><td>CELL[24].OUT_TMIN[1]</td><td>GTF_CHANNEL[1].STAT_TX_PAUSE_VALID_SF6</td></tr>

<tr><td>CELL[24].OUT_TMIN[2]</td><td>GTF_CHANNEL[1].STAT_TX_PAUSE_VALID_SF5</td></tr>

<tr><td>CELL[24].OUT_TMIN[3]</td><td>GTF_CHANNEL[1].STAT_TX_PAUSE_VALID_SF4</td></tr>

<tr><td>CELL[24].OUT_TMIN[4]</td><td>GTF_CHANNEL[1].STAT_TX_PAUSE_VALID_SF3</td></tr>

<tr><td>CELL[24].OUT_TMIN[5]</td><td>GTF_CHANNEL[1].STAT_TX_PAUSE_VALID_SF2</td></tr>

<tr><td>CELL[24].OUT_TMIN[6]</td><td>GTF_CHANNEL[1].STAT_TX_PAUSE_VALID_SF1</td></tr>

<tr><td>CELL[24].OUT_TMIN[7]</td><td>GTF_CHANNEL[1].STAT_TX_PAUSE_VALID_SF0</td></tr>

<tr><td>CELL[24].OUT_TMIN[8]</td><td>GTF_CHANNEL[1].STAT_TX_PKT_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF0</td></tr>

<tr><td>CELL[24].OUT_TMIN[10]</td><td>GTF_CHANNEL[1].STAT_TX_PKT_ERR_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].PCS_RSVD_OUT_SF8</td></tr>

<tr><td>CELL[24].OUT_TMIN[12]</td><td>GTF_CHANNEL[1].TX_AXIS_TREADY_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[13]</td><td>GTF_CHANNEL[1].TX_GB_SEQ_START_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[14]</td><td>GTF_CHANNEL[1].TX_PTP_SOP_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[15]</td><td>GTF_CHANNEL[1].TX_PTP_SOP_POS_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].TX_UNFOUT_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[22]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF1</td></tr>

<tr><td>CELL[24].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].RXPRBSLOCKED_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF11</td></tr>

<tr><td>CELL[24].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].RDASOFTRSTDONE_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].DMONOUT_SF7</td></tr>

<tr><td>CELL[24].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].TCOINITDONE_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].DRPDO_SF12</td></tr>

<tr><td>CELL[24].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].RXELECIDLE_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].CPLFBLOSS_SF</td></tr>

<tr><td>CELL[24].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF12</td></tr>

<tr><td>CELL[24].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].TXUSRCLK_FS</td></tr>

<tr><td>CELL[24].IMUX_CTRL[3]</td><td>GTF_CHANNEL[1].TXUSRCLK2_FS</td></tr>

<tr><td>CELL[24].IMUX_CTRL[7]</td><td>GTF_CHANNEL[1].TXPROGDIVRESET_FS</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].PINRSRVD_FS1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[1].TX_AXIS_TPRE_FS5</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[1].TX_AXIS_TPRE_FS4</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[1].TX_AXIS_TPRE_FS1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[1].TX_AXIS_TPRE_FS0</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[1].TX_AXIS_TSOF_FS0</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[1].TX_AXIS_TTERM_FS4</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].TX_AXIS_TTERM_FS2</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[1].TX_AXIS_TTERM_FS1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[1].TXEMPPOS_FS3</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].TX_AXIS_TVALID_FS</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS63</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[1].TXEMPMAIN_FS3</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].QPLLFREQLOCK0_FS</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS60</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[1].TX_AXIS_TPRE_FS7</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS59</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[1].TX_AXIS_TPRE_FS6</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].TXEMPPRE_FS3</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].PINRSRVD_FS0</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[1].TXDRVAMP_FS1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[1].TX_AXIS_TPRE_FS3</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS58</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[1].TX_AXIS_TPRE_FS2</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PCS_RSVD_IN_FS0</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[1].TCODABYPASS_FS</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[1].TX_AXIS_TSOF_FS1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS57</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[1].STEPSIZEPPM_FS3</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].TXCODAALGNEN_FS</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[1].TX_AXIS_TTERM_FS3</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS56</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[1].TXPLLCKSEL_FS0</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS55</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[1].TXPRBSPTN_FS1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[1].TXOUTCKCTL_FS1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[1].TX_AXIS_TTERM_FS0</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS54</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[1].TX_GB_SEQ_SYNC_FS</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS62</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS53</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS61</td></tr>

<tr><td>CELL[25].OUT_TMIN[0]</td><td>GTF_CHANNEL[1].DRPDO_SF4</td></tr>

<tr><td>CELL[25].OUT_TMIN[1]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF7</td></tr>

<tr><td>CELL[25].OUT_TMIN[2]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF4</td></tr>

<tr><td>CELL[25].OUT_TMIN[3]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF15</td></tr>

<tr><td>CELL[25].OUT_TMIN[4]</td><td>GTF_CHANNEL[1].DMONOUT_SF4</td></tr>

<tr><td>CELL[25].OUT_TMIN[5]</td><td>GTF_CHANNEL[1].DFEDOUT_SF4</td></tr>

<tr><td>CELL[25].OUT_TMIN[6]</td><td>GTF_CHANNEL[1].DRPDO_SF9</td></tr>

<tr><td>CELL[25].OUT_TMIN[8]</td><td>GTF_CHANNEL[1].SCANOUT_SF4</td></tr>

<tr><td>CELL[25].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].GTPOWERGOOD_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[10]</td><td>GTF_CHANNEL[1].DMONOUT_SF9</td></tr>

<tr><td>CELL[25].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].RXPRGDIVRSTDONE_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[12]</td><td>GTF_CHANNEL[1].DRPDO_SF14</td></tr>

<tr><td>CELL[25].OUT_TMIN[13]</td><td>GTF_CHANNEL[1].RESET_EXCEPTION_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[14]</td><td>GTF_CHANNEL[1].TXPRGDIVRSTDONE_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[15]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF13</td></tr>

<tr><td>CELL[25].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].DMONOUT_SF14</td></tr>

<tr><td>CELL[25].OUT_TMIN[17]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF7</td></tr>

<tr><td>CELL[25].OUT_TMIN[18]</td><td>GTF_CHANNEL[1].RXLINKSYNCDONE_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[19]</td><td>GTF_CHANNEL[1].DMONOUT_SF12</td></tr>

<tr><td>CELL[25].OUT_TMIN[20]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF10</td></tr>

<tr><td>CELL[25].OUT_TMIN[21]</td><td>GTF_CHANNEL[1].RXSLIPDONE_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[22]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF3</td></tr>

<tr><td>CELL[25].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].RXCOPHDONE_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].DFEDOUT_SF7</td></tr>

<tr><td>CELL[25].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].CFOKSTART_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].RXSLIPOUTCLKRDY_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].RXSYNCEN2SLV_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].RXSLIPPMARDY_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].RXPMARESETDONE_SF</td></tr>

<tr><td>CELL[25].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF14</td></tr>

<tr><td>CELL[25].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].CFOKFSTARTED_SF</td></tr>

<tr><td>CELL[25].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].PMASCANCLK2_FS</td></tr>

<tr><td>CELL[25].IMUX_CTRL[3]</td><td>GTF_CHANNEL[1].PMASCANCLK3_FS</td></tr>

<tr><td>CELL[25].IMUX_CTRL[7]</td><td>GTF_CHANNEL[1].GTTXRST_FS</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS50</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS49</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PMASCANIN_FS6</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS46</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS45</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS43</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS42</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS40</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS38</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS37</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[1].TXEMPPOS_FS2</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS35</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS33</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[1].TXEMPMAIN_FS2</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS30</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS29</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS52</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS28</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS51</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].TXEMPPRE_FS2</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].DFE_KH_OVERWREN_FS</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[1].TXDRVAMP_FS0</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS48</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS27</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS47</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS26</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PMASCANIN_FS5</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS25</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS44</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS24</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[1].STEPSIZEPPM_FS2</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS23</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS41</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS22</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS39</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS21</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[1].TXSYSCKSEL_FS1</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].TXMSTRSETPHDONE_FS</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[1].TXPRBSPTN_FS0</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[1].TXOUTCKCTL_FS0</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS36</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS20</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS34</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS32</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS19</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS31</td></tr>

<tr><td>CELL[26].OUT_TMIN[0]</td><td>GTF_CHANNEL[1].DRPDO_SF3</td></tr>

<tr><td>CELL[26].OUT_TMIN[1]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF6</td></tr>

<tr><td>CELL[26].OUT_TMIN[2]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF3</td></tr>

<tr><td>CELL[26].OUT_TMIN[4]</td><td>GTF_CHANNEL[1].DMONOUT_SF3</td></tr>

<tr><td>CELL[26].OUT_TMIN[5]</td><td>GTF_CHANNEL[1].DFEDOUT_SF3</td></tr>

<tr><td>CELL[26].OUT_TMIN[6]</td><td>GTF_CHANNEL[1].DRPDO_SF8</td></tr>

<tr><td>CELL[26].OUT_TMIN[7]</td><td>GTF_CHANNEL[1].RXPHALIGNERR_SF</td></tr>

<tr><td>CELL[26].OUT_TMIN[8]</td><td>GTF_CHANNEL[1].SCANOUT_SF3</td></tr>

<tr><td>CELL[26].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].SCANOUT_SF16</td></tr>

<tr><td>CELL[26].OUT_TMIN[10]</td><td>GTF_CHANNEL[1].DMONOUT_SF8</td></tr>

<tr><td>CELL[26].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].RXCDRPHDONE_SF</td></tr>

<tr><td>CELL[26].OUT_TMIN[12]</td><td>GTF_CHANNEL[1].DRPDO_SF13</td></tr>

<tr><td>CELL[26].OUT_TMIN[13]</td><td>GTF_CHANNEL[1].TXDCCDONE_SF</td></tr>

<tr><td>CELL[26].OUT_TMIN[14]</td><td>GTF_CHANNEL[1].CKOKDONE_SF</td></tr>

<tr><td>CELL[26].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].DMONOUT_SF13</td></tr>

<tr><td>CELL[26].OUT_TMIN[17]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF11</td></tr>

<tr><td>CELL[26].OUT_TMIN[18]</td><td>GTF_CHANNEL[1].TXRESETDONE_SF</td></tr>

<tr><td>CELL[26].OUT_TMIN[19]</td><td>GTF_CHANNEL[1].SCANOUT_SF18</td></tr>

<tr><td>CELL[26].OUT_TMIN[20]</td><td>GTF_CHANNEL[1].TXLINKSYNCDONE_SF</td></tr>

<tr><td>CELL[26].OUT_TMIN[21]</td><td>GTF_CHANNEL[1].SCANOUT_SF17</td></tr>

<tr><td>CELL[26].OUT_TMIN[22]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF2</td></tr>

<tr><td>CELL[26].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].TDASOFTRSTDONE_SF</td></tr>

<tr><td>CELL[26].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].DRDY_SF</td></tr>

<tr><td>CELL[26].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].CFOKDONE_SF</td></tr>

<tr><td>CELL[26].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].CPLREFLOSS_SF</td></tr>

<tr><td>CELL[26].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].SCANOUT_SF13</td></tr>

<tr><td>CELL[26].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].SCANOUT_SF10</td></tr>

<tr><td>CELL[26].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].TXSYNCEN2SLV_SF</td></tr>

<tr><td>CELL[26].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF12</td></tr>

<tr><td>CELL[26].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].CFOKFORCEDONE_SF</td></tr>

<tr><td>CELL[26].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].CPLLDMONCLK_FS</td></tr>

<tr><td>CELL[26].IMUX_CTRL[7]</td><td>GTF_CHANNEL[1].CPLRESET_FS</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS17</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS15</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS13</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PMASCANIN_FS4</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS10</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS9</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS7</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS6</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS4</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].TXPWRDN_FS1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS2</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[1].TXEMPPOS_FS1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].ENPPM_FS</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[1].TSTIN_FS17</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[1].TXEMPMAIN_FS1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].TXPIPPMPWDN_FS</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[1].SCANIN_FS8</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS18</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[1].TSTIN_FS13</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS16</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].TXEMPPRE_FS1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS14</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[1].CPLLKDETEN_FS</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS12</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[1].SCANIN_FS10</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS11</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[1].TXPPMSEL_FS</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PMASCANIN_FS3</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[1].CPLREFSELDYN_FS0</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS8</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[1].DI_FS10</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[1].STEPSIZEPPM_FS1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].RXTERMINATION_FS</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS5</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[1].CPLREFSELDYN_FS1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS3</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[1].TSTIN_FS11</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[1].TXSYSCKSEL_FS0</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].TXSLVSYNCEN_FS</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[1].TCOPIOVREN_FS</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[1].CPLREFSELDYN_FS2</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[1].DI_FS8</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[1].TX_AXIS_TDATA_FS0</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].TXPPMOVRDEN_FS</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[1].TSTIN_FS3</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[1].SCANIN_FS6</td></tr>

<tr><td>CELL[27].OUT_TMIN[0]</td><td>GTF_CHANNEL[1].DRPDO_SF2</td></tr>

<tr><td>CELL[27].OUT_TMIN[1]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF5</td></tr>

<tr><td>CELL[27].OUT_TMIN[2]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF2</td></tr>

<tr><td>CELL[27].OUT_TMIN[3]</td><td>GTF_CHANNEL[1].TXCOPIPHDONE_SF</td></tr>

<tr><td>CELL[27].OUT_TMIN[4]</td><td>GTF_CHANNEL[1].DMONOUT_SF2</td></tr>

<tr><td>CELL[27].OUT_TMIN[5]</td><td>GTF_CHANNEL[1].DFEDOUT_SF2</td></tr>

<tr><td>CELL[27].OUT_TMIN[6]</td><td>GTF_CHANNEL[1].DRPDO_SF7</td></tr>

<tr><td>CELL[27].OUT_TMIN[7]</td><td>GTF_CHANNEL[1].TXPMARESETDONE_SF</td></tr>

<tr><td>CELL[27].OUT_TMIN[8]</td><td>GTF_CHANNEL[1].SCANOUT_SF2</td></tr>

<tr><td>CELL[27].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF39</td></tr>

<tr><td>CELL[27].OUT_TMIN[10]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF38</td></tr>

<tr><td>CELL[27].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF37</td></tr>

<tr><td>CELL[27].OUT_TMIN[12]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF36</td></tr>

<tr><td>CELL[27].OUT_TMIN[13]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF35</td></tr>

<tr><td>CELL[27].OUT_TMIN[14]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF34</td></tr>

<tr><td>CELL[27].OUT_TMIN[15]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF33</td></tr>

<tr><td>CELL[27].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF32</td></tr>

<tr><td>CELL[27].OUT_TMIN[17]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF31</td></tr>

<tr><td>CELL[27].OUT_TMIN[18]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF30</td></tr>

<tr><td>CELL[27].OUT_TMIN[19]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF29</td></tr>

<tr><td>CELL[27].OUT_TMIN[20]</td><td>GTF_CHANNEL[1].TXOUTCLKPCS_SF</td></tr>

<tr><td>CELL[27].OUT_TMIN[21]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF28</td></tr>

<tr><td>CELL[27].OUT_TMIN[22]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF27</td></tr>

<tr><td>CELL[27].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF26</td></tr>

<tr><td>CELL[27].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF25</td></tr>

<tr><td>CELL[27].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].TXOUTCLK_SF</td></tr>

<tr><td>CELL[27].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF24</td></tr>

<tr><td>CELL[27].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF23</td></tr>

<tr><td>CELL[27].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF22</td></tr>

<tr><td>CELL[27].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF21</td></tr>

<tr><td>CELL[27].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF20</td></tr>

<tr><td>CELL[27].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF19</td></tr>

<tr><td>CELL[27].IMUX_CTRL[1]</td><td>GTF_CHANNEL[1].PMASCANCLK5_FS</td></tr>

<tr><td>CELL[27].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].PMASCANCLK4_FS</td></tr>

<tr><td>CELL[27].IMUX_CTRL[7]</td><td>GTF_CHANNEL[1].CFGRESET_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].PMASCANIN_FS17</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[1].DMONFIFORESET_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[1].DI_FS7</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PMASCANIN_FS2</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[1].DADDR_FS7</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[1].PMASCANIN_FS12</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[1].PMASCANMODEB_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[1].PMASCANRSTEN_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[1].DI_FS5</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].TXPWRDN_FS0</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[1].SCANIN_FS4</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[1].TXEMPPOS_FS0</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].FREQOS_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[1].SCANIN_FS2</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[1].TXEMPMAIN_FS0</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].INCPCTRL_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[1].TSTIN_FS18</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[1].DADDR_FS8</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[1].SCANIN_FS0</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[1].TSTIN_FS1</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].TXEMPPRE_FS0</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].PMASCANIN_FS16</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[1].CPLPWRDN_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[1].PMASCANIN_FS13</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[1].DADDR_FS4</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[1].PMASCANIN_FS11</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[1].TXDCCSRESET_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PMASCANIN_FS1</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[1].LOOPBACK_FS2</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[1].PMASCANIN_FS10</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[1].GTTXRSTSEL_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[1].STEPSIZEPPM_FS0</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].DADDR_FS2</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[1].PMASCANIN_FS8</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[1].LOOPBACK_FS1</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[1].PMASCANIN_FS7</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[1].TSTIN_FS8</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[1].TXSERPWRDN_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].TXUSRRDY_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[1].TXPOLARITY_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[1].LOOPBACK_FS0</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[1].DADDR_FS5</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[1].DI_FS1</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[1].SCANIN_FS12</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[1].SCANIN_FS13</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].TXPRBSINERR_FS</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[1].TSTIN_FS6</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[1].DI_FS4</td></tr>

<tr><td>CELL[28].OUT_TMIN[0]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF18</td></tr>

<tr><td>CELL[28].OUT_TMIN[1]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF17</td></tr>

<tr><td>CELL[28].OUT_TMIN[2]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF16</td></tr>

<tr><td>CELL[28].OUT_TMIN[3]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF15</td></tr>

<tr><td>CELL[28].OUT_TMIN[4]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF14</td></tr>

<tr><td>CELL[28].OUT_TMIN[5]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF13</td></tr>

<tr><td>CELL[28].OUT_TMIN[6]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF12</td></tr>

<tr><td>CELL[28].OUT_TMIN[7]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF11</td></tr>

<tr><td>CELL[28].OUT_TMIN[8]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF10</td></tr>

<tr><td>CELL[28].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF9</td></tr>

<tr><td>CELL[28].OUT_TMIN[10]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF8</td></tr>

<tr><td>CELL[28].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF7</td></tr>

<tr><td>CELL[28].OUT_TMIN[12]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF6</td></tr>

<tr><td>CELL[28].OUT_TMIN[13]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF5</td></tr>

<tr><td>CELL[28].OUT_TMIN[14]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF4</td></tr>

<tr><td>CELL[28].OUT_TMIN[15]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF3</td></tr>

<tr><td>CELL[28].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF2</td></tr>

<tr><td>CELL[28].OUT_TMIN[17]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF1</td></tr>

<tr><td>CELL[28].OUT_TMIN[20]</td><td>GTF_CHANNEL[1].RXRAWDATA_SF0</td></tr>

<tr><td>CELL[28].OUT_TMIN[21]</td><td>GTF_CHANNEL[1].CPLFREQLOCK_SF</td></tr>

<tr><td>CELL[28].OUT_TMIN[22]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF0</td></tr>

<tr><td>CELL[28].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].SCANOUT_SF15</td></tr>

<tr><td>CELL[28].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].DRPDO_SF1</td></tr>

<tr><td>CELL[28].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].DFEDOUT_SF6</td></tr>

<tr><td>CELL[28].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF4</td></tr>

<tr><td>CELL[28].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].SCANOUT_SF12</td></tr>

<tr><td>CELL[28].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF1</td></tr>

<tr><td>CELL[28].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].SCANOUT_SF9</td></tr>

<tr><td>CELL[28].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].EYESCANDATAERROR_SF</td></tr>

<tr><td>CELL[28].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].SCANOUT_SF7</td></tr>

<tr><td>CELL[28].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].COREREFCLK_FS</td></tr>

<tr><td>CELL[28].IMUX_CTRL[4]</td><td>GTF_CHANNEL[1].DRST_FS</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].PMASCANIN_FS15</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[1].TSTPWRDNOVRDB_FS</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[1].SCANRSTEN_FS</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].PMASCANIN_FS0</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[1].SCANENB_FS</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[1].ISCANRESET_FS</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[1].DADDR_FS1</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[1].SCANMODEB_FS</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[1].SCANIN_FS3</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].TSTIN_FS19</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS38</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].TSTIN_FS15</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[1].GTRXRSTSEL_FS</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS33</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS30</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[1].TSTPWRDN_FS4</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[1].DI_FS15</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[1].DFE_KH_EXTHOLD_FS</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].TSTIN_FS9</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].PMASCANIN_FS14</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[1].TSTPWRDN_FS3</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[1].DI_FS14</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[1].DI_FS9</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[1].SCANRSTB_FS</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[1].TSTIN_FS7</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].PMASCANENB_FS</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[1].TSTPWRDN_FS2</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[1].DI_FS13</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[1].DADDR_FS9</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[1].SCANIN_FS5</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].TSTIN_FS5</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[1].TSTIN_FS4</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[1].TSTPWRDN_FS1</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[1].DI_FS12</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS39</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[1].SCANIN_FS1</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS36</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS37</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[1].TSTPWRDN_FS0</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[1].DI_FS11</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS34</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS35</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS31</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS32</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS28</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS29</td></tr>

<tr><td>CELL[29].OUT_TMIN[0]</td><td>GTF_CHANNEL[1].DRPDO_SF0</td></tr>

<tr><td>CELL[29].OUT_TMIN[1]</td><td>GTF_CHANNEL[1].DMONOUT_SF1</td></tr>

<tr><td>CELL[29].OUT_TMIN[2]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF0</td></tr>

<tr><td>CELL[29].OUT_TMIN[3]</td><td>GTF_CHANNEL[1].MGTREFCLKFA_SF</td></tr>

<tr><td>CELL[29].OUT_TMIN[4]</td><td>GTF_CHANNEL[1].DMONOUT_SF0</td></tr>

<tr><td>CELL[29].OUT_TMIN[5]</td><td>GTF_CHANNEL[1].DFEDOUT_SF0</td></tr>

<tr><td>CELL[29].OUT_TMIN[6]</td><td>GTF_CHANNEL[1].DRPDO_SF5</td></tr>

<tr><td>CELL[29].OUT_TMIN[7]</td><td>GTF_CHANNEL[1].DFEDOUT_SF1</td></tr>

<tr><td>CELL[29].OUT_TMIN[8]</td><td>GTF_CHANNEL[1].SCANOUT_SF0</td></tr>

<tr><td>CELL[29].OUT_TMIN[9]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF8</td></tr>

<tr><td>CELL[29].OUT_TMIN[10]</td><td>GTF_CHANNEL[1].DMONOUT_SF5</td></tr>

<tr><td>CELL[29].OUT_TMIN[11]</td><td>GTF_CHANNEL[1].DRPDO_SF6</td></tr>

<tr><td>CELL[29].OUT_TMIN[12]</td><td>GTF_CHANNEL[1].DRPDO_SF10</td></tr>

<tr><td>CELL[29].OUT_TMIN[13]</td><td>GTF_CHANNEL[1].SCANOUT_SF1</td></tr>

<tr><td>CELL[29].OUT_TMIN[14]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF5</td></tr>

<tr><td>CELL[29].OUT_TMIN[15]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF10</td></tr>

<tr><td>CELL[29].OUT_TMIN[16]</td><td>GTF_CHANNEL[1].DMONOUT_SF10</td></tr>

<tr><td>CELL[29].OUT_TMIN[17]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF8</td></tr>

<tr><td>CELL[29].OUT_TMIN[18]</td><td>GTF_CHANNEL[1].DRPDO_SF15</td></tr>

<tr><td>CELL[29].OUT_TMIN[19]</td><td>GTF_CHANNEL[1].DMONOUT_SF6</td></tr>

<tr><td>CELL[29].OUT_TMIN[20]</td><td>GTF_CHANNEL[1].SCANOUT_SF5</td></tr>

<tr><td>CELL[29].OUT_TMIN[21]</td><td>GTF_CHANNEL[1].DRPDO_SF11</td></tr>

<tr><td>CELL[29].OUT_TMIN[22]</td><td>GTF_CHANNEL[1].DMONOUT_SF15</td></tr>

<tr><td>CELL[29].OUT_TMIN[23]</td><td>GTF_CHANNEL[1].SCANOUT_SF14</td></tr>

<tr><td>CELL[29].OUT_TMIN[24]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF6</td></tr>

<tr><td>CELL[29].OUT_TMIN[25]</td><td>GTF_CHANNEL[1].DFEDOUT_SF5</td></tr>

<tr><td>CELL[29].OUT_TMIN[26]</td><td>GTF_CHANNEL[1].PINRSRVDAS_SF9</td></tr>

<tr><td>CELL[29].OUT_TMIN[27]</td><td>GTF_CHANNEL[1].SCANOUT_SF11</td></tr>

<tr><td>CELL[29].OUT_TMIN[28]</td><td>GTF_CHANNEL[1].DMONOUT_SF11</td></tr>

<tr><td>CELL[29].OUT_TMIN[29]</td><td>GTF_CHANNEL[1].SCANOUT_SF8</td></tr>

<tr><td>CELL[29].OUT_TMIN[30]</td><td>GTF_CHANNEL[1].PMASCANOUT_SF9</td></tr>

<tr><td>CELL[29].OUT_TMIN[31]</td><td>GTF_CHANNEL[1].SCANOUT_SF6</td></tr>

<tr><td>CELL[29].IMUX_CTRL[2]</td><td>GTF_CHANNEL[1].DMONCLK_FS</td></tr>

<tr><td>CELL[29].IMUX_CTRL[3]</td><td>GTF_CHANNEL[1].DCLK_FS</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS27</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS24</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS21</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS18</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[1].DADDR_FS6</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS16</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS13</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS10</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS7</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS4</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS1</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[1].SCANIN_FS7</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[1].TSTIN_FS14</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[1].DADDR_FS3</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[1].SCANIN_FS11</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[1].TSTIN_FS10</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS25</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS26</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS22</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS23</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS19</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS20</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[1].EYESCANTRIGGER_FS</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[1].DI_FS6</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS17</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[1].PMASCANIN_FS9</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS14</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS15</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS11</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS12</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS8</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS9</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS5</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS6</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS2</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS3</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[1].DI_FS0</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[1].TXRAWDATA_FS0</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[1].TSTIN_FS2</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[1].TSTIN_FS16</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[1].DWE_FS</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[1].DI_FS3</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[1].DADDR_FS0</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[1].SCANIN_FS9</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[1].TSTIN_FS0</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[1].TSTIN_FS12</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[1].DEN_FS</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[1].DI_FS2</td></tr>

<tr><td>CELL[30].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].SCANOUT_SF6</td></tr>

<tr><td>CELL[30].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF9</td></tr>

<tr><td>CELL[30].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].SCANOUT_SF8</td></tr>

<tr><td>CELL[30].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].DMONOUT_SF11</td></tr>

<tr><td>CELL[30].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].SCANOUT_SF11</td></tr>

<tr><td>CELL[30].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF9</td></tr>

<tr><td>CELL[30].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].DFEDOUT_SF5</td></tr>

<tr><td>CELL[30].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF6</td></tr>

<tr><td>CELL[30].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].SCANOUT_SF14</td></tr>

<tr><td>CELL[30].OUT_TMIN[9]</td><td>GTF_CHANNEL[2].DMONOUT_SF15</td></tr>

<tr><td>CELL[30].OUT_TMIN[10]</td><td>GTF_CHANNEL[2].DRPDO_SF11</td></tr>

<tr><td>CELL[30].OUT_TMIN[11]</td><td>GTF_CHANNEL[2].SCANOUT_SF5</td></tr>

<tr><td>CELL[30].OUT_TMIN[12]</td><td>GTF_CHANNEL[2].DMONOUT_SF6</td></tr>

<tr><td>CELL[30].OUT_TMIN[13]</td><td>GTF_CHANNEL[2].DRPDO_SF15</td></tr>

<tr><td>CELL[30].OUT_TMIN[14]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF8</td></tr>

<tr><td>CELL[30].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].DMONOUT_SF10</td></tr>

<tr><td>CELL[30].OUT_TMIN[16]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF10</td></tr>

<tr><td>CELL[30].OUT_TMIN[17]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF5</td></tr>

<tr><td>CELL[30].OUT_TMIN[18]</td><td>GTF_CHANNEL[2].SCANOUT_SF1</td></tr>

<tr><td>CELL[30].OUT_TMIN[19]</td><td>GTF_CHANNEL[2].DRPDO_SF10</td></tr>

<tr><td>CELL[30].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].DRPDO_SF6</td></tr>

<tr><td>CELL[30].OUT_TMIN[21]</td><td>GTF_CHANNEL[2].DMONOUT_SF5</td></tr>

<tr><td>CELL[30].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF8</td></tr>

<tr><td>CELL[30].OUT_TMIN[23]</td><td>GTF_CHANNEL[2].SCANOUT_SF0</td></tr>

<tr><td>CELL[30].OUT_TMIN[24]</td><td>GTF_CHANNEL[2].DFEDOUT_SF1</td></tr>

<tr><td>CELL[30].OUT_TMIN[25]</td><td>GTF_CHANNEL[2].DRPDO_SF5</td></tr>

<tr><td>CELL[30].OUT_TMIN[26]</td><td>GTF_CHANNEL[2].DFEDOUT_SF0</td></tr>

<tr><td>CELL[30].OUT_TMIN[27]</td><td>GTF_CHANNEL[2].DMONOUT_SF0</td></tr>

<tr><td>CELL[30].OUT_TMIN[28]</td><td>GTF_CHANNEL[2].MGTREFCLKFA_SF</td></tr>

<tr><td>CELL[30].OUT_TMIN[29]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF0</td></tr>

<tr><td>CELL[30].OUT_TMIN[30]</td><td>GTF_CHANNEL[2].DMONOUT_SF1</td></tr>

<tr><td>CELL[30].OUT_TMIN[31]</td><td>GTF_CHANNEL[2].DRPDO_SF0</td></tr>

<tr><td>CELL[30].IMUX_CTRL[4]</td><td>GTF_CHANNEL[2].DCLK_FS</td></tr>

<tr><td>CELL[30].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].DMONCLK_FS</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[2].DEN_FS</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[2].TSTIN_FS0</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[2].DADDR_FS0</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[2].DWE_FS</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].TSTIN_FS2</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[2].DI_FS0</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS2</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS5</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS8</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS11</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS14</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS17</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[2].EYESCANTRIGGER_FS</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS19</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS22</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS25</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].TSTIN_FS10</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[2].DI_FS2</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[2].SCANIN_FS11</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].TSTIN_FS12</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[2].DADDR_FS3</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[2].SCANIN_FS9</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].TSTIN_FS14</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[2].DI_FS3</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[2].SCANIN_FS7</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[2].TSTIN_FS16</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS1</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS0</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS4</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS3</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS7</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS6</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS10</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS9</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS13</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS12</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS16</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS15</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[2].DADDR_FS6</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[2].PMASCANIN_FS9</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS18</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[2].DI_FS6</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS21</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS20</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS24</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS23</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS27</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS26</td></tr>

<tr><td>CELL[30].IMUX_RCLK[17]</td><td>BUFG_GT_SYNC[14].CLK_IN</td></tr>

<tr><td>CELL[31].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].SCANOUT_SF7</td></tr>

<tr><td>CELL[31].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].EYESCANDATAERROR_SF</td></tr>

<tr><td>CELL[31].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].SCANOUT_SF9</td></tr>

<tr><td>CELL[31].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF1</td></tr>

<tr><td>CELL[31].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].SCANOUT_SF12</td></tr>

<tr><td>CELL[31].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF4</td></tr>

<tr><td>CELL[31].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].DFEDOUT_SF6</td></tr>

<tr><td>CELL[31].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].DRPDO_SF1</td></tr>

<tr><td>CELL[31].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].SCANOUT_SF15</td></tr>

<tr><td>CELL[31].OUT_TMIN[9]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF0</td></tr>

<tr><td>CELL[31].OUT_TMIN[10]</td><td>GTF_CHANNEL[2].CPLFREQLOCK_SF</td></tr>

<tr><td>CELL[31].OUT_TMIN[11]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF0</td></tr>

<tr><td>CELL[31].OUT_TMIN[14]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF1</td></tr>

<tr><td>CELL[31].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF2</td></tr>

<tr><td>CELL[31].OUT_TMIN[16]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF3</td></tr>

<tr><td>CELL[31].OUT_TMIN[17]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF4</td></tr>

<tr><td>CELL[31].OUT_TMIN[18]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF5</td></tr>

<tr><td>CELL[31].OUT_TMIN[19]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF6</td></tr>

<tr><td>CELL[31].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF7</td></tr>

<tr><td>CELL[31].OUT_TMIN[21]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF8</td></tr>

<tr><td>CELL[31].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF9</td></tr>

<tr><td>CELL[31].OUT_TMIN[23]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF10</td></tr>

<tr><td>CELL[31].OUT_TMIN[24]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF11</td></tr>

<tr><td>CELL[31].OUT_TMIN[25]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF12</td></tr>

<tr><td>CELL[31].OUT_TMIN[26]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF13</td></tr>

<tr><td>CELL[31].OUT_TMIN[27]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF14</td></tr>

<tr><td>CELL[31].OUT_TMIN[28]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF15</td></tr>

<tr><td>CELL[31].OUT_TMIN[29]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF16</td></tr>

<tr><td>CELL[31].OUT_TMIN[30]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF17</td></tr>

<tr><td>CELL[31].OUT_TMIN[31]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF18</td></tr>

<tr><td>CELL[31].IMUX_CTRL[3]</td><td>GTF_CHANNEL[2].DRST_FS</td></tr>

<tr><td>CELL[31].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].COREREFCLK_FS</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS28</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS31</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS34</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[2].TSTPWRDN_FS0</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS36</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS39</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[2].TSTPWRDN_FS1</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].TSTIN_FS5</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[2].DADDR_FS9</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[2].TSTPWRDN_FS2</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[2].TSTIN_FS7</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[2].DI_FS9</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[2].TSTPWRDN_FS3</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].TSTIN_FS9</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[2].TSTPWRDN_FS4</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS30</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS29</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS33</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS32</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[2].GTRXRSTSEL_FS</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS35</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].TSTIN_FS15</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[2].DI_FS11</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS38</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[2].TXRAWDATA_FS37</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[2].SCANIN_FS1</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].TSTIN_FS19</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[2].DI_FS12</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[2].SCANIN_FS3</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[2].TSTIN_FS4</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[2].SCANMODEB_FS</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[2].SCANIN_FS5</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[2].DADDR_FS1</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[2].DI_FS13</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[2].ISCANRESET_FS</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PMASCANENB_FS</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[2].SCANENB_FS</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[2].SCANRSTB_FS</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PMASCANIN_FS0</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[2].DI_FS14</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[2].SCANRSTEN_FS</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].PMASCANIN_FS14</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[2].TSTPWRDNOVRDB_FS</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[2].DFE_KH_EXTHOLD_FS</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].PMASCANIN_FS15</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[2].DI_FS15</td></tr>

<tr><td>CELL[32].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF19</td></tr>

<tr><td>CELL[32].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF20</td></tr>

<tr><td>CELL[32].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF21</td></tr>

<tr><td>CELL[32].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF22</td></tr>

<tr><td>CELL[32].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF23</td></tr>

<tr><td>CELL[32].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF24</td></tr>

<tr><td>CELL[32].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].TXOUTCLK_SF</td></tr>

<tr><td>CELL[32].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF25</td></tr>

<tr><td>CELL[32].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF26</td></tr>

<tr><td>CELL[32].OUT_TMIN[9]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF27</td></tr>

<tr><td>CELL[32].OUT_TMIN[10]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF28</td></tr>

<tr><td>CELL[32].OUT_TMIN[11]</td><td>GTF_CHANNEL[2].TXOUTCLKPCS_SF</td></tr>

<tr><td>CELL[32].OUT_TMIN[12]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF29</td></tr>

<tr><td>CELL[32].OUT_TMIN[13]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF30</td></tr>

<tr><td>CELL[32].OUT_TMIN[14]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF31</td></tr>

<tr><td>CELL[32].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF32</td></tr>

<tr><td>CELL[32].OUT_TMIN[16]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF33</td></tr>

<tr><td>CELL[32].OUT_TMIN[17]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF34</td></tr>

<tr><td>CELL[32].OUT_TMIN[18]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF35</td></tr>

<tr><td>CELL[32].OUT_TMIN[19]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF36</td></tr>

<tr><td>CELL[32].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF37</td></tr>

<tr><td>CELL[32].OUT_TMIN[21]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF38</td></tr>

<tr><td>CELL[32].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].RXRAWDATA_SF39</td></tr>

<tr><td>CELL[32].OUT_TMIN[23]</td><td>GTF_CHANNEL[2].SCANOUT_SF2</td></tr>

<tr><td>CELL[32].OUT_TMIN[24]</td><td>GTF_CHANNEL[2].TXPMARESETDONE_SF</td></tr>

<tr><td>CELL[32].OUT_TMIN[25]</td><td>GTF_CHANNEL[2].DRPDO_SF7</td></tr>

<tr><td>CELL[32].OUT_TMIN[26]</td><td>GTF_CHANNEL[2].DFEDOUT_SF2</td></tr>

<tr><td>CELL[32].OUT_TMIN[27]</td><td>GTF_CHANNEL[2].DMONOUT_SF2</td></tr>

<tr><td>CELL[32].OUT_TMIN[28]</td><td>GTF_CHANNEL[2].TXCOPIPHDONE_SF</td></tr>

<tr><td>CELL[32].OUT_TMIN[29]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF2</td></tr>

<tr><td>CELL[32].OUT_TMIN[30]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF5</td></tr>

<tr><td>CELL[32].OUT_TMIN[31]</td><td>GTF_CHANNEL[2].DRPDO_SF2</td></tr>

<tr><td>CELL[32].IMUX_CTRL[0]</td><td>GTF_CHANNEL[2].CFGRESET_FS</td></tr>

<tr><td>CELL[32].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].PMASCANCLK4_FS</td></tr>

<tr><td>CELL[32].IMUX_CTRL[6]</td><td>GTF_CHANNEL[2].PMASCANCLK5_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[2].TSTIN_FS6</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[2].SCANIN_FS13</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[2].DI_FS1</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[2].LOOPBACK_FS0</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].TXUSRRDY_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[2].TSTIN_FS8</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[2].LOOPBACK_FS1</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].DADDR_FS2</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[2].GTTXRSTSEL_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[2].LOOPBACK_FS2</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[2].TXDCCSRESET_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[2].DADDR_FS4</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[2].CPLPWRDN_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].TXEMPPRE_FS0</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[2].SCANIN_FS0</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[2].TSTIN_FS18</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].INCPCTRL_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[2].DI_FS4</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[2].TXEMPMAIN_FS0</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].TXPRBSINERR_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[2].SCANIN_FS2</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[2].SCANIN_FS12</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].FREQOS_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[2].DADDR_FS5</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[2].TXEMPPOS_FS0</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[2].TXPOLARITY_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[2].SCANIN_FS4</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[2].TXSERPWRDN_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].TXPWRDN_FS0</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[2].PMASCANIN_FS7</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[2].DI_FS5</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[2].PMASCANIN_FS8</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[2].PMASCANRSTEN_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[2].STEPSIZEPPM_FS0</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[2].PMASCANMODEB_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[2].PMASCANIN_FS10</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[2].PMASCANIN_FS12</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PMASCANIN_FS1</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[2].DADDR_FS7</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[2].PMASCANIN_FS11</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PMASCANIN_FS2</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[2].PMASCANIN_FS13</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[2].DI_FS7</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].PMASCANIN_FS16</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[2].DMONFIFORESET_FS</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[2].TSTIN_FS1</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].PMASCANIN_FS17</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[2].DADDR_FS8</td></tr>

<tr><td>CELL[33].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].CFOKFORCEDONE_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF12</td></tr>

<tr><td>CELL[33].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].TXSYNCEN2SLV_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].SCANOUT_SF10</td></tr>

<tr><td>CELL[33].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].SCANOUT_SF13</td></tr>

<tr><td>CELL[33].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].CPLREFLOSS_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].CFOKDONE_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].DRDY_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].TDASOFTRSTDONE_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[9]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF2</td></tr>

<tr><td>CELL[33].OUT_TMIN[10]</td><td>GTF_CHANNEL[2].SCANOUT_SF17</td></tr>

<tr><td>CELL[33].OUT_TMIN[11]</td><td>GTF_CHANNEL[2].TXLINKSYNCDONE_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[12]</td><td>GTF_CHANNEL[2].SCANOUT_SF18</td></tr>

<tr><td>CELL[33].OUT_TMIN[13]</td><td>GTF_CHANNEL[2].TXRESETDONE_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[14]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF11</td></tr>

<tr><td>CELL[33].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].DMONOUT_SF13</td></tr>

<tr><td>CELL[33].OUT_TMIN[17]</td><td>GTF_CHANNEL[2].CKOKDONE_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[18]</td><td>GTF_CHANNEL[2].TXDCCDONE_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[19]</td><td>GTF_CHANNEL[2].DRPDO_SF13</td></tr>

<tr><td>CELL[33].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].RXCDRPHDONE_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[21]</td><td>GTF_CHANNEL[2].DMONOUT_SF8</td></tr>

<tr><td>CELL[33].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].SCANOUT_SF16</td></tr>

<tr><td>CELL[33].OUT_TMIN[23]</td><td>GTF_CHANNEL[2].SCANOUT_SF3</td></tr>

<tr><td>CELL[33].OUT_TMIN[24]</td><td>GTF_CHANNEL[2].RXPHALIGNERR_SF</td></tr>

<tr><td>CELL[33].OUT_TMIN[25]</td><td>GTF_CHANNEL[2].DRPDO_SF8</td></tr>

<tr><td>CELL[33].OUT_TMIN[26]</td><td>GTF_CHANNEL[2].DFEDOUT_SF3</td></tr>

<tr><td>CELL[33].OUT_TMIN[27]</td><td>GTF_CHANNEL[2].DMONOUT_SF3</td></tr>

<tr><td>CELL[33].OUT_TMIN[29]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF3</td></tr>

<tr><td>CELL[33].OUT_TMIN[30]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF6</td></tr>

<tr><td>CELL[33].OUT_TMIN[31]</td><td>GTF_CHANNEL[2].DRPDO_SF3</td></tr>

<tr><td>CELL[33].IMUX_CTRL[0]</td><td>GTF_CHANNEL[2].CPLRESET_FS</td></tr>

<tr><td>CELL[33].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].CPLLDMONCLK_FS</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[2].TSTIN_FS3</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[2].DI_FS8</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[2].CPLREFSELDYN_FS2</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].TXSLVSYNCEN_FS</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[2].TSTIN_FS11</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[2].CPLREFSELDYN_FS1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].RXTERMINATION_FS</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[2].DI_FS10</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[2].CPLREFSELDYN_FS0</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[2].TXPPMSEL_FS</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[2].SCANIN_FS10</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[2].CPLLKDETEN_FS</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].TXEMPPRE_FS1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[2].TSTIN_FS13</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[2].SCANIN_FS8</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].TXPIPPMPWDN_FS</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[2].SCANIN_FS6</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[2].TXEMPMAIN_FS1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].TXPPMOVRDEN_FS</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[2].TSTIN_FS17</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS0</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].ENPPM_FS</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[2].TXEMPPOS_FS1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[2].TCOPIOVREN_FS</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS2</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[2].TXSYSCKSEL_FS0</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].TXPWRDN_FS1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS3</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS4</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS5</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS6</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[2].STEPSIZEPPM_FS1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS7</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS8</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS9</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PMASCANIN_FS3</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS10</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS11</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PMASCANIN_FS4</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS12</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS13</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS14</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS15</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS16</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS17</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS18</td></tr>

<tr><td>CELL[34].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].CFOKFSTARTED_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF14</td></tr>

<tr><td>CELL[34].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].RXPMARESETDONE_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].RXSLIPPMARDY_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].RXSYNCEN2SLV_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].RXSLIPOUTCLKRDY_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].CFOKSTART_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].DFEDOUT_SF7</td></tr>

<tr><td>CELL[34].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].RXCOPHDONE_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[9]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF3</td></tr>

<tr><td>CELL[34].OUT_TMIN[10]</td><td>GTF_CHANNEL[2].RXSLIPDONE_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[11]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF10</td></tr>

<tr><td>CELL[34].OUT_TMIN[12]</td><td>GTF_CHANNEL[2].DMONOUT_SF12</td></tr>

<tr><td>CELL[34].OUT_TMIN[13]</td><td>GTF_CHANNEL[2].RXLINKSYNCDONE_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[14]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF7</td></tr>

<tr><td>CELL[34].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].DMONOUT_SF14</td></tr>

<tr><td>CELL[34].OUT_TMIN[16]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF13</td></tr>

<tr><td>CELL[34].OUT_TMIN[17]</td><td>GTF_CHANNEL[2].TXPRGDIVRSTDONE_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[18]</td><td>GTF_CHANNEL[2].RESET_EXCEPTION_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[19]</td><td>GTF_CHANNEL[2].DRPDO_SF14</td></tr>

<tr><td>CELL[34].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].RXPRGDIVRSTDONE_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[21]</td><td>GTF_CHANNEL[2].DMONOUT_SF9</td></tr>

<tr><td>CELL[34].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].GTPOWERGOOD_SF</td></tr>

<tr><td>CELL[34].OUT_TMIN[23]</td><td>GTF_CHANNEL[2].SCANOUT_SF4</td></tr>

<tr><td>CELL[34].OUT_TMIN[25]</td><td>GTF_CHANNEL[2].DRPDO_SF9</td></tr>

<tr><td>CELL[34].OUT_TMIN[26]</td><td>GTF_CHANNEL[2].DFEDOUT_SF4</td></tr>

<tr><td>CELL[34].OUT_TMIN[27]</td><td>GTF_CHANNEL[2].DMONOUT_SF4</td></tr>

<tr><td>CELL[34].OUT_TMIN[28]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF15</td></tr>

<tr><td>CELL[34].OUT_TMIN[29]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF4</td></tr>

<tr><td>CELL[34].OUT_TMIN[30]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF7</td></tr>

<tr><td>CELL[34].OUT_TMIN[31]</td><td>GTF_CHANNEL[2].DRPDO_SF4</td></tr>

<tr><td>CELL[34].IMUX_CTRL[0]</td><td>GTF_CHANNEL[2].GTTXRST_FS</td></tr>

<tr><td>CELL[34].IMUX_CTRL[4]</td><td>GTF_CHANNEL[2].PMASCANCLK3_FS</td></tr>

<tr><td>CELL[34].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].PMASCANCLK2_FS</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS19</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS20</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[2].TXOUTCKCTL_FS0</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].TXMSTRSETPHDONE_FS</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS21</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS22</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS23</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS24</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS25</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS26</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS27</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[2].TXDRVAMP_FS0</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].TXEMPPRE_FS2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS28</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS29</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS30</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS31</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[2].TXEMPMAIN_FS2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS32</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS33</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS34</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS35</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS36</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[2].TXEMPPOS_FS2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[2].TXPRBSPTN_FS0</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS37</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[2].TXSYSCKSEL_FS1</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS38</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS39</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS40</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS41</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS42</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[2].STEPSIZEPPM_FS2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS43</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS44</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS45</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PMASCANIN_FS5</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS46</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS47</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PMASCANIN_FS6</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS48</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS49</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].DFE_KH_OVERWREN_FS</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS50</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS51</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS52</td></tr>

<tr><td>CELL[35].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF12</td></tr>

<tr><td>CELL[35].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].CPLFBLOSS_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].RXELECIDLE_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].DRPDO_SF12</td></tr>

<tr><td>CELL[35].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].TCOINITDONE_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].DMONOUT_SF7</td></tr>

<tr><td>CELL[35].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].RDASOFTRSTDONE_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF11</td></tr>

<tr><td>CELL[35].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].RXPRBSLOCKED_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[9]</td><td>GTF_CHANNEL[2].PINRSRVDAS_SF1</td></tr>

<tr><td>CELL[35].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].TX_UNFOUT_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[16]</td><td>GTF_CHANNEL[2].TX_PTP_SOP_POS_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[17]</td><td>GTF_CHANNEL[2].TX_PTP_SOP_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[18]</td><td>GTF_CHANNEL[2].TX_GB_SEQ_START_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[19]</td><td>GTF_CHANNEL[2].TX_AXIS_TREADY_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF8</td></tr>

<tr><td>CELL[35].OUT_TMIN[21]</td><td>GTF_CHANNEL[2].STAT_TX_PKT_ERR_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF0</td></tr>

<tr><td>CELL[35].OUT_TMIN[23]</td><td>GTF_CHANNEL[2].STAT_TX_PKT_SF</td></tr>

<tr><td>CELL[35].OUT_TMIN[24]</td><td>GTF_CHANNEL[2].STAT_TX_PAUSE_VALID_SF0</td></tr>

<tr><td>CELL[35].OUT_TMIN[25]</td><td>GTF_CHANNEL[2].STAT_TX_PAUSE_VALID_SF1</td></tr>

<tr><td>CELL[35].OUT_TMIN[26]</td><td>GTF_CHANNEL[2].STAT_TX_PAUSE_VALID_SF2</td></tr>

<tr><td>CELL[35].OUT_TMIN[27]</td><td>GTF_CHANNEL[2].STAT_TX_PAUSE_VALID_SF3</td></tr>

<tr><td>CELL[35].OUT_TMIN[28]</td><td>GTF_CHANNEL[2].STAT_TX_PAUSE_VALID_SF4</td></tr>

<tr><td>CELL[35].OUT_TMIN[29]</td><td>GTF_CHANNEL[2].STAT_TX_PAUSE_VALID_SF5</td></tr>

<tr><td>CELL[35].OUT_TMIN[30]</td><td>GTF_CHANNEL[2].STAT_TX_PAUSE_VALID_SF6</td></tr>

<tr><td>CELL[35].OUT_TMIN[31]</td><td>GTF_CHANNEL[2].STAT_TX_PAUSE_VALID_SF7</td></tr>

<tr><td>CELL[35].IMUX_CTRL[0]</td><td>GTF_CHANNEL[2].TXPROGDIVRESET_FS</td></tr>

<tr><td>CELL[35].IMUX_CTRL[4]</td><td>GTF_CHANNEL[2].TXUSRCLK2_FS</td></tr>

<tr><td>CELL[35].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].TXUSRCLK_FS</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS53</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS54</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[2].TXOUTCKCTL_FS1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS55</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS56</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].TXCODAALGNEN_FS</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS57</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[2].TCODABYPASS_FS</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS58</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[2].TXDRVAMP_FS1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].TXEMPPRE_FS3</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS59</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS60</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].QPLLFREQLOCK0_FS</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS61</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[2].TXEMPMAIN_FS3</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS62</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[2].TX_AXIS_TDATA_FS63</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[2].TX_GB_SEQ_SYNC_FS</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].TX_AXIS_TVALID_FS</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[2].TX_AXIS_TTERM_FS0</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[2].TXEMPPOS_FS3</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[2].TXPRBSPTN_FS1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[2].TX_AXIS_TTERM_FS1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[2].TXPLLCKSEL_FS0</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].TX_AXIS_TTERM_FS2</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[2].TX_AXIS_TTERM_FS3</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[2].TX_AXIS_TTERM_FS4</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[2].TX_AXIS_TSOF_FS0</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[2].STEPSIZEPPM_FS3</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[2].TX_AXIS_TSOF_FS1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[2].TX_AXIS_TPRE_FS0</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS0</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[2].TX_AXIS_TPRE_FS1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[2].TX_AXIS_TPRE_FS2</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[2].TX_AXIS_TPRE_FS3</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[2].TX_AXIS_TPRE_FS4</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].PINRSRVD_FS0</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[2].TX_AXIS_TPRE_FS5</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[2].TX_AXIS_TPRE_FS6</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].PINRSRVD_FS1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[2].TX_AXIS_TPRE_FS7</td></tr>

<tr><td>CELL[36].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].STAT_TX_PAUSE_VALID_SF8</td></tr>

<tr><td>CELL[36].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].STAT_TX_FCS_ERR_SF</td></tr>

<tr><td>CELL[36].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].STAT_TX_BYTES_SF0</td></tr>

<tr><td>CELL[36].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].STAT_TX_BYTES_SF1</td></tr>

<tr><td>CELL[36].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].STAT_TX_BYTES_SF2</td></tr>

<tr><td>CELL[36].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].STAT_TX_BYTES_SF3</td></tr>

<tr><td>CELL[36].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].CDRLOCK_SF</td></tr>

<tr><td>CELL[36].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].RXRECCLK_SF</td></tr>

<tr><td>CELL[36].OUT_TMIN[11]</td><td>GTF_CHANNEL[2].STAT_TX_BAD_FCS_SF</td></tr>

<tr><td>CELL[36].OUT_TMIN[12]</td><td>GTF_CHANNEL[2].STAT_TX_VLAN_SF</td></tr>

<tr><td>CELL[36].OUT_TMIN[13]</td><td>GTF_CHANNEL[2].STAT_TX_BROADCAST_SF</td></tr>

<tr><td>CELL[36].OUT_TMIN[14]</td><td>GTF_CHANNEL[2].STAT_TX_MULTICAST_SF</td></tr>

<tr><td>CELL[36].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].STAT_TX_UNICAST_SF</td></tr>

<tr><td>CELL[36].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF9</td></tr>

<tr><td>CELL[36].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF1</td></tr>

<tr><td>CELL[36].IMUX_CTRL[0]</td><td>GTF_CHANNEL[2].TXPMARESET_FS</td></tr>

<tr><td>CELL[36].IMUX_CTRL[2]</td><td>GTF_CHANNEL[2].PMASCANCLK6_FS</td></tr>

<tr><td>CELL[36].IMUX_CTRL[3]</td><td>GTF_CHANNEL[2].PMASCANCLK7_FS</td></tr>

<tr><td>CELL[36].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].TCOCLKFSMFROUT_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[2].TX_AXIS_TPOISON_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[2].TXPRBSPTN_FS3</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[2].TX_AXIS_TLAST_FS0</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[2].TXOUTCKCTL_FS2</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].BSR_SERIAL_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[2].TX_AXIS_TLAST_FS1</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[2].CPLLFREQLOCK_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[2].TX_AXIS_TLAST_FS2</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[2].TDASOFTRESET_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[2].TX_AXIS_TLAST_FS3</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[2].TXDRVAMP_FS2</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].TXEMPPRE_FS4</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[2].TX_AXIS_TLAST_FS4</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[2].TX_AXIS_TLAST_FS5</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].TCODAOVREN_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[2].TX_AXIS_TLAST_FS6</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[2].TXEMPMAIN_FS4</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].TCOHOLDFROUT_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[2].TX_AXIS_TLAST_FS7</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[2].TX_AXIS_TERR_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].CTL_TX_SEND_RFI_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[2].CTL_TX_SEND_LFI_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[2].TXEMPPOS_FS4</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[2].TXPRBSPTN_FS2</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[2].CTL_TX_SEND_IDLE_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[2].TXPLLCKSEL_FS1</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].CTL_TX_RESEND_PAUSE_FS</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[2].CTL_TX_PAUSE_REQ_FS0</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[2].CTL_TX_PAUSE_REQ_FS1</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[2].CTL_TX_PAUSE_REQ_FS2</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[2].STEPSIZEPPM_FS4</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[2].CTL_TX_PAUSE_REQ_FS3</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[2].CTL_TX_PAUSE_REQ_FS4</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS2</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[2].CTL_TX_PAUSE_REQ_FS5</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[2].CTL_TX_PAUSE_REQ_FS6</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS3</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[2].CTL_TX_PAUSE_REQ_FS7</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[2].CTL_TX_PAUSE_REQ_FS8</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].PINRSRVD_FS2</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].PINRSRVD_FS3</td></tr>

<tr><td>CELL[37].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].STAT_RX_HI_BER_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].STAT_RX_GOT_SIGNAL_OS_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].STAT_RX_FRAMING_ERR_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].STAT_RX_FCS_ERR_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].STAT_RX_BYTES_SF0</td></tr>

<tr><td>CELL[37].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].STAT_RX_BYTES_SF1</td></tr>

<tr><td>CELL[37].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].STAT_RX_BYTES_SF2</td></tr>

<tr><td>CELL[37].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].STAT_RX_BYTES_SF3</td></tr>

<tr><td>CELL[37].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].RXRECCLKPCS_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[9]</td><td>GTF_CHANNEL[2].STAT_RX_BROADCAST_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[10]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF13</td></tr>

<tr><td>CELL[37].OUT_TMIN[11]</td><td>GTF_CHANNEL[2].STAT_RX_BLOCK_LOCK_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[12]</td><td>GTF_CHANNEL[2].STAT_RX_BAD_PREAMBLE_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[13]</td><td>GTF_CHANNEL[2].STAT_RX_BAD_SFD_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[14]</td><td>GTF_CHANNEL[2].STAT_RX_BAD_CODE_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].RX_PTP_SOP_POS_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[16]</td><td>GTF_CHANNEL[2].RX_PTP_SOP_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[17]</td><td>GTF_CHANNEL[2].RX_GB_SEQ_START_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[18]</td><td>GTF_CHANNEL[2].RX_BITSLIP_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[19]</td><td>GTF_CHANNEL[2].RX_AXIS_TVALID_SF</td></tr>

<tr><td>CELL[37].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF10</td></tr>

<tr><td>CELL[37].OUT_TMIN[21]</td><td>GTF_CHANNEL[2].RX_AXIS_TTERM_SF0</td></tr>

<tr><td>CELL[37].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF2</td></tr>

<tr><td>CELL[37].OUT_TMIN[23]</td><td>GTF_CHANNEL[2].RX_AXIS_TTERM_SF1</td></tr>

<tr><td>CELL[37].OUT_TMIN[24]</td><td>GTF_CHANNEL[2].RX_AXIS_TTERM_SF2</td></tr>

<tr><td>CELL[37].OUT_TMIN[25]</td><td>GTF_CHANNEL[2].RX_AXIS_TTERM_SF3</td></tr>

<tr><td>CELL[37].OUT_TMIN[26]</td><td>GTF_CHANNEL[2].RX_AXIS_TTERM_SF4</td></tr>

<tr><td>CELL[37].OUT_TMIN[27]</td><td>GTF_CHANNEL[2].RX_AXIS_TSOF_SF0</td></tr>

<tr><td>CELL[37].OUT_TMIN[28]</td><td>GTF_CHANNEL[2].RX_AXIS_TSOF_SF1</td></tr>

<tr><td>CELL[37].OUT_TMIN[29]</td><td>GTF_CHANNEL[2].RX_AXIS_TPRE_SF0</td></tr>

<tr><td>CELL[37].OUT_TMIN[30]</td><td>GTF_CHANNEL[2].RX_AXIS_TPRE_SF1</td></tr>

<tr><td>CELL[37].OUT_TMIN[31]</td><td>GTF_CHANNEL[2].RX_AXIS_TPRE_SF2</td></tr>

<tr><td>CELL[37].IMUX_CTRL[0]</td><td>GTF_CHANNEL[2].DFERESET_FS</td></tr>

<tr><td>CELL[37].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].SCANCLK_FS</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[2].RESETOVRD_FS</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[2].TXDRVAMP_FS4</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].TXDCCSTART_FS</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].TCODARESET_FS</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[2].TCODAPWDN_FS</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[2].TXDRVAMP_FS3</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].TXCOPIALGNEN_FS</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[2].TXEMPMAIN_FS5</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].TXCOPISETPHS_FS</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[2].TXELECIDLE_FS</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].TCOUPDNFROUT_FS</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS4</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS5</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].PINRSRVD_FS4</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].PINRSRVD_FS5</td></tr>

<tr><td>CELL[38].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].RX_AXIS_TPRE_SF3</td></tr>

<tr><td>CELL[38].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].RX_AXIS_TPRE_SF4</td></tr>

<tr><td>CELL[38].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].RX_AXIS_TPRE_SF5</td></tr>

<tr><td>CELL[38].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].RX_AXIS_TPRE_SF6</td></tr>

<tr><td>CELL[38].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].RX_AXIS_TPRE_SF7</td></tr>

<tr><td>CELL[38].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].RX_AXIS_TLAST_SF0</td></tr>

<tr><td>CELL[38].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].RX_AXIS_TLAST_SF1</td></tr>

<tr><td>CELL[38].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].RX_AXIS_TLAST_SF2</td></tr>

<tr><td>CELL[38].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].RX_AXIS_TLAST_SF3</td></tr>

<tr><td>CELL[38].OUT_TMIN[9]</td><td>GTF_CHANNEL[2].RX_AXIS_TLAST_SF4</td></tr>

<tr><td>CELL[38].OUT_TMIN[10]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF14</td></tr>

<tr><td>CELL[38].OUT_TMIN[11]</td><td>GTF_CHANNEL[2].RX_AXIS_TLAST_SF5</td></tr>

<tr><td>CELL[38].OUT_TMIN[12]</td><td>GTF_CHANNEL[2].RX_AXIS_TLAST_SF6</td></tr>

<tr><td>CELL[38].OUT_TMIN[13]</td><td>GTF_CHANNEL[2].RX_AXIS_TLAST_SF7</td></tr>

<tr><td>CELL[38].OUT_TMIN[14]</td><td>GTF_CHANNEL[2].RX_AXIS_TERR_SF</td></tr>

<tr><td>CELL[38].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF0</td></tr>

<tr><td>CELL[38].OUT_TMIN[16]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF1</td></tr>

<tr><td>CELL[38].OUT_TMIN[17]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF2</td></tr>

<tr><td>CELL[38].OUT_TMIN[18]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF3</td></tr>

<tr><td>CELL[38].OUT_TMIN[19]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF4</td></tr>

<tr><td>CELL[38].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF11</td></tr>

<tr><td>CELL[38].OUT_TMIN[21]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF5</td></tr>

<tr><td>CELL[38].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF3</td></tr>

<tr><td>CELL[38].OUT_TMIN[23]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF6</td></tr>

<tr><td>CELL[38].OUT_TMIN[24]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF7</td></tr>

<tr><td>CELL[38].OUT_TMIN[25]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF8</td></tr>

<tr><td>CELL[38].OUT_TMIN[26]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF9</td></tr>

<tr><td>CELL[38].OUT_TMIN[27]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF10</td></tr>

<tr><td>CELL[38].OUT_TMIN[28]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF11</td></tr>

<tr><td>CELL[38].OUT_TMIN[29]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF12</td></tr>

<tr><td>CELL[38].OUT_TMIN[30]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF13</td></tr>

<tr><td>CELL[38].OUT_TMIN[31]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF14</td></tr>

<tr><td>CELL[38].IMUX_CTRL[0]</td><td>GTF_CHANNEL[2].CDRFRRESET_FS</td></tr>

<tr><td>CELL[38].IMUX_CTRL[2]</td><td>GTF_CHANNEL[2].PMASCANCLK8_FS</td></tr>

<tr><td>CELL[38].IMUX_CTRL[4]</td><td>GTF_CHANNEL[2].TSTCLK1_FS</td></tr>

<tr><td>CELL[38].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].TSTCLK0_FS</td></tr>

<tr><td>CELL[38].IMUX_CTRL[7]</td><td>GTF_CHANNEL[2].RXPMARESET_FS</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[2].GATERXELECIDLE_FS0</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].RXSYSCKSEL_FS1</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[2].TXSYNCFSMMASTER_FS</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].GATERXELECIDLE_FS1</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[2].TXRESET_FS</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[2].PRBSCNTRST_FS</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].RXPOLARITY_FS</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[2].TXEMPMAIN_FS6</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].RCODAPWDN_FS</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].RXCOALGNEN_FS</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[2].RXCOSETPHS_FS</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].RXOUTCKCTL_FS0</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[2].CDRHOLD_FS</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[2].TCOINITSET_FS</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS6</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS7</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].PINRSRVD_FS6</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].PINRSRVD_FS7</td></tr>

<tr><td>CELL[39].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF15</td></tr>

<tr><td>CELL[39].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF16</td></tr>

<tr><td>CELL[39].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF17</td></tr>

<tr><td>CELL[39].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF18</td></tr>

<tr><td>CELL[39].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF19</td></tr>

<tr><td>CELL[39].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF20</td></tr>

<tr><td>CELL[39].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF21</td></tr>

<tr><td>CELL[39].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF22</td></tr>

<tr><td>CELL[39].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF23</td></tr>

<tr><td>CELL[39].OUT_TMIN[9]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF24</td></tr>

<tr><td>CELL[39].OUT_TMIN[10]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF15</td></tr>

<tr><td>CELL[39].OUT_TMIN[11]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF25</td></tr>

<tr><td>CELL[39].OUT_TMIN[12]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF26</td></tr>

<tr><td>CELL[39].OUT_TMIN[13]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF27</td></tr>

<tr><td>CELL[39].OUT_TMIN[14]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF28</td></tr>

<tr><td>CELL[39].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF29</td></tr>

<tr><td>CELL[39].OUT_TMIN[16]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF30</td></tr>

<tr><td>CELL[39].OUT_TMIN[17]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF31</td></tr>

<tr><td>CELL[39].OUT_TMIN[18]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF32</td></tr>

<tr><td>CELL[39].OUT_TMIN[19]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF33</td></tr>

<tr><td>CELL[39].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF12</td></tr>

<tr><td>CELL[39].OUT_TMIN[21]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF34</td></tr>

<tr><td>CELL[39].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF4</td></tr>

<tr><td>CELL[39].OUT_TMIN[23]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF35</td></tr>

<tr><td>CELL[39].OUT_TMIN[24]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF36</td></tr>

<tr><td>CELL[39].OUT_TMIN[25]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF37</td></tr>

<tr><td>CELL[39].OUT_TMIN[26]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF38</td></tr>

<tr><td>CELL[39].OUT_TMIN[27]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF39</td></tr>

<tr><td>CELL[39].OUT_TMIN[28]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF40</td></tr>

<tr><td>CELL[39].OUT_TMIN[29]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF41</td></tr>

<tr><td>CELL[39].OUT_TMIN[30]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF42</td></tr>

<tr><td>CELL[39].OUT_TMIN[31]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF43</td></tr>

<tr><td>CELL[39].IMUX_CTRL[0]</td><td>GTF_CHANNEL[2].GTRXRST_FS</td></tr>

<tr><td>CELL[39].IMUX_CTRL[4]</td><td>GTF_CHANNEL[2].RXUSRCLK2_FS</td></tr>

<tr><td>CELL[39].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].RXUSRCLK_FS</td></tr>

<tr><td>CELL[39].IMUX_CTRL[7]</td><td>GTF_CHANNEL[2].RCODARESET_FS</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].RXPLLCKSEL_FS0</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].SCANIN_FS14</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[2].SCANIN_FS15</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].RXRESET_FS</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].OSOVREN_FS</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].DFECFOKOVREN_FS</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].DFECFOKFPULSE_FS</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[2].DFECFOKFEN_FS</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[2].RXSYSCKSEL_FS0</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].RXOUTCKCTL_FS1</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[2].CDROVREN_FS</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[2].CTL_RX_PAUSE_ACK_FS0</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[2].RXOUTCKCTL_FS2</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[2].CTL_RX_PAUSE_ACK_FS1</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[2].CTL_RX_PAUSE_ACK_FS2</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS8</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[2].CTL_RX_PAUSE_ACK_FS3</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[2].CTL_RX_PAUSE_ACK_FS4</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS9</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[2].CTL_RX_PAUSE_ACK_FS5</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[2].CTL_RX_PAUSE_ACK_FS6</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].PINRSRVD_FS8</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[2].CTL_RX_PAUSE_ACK_FS7</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[2].CTL_RX_PAUSE_ACK_FS8</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].PINRSRVD_FS9</td></tr>

<tr><td>CELL[40].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF44</td></tr>

<tr><td>CELL[40].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF45</td></tr>

<tr><td>CELL[40].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF46</td></tr>

<tr><td>CELL[40].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF47</td></tr>

<tr><td>CELL[40].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF48</td></tr>

<tr><td>CELL[40].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF49</td></tr>

<tr><td>CELL[40].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF50</td></tr>

<tr><td>CELL[40].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF51</td></tr>

<tr><td>CELL[40].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF52</td></tr>

<tr><td>CELL[40].OUT_TMIN[9]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF53</td></tr>

<tr><td>CELL[40].OUT_TMIN[10]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF16</td></tr>

<tr><td>CELL[40].OUT_TMIN[11]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF54</td></tr>

<tr><td>CELL[40].OUT_TMIN[12]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF55</td></tr>

<tr><td>CELL[40].OUT_TMIN[13]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF56</td></tr>

<tr><td>CELL[40].OUT_TMIN[14]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF57</td></tr>

<tr><td>CELL[40].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF58</td></tr>

<tr><td>CELL[40].OUT_TMIN[16]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF59</td></tr>

<tr><td>CELL[40].OUT_TMIN[17]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF60</td></tr>

<tr><td>CELL[40].OUT_TMIN[18]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF61</td></tr>

<tr><td>CELL[40].OUT_TMIN[19]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF62</td></tr>

<tr><td>CELL[40].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF13</td></tr>

<tr><td>CELL[40].OUT_TMIN[21]</td><td>GTF_CHANNEL[2].RX_AXIS_TDATA_SF63</td></tr>

<tr><td>CELL[40].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF5</td></tr>

<tr><td>CELL[40].OUT_TMIN[23]</td><td>GTF_CHANNEL[2].STAT_RX_VLAN_SF</td></tr>

<tr><td>CELL[40].OUT_TMIN[24]</td><td>GTF_CHANNEL[2].STAT_RX_VALID_CTRL_CODE_SF</td></tr>

<tr><td>CELL[40].OUT_TMIN[25]</td><td>GTF_CHANNEL[2].STAT_RX_UNICAST_SF</td></tr>

<tr><td>CELL[40].OUT_TMIN[26]</td><td>GTF_CHANNEL[2].STAT_RX_TRUNCATED_SF</td></tr>

<tr><td>CELL[40].OUT_TMIN[27]</td><td>GTF_CHANNEL[2].STAT_RX_TEST_PATTERN_MISMATCH_SF</td></tr>

<tr><td>CELL[40].OUT_TMIN[28]</td><td>GTF_CHANNEL[2].STAT_RX_STATUS_SF</td></tr>

<tr><td>CELL[40].OUT_TMIN[29]</td><td>GTF_CHANNEL[2].STAT_RX_REMOTE_FAULT_SF</td></tr>

<tr><td>CELL[40].OUT_TMIN[30]</td><td>GTF_CHANNEL[2].STAT_RX_RECEIVED_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[40].OUT_TMIN[31]</td><td>GTF_CHANNEL[2].STAT_RX_PKT_ERR_SF</td></tr>

<tr><td>CELL[40].IMUX_CTRL[4]</td><td>GTF_CHANNEL[2].PMASCANCLK1_FS</td></tr>

<tr><td>CELL[40].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].PMASCANCLK0_FS</td></tr>

<tr><td>CELL[40].IMUX_CTRL[7]</td><td>GTF_CHANNEL[2].RXPROGDIVRESET_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[2].SCANIN_FS16</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[2].CKOKRESET_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[2].QPLLFREQLOCK1_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].RXPLLCKSEL_FS1</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[2].TXMUXDCDORWREN_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].DFEH2HOLD_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[2].DFEH2OVREN_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[2].DFECFOKHOLD_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].DFEH5HOLD_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[2].RXCKCALSTART_FS0</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].DFEH5OVREN_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[2].AFECFOKEN_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].DFEH8HOLD_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].DFEH8OVREN_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[2].OSHOLD_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[2].DFEH11HOLD_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[2].RXCKCALSTART_FS1</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].DFEH11OVREN_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[2].CFOKRESET_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[2].DFEH14HOLD_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[2].DFEH14OVREN_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS10</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[2].DFEKLOVREN_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[2].DFEUTOVREN_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS11</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[2].DFEKLHOLD_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[2].DFEUTHOLD_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].PINRSRVD_FS10</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[2].DFEGCOVREN_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[2].TXMUXDCDEXHOLD_FS</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].PINRSRVD_FS11</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[2].DFEGCHOLD_FS</td></tr>

<tr><td>CELL[41].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].STAT_RX_PKT_SF</td></tr>

<tr><td>CELL[41].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_VALID_SF0</td></tr>

<tr><td>CELL[41].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_VALID_SF1</td></tr>

<tr><td>CELL[41].OUT_TMIN[3]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_VALID_SF2</td></tr>

<tr><td>CELL[41].OUT_TMIN[4]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_VALID_SF3</td></tr>

<tr><td>CELL[41].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_VALID_SF4</td></tr>

<tr><td>CELL[41].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_VALID_SF5</td></tr>

<tr><td>CELL[41].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_VALID_SF6</td></tr>

<tr><td>CELL[41].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_VALID_SF7</td></tr>

<tr><td>CELL[41].OUT_TMIN[9]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_VALID_SF8</td></tr>

<tr><td>CELL[41].OUT_TMIN[10]</td><td>GTF_CHANNEL[2].PMASCANOUT_SF17</td></tr>

<tr><td>CELL[41].OUT_TMIN[11]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_REQ_SF0</td></tr>

<tr><td>CELL[41].OUT_TMIN[13]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_REQ_SF1</td></tr>

<tr><td>CELL[41].OUT_TMIN[14]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_REQ_SF2</td></tr>

<tr><td>CELL[41].OUT_TMIN[15]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_REQ_SF3</td></tr>

<tr><td>CELL[41].OUT_TMIN[16]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_REQ_SF4</td></tr>

<tr><td>CELL[41].OUT_TMIN[17]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_REQ_SF5</td></tr>

<tr><td>CELL[41].OUT_TMIN[18]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_REQ_SF6</td></tr>

<tr><td>CELL[41].OUT_TMIN[19]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_REQ_SF7</td></tr>

<tr><td>CELL[41].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF14</td></tr>

<tr><td>CELL[41].OUT_TMIN[21]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_REQ_SF8</td></tr>

<tr><td>CELL[41].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF6</td></tr>

<tr><td>CELL[41].OUT_TMIN[23]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_QUANTA_SF0</td></tr>

<tr><td>CELL[41].OUT_TMIN[24]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_QUANTA_SF1</td></tr>

<tr><td>CELL[41].OUT_TMIN[25]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_QUANTA_SF2</td></tr>

<tr><td>CELL[41].OUT_TMIN[26]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_QUANTA_SF3</td></tr>

<tr><td>CELL[41].OUT_TMIN[27]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_QUANTA_SF4</td></tr>

<tr><td>CELL[41].OUT_TMIN[28]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_QUANTA_SF5</td></tr>

<tr><td>CELL[41].OUT_TMIN[29]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_QUANTA_SF6</td></tr>

<tr><td>CELL[41].OUT_TMIN[30]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_QUANTA_SF7</td></tr>

<tr><td>CELL[41].OUT_TMIN[31]</td><td>GTF_CHANNEL[2].STAT_RX_PAUSE_QUANTA_SF8</td></tr>

<tr><td>CELL[41].IMUX_CTRL[0]</td><td>GTF_CHANNEL[2].CDRPHRESET_FS</td></tr>

<tr><td>CELL[41].IMUX_CTRL[7]</td><td>GTF_CHANNEL[2].RXDASOFTRESET_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[2].SCANIN_FS17</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].RXPWRDN_FS0</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].DFEH3HOLD_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[2].DFEH3OVREN_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[2].LPMOSHOLD_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].DFEH6HOLD_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[2].RXCKCALSTART_FS2</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].DFEH6OVREN_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].DFEH9HOLD_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[2].LPMOSOVREN_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[2].RXCKCALSTART_FS3</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].DFEH9OVREN_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[2].RXSYNCFSMMASTER_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[2].DFEH12HOLD_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[2].RXSLVSYNCEN_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].DFEH12OVREN_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[2].RXUSRRDY_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[2].LPMKHOVREN_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[2].DFEH15HOLD_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[2].RXLPMEN_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[2].DFEH15OVREN_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[2].RXMSTRSETPHDONE_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS12</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[2].DFEDOUTMODE_FS0</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[2].DFEVPOVREN_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS13</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[2].DFEVPHOLD_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].PINRSRVD_FS12</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[2].DFEDOUTMODE_FS1</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[2].DFEYEN_FS</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].PINRSRVD_FS13</td></tr>

<tr><td>CELL[42].OUT_TMIN[0]</td><td>GTF_CHANNEL[2].STAT_RX_MULTICAST_SF</td></tr>

<tr><td>CELL[42].OUT_TMIN[1]</td><td>GTF_CHANNEL[2].STAT_RX_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[42].OUT_TMIN[2]</td><td>GTF_CHANNEL[2].STAT_RX_INRANGEERR_SF</td></tr>

<tr><td>CELL[42].OUT_TMIN[5]</td><td>GTF_CHANNEL[2].STAT_RX_STOMPED_FCS_SF</td></tr>

<tr><td>CELL[42].OUT_TMIN[6]</td><td>GTF_CHANNEL[2].STAT_RX_BAD_FCS_SF</td></tr>

<tr><td>CELL[42].OUT_TMIN[7]</td><td>GTF_CHANNEL[2].STAT_RX_INTERNAL_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[42].OUT_TMIN[8]</td><td>GTF_CHANNEL[2].RXPRBSERR_SF</td></tr>

<tr><td>CELL[42].OUT_TMIN[10]</td><td>GTF_CHANNEL[2].RXRESETDONE_SF</td></tr>

<tr><td>CELL[42].OUT_TMIN[20]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF15</td></tr>

<tr><td>CELL[42].OUT_TMIN[22]</td><td>GTF_CHANNEL[2].PCS_RSVD_OUT_SF7</td></tr>

<tr><td>CELL[42].IMUX_CTRL[4]</td><td>GTF_CHANNEL[2].CKPINRSRVD1_FS</td></tr>

<tr><td>CELL[42].IMUX_CTRL[5]</td><td>GTF_CHANNEL[2].CKPINRSRVD0_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[2].RXPRBSPTN_FS3</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[2].SCANIN_FS18</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[2].RXPRBSPTN_FS0</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[2].RXPWRDN_FS1</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[2].RXPRBSPTN_FS1</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[2].DFEH4HOLD_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[2].RXPRBSPTN_FS2</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[2].DFEH4OVREN_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[2].DFECFOKCFNUM_FS0</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[2].DFEH7HOLD_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[2].DFECFOKCFNUM_FS1</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[2].CDRSTEPSX_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[2].DFEH7OVREN_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[2].DFECFOKCFNUM_FS2</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[2].CDRSTEPSQ_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[2].DFEH10HOLD_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[2].DFECFOKCFNUM_FS3</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[2].DFEH10OVREN_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[2].LPMKLOVREN_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[2].RXCKCALSTART_FS4</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[2].DFEH13HOLD_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[2].LPMKLHOLD_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[2].DFEH13OVREN_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[2].LPMKHHOLD_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[2].LPMGCHOLD_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[2].RXCKCALSTART_FS5</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[2].RXDAOVREN_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[2].RXDAALGNEN_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[2].LPMGCOVREN_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[2].RXSLIPPMA_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[2].RXDABYPASS_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS14</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[2].PCS_RSVD_IN_FS15</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[2].RXCKCALSTART_FS6</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[2].RXSLIPOUTCLK_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[2].PINRSRVD_FS14</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[2].CDRSTEPDIR_FS</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[2].PINRSRVD_FS15</td></tr>

<tr><td>CELL[43].OUT_TMIN[3]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_12</td></tr>

<tr><td>CELL[43].OUT_TMIN[11]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_8</td></tr>

<tr><td>CELL[43].OUT_TMIN[12]</td><td>GTF_COMMON.QDPMASCANOUT_SF5</td></tr>

<tr><td>CELL[43].OUT_TMIN[13]</td><td>GTF_COMMON.QDPMASCANOUT_SF10</td></tr>

<tr><td>CELL[43].OUT_TMIN[17]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_1_4</td></tr>

<tr><td>CELL[43].OUT_TMIN[18]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_1_4</td></tr>

<tr><td>CELL[43].OUT_TMIN[19]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_4</td></tr>

<tr><td>CELL[43].OUT_TMIN[25]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_1_0</td></tr>

<tr><td>CELL[43].OUT_TMIN[26]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_1_0</td></tr>

<tr><td>CELL[43].OUT_TMIN[27]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_0</td></tr>

<tr><td>CELL[43].OUT_TMIN[30]</td><td>GTF_COMMON.SDMFINALOUT_SF_1_0</td></tr>

<tr><td>CELL[43].IMUX_CTRL[1]</td><td>GTF_COMMON.QDCOREREFCLK_FS_1</td></tr>

<tr><td>CELL[43].IMUX_CTRL[3]</td><td>GTF_COMMON.QDPMASCANCLK_FS5</td></tr>

<tr><td>CELL[43].IMUX_CTRL[4]</td><td>GTF_COMMON.QDPMASCANCLK_FS12</td></tr>

<tr><td>CELL[43].IMUX_CTRL[5]</td><td>GTF_COMMON.HROW_TEST_CK_FS_1</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[2]</td><td>GTF_COMMON.SDMDATA_FS_1_7</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[3]</td><td>BUFG_GT[14].CEMASK</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[4]</td><td>BUFG_GT[14].RSTMASK</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[5]</td><td>GTF_COMMON.QPLFBDIV_FS_1_4</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[6]</td><td>GTF_COMMON.RCALENB_FS_1</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[7]</td><td>GTF_COMMON.BGTESTEN_FS_1</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[8]</td><td>GTF_COMMON.SDMDATA_FS_1_6</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[9]</td><td>BUFG_GT[14].DIV1</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[10]</td><td>BUFG_GT[14].DIV2</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[11]</td><td>GTF_COMMON.QPLFBDIV_FS_1_2</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[13]</td><td>GTF_COMMON.BGRCALOVRDENB_FS_1</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[14]</td><td>GTF_COMMON.SDMDATA_FS_1_5</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[15]</td><td>BUFG_GT[14].DIV0</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[17]</td><td>BUFG_GT[13].RSTMASK</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[19]</td><td>GTF_COMMON.BGRCALCTL_FS_1_4</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[20]</td><td>GTF_COMMON.SDMDATA_FS_1_4</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[21]</td><td>BUFG_GT[13].DIV2</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[23]</td><td>GTF_COMMON.QDPMASCANIN_FS10</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[24]</td><td>BUFG_GT[13].CEMASK</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[25]</td><td>GTF_COMMON.BGRCALCTL_FS_1_3</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[26]</td><td>GTF_COMMON.SDMDATA_FS_1_3</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[27]</td><td>BUFG_GT[13].DIV1</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[30]</td><td>GTF_COMMON.QPLFBDIV_FS_1_0</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[31]</td><td>GTF_COMMON.BGRCALCTL_FS_1_2</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[32]</td><td>GTF_COMMON.SDMDATA_FS_1_2</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[33]</td><td>BUFG_GT[13].DIV0</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[34]</td><td>GTF_COMMON.QPLFBDIV_FS_1_3</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[35]</td><td>GTF_COMMON.SDMTOGGLE_FS_1</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[36]</td><td>BUFG_GT[12].RSTMASK</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[37]</td><td>GTF_COMMON.BGRCALCTL_FS_1_1</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[38]</td><td>GTF_COMMON.SDMDATA_FS_1_1</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[39]</td><td>BUFG_GT[12].DIV2</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[42]</td><td>BUFG_GT[12].CEMASK</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[43]</td><td>GTF_COMMON.BGRCALCTL_FS_1_0</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[44]</td><td>GTF_COMMON.SDMDATA_FS_1_0</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[45]</td><td>BUFG_GT[12].DIV1</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[46]</td><td>GTF_COMMON.QDPMASCANIN_FS11</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[47]</td><td>BUFG_GT[12].DIV0</td></tr>

<tr><td>CELL[44].OUT_TMIN[3]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_13</td></tr>

<tr><td>CELL[44].OUT_TMIN[11]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_9</td></tr>

<tr><td>CELL[44].OUT_TMIN[12]</td><td>GTF_COMMON.QDPMASCANOUT_SF6</td></tr>

<tr><td>CELL[44].OUT_TMIN[13]</td><td>GTF_COMMON.QDPMASCANOUT_SF11</td></tr>

<tr><td>CELL[44].OUT_TMIN[17]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_1_5</td></tr>

<tr><td>CELL[44].OUT_TMIN[18]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_1_5</td></tr>

<tr><td>CELL[44].OUT_TMIN[19]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_5</td></tr>

<tr><td>CELL[44].OUT_TMIN[22]</td><td>GTF_COMMON.QPLREFLOSS_SF_1</td></tr>

<tr><td>CELL[44].OUT_TMIN[25]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_1_1</td></tr>

<tr><td>CELL[44].OUT_TMIN[26]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_1_1</td></tr>

<tr><td>CELL[44].OUT_TMIN[27]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_1</td></tr>

<tr><td>CELL[44].OUT_TMIN[30]</td><td>GTF_COMMON.SDMFINALOUT_SF_1_1</td></tr>

<tr><td>CELL[44].OUT_TMIN[31]</td><td>GTF_COMMON.QDPMASCANOUT_SF9</td></tr>

<tr><td>CELL[44].IMUX_CTRL[0]</td><td>GTF_COMMON.QPLRESET_FS_1</td></tr>

<tr><td>CELL[44].IMUX_CTRL[3]</td><td>GTF_COMMON.QDPMASCANCLK_FS6</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[0]</td><td>BUFG_GT[17].RSTMASK</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[1]</td><td>BUFG_GT[17].DIV2</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[2]</td><td>GTF_COMMON.SDMDATA_FS_1_15</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[3]</td><td>BUFG_GT_SYNC[6].CE_IN</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[4]</td><td>BUFG_GT_SYNC[5].CE_IN</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[5]</td><td>GTF_COMMON.PWRDNBGB_FS_1</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[6]</td><td>BUFG_GT[17].CEMASK</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[7]</td><td>GTF_COMMON.BGBYPASS_FS_1</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[8]</td><td>GTF_COMMON.SDMDATA_FS_1_14</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[9]</td><td>GTF_COMMON.QDPMASCANIN_FS9</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[10]</td><td>BUFG_GT[17].DIV1</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[11]</td><td>GTF_COMMON.QPLPWRDN_FS_1</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[13]</td><td>BUFG_GT[17].DIV0</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[14]</td><td>GTF_COMMON.SDMDATA_FS_1_13</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[15]</td><td>GTF_COMMON.SDMWIDTH_FS_1_0</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[16]</td><td>BUFG_GT[16].RSTMASK</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[17]</td><td>GTF_COMMON.SDMWIDTH_FS_1_1</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[18]</td><td>GTF_COMMON.QDPMASCANENB_FS</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[19]</td><td>BUFG_GT[16].DIV2</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[20]</td><td>GTF_COMMON.SDMDATA_FS_1_12</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[22]</td><td>BUFG_GT[16].CEMASK</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[23]</td><td>GTF_COMMON.QPLFBDIV_FS_1_5</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[24]</td><td>GTF_COMMON.QDPMASCANRSTEN_FS</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[26]</td><td>GTF_COMMON.SDMDATA_FS_1_11</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[27]</td><td>GTF_COMMON.QDPMASCANIN_FS12</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[28]</td><td>BUFG_GT[16].DIV1</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[30]</td><td>GTF_COMMON.QPLFBDIV_FS_1_1</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[31]</td><td>GTF_COMMON.QDPMASCANMODEB_FS</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[32]</td><td>GTF_COMMON.SDMDATA_FS_1_10</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[33]</td><td>GTF_COMMON.QPLREFDYN_FS_1_2</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[34]</td><td>BUFG_GT[16].DIV0</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[35]</td><td>GTF_COMMON.QPLFBDIV_FS_1_6</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[36]</td><td>BUFG_GT[15].RSTMASK</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[37]</td><td>BUFG_GT[15].DIV2</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[38]</td><td>GTF_COMMON.SDMDATA_FS_1_9</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[39]</td><td>GTF_COMMON.QPLREFDYN_FS_1_1</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[40]</td><td>BUFG_GT[15].CEMASK</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[41]</td><td>GTF_COMMON.QDPMASCANIN_FS13</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[43]</td><td>BUFG_GT[15].DIV1</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[44]</td><td>GTF_COMMON.SDMDATA_FS_1_8</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[45]</td><td>GTF_COMMON.QPLREFDYN_FS_1_0</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[46]</td><td>BUFG_GT[15].DIV0</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[47]</td><td>GTF_COMMON.QPLFBDIV_FS_1_7</td></tr>

<tr><td>CELL[45].OUT_TMIN[3]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_14</td></tr>

<tr><td>CELL[45].OUT_TMIN[11]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_10</td></tr>

<tr><td>CELL[45].OUT_TMIN[12]</td><td>GTF_COMMON.QDPMASCANOUT_SF7</td></tr>

<tr><td>CELL[45].OUT_TMIN[13]</td><td>GTF_COMMON.QDPMASCANOUT_SF12</td></tr>

<tr><td>CELL[45].OUT_TMIN[17]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_1_6</td></tr>

<tr><td>CELL[45].OUT_TMIN[18]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_1_6</td></tr>

<tr><td>CELL[45].OUT_TMIN[19]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_6</td></tr>

<tr><td>CELL[45].OUT_TMIN[22]</td><td>GTF_COMMON.MGTREFCLKFA_SF_1</td></tr>

<tr><td>CELL[45].OUT_TMIN[25]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_1_2</td></tr>

<tr><td>CELL[45].OUT_TMIN[26]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_1_2</td></tr>

<tr><td>CELL[45].OUT_TMIN[27]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_2</td></tr>

<tr><td>CELL[45].OUT_TMIN[30]</td><td>GTF_COMMON.SDMFINALOUT_SF_1_2</td></tr>

<tr><td>CELL[45].IMUX_CTRL[0]</td><td>GTF_COMMON.SDMRESET_FS_1</td></tr>

<tr><td>CELL[45].IMUX_CTRL[3]</td><td>GTF_COMMON.QDPMASCANCLK_FS7</td></tr>

<tr><td>CELL[45].IMUX_CTRL[4]</td><td>GTF_COMMON.QPLLDMONCLK_FS_1</td></tr>

<tr><td>CELL[45].IMUX_CTRL[5]</td><td>GTF_COMMON.QDPMASCANCLK_FS13</td></tr>

<tr><td>CELL[45].IMUX_CTRL[6]</td><td>GTF_COMMON.QDPMASCANCLK_FS9</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[0]</td><td>BUFG_GT[20].RSTMASK</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[1]</td><td>BUFG_GT[20].DIV2</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[2]</td><td>GTF_COMMON.SDMDATA_FS_1_23</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[3]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_1_7</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[4]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_1_7</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[5]</td><td>BUFG_GT_SYNC[10].CE_IN</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[6]</td><td>BUFG_GT[20].CEMASK</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[7]</td><td>BUFG_GT[20].DIV1</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[8]</td><td>GTF_COMMON.SDMDATA_FS_1_22</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[9]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_1_6</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[10]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_1_6</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[13]</td><td>BUFG_GT[20].DIV0</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[14]</td><td>GTF_COMMON.SDMDATA_FS_1_21</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[15]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_1_5</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[16]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_1_5</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[18]</td><td>BUFG_GT[19].RSTMASK</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[19]</td><td>BUFG_GT[19].DIV2</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[20]</td><td>GTF_COMMON.SDMDATA_FS_1_20</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[21]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_1_4</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[22]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_1_4</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[24]</td><td>BUFG_GT[19].CEMASK</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[25]</td><td>BUFG_GT[19].DIV1</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[26]</td><td>GTF_COMMON.SDMDATA_FS_1_19</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[27]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_1_3</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[28]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_1_3</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[29]</td><td>GTF_COMMON.QPLLKDETEN_FS_1</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[31]</td><td>BUFG_GT[19].DIV0</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[32]</td><td>GTF_COMMON.SDMDATA_FS_1_18</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[33]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_1_2</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[34]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_1_2</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[36]</td><td>BUFG_GT[18].RSTMASK</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[37]</td><td>BUFG_GT[18].DIV2</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[38]</td><td>GTF_COMMON.SDMDATA_FS_1_17</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[39]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_1_1</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[40]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_1_1</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[42]</td><td>BUFG_GT[18].CEMASK</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[43]</td><td>BUFG_GT[18].DIV1</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[44]</td><td>GTF_COMMON.SDMDATA_FS_1_16</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[45]</td><td>GTF_COMMON.QDPMAPINRSVD_FS_1_0</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[46]</td><td>GTF_COMMON.QDCMRSVDPIN_FS_1_0</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[47]</td><td>BUFG_GT[18].DIV0</td></tr>

<tr><td>CELL[46].OUT_TMIN[3]</td><td>GTF_COMMON.QPLFREQLOCK_SF_1</td></tr>

<tr><td>CELL[46].OUT_TMIN[11]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_11</td></tr>

<tr><td>CELL[46].OUT_TMIN[12]</td><td>GTF_COMMON.QDPMASCANOUT_SF8</td></tr>

<tr><td>CELL[46].OUT_TMIN[13]</td><td>GTF_COMMON.QDPMASCANOUT_SF13</td></tr>

<tr><td>CELL[46].OUT_TMIN[17]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_1_7</td></tr>

<tr><td>CELL[46].OUT_TMIN[18]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_1_7</td></tr>

<tr><td>CELL[46].OUT_TMIN[19]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_7</td></tr>

<tr><td>CELL[46].OUT_TMIN[22]</td><td>GTF_COMMON.QPLFBLOSS_SF_1</td></tr>

<tr><td>CELL[46].OUT_TMIN[25]</td><td>GTF_COMMON.QDCMRSVDOUT_SF_1_3</td></tr>

<tr><td>CELL[46].OUT_TMIN[26]</td><td>GTF_COMMON.DMONOUT_QDCM_SF_1_3</td></tr>

<tr><td>CELL[46].OUT_TMIN[27]</td><td>GTF_COMMON.SDMTESTDATA_SF_1_3</td></tr>

<tr><td>CELL[46].OUT_TMIN[30]</td><td>GTF_COMMON.SDMFINALOUT_SF_1_3</td></tr>

<tr><td>CELL[46].IMUX_CTRL[3]</td><td>GTF_COMMON.QDPMASCANCLK_FS8</td></tr>

<tr><td>CELL[46].IMUX_CTRL[4]</td><td>GTF_COMMON.QDCLKPINSPRD1_FS_1</td></tr>

<tr><td>CELL[46].IMUX_CTRL[5]</td><td>GTF_COMMON.QDCLKPINSPRD0_FS_1</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[0]</td><td>BUFG_GT[23].RSTMASK</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[1]</td><td>BUFG_GT[23].DIV2</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[2]</td><td>GTF_COMMON.REFCLKPD_FS_1</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[3]</td><td>BUFG_GT_SYNC[9].CE_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[4]</td><td>BUFG_GT_SYNC[8].CE_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[5]</td><td>BUFG_GT_SYNC[7].CE_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[6]</td><td>BUFG_GT[23].CEMASK</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[7]</td><td>BUFG_GT[23].DIV1</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[8]</td><td>ABUS_SWITCH_GT[4].TEST_ANALOGBUS_SEL_B</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[9]</td><td>BUFG_GT_SYNC[10].RST_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[10]</td><td>BUFG_GT_SYNC[9].RST_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[11]</td><td>BUFG_GT_SYNC[8].RST_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[12]</td><td>BUFG_GT_SYNC[7].RST_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[13]</td><td>BUFG_GT[23].DIV0</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[14]</td><td>BUFG_GT_SYNC[6].RST_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[15]</td><td>BUFG_GT_SYNC[5].RST_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[17]</td><td>BUFG_GT_SYNC[13].CE_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[18]</td><td>BUFG_GT[22].RSTMASK</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[19]</td><td>BUFG_GT[22].DIV2</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[20]</td><td>GTF_COMMON.QDPMASCANIN_FS8</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[21]</td><td>GTF_COMMON.QDPINSPRD_FS_1_4</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[23]</td><td>BUFG_GT_SYNC[13].RST_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[24]</td><td>BUFG_GT[22].CEMASK</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[25]</td><td>BUFG_GT[22].DIV1</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[26]</td><td>GTF_COMMON.QDPMASCANIN_FS7</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[27]</td><td>GTF_COMMON.QDPINSPRD_FS_1_3</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[29]</td><td>BUFG_GT_SYNC[14].CE_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[31]</td><td>BUFG_GT[22].DIV0</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[32]</td><td>GTF_COMMON.QDPMASCANIN_FS6</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[33]</td><td>GTF_COMMON.QDPINSPRD_FS_1_2</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[35]</td><td>BUFG_GT_SYNC[14].RST_IN</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[36]</td><td>BUFG_GT[21].RSTMASK</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[37]</td><td>BUFG_GT[21].DIV2</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[38]</td><td>GTF_COMMON.QDPMASCANIN_FS5</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[39]</td><td>GTF_COMMON.QDPINSPRD_FS_1_1</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[42]</td><td>BUFG_GT[21].CEMASK</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[43]</td><td>BUFG_GT[21].DIV1</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[44]</td><td>GTF_COMMON.SDMDATA_FS_1_24</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[45]</td><td>GTF_COMMON.QDPINSPRD_FS_1_0</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[47]</td><td>BUFG_GT[21].DIV0</td></tr>

<tr><td>CELL[47].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF7</td></tr>

<tr><td>CELL[47].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF15</td></tr>

<tr><td>CELL[47].OUT_TMIN[21]</td><td>GTF_CHANNEL[3].RXRESETDONE_SF</td></tr>

<tr><td>CELL[47].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].RXPRBSERR_SF</td></tr>

<tr><td>CELL[47].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].STAT_RX_INTERNAL_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[47].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].STAT_RX_BAD_FCS_SF</td></tr>

<tr><td>CELL[47].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].STAT_RX_STOMPED_FCS_SF</td></tr>

<tr><td>CELL[47].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].STAT_RX_INRANGEERR_SF</td></tr>

<tr><td>CELL[47].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].STAT_RX_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[47].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].STAT_RX_MULTICAST_SF</td></tr>

<tr><td>CELL[47].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].CKPINRSRVD0_FS</td></tr>

<tr><td>CELL[47].IMUX_CTRL[3]</td><td>GTF_CHANNEL[3].CKPINRSRVD1_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].PINRSRVD_FS15</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[3].RXSLIPOUTCLK_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS15</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[3].RXDABYPASS_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[3].LPMGCOVREN_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[3].RXDAOVREN_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[3].LPMGCHOLD_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].DFEH13OVREN_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[3].LPMKLHOLD_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[3].RXCKCALSTART_FS4</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].DFEH10OVREN_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[3].DFECFOKCFNUM_FS3</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[3].CDRSTEPSQ_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].DFEH7OVREN_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[3].CDRSTEPSX_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[3].DFECFOKCFNUM_FS1</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[3].CDRSTEPDIR_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].DFEH7HOLD_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].PINRSRVD_FS14</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[3].RXCKCALSTART_FS6</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[3].DFECFOKCFNUM_FS0</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[3].DFEH4OVREN_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS14</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[3].RXSLIPPMA_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[3].RXPRBSPTN_FS2</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[3].RXDAALGNEN_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].DFEH4HOLD_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[3].RXCKCALSTART_FS5</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[3].LPMKHHOLD_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[3].RXPRBSPTN_FS1</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].RXPWRDN_FS1</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[3].DFEH13HOLD_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[3].LPMKLOVREN_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[3].RXPRBSPTN_FS0</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[3].SCANIN_FS18</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].DFEH10HOLD_FS</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[3].RXPRBSPTN_FS3</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[3].DFECFOKCFNUM_FS2</td></tr>

<tr><td>CELL[48].OUT_TMIN[0]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_QUANTA_SF8</td></tr>

<tr><td>CELL[48].OUT_TMIN[1]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_QUANTA_SF7</td></tr>

<tr><td>CELL[48].OUT_TMIN[2]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_QUANTA_SF6</td></tr>

<tr><td>CELL[48].OUT_TMIN[3]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_QUANTA_SF5</td></tr>

<tr><td>CELL[48].OUT_TMIN[4]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_QUANTA_SF4</td></tr>

<tr><td>CELL[48].OUT_TMIN[5]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_QUANTA_SF3</td></tr>

<tr><td>CELL[48].OUT_TMIN[6]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_QUANTA_SF2</td></tr>

<tr><td>CELL[48].OUT_TMIN[7]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_QUANTA_SF1</td></tr>

<tr><td>CELL[48].OUT_TMIN[8]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_QUANTA_SF0</td></tr>

<tr><td>CELL[48].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF6</td></tr>

<tr><td>CELL[48].OUT_TMIN[10]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_REQ_SF8</td></tr>

<tr><td>CELL[48].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF14</td></tr>

<tr><td>CELL[48].OUT_TMIN[12]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_REQ_SF7</td></tr>

<tr><td>CELL[48].OUT_TMIN[13]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_REQ_SF6</td></tr>

<tr><td>CELL[48].OUT_TMIN[14]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_REQ_SF5</td></tr>

<tr><td>CELL[48].OUT_TMIN[15]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_REQ_SF4</td></tr>

<tr><td>CELL[48].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_REQ_SF3</td></tr>

<tr><td>CELL[48].OUT_TMIN[17]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_REQ_SF2</td></tr>

<tr><td>CELL[48].OUT_TMIN[18]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_REQ_SF1</td></tr>

<tr><td>CELL[48].OUT_TMIN[20]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_REQ_SF0</td></tr>

<tr><td>CELL[48].OUT_TMIN[21]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF17</td></tr>

<tr><td>CELL[48].OUT_TMIN[22]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_VALID_SF8</td></tr>

<tr><td>CELL[48].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_VALID_SF7</td></tr>

<tr><td>CELL[48].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_VALID_SF6</td></tr>

<tr><td>CELL[48].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_VALID_SF5</td></tr>

<tr><td>CELL[48].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_VALID_SF4</td></tr>

<tr><td>CELL[48].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_VALID_SF3</td></tr>

<tr><td>CELL[48].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_VALID_SF2</td></tr>

<tr><td>CELL[48].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_VALID_SF1</td></tr>

<tr><td>CELL[48].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].STAT_RX_PAUSE_VALID_SF0</td></tr>

<tr><td>CELL[48].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].STAT_RX_PKT_SF</td></tr>

<tr><td>CELL[48].IMUX_CTRL[0]</td><td>GTF_CHANNEL[3].RXDASOFTRESET_FS</td></tr>

<tr><td>CELL[48].IMUX_CTRL[7]</td><td>GTF_CHANNEL[3].CDRPHRESET_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].PINRSRVD_FS13</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[3].DFEDOUTMODE_FS1</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[3].DFEVPHOLD_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS13</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[3].DFEDOUTMODE_FS0</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[3].DFEH15OVREN_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[3].RXLPMEN_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[3].LPMKHOVREN_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].DFEH12OVREN_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[3].RXSLVSYNCEN_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].DFEH9OVREN_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[3].LPMOSOVREN_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].DFEH6OVREN_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[3].RXCKCALSTART_FS2</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[3].DFEYEN_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].DFEH6HOLD_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].PINRSRVD_FS12</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[3].LPMOSHOLD_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[3].DFEVPOVREN_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[3].DFEH3OVREN_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS12</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[3].RXMSTRSETPHDONE_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].DFEH3HOLD_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[3].DFEH15HOLD_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[3].RXUSRRDY_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].RXPWRDN_FS0</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[3].DFEH12HOLD_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[3].RXSYNCFSMMASTER_FS</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[3].RXCKCALSTART_FS3</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[3].SCANIN_FS17</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].DFEH9HOLD_FS</td></tr>

<tr><td>CELL[49].OUT_TMIN[0]</td><td>GTF_CHANNEL[3].STAT_RX_PKT_ERR_SF</td></tr>

<tr><td>CELL[49].OUT_TMIN[1]</td><td>GTF_CHANNEL[3].STAT_RX_RECEIVED_LOCAL_FAULT_SF</td></tr>

<tr><td>CELL[49].OUT_TMIN[2]</td><td>GTF_CHANNEL[3].STAT_RX_REMOTE_FAULT_SF</td></tr>

<tr><td>CELL[49].OUT_TMIN[3]</td><td>GTF_CHANNEL[3].STAT_RX_STATUS_SF</td></tr>

<tr><td>CELL[49].OUT_TMIN[4]</td><td>GTF_CHANNEL[3].STAT_RX_TEST_PATTERN_MISMATCH_SF</td></tr>

<tr><td>CELL[49].OUT_TMIN[5]</td><td>GTF_CHANNEL[3].STAT_RX_TRUNCATED_SF</td></tr>

<tr><td>CELL[49].OUT_TMIN[6]</td><td>GTF_CHANNEL[3].STAT_RX_UNICAST_SF</td></tr>

<tr><td>CELL[49].OUT_TMIN[7]</td><td>GTF_CHANNEL[3].STAT_RX_VALID_CTRL_CODE_SF</td></tr>

<tr><td>CELL[49].OUT_TMIN[8]</td><td>GTF_CHANNEL[3].STAT_RX_VLAN_SF</td></tr>

<tr><td>CELL[49].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF5</td></tr>

<tr><td>CELL[49].OUT_TMIN[10]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF63</td></tr>

<tr><td>CELL[49].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF13</td></tr>

<tr><td>CELL[49].OUT_TMIN[12]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF62</td></tr>

<tr><td>CELL[49].OUT_TMIN[13]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF61</td></tr>

<tr><td>CELL[49].OUT_TMIN[14]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF60</td></tr>

<tr><td>CELL[49].OUT_TMIN[15]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF59</td></tr>

<tr><td>CELL[49].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF58</td></tr>

<tr><td>CELL[49].OUT_TMIN[17]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF57</td></tr>

<tr><td>CELL[49].OUT_TMIN[18]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF56</td></tr>

<tr><td>CELL[49].OUT_TMIN[19]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF55</td></tr>

<tr><td>CELL[49].OUT_TMIN[20]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF54</td></tr>

<tr><td>CELL[49].OUT_TMIN[21]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF16</td></tr>

<tr><td>CELL[49].OUT_TMIN[22]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF53</td></tr>

<tr><td>CELL[49].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF52</td></tr>

<tr><td>CELL[49].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF51</td></tr>

<tr><td>CELL[49].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF50</td></tr>

<tr><td>CELL[49].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF49</td></tr>

<tr><td>CELL[49].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF48</td></tr>

<tr><td>CELL[49].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF47</td></tr>

<tr><td>CELL[49].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF46</td></tr>

<tr><td>CELL[49].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF45</td></tr>

<tr><td>CELL[49].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF44</td></tr>

<tr><td>CELL[49].IMUX_CTRL[0]</td><td>GTF_CHANNEL[3].RXPROGDIVRESET_FS</td></tr>

<tr><td>CELL[49].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].PMASCANCLK0_FS</td></tr>

<tr><td>CELL[49].IMUX_CTRL[3]</td><td>GTF_CHANNEL[3].PMASCANCLK1_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].PINRSRVD_FS11</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[3].DFEGCOVREN_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[3].DFEUTHOLD_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS11</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[3].DFEKLOVREN_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[3].DFEH14OVREN_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].DFEH11OVREN_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[3].RXCKCALSTART_FS1</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].DFEH8OVREN_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].DFEH5OVREN_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[3].DFEGCHOLD_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[3].RXCKCALSTART_FS0</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[3].TXMUXDCDEXHOLD_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].DFEH5HOLD_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].PINRSRVD_FS10</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[3].DFEKLHOLD_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[3].DFECFOKHOLD_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[3].DFEUTOVREN_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[3].DFEH2OVREN_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS10</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].DFEH2HOLD_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[3].DFEH14HOLD_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[3].CFOKRESET_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[3].TXMUXDCDORWREN_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].RXPLLCKSEL_FS1</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[3].DFEH11HOLD_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[3].QPLLFREQLOCK1_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[3].OSHOLD_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[3].CKOKRESET_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[3].SCANIN_FS16</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].DFEH8HOLD_FS</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[3].AFECFOKEN_FS</td></tr>

<tr><td>CELL[50].OUT_TMIN[0]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF43</td></tr>

<tr><td>CELL[50].OUT_TMIN[1]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF42</td></tr>

<tr><td>CELL[50].OUT_TMIN[2]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF41</td></tr>

<tr><td>CELL[50].OUT_TMIN[3]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF40</td></tr>

<tr><td>CELL[50].OUT_TMIN[4]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF39</td></tr>

<tr><td>CELL[50].OUT_TMIN[5]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF38</td></tr>

<tr><td>CELL[50].OUT_TMIN[6]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF37</td></tr>

<tr><td>CELL[50].OUT_TMIN[7]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF36</td></tr>

<tr><td>CELL[50].OUT_TMIN[8]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF35</td></tr>

<tr><td>CELL[50].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF4</td></tr>

<tr><td>CELL[50].OUT_TMIN[10]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF34</td></tr>

<tr><td>CELL[50].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF12</td></tr>

<tr><td>CELL[50].OUT_TMIN[12]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF33</td></tr>

<tr><td>CELL[50].OUT_TMIN[13]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF32</td></tr>

<tr><td>CELL[50].OUT_TMIN[14]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF31</td></tr>

<tr><td>CELL[50].OUT_TMIN[15]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF30</td></tr>

<tr><td>CELL[50].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF29</td></tr>

<tr><td>CELL[50].OUT_TMIN[17]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF28</td></tr>

<tr><td>CELL[50].OUT_TMIN[18]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF27</td></tr>

<tr><td>CELL[50].OUT_TMIN[19]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF26</td></tr>

<tr><td>CELL[50].OUT_TMIN[20]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF25</td></tr>

<tr><td>CELL[50].OUT_TMIN[21]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF15</td></tr>

<tr><td>CELL[50].OUT_TMIN[22]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF24</td></tr>

<tr><td>CELL[50].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF23</td></tr>

<tr><td>CELL[50].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF22</td></tr>

<tr><td>CELL[50].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF21</td></tr>

<tr><td>CELL[50].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF20</td></tr>

<tr><td>CELL[50].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF19</td></tr>

<tr><td>CELL[50].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF18</td></tr>

<tr><td>CELL[50].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF17</td></tr>

<tr><td>CELL[50].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF16</td></tr>

<tr><td>CELL[50].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF15</td></tr>

<tr><td>CELL[50].IMUX_CTRL[0]</td><td>GTF_CHANNEL[3].RCODARESET_FS</td></tr>

<tr><td>CELL[50].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].RXUSRCLK_FS</td></tr>

<tr><td>CELL[50].IMUX_CTRL[3]</td><td>GTF_CHANNEL[3].RXUSRCLK2_FS</td></tr>

<tr><td>CELL[50].IMUX_CTRL[7]</td><td>GTF_CHANNEL[3].GTRXRST_FS</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].PINRSRVD_FS9</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[3].CTL_RX_PAUSE_ACK_FS7</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[3].CTL_RX_PAUSE_ACK_FS6</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS9</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[3].CTL_RX_PAUSE_ACK_FS3</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[3].CTL_RX_PAUSE_ACK_FS2</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[3].RXOUTCKCTL_FS2</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].RXOUTCKCTL_FS1</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].DFECFOKFPULSE_FS</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].OSOVREN_FS</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[3].CTL_RX_PAUSE_ACK_FS8</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].RXRESET_FS</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].PINRSRVD_FS8</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[3].CTL_RX_PAUSE_ACK_FS5</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[3].CTL_RX_PAUSE_ACK_FS4</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[3].SCANIN_FS15</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS8</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[3].CTL_RX_PAUSE_ACK_FS1</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[3].CTL_RX_PAUSE_ACK_FS0</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].SCANIN_FS14</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[3].CDROVREN_FS</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[3].RXSYSCKSEL_FS0</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].RXPLLCKSEL_FS0</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[3].DFECFOKFEN_FS</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].DFECFOKOVREN_FS</td></tr>

<tr><td>CELL[51].OUT_TMIN[0]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF14</td></tr>

<tr><td>CELL[51].OUT_TMIN[1]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF13</td></tr>

<tr><td>CELL[51].OUT_TMIN[2]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF12</td></tr>

<tr><td>CELL[51].OUT_TMIN[3]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF11</td></tr>

<tr><td>CELL[51].OUT_TMIN[4]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF10</td></tr>

<tr><td>CELL[51].OUT_TMIN[5]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF9</td></tr>

<tr><td>CELL[51].OUT_TMIN[6]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF8</td></tr>

<tr><td>CELL[51].OUT_TMIN[7]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF7</td></tr>

<tr><td>CELL[51].OUT_TMIN[8]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF6</td></tr>

<tr><td>CELL[51].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF3</td></tr>

<tr><td>CELL[51].OUT_TMIN[10]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF5</td></tr>

<tr><td>CELL[51].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF11</td></tr>

<tr><td>CELL[51].OUT_TMIN[12]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF4</td></tr>

<tr><td>CELL[51].OUT_TMIN[13]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF3</td></tr>

<tr><td>CELL[51].OUT_TMIN[14]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF2</td></tr>

<tr><td>CELL[51].OUT_TMIN[15]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF1</td></tr>

<tr><td>CELL[51].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].RX_AXIS_TDATA_SF0</td></tr>

<tr><td>CELL[51].OUT_TMIN[17]</td><td>GTF_CHANNEL[3].RX_AXIS_TERR_SF</td></tr>

<tr><td>CELL[51].OUT_TMIN[18]</td><td>GTF_CHANNEL[3].RX_AXIS_TLAST_SF7</td></tr>

<tr><td>CELL[51].OUT_TMIN[19]</td><td>GTF_CHANNEL[3].RX_AXIS_TLAST_SF6</td></tr>

<tr><td>CELL[51].OUT_TMIN[20]</td><td>GTF_CHANNEL[3].RX_AXIS_TLAST_SF5</td></tr>

<tr><td>CELL[51].OUT_TMIN[21]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF14</td></tr>

<tr><td>CELL[51].OUT_TMIN[22]</td><td>GTF_CHANNEL[3].RX_AXIS_TLAST_SF4</td></tr>

<tr><td>CELL[51].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].RX_AXIS_TLAST_SF3</td></tr>

<tr><td>CELL[51].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].RX_AXIS_TLAST_SF2</td></tr>

<tr><td>CELL[51].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].RX_AXIS_TLAST_SF1</td></tr>

<tr><td>CELL[51].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].RX_AXIS_TLAST_SF0</td></tr>

<tr><td>CELL[51].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].RX_AXIS_TPRE_SF7</td></tr>

<tr><td>CELL[51].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].RX_AXIS_TPRE_SF6</td></tr>

<tr><td>CELL[51].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].RX_AXIS_TPRE_SF5</td></tr>

<tr><td>CELL[51].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].RX_AXIS_TPRE_SF4</td></tr>

<tr><td>CELL[51].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].RX_AXIS_TPRE_SF3</td></tr>

<tr><td>CELL[51].IMUX_CTRL[0]</td><td>GTF_CHANNEL[3].RXPMARESET_FS</td></tr>

<tr><td>CELL[51].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].TSTCLK0_FS</td></tr>

<tr><td>CELL[51].IMUX_CTRL[3]</td><td>GTF_CHANNEL[3].TSTCLK1_FS</td></tr>

<tr><td>CELL[51].IMUX_CTRL[5]</td><td>GTF_CHANNEL[3].PMASCANCLK8_FS</td></tr>

<tr><td>CELL[51].IMUX_CTRL[7]</td><td>GTF_CHANNEL[3].CDRFRRESET_FS</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].PINRSRVD_FS7</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS7</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[3].TCOINITSET_FS</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].RXOUTCKCTL_FS0</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[3].RXCOSETPHS_FS</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].RXCOALGNEN_FS</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[3].TXEMPMAIN_FS6</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].RXPOLARITY_FS</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].PINRSRVD_FS6</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[3].PRBSCNTRST_FS</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS6</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[3].TXRESET_FS</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].GATERXELECIDLE_FS1</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[3].CDRHOLD_FS</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[3].TXSYNCFSMMASTER_FS</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].RXSYSCKSEL_FS1</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[3].GATERXELECIDLE_FS0</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].RCODAPWDN_FS</td></tr>

<tr><td>CELL[52].OUT_TMIN[0]</td><td>GTF_CHANNEL[3].RX_AXIS_TPRE_SF2</td></tr>

<tr><td>CELL[52].OUT_TMIN[1]</td><td>GTF_CHANNEL[3].RX_AXIS_TPRE_SF1</td></tr>

<tr><td>CELL[52].OUT_TMIN[2]</td><td>GTF_CHANNEL[3].RX_AXIS_TPRE_SF0</td></tr>

<tr><td>CELL[52].OUT_TMIN[3]</td><td>GTF_CHANNEL[3].RX_AXIS_TSOF_SF1</td></tr>

<tr><td>CELL[52].OUT_TMIN[4]</td><td>GTF_CHANNEL[3].RX_AXIS_TSOF_SF0</td></tr>

<tr><td>CELL[52].OUT_TMIN[5]</td><td>GTF_CHANNEL[3].RX_AXIS_TTERM_SF4</td></tr>

<tr><td>CELL[52].OUT_TMIN[6]</td><td>GTF_CHANNEL[3].RX_AXIS_TTERM_SF3</td></tr>

<tr><td>CELL[52].OUT_TMIN[7]</td><td>GTF_CHANNEL[3].RX_AXIS_TTERM_SF2</td></tr>

<tr><td>CELL[52].OUT_TMIN[8]</td><td>GTF_CHANNEL[3].RX_AXIS_TTERM_SF1</td></tr>

<tr><td>CELL[52].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF2</td></tr>

<tr><td>CELL[52].OUT_TMIN[10]</td><td>GTF_CHANNEL[3].RX_AXIS_TTERM_SF0</td></tr>

<tr><td>CELL[52].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF10</td></tr>

<tr><td>CELL[52].OUT_TMIN[12]</td><td>GTF_CHANNEL[3].RX_AXIS_TVALID_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[13]</td><td>GTF_CHANNEL[3].RX_BITSLIP_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[14]</td><td>GTF_CHANNEL[3].RX_GB_SEQ_START_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[15]</td><td>GTF_CHANNEL[3].RX_PTP_SOP_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].RX_PTP_SOP_POS_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[17]</td><td>GTF_CHANNEL[3].STAT_RX_BAD_CODE_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[18]</td><td>GTF_CHANNEL[3].STAT_RX_BAD_SFD_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[19]</td><td>GTF_CHANNEL[3].STAT_RX_BAD_PREAMBLE_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[20]</td><td>GTF_CHANNEL[3].STAT_RX_BLOCK_LOCK_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[21]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF13</td></tr>

<tr><td>CELL[52].OUT_TMIN[22]</td><td>GTF_CHANNEL[3].STAT_RX_BROADCAST_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].RXRECCLKPCS_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].STAT_RX_BYTES_SF3</td></tr>

<tr><td>CELL[52].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].STAT_RX_BYTES_SF2</td></tr>

<tr><td>CELL[52].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].STAT_RX_BYTES_SF1</td></tr>

<tr><td>CELL[52].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].STAT_RX_BYTES_SF0</td></tr>

<tr><td>CELL[52].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].STAT_RX_FCS_ERR_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].STAT_RX_FRAMING_ERR_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].STAT_RX_GOT_SIGNAL_OS_SF</td></tr>

<tr><td>CELL[52].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].STAT_RX_HI_BER_SF</td></tr>

<tr><td>CELL[52].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].SCANCLK_FS</td></tr>

<tr><td>CELL[52].IMUX_CTRL[7]</td><td>GTF_CHANNEL[3].DFERESET_FS</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].PINRSRVD_FS5</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS5</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].TCOUPDNFROUT_FS</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[3].TXEMPMAIN_FS5</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].TXCOPIALGNEN_FS</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].PINRSRVD_FS4</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[3].TXDRVAMP_FS3</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS4</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[3].TCODAPWDN_FS</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].TCODARESET_FS</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[3].TXELECIDLE_FS</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].TXDCCSTART_FS</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[3].TXDRVAMP_FS4</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[3].RESETOVRD_FS</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].TXCOPISETPHS_FS</td></tr>

<tr><td>CELL[53].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF1</td></tr>

<tr><td>CELL[53].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF9</td></tr>

<tr><td>CELL[53].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].STAT_TX_UNICAST_SF</td></tr>

<tr><td>CELL[53].OUT_TMIN[17]</td><td>GTF_CHANNEL[3].STAT_TX_MULTICAST_SF</td></tr>

<tr><td>CELL[53].OUT_TMIN[18]</td><td>GTF_CHANNEL[3].STAT_TX_BROADCAST_SF</td></tr>

<tr><td>CELL[53].OUT_TMIN[19]</td><td>GTF_CHANNEL[3].STAT_TX_VLAN_SF</td></tr>

<tr><td>CELL[53].OUT_TMIN[20]</td><td>GTF_CHANNEL[3].STAT_TX_BAD_FCS_SF</td></tr>

<tr><td>CELL[53].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].RXRECCLK_SF</td></tr>

<tr><td>CELL[53].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].CDRLOCK_SF</td></tr>

<tr><td>CELL[53].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].STAT_TX_BYTES_SF3</td></tr>

<tr><td>CELL[53].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].STAT_TX_BYTES_SF2</td></tr>

<tr><td>CELL[53].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].STAT_TX_BYTES_SF1</td></tr>

<tr><td>CELL[53].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].STAT_TX_BYTES_SF0</td></tr>

<tr><td>CELL[53].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].STAT_TX_FCS_ERR_SF</td></tr>

<tr><td>CELL[53].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].STAT_TX_PAUSE_VALID_SF8</td></tr>

<tr><td>CELL[53].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].TCOCLKFSMFROUT_FS</td></tr>

<tr><td>CELL[53].IMUX_CTRL[4]</td><td>GTF_CHANNEL[3].PMASCANCLK7_FS</td></tr>

<tr><td>CELL[53].IMUX_CTRL[5]</td><td>GTF_CHANNEL[3].PMASCANCLK6_FS</td></tr>

<tr><td>CELL[53].IMUX_CTRL[7]</td><td>GTF_CHANNEL[3].TXPMARESET_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].PINRSRVD_FS3</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[3].CTL_TX_PAUSE_REQ_FS8</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS3</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[3].CTL_TX_PAUSE_REQ_FS5</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[3].CTL_TX_PAUSE_REQ_FS4</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[3].CTL_TX_PAUSE_REQ_FS2</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[3].CTL_TX_PAUSE_REQ_FS1</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].CTL_TX_RESEND_PAUSE_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[3].CTL_TX_SEND_IDLE_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[3].TXEMPPOS_FS4</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].CTL_TX_SEND_RFI_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[3].TX_AXIS_TLAST_FS7</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[3].TXEMPMAIN_FS4</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].TCODAOVREN_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[3].TX_AXIS_TLAST_FS5</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[3].TX_AXIS_TLAST_FS4</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].TXEMPPRE_FS4</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].PINRSRVD_FS2</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[3].TXDRVAMP_FS2</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[3].CTL_TX_PAUSE_REQ_FS7</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[3].TX_AXIS_TLAST_FS3</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[3].CTL_TX_PAUSE_REQ_FS6</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS2</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[3].TDASOFTRESET_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[3].CTL_TX_PAUSE_REQ_FS3</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[3].TX_AXIS_TLAST_FS2</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[3].STEPSIZEPPM_FS4</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[3].CPLLFREQLOCK_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[3].CTL_TX_PAUSE_REQ_FS0</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[3].TX_AXIS_TLAST_FS1</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[3].TXPLLCKSEL_FS1</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].BSR_SERIAL_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[3].TXPRBSPTN_FS2</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[3].TXOUTCKCTL_FS2</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[3].CTL_TX_SEND_LFI_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[3].TX_AXIS_TLAST_FS0</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[3].TX_AXIS_TERR_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[3].TXPRBSPTN_FS3</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].TCOHOLDFROUT_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[3].TX_AXIS_TPOISON_FS</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[3].TX_AXIS_TLAST_FS6</td></tr>

<tr><td>CELL[54].OUT_TMIN[0]</td><td>GTF_CHANNEL[3].STAT_TX_PAUSE_VALID_SF7</td></tr>

<tr><td>CELL[54].OUT_TMIN[1]</td><td>GTF_CHANNEL[3].STAT_TX_PAUSE_VALID_SF6</td></tr>

<tr><td>CELL[54].OUT_TMIN[2]</td><td>GTF_CHANNEL[3].STAT_TX_PAUSE_VALID_SF5</td></tr>

<tr><td>CELL[54].OUT_TMIN[3]</td><td>GTF_CHANNEL[3].STAT_TX_PAUSE_VALID_SF4</td></tr>

<tr><td>CELL[54].OUT_TMIN[4]</td><td>GTF_CHANNEL[3].STAT_TX_PAUSE_VALID_SF3</td></tr>

<tr><td>CELL[54].OUT_TMIN[5]</td><td>GTF_CHANNEL[3].STAT_TX_PAUSE_VALID_SF2</td></tr>

<tr><td>CELL[54].OUT_TMIN[6]</td><td>GTF_CHANNEL[3].STAT_TX_PAUSE_VALID_SF1</td></tr>

<tr><td>CELL[54].OUT_TMIN[7]</td><td>GTF_CHANNEL[3].STAT_TX_PAUSE_VALID_SF0</td></tr>

<tr><td>CELL[54].OUT_TMIN[8]</td><td>GTF_CHANNEL[3].STAT_TX_PKT_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF0</td></tr>

<tr><td>CELL[54].OUT_TMIN[10]</td><td>GTF_CHANNEL[3].STAT_TX_PKT_ERR_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].PCS_RSVD_OUT_SF8</td></tr>

<tr><td>CELL[54].OUT_TMIN[12]</td><td>GTF_CHANNEL[3].TX_AXIS_TREADY_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[13]</td><td>GTF_CHANNEL[3].TX_GB_SEQ_START_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[14]</td><td>GTF_CHANNEL[3].TX_PTP_SOP_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[15]</td><td>GTF_CHANNEL[3].TX_PTP_SOP_POS_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].TX_UNFOUT_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[22]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF1</td></tr>

<tr><td>CELL[54].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].RXPRBSLOCKED_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF11</td></tr>

<tr><td>CELL[54].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].RDASOFTRSTDONE_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].DMONOUT_SF7</td></tr>

<tr><td>CELL[54].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].TCOINITDONE_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].DRPDO_SF12</td></tr>

<tr><td>CELL[54].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].RXELECIDLE_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].CPLFBLOSS_SF</td></tr>

<tr><td>CELL[54].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF12</td></tr>

<tr><td>CELL[54].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].TXUSRCLK_FS</td></tr>

<tr><td>CELL[54].IMUX_CTRL[3]</td><td>GTF_CHANNEL[3].TXUSRCLK2_FS</td></tr>

<tr><td>CELL[54].IMUX_CTRL[7]</td><td>GTF_CHANNEL[3].TXPROGDIVRESET_FS</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].PINRSRVD_FS1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[3].TX_AXIS_TPRE_FS5</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[3].TX_AXIS_TPRE_FS4</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[3].TX_AXIS_TPRE_FS1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[3].TX_AXIS_TPRE_FS0</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[3].TX_AXIS_TSOF_FS0</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[3].TX_AXIS_TTERM_FS4</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].TX_AXIS_TTERM_FS2</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[3].TX_AXIS_TTERM_FS1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[3].TXEMPPOS_FS3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].TX_AXIS_TVALID_FS</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS63</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[3].TXEMPMAIN_FS3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].QPLLFREQLOCK0_FS</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS60</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[3].TX_AXIS_TPRE_FS7</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS59</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[3].TX_AXIS_TPRE_FS6</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].TXEMPPRE_FS3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].PINRSRVD_FS0</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[3].TXDRVAMP_FS1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[3].TX_AXIS_TPRE_FS3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS58</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[3].TX_AXIS_TPRE_FS2</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PCS_RSVD_IN_FS0</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[3].TCODABYPASS_FS</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[3].TX_AXIS_TSOF_FS1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS57</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[3].STEPSIZEPPM_FS3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].TXCODAALGNEN_FS</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[3].TX_AXIS_TTERM_FS3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS56</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[3].TXPLLCKSEL_FS0</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS55</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[3].TXPRBSPTN_FS1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[3].TXOUTCKCTL_FS1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[3].TX_AXIS_TTERM_FS0</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS54</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[3].TX_GB_SEQ_SYNC_FS</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS62</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS53</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS61</td></tr>

<tr><td>CELL[55].OUT_TMIN[0]</td><td>GTF_CHANNEL[3].DRPDO_SF4</td></tr>

<tr><td>CELL[55].OUT_TMIN[1]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF7</td></tr>

<tr><td>CELL[55].OUT_TMIN[2]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF4</td></tr>

<tr><td>CELL[55].OUT_TMIN[3]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF15</td></tr>

<tr><td>CELL[55].OUT_TMIN[4]</td><td>GTF_CHANNEL[3].DMONOUT_SF4</td></tr>

<tr><td>CELL[55].OUT_TMIN[5]</td><td>GTF_CHANNEL[3].DFEDOUT_SF4</td></tr>

<tr><td>CELL[55].OUT_TMIN[6]</td><td>GTF_CHANNEL[3].DRPDO_SF9</td></tr>

<tr><td>CELL[55].OUT_TMIN[8]</td><td>GTF_CHANNEL[3].SCANOUT_SF4</td></tr>

<tr><td>CELL[55].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].GTPOWERGOOD_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[10]</td><td>GTF_CHANNEL[3].DMONOUT_SF9</td></tr>

<tr><td>CELL[55].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].RXPRGDIVRSTDONE_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[12]</td><td>GTF_CHANNEL[3].DRPDO_SF14</td></tr>

<tr><td>CELL[55].OUT_TMIN[13]</td><td>GTF_CHANNEL[3].RESET_EXCEPTION_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[14]</td><td>GTF_CHANNEL[3].TXPRGDIVRSTDONE_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[15]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF13</td></tr>

<tr><td>CELL[55].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].DMONOUT_SF14</td></tr>

<tr><td>CELL[55].OUT_TMIN[17]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF7</td></tr>

<tr><td>CELL[55].OUT_TMIN[18]</td><td>GTF_CHANNEL[3].RXLINKSYNCDONE_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[19]</td><td>GTF_CHANNEL[3].DMONOUT_SF12</td></tr>

<tr><td>CELL[55].OUT_TMIN[20]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF10</td></tr>

<tr><td>CELL[55].OUT_TMIN[21]</td><td>GTF_CHANNEL[3].RXSLIPDONE_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[22]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF3</td></tr>

<tr><td>CELL[55].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].RXCOPHDONE_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].DFEDOUT_SF7</td></tr>

<tr><td>CELL[55].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].CFOKSTART_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].RXSLIPOUTCLKRDY_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].RXSYNCEN2SLV_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].RXSLIPPMARDY_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].RXPMARESETDONE_SF</td></tr>

<tr><td>CELL[55].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF14</td></tr>

<tr><td>CELL[55].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].CFOKFSTARTED_SF</td></tr>

<tr><td>CELL[55].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].PMASCANCLK2_FS</td></tr>

<tr><td>CELL[55].IMUX_CTRL[3]</td><td>GTF_CHANNEL[3].PMASCANCLK3_FS</td></tr>

<tr><td>CELL[55].IMUX_CTRL[7]</td><td>GTF_CHANNEL[3].GTTXRST_FS</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS50</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS49</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PMASCANIN_FS6</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS46</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS45</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS43</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS42</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS40</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS38</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS37</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[3].TXEMPPOS_FS2</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS35</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS33</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[3].TXEMPMAIN_FS2</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS30</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS29</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS52</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS28</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS51</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].TXEMPPRE_FS2</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].DFE_KH_OVERWREN_FS</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[3].TXDRVAMP_FS0</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS48</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS27</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS47</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS26</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PMASCANIN_FS5</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS25</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS44</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS24</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[3].STEPSIZEPPM_FS2</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS23</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS41</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS22</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS39</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS21</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[3].TXSYSCKSEL_FS1</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].TXMSTRSETPHDONE_FS</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[3].TXPRBSPTN_FS0</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[3].TXOUTCKCTL_FS0</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS36</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS20</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS34</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS32</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS19</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS31</td></tr>

<tr><td>CELL[56].OUT_TMIN[0]</td><td>GTF_CHANNEL[3].DRPDO_SF3</td></tr>

<tr><td>CELL[56].OUT_TMIN[1]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF6</td></tr>

<tr><td>CELL[56].OUT_TMIN[2]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF3</td></tr>

<tr><td>CELL[56].OUT_TMIN[4]</td><td>GTF_CHANNEL[3].DMONOUT_SF3</td></tr>

<tr><td>CELL[56].OUT_TMIN[5]</td><td>GTF_CHANNEL[3].DFEDOUT_SF3</td></tr>

<tr><td>CELL[56].OUT_TMIN[6]</td><td>GTF_CHANNEL[3].DRPDO_SF8</td></tr>

<tr><td>CELL[56].OUT_TMIN[7]</td><td>GTF_CHANNEL[3].RXPHALIGNERR_SF</td></tr>

<tr><td>CELL[56].OUT_TMIN[8]</td><td>GTF_CHANNEL[3].SCANOUT_SF3</td></tr>

<tr><td>CELL[56].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].SCANOUT_SF16</td></tr>

<tr><td>CELL[56].OUT_TMIN[10]</td><td>GTF_CHANNEL[3].DMONOUT_SF8</td></tr>

<tr><td>CELL[56].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].RXCDRPHDONE_SF</td></tr>

<tr><td>CELL[56].OUT_TMIN[12]</td><td>GTF_CHANNEL[3].DRPDO_SF13</td></tr>

<tr><td>CELL[56].OUT_TMIN[13]</td><td>GTF_CHANNEL[3].TXDCCDONE_SF</td></tr>

<tr><td>CELL[56].OUT_TMIN[14]</td><td>GTF_CHANNEL[3].CKOKDONE_SF</td></tr>

<tr><td>CELL[56].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].DMONOUT_SF13</td></tr>

<tr><td>CELL[56].OUT_TMIN[17]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF11</td></tr>

<tr><td>CELL[56].OUT_TMIN[18]</td><td>GTF_CHANNEL[3].TXRESETDONE_SF</td></tr>

<tr><td>CELL[56].OUT_TMIN[19]</td><td>GTF_CHANNEL[3].SCANOUT_SF18</td></tr>

<tr><td>CELL[56].OUT_TMIN[20]</td><td>GTF_CHANNEL[3].TXLINKSYNCDONE_SF</td></tr>

<tr><td>CELL[56].OUT_TMIN[21]</td><td>GTF_CHANNEL[3].SCANOUT_SF17</td></tr>

<tr><td>CELL[56].OUT_TMIN[22]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF2</td></tr>

<tr><td>CELL[56].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].TDASOFTRSTDONE_SF</td></tr>

<tr><td>CELL[56].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].DRDY_SF</td></tr>

<tr><td>CELL[56].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].CFOKDONE_SF</td></tr>

<tr><td>CELL[56].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].CPLREFLOSS_SF</td></tr>

<tr><td>CELL[56].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].SCANOUT_SF13</td></tr>

<tr><td>CELL[56].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].SCANOUT_SF10</td></tr>

<tr><td>CELL[56].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].TXSYNCEN2SLV_SF</td></tr>

<tr><td>CELL[56].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF12</td></tr>

<tr><td>CELL[56].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].CFOKFORCEDONE_SF</td></tr>

<tr><td>CELL[56].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].CPLLDMONCLK_FS</td></tr>

<tr><td>CELL[56].IMUX_CTRL[7]</td><td>GTF_CHANNEL[3].CPLRESET_FS</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS17</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS15</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS13</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PMASCANIN_FS4</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS10</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS9</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS7</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS6</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS4</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].TXPWRDN_FS1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS2</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[3].TXEMPPOS_FS1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].ENPPM_FS</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[3].TSTIN_FS17</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[3].TXEMPMAIN_FS1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].TXPIPPMPWDN_FS</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[3].SCANIN_FS8</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS18</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[3].TSTIN_FS13</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS16</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].TXEMPPRE_FS1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS14</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[3].CPLLKDETEN_FS</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS12</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[3].SCANIN_FS10</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS11</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[3].TXPPMSEL_FS</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PMASCANIN_FS3</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[3].CPLREFSELDYN_FS0</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS8</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[3].DI_FS10</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[3].STEPSIZEPPM_FS1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].RXTERMINATION_FS</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS5</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[3].CPLREFSELDYN_FS1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS3</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[3].TSTIN_FS11</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[3].TXSYSCKSEL_FS0</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].TXSLVSYNCEN_FS</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[3].TCOPIOVREN_FS</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[3].CPLREFSELDYN_FS2</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[3].DI_FS8</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[3].TX_AXIS_TDATA_FS0</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].TXPPMOVRDEN_FS</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[3].TSTIN_FS3</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[3].SCANIN_FS6</td></tr>

<tr><td>CELL[57].OUT_TMIN[0]</td><td>GTF_CHANNEL[3].DRPDO_SF2</td></tr>

<tr><td>CELL[57].OUT_TMIN[1]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF5</td></tr>

<tr><td>CELL[57].OUT_TMIN[2]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF2</td></tr>

<tr><td>CELL[57].OUT_TMIN[3]</td><td>GTF_CHANNEL[3].TXCOPIPHDONE_SF</td></tr>

<tr><td>CELL[57].OUT_TMIN[4]</td><td>GTF_CHANNEL[3].DMONOUT_SF2</td></tr>

<tr><td>CELL[57].OUT_TMIN[5]</td><td>GTF_CHANNEL[3].DFEDOUT_SF2</td></tr>

<tr><td>CELL[57].OUT_TMIN[6]</td><td>GTF_CHANNEL[3].DRPDO_SF7</td></tr>

<tr><td>CELL[57].OUT_TMIN[7]</td><td>GTF_CHANNEL[3].TXPMARESETDONE_SF</td></tr>

<tr><td>CELL[57].OUT_TMIN[8]</td><td>GTF_CHANNEL[3].SCANOUT_SF2</td></tr>

<tr><td>CELL[57].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF39</td></tr>

<tr><td>CELL[57].OUT_TMIN[10]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF38</td></tr>

<tr><td>CELL[57].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF37</td></tr>

<tr><td>CELL[57].OUT_TMIN[12]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF36</td></tr>

<tr><td>CELL[57].OUT_TMIN[13]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF35</td></tr>

<tr><td>CELL[57].OUT_TMIN[14]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF34</td></tr>

<tr><td>CELL[57].OUT_TMIN[15]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF33</td></tr>

<tr><td>CELL[57].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF32</td></tr>

<tr><td>CELL[57].OUT_TMIN[17]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF31</td></tr>

<tr><td>CELL[57].OUT_TMIN[18]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF30</td></tr>

<tr><td>CELL[57].OUT_TMIN[19]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF29</td></tr>

<tr><td>CELL[57].OUT_TMIN[20]</td><td>GTF_CHANNEL[3].TXOUTCLKPCS_SF</td></tr>

<tr><td>CELL[57].OUT_TMIN[21]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF28</td></tr>

<tr><td>CELL[57].OUT_TMIN[22]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF27</td></tr>

<tr><td>CELL[57].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF26</td></tr>

<tr><td>CELL[57].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF25</td></tr>

<tr><td>CELL[57].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].TXOUTCLK_SF</td></tr>

<tr><td>CELL[57].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF24</td></tr>

<tr><td>CELL[57].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF23</td></tr>

<tr><td>CELL[57].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF22</td></tr>

<tr><td>CELL[57].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF21</td></tr>

<tr><td>CELL[57].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF20</td></tr>

<tr><td>CELL[57].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF19</td></tr>

<tr><td>CELL[57].IMUX_CTRL[1]</td><td>GTF_CHANNEL[3].PMASCANCLK5_FS</td></tr>

<tr><td>CELL[57].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].PMASCANCLK4_FS</td></tr>

<tr><td>CELL[57].IMUX_CTRL[7]</td><td>GTF_CHANNEL[3].CFGRESET_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].PMASCANIN_FS17</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[3].DMONFIFORESET_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[3].DI_FS7</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PMASCANIN_FS2</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[3].DADDR_FS7</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[3].PMASCANIN_FS12</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[3].PMASCANMODEB_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[3].PMASCANRSTEN_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[3].DI_FS5</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].TXPWRDN_FS0</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[3].SCANIN_FS4</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[3].TXEMPPOS_FS0</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].FREQOS_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[3].SCANIN_FS2</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[3].TXEMPMAIN_FS0</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].INCPCTRL_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[3].TSTIN_FS18</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[3].DADDR_FS8</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[3].SCANIN_FS0</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[3].TSTIN_FS1</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].TXEMPPRE_FS0</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].PMASCANIN_FS16</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[3].CPLPWRDN_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[3].PMASCANIN_FS13</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[3].DADDR_FS4</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[3].PMASCANIN_FS11</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[3].TXDCCSRESET_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PMASCANIN_FS1</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[3].LOOPBACK_FS2</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[3].PMASCANIN_FS10</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[3].GTTXRSTSEL_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[3].STEPSIZEPPM_FS0</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].DADDR_FS2</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[3].PMASCANIN_FS8</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[3].LOOPBACK_FS1</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[3].PMASCANIN_FS7</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[3].TSTIN_FS8</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[3].TXSERPWRDN_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].TXUSRRDY_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[3].TXPOLARITY_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[3].LOOPBACK_FS0</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[3].DADDR_FS5</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[3].DI_FS1</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[3].SCANIN_FS12</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[3].SCANIN_FS13</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].TXPRBSINERR_FS</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[3].TSTIN_FS6</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[3].DI_FS4</td></tr>

<tr><td>CELL[58].OUT_TMIN[0]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF18</td></tr>

<tr><td>CELL[58].OUT_TMIN[1]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF17</td></tr>

<tr><td>CELL[58].OUT_TMIN[2]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF16</td></tr>

<tr><td>CELL[58].OUT_TMIN[3]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF15</td></tr>

<tr><td>CELL[58].OUT_TMIN[4]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF14</td></tr>

<tr><td>CELL[58].OUT_TMIN[5]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF13</td></tr>

<tr><td>CELL[58].OUT_TMIN[6]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF12</td></tr>

<tr><td>CELL[58].OUT_TMIN[7]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF11</td></tr>

<tr><td>CELL[58].OUT_TMIN[8]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF10</td></tr>

<tr><td>CELL[58].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF9</td></tr>

<tr><td>CELL[58].OUT_TMIN[10]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF8</td></tr>

<tr><td>CELL[58].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF7</td></tr>

<tr><td>CELL[58].OUT_TMIN[12]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF6</td></tr>

<tr><td>CELL[58].OUT_TMIN[13]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF5</td></tr>

<tr><td>CELL[58].OUT_TMIN[14]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF4</td></tr>

<tr><td>CELL[58].OUT_TMIN[15]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF3</td></tr>

<tr><td>CELL[58].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF2</td></tr>

<tr><td>CELL[58].OUT_TMIN[17]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF1</td></tr>

<tr><td>CELL[58].OUT_TMIN[20]</td><td>GTF_CHANNEL[3].RXRAWDATA_SF0</td></tr>

<tr><td>CELL[58].OUT_TMIN[21]</td><td>GTF_CHANNEL[3].CPLFREQLOCK_SF</td></tr>

<tr><td>CELL[58].OUT_TMIN[22]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF0</td></tr>

<tr><td>CELL[58].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].SCANOUT_SF15</td></tr>

<tr><td>CELL[58].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].DRPDO_SF1</td></tr>

<tr><td>CELL[58].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].DFEDOUT_SF6</td></tr>

<tr><td>CELL[58].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF4</td></tr>

<tr><td>CELL[58].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].SCANOUT_SF12</td></tr>

<tr><td>CELL[58].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF1</td></tr>

<tr><td>CELL[58].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].SCANOUT_SF9</td></tr>

<tr><td>CELL[58].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].EYESCANDATAERROR_SF</td></tr>

<tr><td>CELL[58].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].SCANOUT_SF7</td></tr>

<tr><td>CELL[58].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].COREREFCLK_FS</td></tr>

<tr><td>CELL[58].IMUX_CTRL[4]</td><td>GTF_CHANNEL[3].DRST_FS</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].PMASCANIN_FS15</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[3].TSTPWRDNOVRDB_FS</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[3].SCANRSTEN_FS</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].PMASCANIN_FS0</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[3].SCANENB_FS</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[3].ISCANRESET_FS</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[3].DADDR_FS1</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[3].SCANMODEB_FS</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[3].SCANIN_FS3</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].TSTIN_FS19</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS38</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].TSTIN_FS15</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[3].GTRXRSTSEL_FS</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS33</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS30</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[3].TSTPWRDN_FS4</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[3].DI_FS15</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[3].DFE_KH_EXTHOLD_FS</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].TSTIN_FS9</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].PMASCANIN_FS14</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[3].TSTPWRDN_FS3</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[3].DI_FS14</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[3].DI_FS9</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[3].SCANRSTB_FS</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[3].TSTIN_FS7</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].PMASCANENB_FS</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[3].TSTPWRDN_FS2</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[3].DI_FS13</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[3].DADDR_FS9</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[3].SCANIN_FS5</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].TSTIN_FS5</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[3].TSTIN_FS4</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[3].TSTPWRDN_FS1</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[3].DI_FS12</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS39</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[3].SCANIN_FS1</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS36</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS37</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[3].TSTPWRDN_FS0</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[3].DI_FS11</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS34</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS35</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS31</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS32</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS28</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS29</td></tr>

<tr><td>CELL[59].OUT_TMIN[0]</td><td>GTF_CHANNEL[3].DRPDO_SF0</td></tr>

<tr><td>CELL[59].OUT_TMIN[1]</td><td>GTF_CHANNEL[3].DMONOUT_SF1</td></tr>

<tr><td>CELL[59].OUT_TMIN[2]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF0</td></tr>

<tr><td>CELL[59].OUT_TMIN[3]</td><td>GTF_CHANNEL[3].MGTREFCLKFA_SF</td></tr>

<tr><td>CELL[59].OUT_TMIN[4]</td><td>GTF_CHANNEL[3].DMONOUT_SF0</td></tr>

<tr><td>CELL[59].OUT_TMIN[5]</td><td>GTF_CHANNEL[3].DFEDOUT_SF0</td></tr>

<tr><td>CELL[59].OUT_TMIN[6]</td><td>GTF_CHANNEL[3].DRPDO_SF5</td></tr>

<tr><td>CELL[59].OUT_TMIN[7]</td><td>GTF_CHANNEL[3].DFEDOUT_SF1</td></tr>

<tr><td>CELL[59].OUT_TMIN[8]</td><td>GTF_CHANNEL[3].SCANOUT_SF0</td></tr>

<tr><td>CELL[59].OUT_TMIN[9]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF8</td></tr>

<tr><td>CELL[59].OUT_TMIN[10]</td><td>GTF_CHANNEL[3].DMONOUT_SF5</td></tr>

<tr><td>CELL[59].OUT_TMIN[11]</td><td>GTF_CHANNEL[3].DRPDO_SF6</td></tr>

<tr><td>CELL[59].OUT_TMIN[12]</td><td>GTF_CHANNEL[3].DRPDO_SF10</td></tr>

<tr><td>CELL[59].OUT_TMIN[13]</td><td>GTF_CHANNEL[3].SCANOUT_SF1</td></tr>

<tr><td>CELL[59].OUT_TMIN[14]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF5</td></tr>

<tr><td>CELL[59].OUT_TMIN[15]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF10</td></tr>

<tr><td>CELL[59].OUT_TMIN[16]</td><td>GTF_CHANNEL[3].DMONOUT_SF10</td></tr>

<tr><td>CELL[59].OUT_TMIN[17]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF8</td></tr>

<tr><td>CELL[59].OUT_TMIN[18]</td><td>GTF_CHANNEL[3].DRPDO_SF15</td></tr>

<tr><td>CELL[59].OUT_TMIN[19]</td><td>GTF_CHANNEL[3].DMONOUT_SF6</td></tr>

<tr><td>CELL[59].OUT_TMIN[20]</td><td>GTF_CHANNEL[3].SCANOUT_SF5</td></tr>

<tr><td>CELL[59].OUT_TMIN[21]</td><td>GTF_CHANNEL[3].DRPDO_SF11</td></tr>

<tr><td>CELL[59].OUT_TMIN[22]</td><td>GTF_CHANNEL[3].DMONOUT_SF15</td></tr>

<tr><td>CELL[59].OUT_TMIN[23]</td><td>GTF_CHANNEL[3].SCANOUT_SF14</td></tr>

<tr><td>CELL[59].OUT_TMIN[24]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF6</td></tr>

<tr><td>CELL[59].OUT_TMIN[25]</td><td>GTF_CHANNEL[3].DFEDOUT_SF5</td></tr>

<tr><td>CELL[59].OUT_TMIN[26]</td><td>GTF_CHANNEL[3].PINRSRVDAS_SF9</td></tr>

<tr><td>CELL[59].OUT_TMIN[27]</td><td>GTF_CHANNEL[3].SCANOUT_SF11</td></tr>

<tr><td>CELL[59].OUT_TMIN[28]</td><td>GTF_CHANNEL[3].DMONOUT_SF11</td></tr>

<tr><td>CELL[59].OUT_TMIN[29]</td><td>GTF_CHANNEL[3].SCANOUT_SF8</td></tr>

<tr><td>CELL[59].OUT_TMIN[30]</td><td>GTF_CHANNEL[3].PMASCANOUT_SF9</td></tr>

<tr><td>CELL[59].OUT_TMIN[31]</td><td>GTF_CHANNEL[3].SCANOUT_SF6</td></tr>

<tr><td>CELL[59].IMUX_CTRL[2]</td><td>GTF_CHANNEL[3].DMONCLK_FS</td></tr>

<tr><td>CELL[59].IMUX_CTRL[3]</td><td>GTF_CHANNEL[3].DCLK_FS</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[0]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS27</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[1]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS24</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[2]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS21</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[3]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS18</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[4]</td><td>GTF_CHANNEL[3].DADDR_FS6</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[5]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS16</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[6]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS13</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[7]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS10</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[8]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS7</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[9]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS4</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[10]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS1</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[11]</td><td>GTF_CHANNEL[3].SCANIN_FS7</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[12]</td><td>GTF_CHANNEL[3].TSTIN_FS14</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[13]</td><td>GTF_CHANNEL[3].DADDR_FS3</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[14]</td><td>GTF_CHANNEL[3].SCANIN_FS11</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[15]</td><td>GTF_CHANNEL[3].TSTIN_FS10</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[16]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS25</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[17]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS26</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[18]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS22</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[19]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS23</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[20]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS19</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[21]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS20</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[22]</td><td>GTF_CHANNEL[3].EYESCANTRIGGER_FS</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[23]</td><td>GTF_CHANNEL[3].DI_FS6</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[24]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS17</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[25]</td><td>GTF_CHANNEL[3].PMASCANIN_FS9</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[26]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS14</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[27]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS15</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[28]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS11</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[29]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS12</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[30]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS8</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[31]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS9</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[32]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS5</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[33]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS6</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[34]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS2</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[35]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS3</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[36]</td><td>GTF_CHANNEL[3].DI_FS0</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[37]</td><td>GTF_CHANNEL[3].TXRAWDATA_FS0</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[38]</td><td>GTF_CHANNEL[3].TSTIN_FS2</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[39]</td><td>GTF_CHANNEL[3].TSTIN_FS16</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[40]</td><td>GTF_CHANNEL[3].DWE_FS</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[41]</td><td>GTF_CHANNEL[3].DI_FS3</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[42]</td><td>GTF_CHANNEL[3].DADDR_FS0</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[43]</td><td>GTF_CHANNEL[3].SCANIN_FS9</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[44]</td><td>GTF_CHANNEL[3].TSTIN_FS0</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[45]</td><td>GTF_CHANNEL[3].TSTIN_FS12</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[46]</td><td>GTF_CHANNEL[3].DEN_FS</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[47]</td><td>GTF_CHANNEL[3].DI_FS2</td></tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../ultrascaleplus/gtm.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../ultrascaleplus/ps.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../ultrascaleplus/gtm.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../ultrascaleplus/ps.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
