#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x277c840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x277c9d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x276f2d0 .functor NOT 1, L_0x27cc3e0, C4<0>, C4<0>, C4<0>;
L_0x27cc1c0 .functor XOR 2, L_0x27cc060, L_0x27cc120, C4<00>, C4<00>;
L_0x27cc2d0 .functor XOR 2, L_0x27cc1c0, L_0x27cc230, C4<00>, C4<00>;
v0x27c75a0_0 .net *"_ivl_10", 1 0, L_0x27cc230;  1 drivers
v0x27c76a0_0 .net *"_ivl_12", 1 0, L_0x27cc2d0;  1 drivers
v0x27c7780_0 .net *"_ivl_2", 1 0, L_0x27ca9b0;  1 drivers
v0x27c7840_0 .net *"_ivl_4", 1 0, L_0x27cc060;  1 drivers
v0x27c7920_0 .net *"_ivl_6", 1 0, L_0x27cc120;  1 drivers
v0x27c7a50_0 .net *"_ivl_8", 1 0, L_0x27cc1c0;  1 drivers
v0x27c7b30_0 .net "a", 0 0, v0x27c4270_0;  1 drivers
v0x27c7bd0_0 .net "b", 0 0, v0x27c4310_0;  1 drivers
v0x27c7c70_0 .net "c", 0 0, v0x27c43b0_0;  1 drivers
v0x27c7d10_0 .var "clk", 0 0;
v0x27c7db0_0 .net "d", 0 0, v0x27c44f0_0;  1 drivers
v0x27c7e50_0 .net "out_pos_dut", 0 0, L_0x27cbdb0;  1 drivers
v0x27c7ef0_0 .net "out_pos_ref", 0 0, L_0x27c9420;  1 drivers
v0x27c7f90_0 .net "out_sop_dut", 0 0, L_0x27ca850;  1 drivers
v0x27c8030_0 .net "out_sop_ref", 0 0, L_0x279ea20;  1 drivers
v0x27c80d0_0 .var/2u "stats1", 223 0;
v0x27c8170_0 .var/2u "strobe", 0 0;
v0x27c8210_0 .net "tb_match", 0 0, L_0x27cc3e0;  1 drivers
v0x27c82e0_0 .net "tb_mismatch", 0 0, L_0x276f2d0;  1 drivers
v0x27c8380_0 .net "wavedrom_enable", 0 0, v0x27c47c0_0;  1 drivers
v0x27c8450_0 .net "wavedrom_title", 511 0, v0x27c4860_0;  1 drivers
L_0x27ca9b0 .concat [ 1 1 0 0], L_0x27c9420, L_0x279ea20;
L_0x27cc060 .concat [ 1 1 0 0], L_0x27c9420, L_0x279ea20;
L_0x27cc120 .concat [ 1 1 0 0], L_0x27cbdb0, L_0x27ca850;
L_0x27cc230 .concat [ 1 1 0 0], L_0x27c9420, L_0x279ea20;
L_0x27cc3e0 .cmp/eeq 2, L_0x27ca9b0, L_0x27cc2d0;
S_0x277cb60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x277c9d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x276f6b0 .functor AND 1, v0x27c43b0_0, v0x27c44f0_0, C4<1>, C4<1>;
L_0x276fa90 .functor NOT 1, v0x27c4270_0, C4<0>, C4<0>, C4<0>;
L_0x276fe70 .functor NOT 1, v0x27c4310_0, C4<0>, C4<0>, C4<0>;
L_0x27700f0 .functor AND 1, L_0x276fa90, L_0x276fe70, C4<1>, C4<1>;
L_0x2787450 .functor AND 1, L_0x27700f0, v0x27c43b0_0, C4<1>, C4<1>;
L_0x279ea20 .functor OR 1, L_0x276f6b0, L_0x2787450, C4<0>, C4<0>;
L_0x27c88a0 .functor NOT 1, v0x27c4310_0, C4<0>, C4<0>, C4<0>;
L_0x27c8910 .functor OR 1, L_0x27c88a0, v0x27c44f0_0, C4<0>, C4<0>;
L_0x27c8a20 .functor AND 1, v0x27c43b0_0, L_0x27c8910, C4<1>, C4<1>;
L_0x27c8ae0 .functor NOT 1, v0x27c4270_0, C4<0>, C4<0>, C4<0>;
L_0x27c8bb0 .functor OR 1, L_0x27c8ae0, v0x27c4310_0, C4<0>, C4<0>;
L_0x27c8c20 .functor AND 1, L_0x27c8a20, L_0x27c8bb0, C4<1>, C4<1>;
L_0x27c8da0 .functor NOT 1, v0x27c4310_0, C4<0>, C4<0>, C4<0>;
L_0x27c8e10 .functor OR 1, L_0x27c8da0, v0x27c44f0_0, C4<0>, C4<0>;
L_0x27c8d30 .functor AND 1, v0x27c43b0_0, L_0x27c8e10, C4<1>, C4<1>;
L_0x27c8fa0 .functor NOT 1, v0x27c4270_0, C4<0>, C4<0>, C4<0>;
L_0x27c90a0 .functor OR 1, L_0x27c8fa0, v0x27c44f0_0, C4<0>, C4<0>;
L_0x27c9160 .functor AND 1, L_0x27c8d30, L_0x27c90a0, C4<1>, C4<1>;
L_0x27c9310 .functor XNOR 1, L_0x27c8c20, L_0x27c9160, C4<0>, C4<0>;
v0x276ec00_0 .net *"_ivl_0", 0 0, L_0x276f6b0;  1 drivers
v0x276f000_0 .net *"_ivl_12", 0 0, L_0x27c88a0;  1 drivers
v0x276f3e0_0 .net *"_ivl_14", 0 0, L_0x27c8910;  1 drivers
v0x276f7c0_0 .net *"_ivl_16", 0 0, L_0x27c8a20;  1 drivers
v0x276fba0_0 .net *"_ivl_18", 0 0, L_0x27c8ae0;  1 drivers
v0x276ff80_0 .net *"_ivl_2", 0 0, L_0x276fa90;  1 drivers
v0x2770200_0 .net *"_ivl_20", 0 0, L_0x27c8bb0;  1 drivers
v0x27c27e0_0 .net *"_ivl_24", 0 0, L_0x27c8da0;  1 drivers
v0x27c28c0_0 .net *"_ivl_26", 0 0, L_0x27c8e10;  1 drivers
v0x27c29a0_0 .net *"_ivl_28", 0 0, L_0x27c8d30;  1 drivers
v0x27c2a80_0 .net *"_ivl_30", 0 0, L_0x27c8fa0;  1 drivers
v0x27c2b60_0 .net *"_ivl_32", 0 0, L_0x27c90a0;  1 drivers
v0x27c2c40_0 .net *"_ivl_36", 0 0, L_0x27c9310;  1 drivers
L_0x7efcead6d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27c2d00_0 .net *"_ivl_38", 0 0, L_0x7efcead6d018;  1 drivers
v0x27c2de0_0 .net *"_ivl_4", 0 0, L_0x276fe70;  1 drivers
v0x27c2ec0_0 .net *"_ivl_6", 0 0, L_0x27700f0;  1 drivers
v0x27c2fa0_0 .net *"_ivl_8", 0 0, L_0x2787450;  1 drivers
v0x27c3080_0 .net "a", 0 0, v0x27c4270_0;  alias, 1 drivers
v0x27c3140_0 .net "b", 0 0, v0x27c4310_0;  alias, 1 drivers
v0x27c3200_0 .net "c", 0 0, v0x27c43b0_0;  alias, 1 drivers
v0x27c32c0_0 .net "d", 0 0, v0x27c44f0_0;  alias, 1 drivers
v0x27c3380_0 .net "out_pos", 0 0, L_0x27c9420;  alias, 1 drivers
v0x27c3440_0 .net "out_sop", 0 0, L_0x279ea20;  alias, 1 drivers
v0x27c3500_0 .net "pos0", 0 0, L_0x27c8c20;  1 drivers
v0x27c35c0_0 .net "pos1", 0 0, L_0x27c9160;  1 drivers
L_0x27c9420 .functor MUXZ 1, L_0x7efcead6d018, L_0x27c8c20, L_0x27c9310, C4<>;
S_0x27c3740 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x277c9d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27c4270_0 .var "a", 0 0;
v0x27c4310_0 .var "b", 0 0;
v0x27c43b0_0 .var "c", 0 0;
v0x27c4450_0 .net "clk", 0 0, v0x27c7d10_0;  1 drivers
v0x27c44f0_0 .var "d", 0 0;
v0x27c45e0_0 .var/2u "fail", 0 0;
v0x27c4680_0 .var/2u "fail1", 0 0;
v0x27c4720_0 .net "tb_match", 0 0, L_0x27cc3e0;  alias, 1 drivers
v0x27c47c0_0 .var "wavedrom_enable", 0 0;
v0x27c4860_0 .var "wavedrom_title", 511 0;
E_0x277b1b0/0 .event negedge, v0x27c4450_0;
E_0x277b1b0/1 .event posedge, v0x27c4450_0;
E_0x277b1b0 .event/or E_0x277b1b0/0, E_0x277b1b0/1;
S_0x27c3a70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27c3740;
 .timescale -12 -12;
v0x27c3cb0_0 .var/2s "i", 31 0;
E_0x277b050 .event posedge, v0x27c4450_0;
S_0x27c3db0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27c3740;
 .timescale -12 -12;
v0x27c3fb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c4090 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27c3740;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c4a40 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x277c9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27c95d0 .functor NOT 1, v0x27c4310_0, C4<0>, C4<0>, C4<0>;
L_0x27c9770 .functor AND 1, v0x27c4270_0, L_0x27c95d0, C4<1>, C4<1>;
L_0x27c9850 .functor NOT 1, v0x27c43b0_0, C4<0>, C4<0>, C4<0>;
L_0x27c99d0 .functor AND 1, L_0x27c9770, L_0x27c9850, C4<1>, C4<1>;
L_0x27c9b10 .functor NOT 1, v0x27c44f0_0, C4<0>, C4<0>, C4<0>;
L_0x27c9c90 .functor AND 1, L_0x27c99d0, L_0x27c9b10, C4<1>, C4<1>;
L_0x27c9de0 .functor NOT 1, v0x27c4270_0, C4<0>, C4<0>, C4<0>;
L_0x27c9f60 .functor AND 1, L_0x27c9de0, v0x27c4310_0, C4<1>, C4<1>;
L_0x27ca070 .functor AND 1, L_0x27c9f60, v0x27c4310_0, C4<1>, C4<1>;
L_0x27ca130 .functor NOT 1, v0x27c44f0_0, C4<0>, C4<0>, C4<0>;
L_0x27ca200 .functor AND 1, L_0x27ca070, L_0x27ca130, C4<1>, C4<1>;
L_0x27ca2c0 .functor OR 1, L_0x27c9c90, L_0x27ca200, C4<0>, C4<0>;
L_0x27ca440 .functor NOT 1, v0x27c4270_0, C4<0>, C4<0>, C4<0>;
L_0x27ca4b0 .functor NOT 1, v0x27c4310_0, C4<0>, C4<0>, C4<0>;
L_0x27ca3d0 .functor AND 1, L_0x27ca440, L_0x27ca4b0, C4<1>, C4<1>;
L_0x27ca640 .functor AND 1, L_0x27ca3d0, v0x27c43b0_0, C4<1>, C4<1>;
L_0x27ca790 .functor AND 1, L_0x27ca640, v0x27c44f0_0, C4<1>, C4<1>;
L_0x27ca850 .functor OR 1, L_0x27ca2c0, L_0x27ca790, C4<0>, C4<0>;
L_0x27caa50 .functor NOT 1, v0x27c4270_0, C4<0>, C4<0>, C4<0>;
L_0x27caac0 .functor NOT 1, v0x27c4310_0, C4<0>, C4<0>, C4<0>;
L_0x27cabe0 .functor OR 1, L_0x27caa50, L_0x27caac0, C4<0>, C4<0>;
L_0x27cacf0 .functor OR 1, L_0x27cabe0, v0x27c43b0_0, C4<0>, C4<0>;
L_0x27cae70 .functor OR 1, L_0x27cacf0, v0x27c44f0_0, C4<0>, C4<0>;
L_0x27caf30 .functor NOT 1, v0x27c4310_0, C4<0>, C4<0>, C4<0>;
L_0x27cb070 .functor OR 1, v0x27c4270_0, L_0x27caf30, C4<0>, C4<0>;
L_0x27cb130 .functor NOT 1, v0x27c43b0_0, C4<0>, C4<0>, C4<0>;
L_0x27cb280 .functor OR 1, L_0x27cb070, L_0x27cb130, C4<0>, C4<0>;
L_0x27cb390 .functor NOT 1, v0x27c44f0_0, C4<0>, C4<0>, C4<0>;
L_0x27cb4f0 .functor OR 1, L_0x27cb280, L_0x27cb390, C4<0>, C4<0>;
L_0x27cb600 .functor AND 1, L_0x27cae70, L_0x27cb4f0, C4<1>, C4<1>;
L_0x27cb810 .functor OR 1, v0x27c4270_0, v0x27c4310_0, C4<0>, C4<0>;
L_0x27cb880 .functor NOT 1, v0x27c43b0_0, C4<0>, C4<0>, C4<0>;
L_0x27cba00 .functor OR 1, L_0x27cb810, L_0x27cb880, C4<0>, C4<0>;
L_0x27cbb10 .functor NOT 1, v0x27c44f0_0, C4<0>, C4<0>, C4<0>;
L_0x27cbca0 .functor OR 1, L_0x27cba00, L_0x27cbb10, C4<0>, C4<0>;
L_0x27cbdb0 .functor AND 1, L_0x27cb600, L_0x27cbca0, C4<1>, C4<1>;
v0x27c4c00_0 .net *"_ivl_0", 0 0, L_0x27c95d0;  1 drivers
v0x27c4ce0_0 .net *"_ivl_10", 0 0, L_0x27c9c90;  1 drivers
v0x27c4dc0_0 .net *"_ivl_12", 0 0, L_0x27c9de0;  1 drivers
v0x27c4eb0_0 .net *"_ivl_14", 0 0, L_0x27c9f60;  1 drivers
v0x27c4f90_0 .net *"_ivl_16", 0 0, L_0x27ca070;  1 drivers
v0x27c50c0_0 .net *"_ivl_18", 0 0, L_0x27ca130;  1 drivers
v0x27c51a0_0 .net *"_ivl_2", 0 0, L_0x27c9770;  1 drivers
v0x27c5280_0 .net *"_ivl_20", 0 0, L_0x27ca200;  1 drivers
v0x27c5360_0 .net *"_ivl_22", 0 0, L_0x27ca2c0;  1 drivers
v0x27c54d0_0 .net *"_ivl_24", 0 0, L_0x27ca440;  1 drivers
v0x27c55b0_0 .net *"_ivl_26", 0 0, L_0x27ca4b0;  1 drivers
v0x27c5690_0 .net *"_ivl_28", 0 0, L_0x27ca3d0;  1 drivers
v0x27c5770_0 .net *"_ivl_30", 0 0, L_0x27ca640;  1 drivers
v0x27c5850_0 .net *"_ivl_32", 0 0, L_0x27ca790;  1 drivers
v0x27c5930_0 .net *"_ivl_36", 0 0, L_0x27caa50;  1 drivers
v0x27c5a10_0 .net *"_ivl_38", 0 0, L_0x27caac0;  1 drivers
v0x27c5af0_0 .net *"_ivl_4", 0 0, L_0x27c9850;  1 drivers
v0x27c5ce0_0 .net *"_ivl_40", 0 0, L_0x27cabe0;  1 drivers
v0x27c5dc0_0 .net *"_ivl_42", 0 0, L_0x27cacf0;  1 drivers
v0x27c5ea0_0 .net *"_ivl_44", 0 0, L_0x27cae70;  1 drivers
v0x27c5f80_0 .net *"_ivl_46", 0 0, L_0x27caf30;  1 drivers
v0x27c6060_0 .net *"_ivl_48", 0 0, L_0x27cb070;  1 drivers
v0x27c6140_0 .net *"_ivl_50", 0 0, L_0x27cb130;  1 drivers
v0x27c6220_0 .net *"_ivl_52", 0 0, L_0x27cb280;  1 drivers
v0x27c6300_0 .net *"_ivl_54", 0 0, L_0x27cb390;  1 drivers
v0x27c63e0_0 .net *"_ivl_56", 0 0, L_0x27cb4f0;  1 drivers
v0x27c64c0_0 .net *"_ivl_58", 0 0, L_0x27cb600;  1 drivers
v0x27c65a0_0 .net *"_ivl_6", 0 0, L_0x27c99d0;  1 drivers
v0x27c6680_0 .net *"_ivl_60", 0 0, L_0x27cb810;  1 drivers
v0x27c6760_0 .net *"_ivl_62", 0 0, L_0x27cb880;  1 drivers
v0x27c6840_0 .net *"_ivl_64", 0 0, L_0x27cba00;  1 drivers
v0x27c6920_0 .net *"_ivl_66", 0 0, L_0x27cbb10;  1 drivers
v0x27c6a00_0 .net *"_ivl_68", 0 0, L_0x27cbca0;  1 drivers
v0x27c6cf0_0 .net *"_ivl_8", 0 0, L_0x27c9b10;  1 drivers
v0x27c6dd0_0 .net "a", 0 0, v0x27c4270_0;  alias, 1 drivers
v0x27c6e70_0 .net "b", 0 0, v0x27c4310_0;  alias, 1 drivers
v0x27c6f60_0 .net "c", 0 0, v0x27c43b0_0;  alias, 1 drivers
v0x27c7050_0 .net "d", 0 0, v0x27c44f0_0;  alias, 1 drivers
v0x27c7140_0 .net "out_pos", 0 0, L_0x27cbdb0;  alias, 1 drivers
v0x27c7200_0 .net "out_sop", 0 0, L_0x27ca850;  alias, 1 drivers
S_0x27c7380 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x277c9d0;
 .timescale -12 -12;
E_0x27649f0 .event anyedge, v0x27c8170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c8170_0;
    %nor/r;
    %assign/vec4 v0x27c8170_0, 0;
    %wait E_0x27649f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c3740;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c45e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c4680_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27c3740;
T_4 ;
    %wait E_0x277b1b0;
    %load/vec4 v0x27c4720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c45e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27c3740;
T_5 ;
    %wait E_0x277b050;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %wait E_0x277b050;
    %load/vec4 v0x27c45e0_0;
    %store/vec4 v0x27c4680_0, 0, 1;
    %fork t_1, S_0x27c3a70;
    %jmp t_0;
    .scope S_0x27c3a70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c3cb0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27c3cb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x277b050;
    %load/vec4 v0x27c3cb0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c3cb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27c3cb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27c3740;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x277b1b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27c44f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c43b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4310_0, 0;
    %assign/vec4 v0x27c4270_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27c45e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27c4680_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x277c9d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c7d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c8170_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x277c9d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c7d10_0;
    %inv;
    %store/vec4 v0x27c7d10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x277c9d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c4450_0, v0x27c82e0_0, v0x27c7b30_0, v0x27c7bd0_0, v0x27c7c70_0, v0x27c7db0_0, v0x27c8030_0, v0x27c7f90_0, v0x27c7ef0_0, v0x27c7e50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x277c9d0;
T_9 ;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x277c9d0;
T_10 ;
    %wait E_0x277b1b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c80d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c80d0_0, 4, 32;
    %load/vec4 v0x27c8210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c80d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c80d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c80d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27c8030_0;
    %load/vec4 v0x27c8030_0;
    %load/vec4 v0x27c7f90_0;
    %xor;
    %load/vec4 v0x27c8030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c80d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c80d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27c7ef0_0;
    %load/vec4 v0x27c7ef0_0;
    %load/vec4 v0x27c7e50_0;
    %xor;
    %load/vec4 v0x27c7ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c80d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27c80d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c80d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter0/response3/top_module.sv";
