#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Nov 27 14:31:50 2014
# Process ID: 7705
# Log file: /root/NetFPGA-SUME-2014.2/vivado.log
# Journal file: /root/NetFPGA-SUME-2014.2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/synth/input_arbiter.xpr
update_compile_order -fileset sim_1
ipx::infer_core {/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/synth}
close_project
#####################################
# Project Settings
#####################################
create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
make clean
pwd
cd /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/
#####################################
# Project Settings
#####################################
create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
set design input_arbiter 
set top input_arbiter
set device xc7vx690t-2-ffg1761
set proj_dir ./synth
#set repo_dir ./ip_repo
#set repo_dir ../../../lib/ip_repo
set repo_dir /root/NetFPGA-SUME-2014.2/lib/ip_repo
set ip_version v1_0_0
#set ip_output $::env(IP_FOLDER)/${design}/${design}_${ip_version}.zip
#set ip_output ../../../lib/hw/std/cores/${design}/${design}_${ip_version}.zip
set ip_output /root/NetFPGA-SUME-2014.2/lib/hw/std/cores/${design}/${design}_${ip_version}.zip
set lib_name NetFPGA
#####################################
# set IP paths
#####################################
 #set axi_lite_ipif_ip_path $::env(XILINX_IP_FOLDER)/axi_lite_ipif/source/
set axi_lite_ipif_ip_path ../../../lib/hw/xilinx/cores/axi_lite_ipif/source/
#set fallthrough_small_fifo_ip $::env(IP_FOLDER)/generic/fallthrough_small_fifo_v1_0_0.zip
#set fallthrough_small_fifo_ip ../../../lib/hw/std/cores/generic/fallthrough_small_fifo_v1_0_0.zip
set fallthrough_small_fifo_ip /root/NetFPGA-SUME-2014.2/lib/hw/std/cores/generic/fallthrough_small_fifo_v1_0_0.zip
#####################################
# Project Settings
#####################################
create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
#set_property source_mgmt_mode None [current_project] 
set_property source_mgmt_mode All [current_project]  
set_property top ${top} [current_fileset]
file mkdir ${repo_dir}
 set_property ip_repo_paths ${repo_dir} [current_fileset]
puts "Creating Input Arbiter IP"
# Project Constraints
#####################################
# Project Structure & IP Build
#####################################
#update_ip_catalog
#update_ip_catalog -add_ip ${axi_lite_ipif_ip} -repo_path ${repo_dir}
#create_ip -name axi_lite_ipif -vendor xilinx.com -library AXILite -module_name axi_lite_ipif_0
#create_ip_run [get_ips axi_lite_ipif_0]
#launch_run axi_lite_ipif_0_synth_1  
read_verilog "${axi_lite_ipif_ip_path}/address_decoder.v"
read_verilog "${axi_lite_ipif_ip_path}/axi_lite_ipif.v"
read_verilog "${axi_lite_ipif_ip_path}/counter_f.v"
read_verilog "${axi_lite_ipif_ip_path}/pselect_f.v"
read_verilog "${axi_lite_ipif_ip_path}/slave_attachment.v"
#read_verilog "./source/fallthrough_small_fifo_v2.v"
#read_verilog "./source/small_fifo_v3.v"
update_ip_catalog
#update_ip_catalog -add_ip ${fallthrough_small_fifo_ip} -repo_path ${repo_dir}
#create_ip -name fallthrough_small_fifo -vendor NetFPGA -library NetFPGA -module_name in_arb_fifo
#create_ip -name fallthrough_small_fifo -vendor NetFPGA -library NetFPGA -module_name fallthrough_small_fifo_ip
#set_property generate_synth_checkpoint false [get_files in_arb_fifo.xci]
#set_property generate_synth_checkpoint false [get_files fallthrough_small_fifo_ip.xci]
#set_property generate_synth_checkpoint true [get_files in_arb_fifo.xci]
#set_property is_enabled true [get_files  in_arb_fifo.xci]
#set_property is_enabled true [get_files  fallthrough_small_fifo_ip.xci]
#create_ip_run [get_files in_arb_fifo.xci]
#reset_target all [get_ips in_arb_fifo]
#reset_target all [get_ips fallthrough_small_fifo_ip]
#generate_target all [get_ips in_arb_fifo]
#generate_target all [get_ips fallthrough_small_fifo_ip]
read_verilog "./source/cpu_sync.v"
read_verilog "./source/small_async_fifo.v"
read_verilog "./source/arbiter_cpu_regs_defines.v"
read_verilog "./source/arbiter_cpu_regs.v"
read_verilog "./source/input_arbiter.v"
update_compile_order -fileset sources_1
#update_compile_order -fileset sim_1
ipx::package_project
set_property library ${lib_name} [ipx::current_core]
set_property vendor_display_name {NetFPGA} [ipx::current_core]
set_property company_url {www.netfpga.org} [ipx::current_core]
#set_property name {nf10_input_arbiter} [ipx::current_core]
set_property vendor {NetFPGA} [ipx::current_core]
set_property supported_families {{virtex7} {Production}} [ipx::current_core]
set_property taxonomy {{/NetFPGA/Data_Path}} [ipx::current_core]
set_property value {0x01} [ipx::get_user_parameter C_ARD_NUM_CE_ARRAY [ipx::current_core]]
#set_property value_bit_string_length {64} [ipx::get_user_parameter C_ARD_ADDR_RANGE_ARRAY [ipx::current_core]]
#set_property value {0x0000FFFF00000000} [ipx::get_user_parameter C_ARD_ADDR_RANGE_ARRAY [ipx::current_core]]
ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
update_compile_order -fileset sim_1
ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::infer_core {/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw}
ipx::edit_ip_in_project -upgrade true -name {edit_ip_project} -directory {/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter} {/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/component.xml}
update_compile_order -fileset sim_1
set_property component_subcores {{xilinx.com:ip:fifo_generator:12.0}} [ipx::get_file_group xilinx_verilogbehavioralsimulation [ipx::current_core]]
set_property component_subcores {{xilinx.com:ip:fifo_generator:12.0}} [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
set_property component_subcores {{xilinx.com:ip:fifo_generator:12.0} {NetFPGA:NetFPGA:fallthrough_small_fifo:1.0}} [ipx::get_file_group xilinx_verilogbehavioralsimulation [ipx::current_core]]
close_project
