digraph "0_linux_d1442d85cc30ea75f7d399474ca738e0bc96f715@pointer" {
"1000183" [label="(Call,ctxt->mode == X86EMUL_MODE_VM86)"];
"1000156" [label="(Call,ctxt->mode == X86EMUL_MODE_REAL)"];
"1000179" [label="(Call,seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86)"];
"1000237" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64)"];
"1000236" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000232" [label="(Call,seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))"];
"1000231" [label="(Call,(seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000227" [label="(Call,seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000226" [label="(Call,(seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector)"];
"1000518" [label="(Call,ctxt->mode == X86EMUL_MODE_PROT64)"];
"1000238" [label="(Call,ctxt->mode)"];
"1000227" [label="(Call,seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000160" [label="(Identifier,X86EMUL_MODE_REAL)"];
"1000253" [label="(Identifier,seg)"];
"1000156" [label="(Call,ctxt->mode == X86EMUL_MODE_REAL)"];
"1000519" [label="(Call,ctxt->mode)"];
"1000184" [label="(Call,ctxt->mode)"];
"1000518" [label="(Call,ctxt->mode == X86EMUL_MODE_PROT64)"];
"1000525" [label="(Identifier,ret)"];
"1000233" [label="(Call,seg == VCPU_SREG_SS)"];
"1000180" [label="(Call,seg <= VCPU_SREG_GS)"];
"1000241" [label="(Identifier,X86EMUL_MODE_PROT64)"];
"1000232" [label="(Call,seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))"];
"1000178" [label="(ControlStructure,if (seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86))"];
"1000243" [label="(Identifier,rpl)"];
"1000231" [label="(Call,(seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000157" [label="(Call,ctxt->mode)"];
"1000228" [label="(Call,seg == VCPU_SREG_CS)"];
"1000242" [label="(Call,rpl != cpl)"];
"1000163" [label="(Identifier,ctxt)"];
"1000245" [label="(Call,seg == VCPU_SREG_TR)"];
"1000136" [label="(Call,null_selector = !(selector & ~0x3))"];
"1000249" [label="(ControlStructure,goto exception;)"];
"1000191" [label="(Identifier,seg_desc)"];
"1000221" [label="(Identifier,rpl)"];
"1000522" [label="(Identifier,X86EMUL_MODE_PROT64)"];
"1000187" [label="(Identifier,X86EMUL_MODE_VM86)"];
"1000562" [label="(MethodReturn,static int)"];
"1000155" [label="(ControlStructure,if (ctxt->mode == X86EMUL_MODE_REAL))"];
"1000183" [label="(Call,ctxt->mode == X86EMUL_MODE_VM86)"];
"1000179" [label="(Call,seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86)"];
"1000517" [label="(ControlStructure,if (ctxt->mode == X86EMUL_MODE_PROT64))"];
"1000237" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64)"];
"1000226" [label="(Call,(seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector)"];
"1000225" [label="(ControlStructure,if ((seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector))"];
"1000545" [label="(JumpTarget,load:)"];
"1000246" [label="(Identifier,seg)"];
"1000236" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000181" [label="(Identifier,seg)"];
"1000248" [label="(Identifier,null_selector)"];
"1000183" -> "1000179"  [label="AST: "];
"1000183" -> "1000187"  [label="CFG: "];
"1000184" -> "1000183"  [label="AST: "];
"1000187" -> "1000183"  [label="AST: "];
"1000179" -> "1000183"  [label="CFG: "];
"1000183" -> "1000562"  [label="DDG: X86EMUL_MODE_VM86"];
"1000183" -> "1000562"  [label="DDG: ctxt->mode"];
"1000183" -> "1000179"  [label="DDG: ctxt->mode"];
"1000183" -> "1000179"  [label="DDG: X86EMUL_MODE_VM86"];
"1000156" -> "1000183"  [label="DDG: ctxt->mode"];
"1000183" -> "1000237"  [label="DDG: ctxt->mode"];
"1000183" -> "1000518"  [label="DDG: ctxt->mode"];
"1000156" -> "1000155"  [label="AST: "];
"1000156" -> "1000160"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000160" -> "1000156"  [label="AST: "];
"1000163" -> "1000156"  [label="CFG: "];
"1000181" -> "1000156"  [label="CFG: "];
"1000156" -> "1000562"  [label="DDG: ctxt->mode"];
"1000156" -> "1000562"  [label="DDG: X86EMUL_MODE_REAL"];
"1000156" -> "1000562"  [label="DDG: ctxt->mode == X86EMUL_MODE_REAL"];
"1000156" -> "1000237"  [label="DDG: ctxt->mode"];
"1000156" -> "1000518"  [label="DDG: ctxt->mode"];
"1000179" -> "1000178"  [label="AST: "];
"1000179" -> "1000180"  [label="CFG: "];
"1000180" -> "1000179"  [label="AST: "];
"1000191" -> "1000179"  [label="CFG: "];
"1000221" -> "1000179"  [label="CFG: "];
"1000179" -> "1000562"  [label="DDG: seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86"];
"1000179" -> "1000562"  [label="DDG: seg <= VCPU_SREG_GS"];
"1000179" -> "1000562"  [label="DDG: ctxt->mode == X86EMUL_MODE_VM86"];
"1000180" -> "1000179"  [label="DDG: seg"];
"1000180" -> "1000179"  [label="DDG: VCPU_SREG_GS"];
"1000237" -> "1000236"  [label="AST: "];
"1000237" -> "1000241"  [label="CFG: "];
"1000238" -> "1000237"  [label="AST: "];
"1000241" -> "1000237"  [label="AST: "];
"1000243" -> "1000237"  [label="CFG: "];
"1000236" -> "1000237"  [label="CFG: "];
"1000237" -> "1000562"  [label="DDG: ctxt->mode"];
"1000237" -> "1000562"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000237" -> "1000236"  [label="DDG: ctxt->mode"];
"1000237" -> "1000236"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000237" -> "1000518"  [label="DDG: ctxt->mode"];
"1000237" -> "1000518"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000236" -> "1000232"  [label="AST: "];
"1000236" -> "1000242"  [label="CFG: "];
"1000242" -> "1000236"  [label="AST: "];
"1000232" -> "1000236"  [label="CFG: "];
"1000236" -> "1000562"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64"];
"1000236" -> "1000562"  [label="DDG: rpl != cpl"];
"1000236" -> "1000232"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64"];
"1000236" -> "1000232"  [label="DDG: rpl != cpl"];
"1000242" -> "1000236"  [label="DDG: rpl"];
"1000242" -> "1000236"  [label="DDG: cpl"];
"1000232" -> "1000231"  [label="AST: "];
"1000232" -> "1000233"  [label="CFG: "];
"1000233" -> "1000232"  [label="AST: "];
"1000246" -> "1000232"  [label="CFG: "];
"1000231" -> "1000232"  [label="CFG: "];
"1000232" -> "1000562"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl"];
"1000232" -> "1000562"  [label="DDG: seg == VCPU_SREG_SS"];
"1000232" -> "1000231"  [label="DDG: seg == VCPU_SREG_SS"];
"1000232" -> "1000231"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl"];
"1000233" -> "1000232"  [label="DDG: seg"];
"1000233" -> "1000232"  [label="DDG: VCPU_SREG_SS"];
"1000231" -> "1000227"  [label="AST: "];
"1000231" -> "1000245"  [label="CFG: "];
"1000245" -> "1000231"  [label="AST: "];
"1000227" -> "1000231"  [label="CFG: "];
"1000231" -> "1000562"  [label="DDG: seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000231" -> "1000562"  [label="DDG: seg == VCPU_SREG_TR"];
"1000231" -> "1000227"  [label="DDG: seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000231" -> "1000227"  [label="DDG: seg == VCPU_SREG_TR"];
"1000245" -> "1000231"  [label="DDG: seg"];
"1000245" -> "1000231"  [label="DDG: VCPU_SREG_TR"];
"1000227" -> "1000226"  [label="AST: "];
"1000227" -> "1000228"  [label="CFG: "];
"1000228" -> "1000227"  [label="AST: "];
"1000248" -> "1000227"  [label="CFG: "];
"1000226" -> "1000227"  [label="CFG: "];
"1000227" -> "1000562"  [label="DDG: seg == VCPU_SREG_CS"];
"1000227" -> "1000562"  [label="DDG: (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000227" -> "1000226"  [label="DDG: seg == VCPU_SREG_CS"];
"1000227" -> "1000226"  [label="DDG: (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000228" -> "1000227"  [label="DDG: seg"];
"1000228" -> "1000227"  [label="DDG: VCPU_SREG_CS"];
"1000226" -> "1000225"  [label="AST: "];
"1000226" -> "1000248"  [label="CFG: "];
"1000248" -> "1000226"  [label="AST: "];
"1000249" -> "1000226"  [label="CFG: "];
"1000253" -> "1000226"  [label="CFG: "];
"1000226" -> "1000562"  [label="DDG: null_selector"];
"1000226" -> "1000562"  [label="DDG: seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000226" -> "1000562"  [label="DDG: (seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector"];
"1000136" -> "1000226"  [label="DDG: null_selector"];
"1000518" -> "1000517"  [label="AST: "];
"1000518" -> "1000522"  [label="CFG: "];
"1000519" -> "1000518"  [label="AST: "];
"1000522" -> "1000518"  [label="AST: "];
"1000525" -> "1000518"  [label="CFG: "];
"1000545" -> "1000518"  [label="CFG: "];
"1000518" -> "1000562"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000518" -> "1000562"  [label="DDG: ctxt->mode"];
"1000518" -> "1000562"  [label="DDG: ctxt->mode == X86EMUL_MODE_PROT64"];
}
