Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue Feb 11 18:25:45 2020
| Host         : Win7VM running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file Z:/cordic-vectoring/vivado/timing_report_impl.txt
| Design       : cordic
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

rst
x_in[0]
x_in[10]
x_in[11]
x_in[12]
x_in[13]
x_in[14]
x_in[15]
x_in[1]
x_in[2]
x_in[3]
x_in[4]
x_in[5]
x_in[6]
x_in[7]
x_in[8]
x_in[9]
y_in[0]
y_in[10]
y_in[11]
y_in[12]
y_in[13]
y_in[14]
y_in[15]
y_in[1]
y_in[2]
y_in[3]
y_in[4]
y_in[5]
y_in[6]
y_in[7]
y_in[8]
y_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

phase[0]
phase[10]
phase[11]
phase[12]
phase[13]
phase[14]
phase[15]
phase[16]
phase[17]
phase[18]
phase[19]
phase[1]
phase[2]
phase[3]
phase[4]
phase[5]
phase[6]
phase[7]
phase[8]
phase[9]
radius[0]
radius[10]
radius[11]
radius[12]
radius[13]
radius[14]
radius[15]
radius[16]
radius[17]
radius[18]
radius[19]
radius[1]
radius[2]
radius[3]
radius[4]
radius[5]
radius[6]
radius[7]
radius[8]
radius[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.506        0.000                      0                  840        0.197        0.000                      0                  840        3.500        0.000                       0                   873  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CORDIC_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CORDIC_clk          3.506        0.000                      0                  840        0.197        0.000                      0                  840        3.500        0.000                       0                   873  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CORDIC_clk                  
(none)                      CORDIC_clk    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CORDIC_clk
  To Clock:  CORDIC_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 GEN[6].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.657ns (37.838%)  route 2.722ns (62.162%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.741     4.964    GEN[6].STAGE/CLK
    SLICE_X36Y31         FDRE                                         r  GEN[6].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  GEN[6].STAGE/y_out_reg[19]/Q
                         net (fo=52, routed)          2.713     8.133    GEN[6].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out[4]_i_2__5/I1
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.257 r  GEN[6].STAGE/phase_out[4]_i_2__5/O
                         net (fo=1, routed)           0.000     8.257    GEN[6].STAGE/phase_out[4]_i_2__5_n_0
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/S[3]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.658 r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.658    GEN[6].STAGE/phase_out_reg[4]_i_1__4_n_0
    SLICE_X33Y23                                                      r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.772 r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.772    GEN[6].STAGE/phase_out_reg[8]_i_1__4_n_0
    SLICE_X33Y24                                                      r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     8.895    GEN[6].STAGE/phase_out_reg[12]_i_1__3_n_0
    SLICE_X33Y25                                                      r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.009 r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.009    GEN[6].STAGE/phase_out_reg[16]_i_1__3_n_0
    SLICE_X33Y26                                                      r  GEN[6].STAGE/phase_out_reg[19]_i_1__6/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.343 r  GEN[6].STAGE/phase_out_reg[19]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     9.343    GEN[7].STAGE/phase_out_reg[19]_0[18]
    SLICE_X33Y26         FDRE                                         r  GEN[7].STAGE/phase_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.485    12.368    GEN[7].STAGE/CLK
    SLICE_X33Y26         FDRE                                         r  GEN[7].STAGE/phase_out_reg[18]/C
                         clock pessimism              0.455    12.823    
                         clock uncertainty           -0.035    12.788    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.062    12.850    GEN[7].STAGE/phase_out_reg[18]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 GEN[6].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.562ns (36.459%)  route 2.722ns (63.541%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.741     4.964    GEN[6].STAGE/CLK
    SLICE_X36Y31         FDRE                                         r  GEN[6].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  GEN[6].STAGE/y_out_reg[19]/Q
                         net (fo=52, routed)          2.713     8.133    GEN[6].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out[4]_i_2__5/I1
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.257 r  GEN[6].STAGE/phase_out[4]_i_2__5/O
                         net (fo=1, routed)           0.000     8.257    GEN[6].STAGE/phase_out[4]_i_2__5_n_0
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/S[3]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.658 r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.658    GEN[6].STAGE/phase_out_reg[4]_i_1__4_n_0
    SLICE_X33Y23                                                      r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.772 r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.772    GEN[6].STAGE/phase_out_reg[8]_i_1__4_n_0
    SLICE_X33Y24                                                      r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     8.895    GEN[6].STAGE/phase_out_reg[12]_i_1__3_n_0
    SLICE_X33Y25                                                      r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.009 r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.009    GEN[6].STAGE/phase_out_reg[16]_i_1__3_n_0
    SLICE_X33Y26                                                      r  GEN[6].STAGE/phase_out_reg[19]_i_1__6/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.248 r  GEN[6].STAGE/phase_out_reg[19]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     9.248    GEN[7].STAGE/phase_out_reg[19]_0[19]
    SLICE_X33Y26         FDRE                                         r  GEN[7].STAGE/phase_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.485    12.368    GEN[7].STAGE/CLK
    SLICE_X33Y26         FDRE                                         r  GEN[7].STAGE/phase_out_reg[19]/C
                         clock pessimism              0.455    12.823    
                         clock uncertainty           -0.035    12.788    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.062    12.850    GEN[7].STAGE/phase_out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 GEN[6].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.546ns (36.221%)  route 2.722ns (63.779%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.741     4.964    GEN[6].STAGE/CLK
    SLICE_X36Y31         FDRE                                         r  GEN[6].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  GEN[6].STAGE/y_out_reg[19]/Q
                         net (fo=52, routed)          2.713     8.133    GEN[6].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out[4]_i_2__5/I1
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.257 r  GEN[6].STAGE/phase_out[4]_i_2__5/O
                         net (fo=1, routed)           0.000     8.257    GEN[6].STAGE/phase_out[4]_i_2__5_n_0
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/S[3]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.658 r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.658    GEN[6].STAGE/phase_out_reg[4]_i_1__4_n_0
    SLICE_X33Y23                                                      r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.772 r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.772    GEN[6].STAGE/phase_out_reg[8]_i_1__4_n_0
    SLICE_X33Y24                                                      r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     8.895    GEN[6].STAGE/phase_out_reg[12]_i_1__3_n_0
    SLICE_X33Y25                                                      r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.009 r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.009    GEN[6].STAGE/phase_out_reg[16]_i_1__3_n_0
    SLICE_X33Y26                                                      r  GEN[6].STAGE/phase_out_reg[19]_i_1__6/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.232 r  GEN[6].STAGE/phase_out_reg[19]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     9.232    GEN[7].STAGE/phase_out_reg[19]_0[17]
    SLICE_X33Y26         FDRE                                         r  GEN[7].STAGE/phase_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.485    12.368    GEN[7].STAGE/CLK
    SLICE_X33Y26         FDRE                                         r  GEN[7].STAGE/phase_out_reg[17]/C
                         clock pessimism              0.455    12.823    
                         clock uncertainty           -0.035    12.788    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.062    12.850    GEN[7].STAGE/phase_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 GEN[6].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.543ns (36.176%)  route 2.722ns (63.824%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 12.366 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.741     4.964    GEN[6].STAGE/CLK
    SLICE_X36Y31         FDRE                                         r  GEN[6].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  GEN[6].STAGE/y_out_reg[19]/Q
                         net (fo=52, routed)          2.713     8.133    GEN[6].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out[4]_i_2__5/I1
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.257 r  GEN[6].STAGE/phase_out[4]_i_2__5/O
                         net (fo=1, routed)           0.000     8.257    GEN[6].STAGE/phase_out[4]_i_2__5_n_0
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/S[3]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.658 r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.658    GEN[6].STAGE/phase_out_reg[4]_i_1__4_n_0
    SLICE_X33Y23                                                      r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.772 r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.772    GEN[6].STAGE/phase_out_reg[8]_i_1__4_n_0
    SLICE_X33Y24                                                      r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     8.895    GEN[6].STAGE/phase_out_reg[12]_i_1__3_n_0
    SLICE_X33Y25                                                      r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.229 r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     9.229    GEN[7].STAGE/phase_out_reg[19]_0[14]
    SLICE_X33Y25         FDRE                                         r  GEN[7].STAGE/phase_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.483    12.366    GEN[7].STAGE/CLK
    SLICE_X33Y25         FDRE                                         r  GEN[7].STAGE/phase_out_reg[14]/C
                         clock pessimism              0.455    12.821    
                         clock uncertainty           -0.035    12.786    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.062    12.848    GEN[7].STAGE/phase_out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 GEN[6].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.522ns (35.860%)  route 2.722ns (64.140%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 12.366 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.741     4.964    GEN[6].STAGE/CLK
    SLICE_X36Y31         FDRE                                         r  GEN[6].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  GEN[6].STAGE/y_out_reg[19]/Q
                         net (fo=52, routed)          2.713     8.133    GEN[6].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out[4]_i_2__5/I1
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.257 r  GEN[6].STAGE/phase_out[4]_i_2__5/O
                         net (fo=1, routed)           0.000     8.257    GEN[6].STAGE/phase_out[4]_i_2__5_n_0
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/S[3]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.658 r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.658    GEN[6].STAGE/phase_out_reg[4]_i_1__4_n_0
    SLICE_X33Y23                                                      r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.772 r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.772    GEN[6].STAGE/phase_out_reg[8]_i_1__4_n_0
    SLICE_X33Y24                                                      r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     8.895    GEN[6].STAGE/phase_out_reg[12]_i_1__3_n_0
    SLICE_X33Y25                                                      r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.208 r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     9.208    GEN[7].STAGE/phase_out_reg[19]_0[16]
    SLICE_X33Y25         FDRE                                         r  GEN[7].STAGE/phase_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.483    12.366    GEN[7].STAGE/CLK
    SLICE_X33Y25         FDRE                                         r  GEN[7].STAGE/phase_out_reg[16]/C
                         clock pessimism              0.455    12.821    
                         clock uncertainty           -0.035    12.786    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.062    12.848    GEN[7].STAGE/phase_out_reg[16]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 PRE_ROT/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STAGE_0/y_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.775ns (41.022%)  route 2.552ns (58.978%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.743     4.966    PRE_ROT/CLK
    SLICE_X43Y31         FDRE                                         r  PRE_ROT/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  PRE_ROT/x_out_reg[4]/Q
                         net (fo=5, routed)           1.219     6.641    PRE_ROT/Q[4]
    SLICE_X40Y26                                                      r  PRE_ROT/y_out0_carry__0_i_4/I1
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.765 r  PRE_ROT/y_out0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.765    STAGE_0/y_out_reg[7]_0[0]
    SLICE_X40Y26                                                      r  STAGE_0/y_out0_carry__0/S[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.297 r  STAGE_0/y_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    STAGE_0/y_out0_carry__0_n_0
    SLICE_X40Y27                                                      r  STAGE_0/y_out0_carry__1/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.631 r  STAGE_0/y_out0_carry__1/O[1]
                         net (fo=1, routed)           1.333     8.964    STAGE_0/y_out0[9]
    SLICE_X43Y24                                                      r  STAGE_0/y_out[9]_i_1/I1
    SLICE_X43Y24         LUT3 (Prop_lut3_I1_O)        0.329     9.293 r  STAGE_0/y_out[9]_i_1/O
                         net (fo=1, routed)           0.000     9.293    STAGE_0/y_out[9]_i_1_n_0
    SLICE_X43Y24         FDRE                                         r  STAGE_0/y_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.559    12.442    STAGE_0/CLK
    SLICE_X43Y24         FDRE                                         r  STAGE_0/y_out_reg[9]/C
                         clock pessimism              0.455    12.897    
                         clock uncertainty           -0.035    12.862    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.075    12.937    STAGE_0/y_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 PRE_ROT/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STAGE_0/y_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.891ns (44.108%)  route 2.396ns (55.892%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.743     4.966    PRE_ROT/CLK
    SLICE_X43Y31         FDRE                                         r  PRE_ROT/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  PRE_ROT/x_out_reg[4]/Q
                         net (fo=5, routed)           1.219     6.641    PRE_ROT/Q[4]
    SLICE_X40Y26                                                      r  PRE_ROT/y_out0_carry__0_i_4/I1
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.765 r  PRE_ROT/y_out0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.765    STAGE_0/y_out_reg[7]_0[0]
    SLICE_X40Y26                                                      r  STAGE_0/y_out0_carry__0/S[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.297 r  STAGE_0/y_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    STAGE_0/y_out0_carry__0_n_0
    SLICE_X40Y27                                                      r  STAGE_0/y_out0_carry__1/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  STAGE_0/y_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.411    STAGE_0/y_out0_carry__1_n_0
    SLICE_X40Y28                                                      r  STAGE_0/y_out0_carry__2/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 r  STAGE_0/y_out0_carry__2/O[1]
                         net (fo=1, routed)           1.177     8.922    STAGE_0/y_out0[13]
    SLICE_X43Y23                                                      r  STAGE_0/y_out[13]_i_1/I1
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.331     9.253 r  STAGE_0/y_out[13]_i_1/O
                         net (fo=1, routed)           0.000     9.253    STAGE_0/y_out[13]_i_1_n_0
    SLICE_X43Y23         FDRE                                         r  STAGE_0/y_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.561    12.444    STAGE_0/CLK
    SLICE_X43Y23         FDRE                                         r  STAGE_0/y_out_reg[13]/C
                         clock pessimism              0.455    12.899    
                         clock uncertainty           -0.035    12.864    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.075    12.939    STAGE_0/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 GEN[6].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.448ns (34.722%)  route 2.722ns (65.278%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 12.366 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.741     4.964    GEN[6].STAGE/CLK
    SLICE_X36Y31         FDRE                                         r  GEN[6].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  GEN[6].STAGE/y_out_reg[19]/Q
                         net (fo=52, routed)          2.713     8.133    GEN[6].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out[4]_i_2__5/I1
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.257 r  GEN[6].STAGE/phase_out[4]_i_2__5/O
                         net (fo=1, routed)           0.000     8.257    GEN[6].STAGE/phase_out[4]_i_2__5_n_0
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/S[3]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.658 r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.658    GEN[6].STAGE/phase_out_reg[4]_i_1__4_n_0
    SLICE_X33Y23                                                      r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.772 r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.772    GEN[6].STAGE/phase_out_reg[8]_i_1__4_n_0
    SLICE_X33Y24                                                      r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     8.895    GEN[6].STAGE/phase_out_reg[12]_i_1__3_n_0
    SLICE_X33Y25                                                      r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.134 r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     9.134    GEN[7].STAGE/phase_out_reg[19]_0[15]
    SLICE_X33Y25         FDRE                                         r  GEN[7].STAGE/phase_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.483    12.366    GEN[7].STAGE/CLK
    SLICE_X33Y25         FDRE                                         r  GEN[7].STAGE/phase_out_reg[15]/C
                         clock pessimism              0.455    12.821    
                         clock uncertainty           -0.035    12.786    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.062    12.848    GEN[7].STAGE/phase_out_reg[15]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 PRE_ROT/x_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STAGE_0/x_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.589ns (37.771%)  route 2.618ns (62.229%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.746     4.969    PRE_ROT/CLK
    SLICE_X43Y33         FDRE                                         r  PRE_ROT/x_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     5.425 r  PRE_ROT/x_out_reg[10]/Q
                         net (fo=5, routed)           1.671     7.096    PRE_ROT/Q[10]
    SLICE_X42Y25                                                      r  PRE_ROT/x_out0_carry__1_i_2/I0
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.220 r  PRE_ROT/x_out0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.220    STAGE_0/x_out_reg[11]_0[2]
    SLICE_X42Y25                                                      r  STAGE_0/x_out0_carry__1/S[2]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.600 r  STAGE_0/x_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.600    STAGE_0/x_out0_carry__1_n_0
    SLICE_X42Y26                                                      r  STAGE_0/x_out0_carry__2/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.923 r  STAGE_0/x_out0_carry__2/O[1]
                         net (fo=2, routed)           0.947     8.870    STAGE_0/y_out00_in[13]
    SLICE_X43Y23                                                      r  STAGE_0/x_out[13]_i_1/I1
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.306     9.176 r  STAGE_0/x_out[13]_i_1/O
                         net (fo=1, routed)           0.000     9.176    STAGE_0/x_out[13]_i_1_n_0
    SLICE_X43Y23         FDRE                                         r  STAGE_0/x_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.561    12.444    STAGE_0/CLK
    SLICE_X43Y23         FDRE                                         r  STAGE_0/x_out_reg[13]/C
                         clock pessimism              0.455    12.899    
                         clock uncertainty           -0.035    12.864    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.031    12.895    STAGE_0/x_out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 GEN[6].STAGE/y_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.432ns (34.471%)  route 2.722ns (65.529%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 12.366 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.741     4.964    GEN[6].STAGE/CLK
    SLICE_X36Y31         FDRE                                         r  GEN[6].STAGE/y_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  GEN[6].STAGE/y_out_reg[19]/Q
                         net (fo=52, routed)          2.713     8.133    GEN[6].STAGE/y_out_reg_n_0_[19]
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out[4]_i_2__5/I1
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.257 r  GEN[6].STAGE/phase_out[4]_i_2__5/O
                         net (fo=1, routed)           0.000     8.257    GEN[6].STAGE/phase_out[4]_i_2__5_n_0
    SLICE_X33Y22                                                      r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/S[3]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.658 r  GEN[6].STAGE/phase_out_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.658    GEN[6].STAGE/phase_out_reg[4]_i_1__4_n_0
    SLICE_X33Y23                                                      r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.772 r  GEN[6].STAGE/phase_out_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.772    GEN[6].STAGE/phase_out_reg[8]_i_1__4_n_0
    SLICE_X33Y24                                                      r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  GEN[6].STAGE/phase_out_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009     8.895    GEN[6].STAGE/phase_out_reg[12]_i_1__3_n_0
    SLICE_X33Y25                                                      r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.118 r  GEN[6].STAGE/phase_out_reg[16]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     9.118    GEN[7].STAGE/phase_out_reg[19]_0[13]
    SLICE_X33Y25         FDRE                                         r  GEN[7].STAGE/phase_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.483    12.366    GEN[7].STAGE/CLK
    SLICE_X33Y25         FDRE                                         r  GEN[7].STAGE/phase_out_reg[13]/C
                         clock pessimism              0.455    12.821    
                         clock uncertainty           -0.035    12.786    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)        0.062    12.848    GEN[7].STAGE/phase_out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  3.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GEN[12].STAGE/x_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE/x_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.250ns (72.010%)  route 0.097ns (27.990%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.561     1.488    GEN[12].STAGE/CLK
    SLICE_X29Y38         FDRE                                         r  GEN[12].STAGE/x_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  GEN[12].STAGE/x_out_reg[19]/Q
                         net (fo=1, routed)           0.097     1.726    GEN[12].STAGE/x_out_reg_n_0_[19]
    SLICE_X30Y38                                                      r  GEN[12].STAGE/x_out_reg[19]_i_1__11/S[3]
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.835 r  GEN[12].STAGE/x_out_reg[19]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     1.835    GEN[13].STAGE/D[19]
    SLICE_X30Y38         FDRE                                         r  GEN[13].STAGE/x_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.829     2.005    GEN[13].STAGE/CLK
    SLICE_X30Y38         FDRE                                         r  GEN[13].STAGE/x_out_reg[19]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.134     1.638    GEN[13].STAGE/x_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GEN[12].STAGE/x_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE/x_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.250ns (70.216%)  route 0.106ns (29.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.560     1.487    GEN[12].STAGE/CLK
    SLICE_X29Y37         FDRE                                         r  GEN[12].STAGE/x_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  GEN[12].STAGE/x_out_reg[15]/Q
                         net (fo=2, routed)           0.106     1.734    GEN[12].STAGE/x_out_reg_n_0_[15]
    SLICE_X30Y37                                                      r  GEN[12].STAGE/x_out_reg[15]_i_1__11/S[3]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.843 r  GEN[12].STAGE/x_out_reg[15]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     1.843    GEN[13].STAGE/D[15]
    SLICE_X30Y37         FDRE                                         r  GEN[13].STAGE/x_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.827     2.003    GEN[13].STAGE/CLK
    SLICE_X30Y37         FDRE                                         r  GEN[13].STAGE/x_out_reg[15]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.134     1.636    GEN[13].STAGE/x_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GEN[12].STAGE/x_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE/x_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.250ns (70.216%)  route 0.106ns (29.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.559     1.486    GEN[12].STAGE/CLK
    SLICE_X29Y36         FDRE                                         r  GEN[12].STAGE/x_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  GEN[12].STAGE/x_out_reg[11]/Q
                         net (fo=2, routed)           0.106     1.733    GEN[12].STAGE/x_out_reg_n_0_[11]
    SLICE_X30Y36                                                      r  GEN[12].STAGE/x_out_reg[11]_i_1__11/S[3]
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.842 r  GEN[12].STAGE/x_out_reg[11]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     1.842    GEN[13].STAGE/D[11]
    SLICE_X30Y36         FDRE                                         r  GEN[13].STAGE/x_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.826     2.002    GEN[13].STAGE/CLK
    SLICE_X30Y36         FDRE                                         r  GEN[13].STAGE/x_out_reg[11]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.134     1.635    GEN[13].STAGE/x_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 GEN[9].STAGE/phase_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[10].STAGE/phase_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.938%)  route 0.103ns (29.062%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.553     1.480    GEN[9].STAGE/CLK
    SLICE_X31Y27         FDRE                                         r  GEN[9].STAGE/phase_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  GEN[9].STAGE/phase_out_reg[17]/Q
                         net (fo=2, routed)           0.103     1.724    GEN[9].STAGE/phase_out_reg_n_0_[17]
    SLICE_X30Y27                                                      r  GEN[9].STAGE/phase_out[19]_i_4__6/I0
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.769 r  GEN[9].STAGE/phase_out[19]_i_4__6/O
                         net (fo=1, routed)           0.000     1.769    GEN[9].STAGE/phase_out[19]_i_4__6_n_0
    SLICE_X30Y27                                                      r  GEN[9].STAGE/phase_out_reg[19]_i_1__9/S[1]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.835 r  GEN[9].STAGE/phase_out_reg[19]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     1.835    GEN[10].STAGE/O24[17]
    SLICE_X30Y27         FDRE                                         r  GEN[10].STAGE/phase_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.818     1.994    GEN[10].STAGE/CLK
    SLICE_X30Y27         FDRE                                         r  GEN[10].STAGE/phase_out_reg[17]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.134     1.627    GEN[10].STAGE/phase_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 GEN[9].STAGE/phase_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[10].STAGE/phase_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.938%)  route 0.103ns (29.062%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.550     1.477    GEN[9].STAGE/CLK
    SLICE_X31Y24         FDRE                                         r  GEN[9].STAGE/phase_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  GEN[9].STAGE/phase_out_reg[5]/Q
                         net (fo=2, routed)           0.103     1.721    GEN[9].STAGE/phase_out_reg_n_0_[5]
    SLICE_X30Y24                                                      r  GEN[9].STAGE/phase_out[7]_i_4/I0
    SLICE_X30Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.766 r  GEN[9].STAGE/phase_out[7]_i_4/O
                         net (fo=1, routed)           0.000     1.766    GEN[9].STAGE/phase_out[7]_i_4_n_0
    SLICE_X30Y24                                                      r  GEN[9].STAGE/phase_out_reg[7]_i_1__0/S[1]
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.832 r  GEN[9].STAGE/phase_out_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.832    GEN[10].STAGE/O24[5]
    SLICE_X30Y24         FDRE                                         r  GEN[10].STAGE/phase_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.815     1.991    GEN[10].STAGE/CLK
    SLICE_X30Y24         FDRE                                         r  GEN[10].STAGE/phase_out_reg[5]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.134     1.624    GEN[10].STAGE/phase_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 GEN[9].STAGE/phase_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[10].STAGE/phase_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.938%)  route 0.103ns (29.062%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.550     1.477    GEN[9].STAGE/CLK
    SLICE_X31Y25         FDRE                                         r  GEN[9].STAGE/phase_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  GEN[9].STAGE/phase_out_reg[9]/Q
                         net (fo=2, routed)           0.103     1.721    GEN[9].STAGE/phase_out_reg_n_0_[9]
    SLICE_X30Y25                                                      r  GEN[9].STAGE/phase_out[11]_i_4__0/I0
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.766 r  GEN[9].STAGE/phase_out[11]_i_4__0/O
                         net (fo=1, routed)           0.000     1.766    GEN[9].STAGE/phase_out[11]_i_4__0_n_0
    SLICE_X30Y25                                                      r  GEN[9].STAGE/phase_out_reg[11]_i_1__0/S[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.832 r  GEN[9].STAGE/phase_out_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.832    GEN[10].STAGE/O24[9]
    SLICE_X30Y25         FDRE                                         r  GEN[10].STAGE/phase_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.815     1.991    GEN[10].STAGE/CLK
    SLICE_X30Y25         FDRE                                         r  GEN[10].STAGE/phase_out_reg[9]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.134     1.624    GEN[10].STAGE/phase_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 GEN[9].STAGE/phase_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[10].STAGE/phase_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.938%)  route 0.103ns (29.062%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.551     1.478    GEN[9].STAGE/CLK
    SLICE_X31Y26         FDRE                                         r  GEN[9].STAGE/phase_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  GEN[9].STAGE/phase_out_reg[13]/Q
                         net (fo=2, routed)           0.103     1.722    GEN[9].STAGE/phase_out_reg_n_0_[13]
    SLICE_X30Y26                                                      r  GEN[9].STAGE/phase_out[15]_i_4__0/I0
    SLICE_X30Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  GEN[9].STAGE/phase_out[15]_i_4__0/O
                         net (fo=1, routed)           0.000     1.767    GEN[9].STAGE/phase_out[15]_i_4__0_n_0
    SLICE_X30Y26                                                      r  GEN[9].STAGE/phase_out_reg[15]_i_1__1/S[1]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.833 r  GEN[9].STAGE/phase_out_reg[15]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.833    GEN[10].STAGE/O24[13]
    SLICE_X30Y26         FDRE                                         r  GEN[10].STAGE/phase_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.816     1.992    GEN[10].STAGE/CLK
    SLICE_X30Y26         FDRE                                         r  GEN[10].STAGE/phase_out_reg[13]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.134     1.625    GEN[10].STAGE/phase_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 GEN[9].STAGE/phase_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[10].STAGE/phase_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.938%)  route 0.103ns (29.062%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.551     1.478    GEN[9].STAGE/CLK
    SLICE_X31Y23         FDRE                                         r  GEN[9].STAGE/phase_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  GEN[9].STAGE/phase_out_reg[1]/Q
                         net (fo=2, routed)           0.103     1.722    GEN[9].STAGE/phase_out_reg_n_0_[1]
    SLICE_X30Y23                                                      f  GEN[9].STAGE/phase_out[3]_i_4__0/I0
    SLICE_X30Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.767 r  GEN[9].STAGE/phase_out[3]_i_4__0/O
                         net (fo=1, routed)           0.000     1.767    GEN[9].STAGE/phase_out[3]_i_4__0_n_0
    SLICE_X30Y23                                                      r  GEN[9].STAGE/phase_out_reg[3]_i_1__0/S[1]
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.833 r  GEN[9].STAGE/phase_out_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.833    GEN[10].STAGE/O24[1]
    SLICE_X30Y23         FDRE                                         r  GEN[10].STAGE/phase_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.816     1.992    GEN[10].STAGE/CLK
    SLICE_X30Y23         FDRE                                         r  GEN[10].STAGE/phase_out_reg[1]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.134     1.625    GEN[10].STAGE/phase_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 GEN[12].STAGE/x_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE/x_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.250ns (69.566%)  route 0.109ns (30.434%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.559     1.486    GEN[12].STAGE/CLK
    SLICE_X29Y35         FDRE                                         r  GEN[12].STAGE/x_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  GEN[12].STAGE/x_out_reg[7]/Q
                         net (fo=2, routed)           0.109     1.736    GEN[12].STAGE/x_out_reg_n_0_[7]
    SLICE_X30Y35                                                      r  GEN[12].STAGE/x_out_reg[7]_i_1__11/S[3]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.845 r  GEN[12].STAGE/x_out_reg[7]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     1.845    GEN[13].STAGE/D[7]
    SLICE_X30Y35         FDRE                                         r  GEN[13].STAGE/x_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.826     2.002    GEN[13].STAGE/CLK
    SLICE_X30Y35         FDRE                                         r  GEN[13].STAGE/x_out_reg[7]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.134     1.635    GEN[13].STAGE/x_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 GEN[12].STAGE/x_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE/x_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.256ns (69.747%)  route 0.111ns (30.253%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.561     1.488    GEN[12].STAGE/CLK
    SLICE_X29Y38         FDRE                                         r  GEN[12].STAGE/x_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  GEN[12].STAGE/x_out_reg[16]/Q
                         net (fo=2, routed)           0.111     1.740    GEN[12].STAGE/x_out_reg_n_0_[16]
    SLICE_X30Y38                                                      r  GEN[12].STAGE/x_out_reg[19]_i_1__11/S[0]
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  GEN[12].STAGE/x_out_reg[19]_i_1__11/O[0]
                         net (fo=1, routed)           0.000     1.855    GEN[13].STAGE/D[16]
    SLICE_X30Y38         FDRE                                         r  GEN[13].STAGE/x_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.829     2.005    GEN[13].STAGE/CLK
    SLICE_X30Y38         FDRE                                         r  GEN[13].STAGE/x_out_reg[16]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.134     1.638    GEN[13].STAGE/x_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CORDIC_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y23   GEN[10].STAGE/phase_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y25   GEN[10].STAGE/phase_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y25   GEN[10].STAGE/phase_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y26   GEN[10].STAGE/phase_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y26   GEN[10].STAGE/phase_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y30   GEN[10].STAGE/y_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y30   GEN[10].STAGE/y_out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y30   GEN[10].STAGE/y_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y30   GEN[10].STAGE/y_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y33   GEN[11].STAGE/y_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y33   GEN[11].STAGE/y_out_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y33   GEN[9].STAGE/x_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y33   GEN[9].STAGE/x_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y33   GEN[9].STAGE/x_out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y33   GEN[9].STAGE/x_out_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y33   GEN[10].STAGE/x_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y33   GEN[10].STAGE/x_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y33   GEN[10].STAGE/x_out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y33   GEN[10].STAGE/x_out_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y23   GEN[10].STAGE/phase_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y25   GEN[10].STAGE/phase_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y25   GEN[10].STAGE/phase_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y26   GEN[10].STAGE/phase_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y26   GEN[10].STAGE/phase_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y30   GEN[10].STAGE/y_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y30   GEN[10].STAGE/y_out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y30   GEN[10].STAGE/y_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y30   GEN[10].STAGE/y_out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y31   GEN[10].STAGE/y_out_reg[8]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CORDIC_clk
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.843ns  (logic 3.131ns (53.577%)  route 2.713ns (46.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.660     4.883    GEN[13].STAGE/CLK
    SLICE_X32Y21         FDRE                                         r  GEN[13].STAGE/phase_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.518     5.401 r  GEN[13].STAGE/phase_out_reg[0]/Q
                         net (fo=1, routed)           2.713     8.114    phase_OBUF[0]
    T19                                                               r  phase_OBUF[0]_inst/I
    T19                  OBUF (Prop_obuf_I_O)         2.613    10.726 r  phase_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.726    phase[0]
    T19                                                               r  phase[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 3.091ns (52.891%)  route 2.753ns (47.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.657     4.880    GEN[13].STAGE/CLK
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     5.336 r  GEN[13].STAGE/phase_out_reg[3]/Q
                         net (fo=1, routed)           2.753     8.089    phase_OBUF[3]
    P18                                                               r  phase_OBUF[3]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         2.635    10.724 r  phase_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.724    phase[3]
    P18                                                               r  phase[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 3.099ns (53.104%)  route 2.737ns (46.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.657     4.880    GEN[13].STAGE/CLK
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     5.336 r  GEN[13].STAGE/phase_out_reg[4]/Q
                         net (fo=1, routed)           2.737     8.073    phase_OBUF[4]
    N17                                                               r  phase_OBUF[4]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.643    10.717 r  phase_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.717    phase[4]
    N17                                                               r  phase[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.810ns  (logic 3.057ns (52.617%)  route 2.753ns (47.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.657     4.880    GEN[13].STAGE/CLK
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     5.336 r  GEN[13].STAGE/phase_out_reg[1]/Q
                         net (fo=1, routed)           2.753     8.089    phase_OBUF[1]
    P16                                                               r  phase_OBUF[1]_inst/I
    P16                  OBUF (Prop_obuf_I_O)         2.601    10.690 r  phase_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.690    phase[1]
    P16                                                               r  phase[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 3.055ns (52.743%)  route 2.737ns (47.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.657     4.880    GEN[13].STAGE/CLK
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     5.336 r  GEN[13].STAGE/phase_out_reg[2]/Q
                         net (fo=1, routed)           2.737     8.073    phase_OBUF[2]
    P15                                                               r  phase_OBUF[2]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.599    10.671 r  phase_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.671    phase[2]
    P15                                                               r  phase[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.772ns  (logic 3.080ns (53.352%)  route 2.693ns (46.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.656     4.879    GEN[13].STAGE/CLK
    SLICE_X29Y23         FDRE                                         r  GEN[13].STAGE/phase_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     5.335 r  GEN[13].STAGE/phase_out_reg[8]/Q
                         net (fo=1, routed)           2.693     8.028    phase_OBUF[8]
    V17                                                               r  phase_OBUF[8]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.624    10.651 r  phase_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.651    phase[8]
    V17                                                               r  phase[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/x_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.734ns  (logic 3.160ns (55.112%)  route 2.574ns (44.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.667     4.890    GEN[13].STAGE/CLK
    SLICE_X30Y34         FDRE                                         r  GEN[13].STAGE/x_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     5.408 r  GEN[13].STAGE/x_out_reg[3]/Q
                         net (fo=1, routed)           2.574     7.982    radius_OBUF[3]
    P19                                                               r  radius_OBUF[3]_inst/I
    P19                  OBUF (Prop_obuf_I_O)         2.642    10.624 r  radius_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.624    radius[3]
    P19                                                               r  radius[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/x_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.730ns  (logic 3.158ns (55.114%)  route 2.572ns (44.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.669     4.892    GEN[13].STAGE/CLK
    SLICE_X30Y35         FDRE                                         r  GEN[13].STAGE/x_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     5.410 r  GEN[13].STAGE/x_out_reg[4]/Q
                         net (fo=1, routed)           2.572     7.982    radius_OBUF[4]
    N18                                                               r  radius_OBUF[4]_inst/I
    N18                  OBUF (Prop_obuf_I_O)         2.640    10.622 r  radius_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.622    radius[4]
    N18                                                               r  radius[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.743ns  (logic 3.063ns (53.329%)  route 2.680ns (46.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.654     4.877    GEN[13].STAGE/CLK
    SLICE_X29Y24         FDRE                                         r  GEN[13].STAGE/phase_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.333 r  GEN[13].STAGE/phase_out_reg[9]/Q
                         net (fo=1, routed)           2.680     8.013    phase_OBUF[9]
    R18                                                               r  phase_OBUF[9]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         2.607    10.620 r  phase_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.620    phase[9]
    R18                                                               r  phase[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/x_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.726ns  (logic 3.148ns (54.982%)  route 2.578ns (45.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.667     4.890    GEN[13].STAGE/CLK
    SLICE_X30Y34         FDRE                                         r  GEN[13].STAGE/x_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518     5.408 r  GEN[13].STAGE/x_out_reg[0]/Q
                         net (fo=1, routed)           2.578     7.986    radius_OBUF[0]
    T20                                                               r  radius_OBUF[0]_inst/I
    T20                  OBUF (Prop_obuf_I_O)         2.630    10.616 r  radius_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.616    radius[0]
    T20                                                               r  radius[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GEN[13].STAGE/x_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.346ns (72.344%)  route 0.514ns (27.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.561     1.488    GEN[13].STAGE/CLK
    SLICE_X30Y38         FDRE                                         r  GEN[13].STAGE/x_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  GEN[13].STAGE/x_out_reg[17]/Q
                         net (fo=1, routed)           0.514     2.166    radius_OBUF[17]
    P14                                                               r  radius_OBUF[17]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         1.182     3.348 r  radius_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.348    radius[17]
    P14                                                               r  radius[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/x_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.340ns (70.443%)  route 0.562ns (29.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.561     1.488    GEN[13].STAGE/CLK
    SLICE_X30Y38         FDRE                                         r  GEN[13].STAGE/x_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  GEN[13].STAGE/x_out_reg[18]/Q
                         net (fo=1, routed)           0.562     2.214    radius_OBUF[18]
    T15                                                               r  radius_OBUF[18]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         1.176     3.390 r  radius_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.390    radius[18]
    T15                                                               r  radius[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/x_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.341ns (70.467%)  route 0.562ns (29.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.561     1.488    GEN[13].STAGE/CLK
    SLICE_X30Y38         FDRE                                         r  GEN[13].STAGE/x_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  GEN[13].STAGE/x_out_reg[16]/Q
                         net (fo=1, routed)           0.562     2.214    radius_OBUF[16]
    R14                                                               r  radius_OBUF[16]_inst/I
    R14                  OBUF (Prop_obuf_I_O)         1.177     3.390 r  radius_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.390    radius[16]
    R14                                                               r  radius[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/x_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.337ns (68.932%)  route 0.603ns (31.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.561     1.488    GEN[13].STAGE/CLK
    SLICE_X30Y38         FDRE                                         r  GEN[13].STAGE/x_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  GEN[13].STAGE/x_out_reg[19]/Q
                         net (fo=1, routed)           0.603     2.254    radius_OBUF[19]
    T14                                                               r  radius_OBUF[19]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         1.173     3.427 r  radius_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.427    radius[19]
    T14                                                               r  radius[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.277ns (64.574%)  route 0.700ns (35.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.550     1.477    GEN[13].STAGE/CLK
    SLICE_X29Y25         FDRE                                         r  GEN[13].STAGE/phase_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  GEN[13].STAGE/phase_out_reg[14]/Q
                         net (fo=1, routed)           0.700     2.318    phase_OBUF[14]
    V16                                                               r  phase_OBUF[14]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         1.136     3.454 r  phase_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.454    phase[14]
    V16                                                               r  phase[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.284ns (64.839%)  route 0.696ns (35.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.551     1.478    GEN[13].STAGE/CLK
    SLICE_X29Y26         FDRE                                         r  GEN[13].STAGE/phase_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  GEN[13].STAGE/phase_out_reg[19]/Q
                         net (fo=1, routed)           0.696     2.315    phase_OBUF[19]
    U20                                                               r  phase_OBUF[19]_inst/I
    U20                  OBUF (Prop_obuf_I_O)         1.143     3.459 r  phase_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.459    phase[19]
    U20                                                               r  phase[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.253ns (62.696%)  route 0.745ns (37.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.550     1.477    GEN[13].STAGE/CLK
    SLICE_X29Y24         FDRE                                         r  GEN[13].STAGE/phase_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  GEN[13].STAGE/phase_out_reg[11]/Q
                         net (fo=1, routed)           0.745     2.363    phase_OBUF[11]
    R17                                                               r  phase_OBUF[11]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         1.112     3.475 r  phase_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.475    phase[11]
    R17                                                               r  phase[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.297ns (64.876%)  route 0.702ns (35.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.550     1.477    GEN[13].STAGE/CLK
    SLICE_X29Y25         FDRE                                         r  GEN[13].STAGE/phase_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  GEN[13].STAGE/phase_out_reg[15]/Q
                         net (fo=1, routed)           0.702     2.320    phase_OBUF[15]
    Y19                                                               r  phase_OBUF[15]_inst/I
    Y19                  OBUF (Prop_obuf_I_O)         1.156     3.476 r  phase_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.476    phase[15]
    Y19                                                               r  phase[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/x_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            radius[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.356ns (68.075%)  route 0.636ns (31.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.559     1.486    GEN[13].STAGE/CLK
    SLICE_X30Y36         FDRE                                         r  GEN[13].STAGE/x_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  GEN[13].STAGE/x_out_reg[11]/Q
                         net (fo=1, routed)           0.636     2.286    radius_OBUF[11]
    T16                                                               r  radius_OBUF[11]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         1.192     3.478 r  radius_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.478    radius[11]
    T16                                                               r  radius[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[13].STAGE/phase_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.257ns (62.749%)  route 0.746ns (37.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.550     1.477    GEN[13].STAGE/CLK
    SLICE_X29Y24         FDRE                                         r  GEN[13].STAGE/phase_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  GEN[13].STAGE/phase_out_reg[12]/Q
                         net (fo=1, routed)           0.746     2.364    phase_OBUF[12]
    R16                                                               r  phase_OBUF[12]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         1.116     3.480 r  phase_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.480    phase[12]
    R16                                                               r  phase[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CORDIC_clk

Max Delay           904 Endpoints
Min Delay           904 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[12].STAGE/phase_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.024ns (14.037%)  route 6.272ns (85.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=872, routed)         6.272     7.296    GEN[12].STAGE/rst_IBUF
    SLICE_X27Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.487     4.370    GEN[12].STAGE/CLK
    SLICE_X27Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[12].STAGE/phase_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.024ns (14.037%)  route 6.272ns (85.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=872, routed)         6.272     7.296    GEN[12].STAGE/rst_IBUF
    SLICE_X27Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.487     4.370    GEN[12].STAGE/CLK
    SLICE_X27Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[12].STAGE/phase_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.024ns (14.037%)  route 6.272ns (85.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=872, routed)         6.272     7.296    GEN[12].STAGE/rst_IBUF
    SLICE_X27Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.487     4.370    GEN[12].STAGE/CLK
    SLICE_X27Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[12].STAGE/phase_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.024ns (14.037%)  route 6.272ns (85.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=872, routed)         6.272     7.296    GEN[12].STAGE/rst_IBUF
    SLICE_X27Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.487     4.370    GEN[12].STAGE/CLK
    SLICE_X27Y28         FDRE                                         r  GEN[12].STAGE/phase_out_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[13].STAGE/phase_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.258ns  (logic 1.024ns (14.110%)  route 6.234ns (85.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=872, routed)         6.234     7.258    GEN[13].STAGE/rst_IBUF
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.485     4.368    GEN[13].STAGE/CLK
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[13].STAGE/phase_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.258ns  (logic 1.024ns (14.110%)  route 6.234ns (85.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=872, routed)         6.234     7.258    GEN[13].STAGE/rst_IBUF
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.485     4.368    GEN[13].STAGE/CLK
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[13].STAGE/phase_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.258ns  (logic 1.024ns (14.110%)  route 6.234ns (85.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=872, routed)         6.234     7.258    GEN[13].STAGE/rst_IBUF
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.485     4.368    GEN[13].STAGE/CLK
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[13].STAGE/phase_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.258ns  (logic 1.024ns (14.110%)  route 6.234ns (85.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=872, routed)         6.234     7.258    GEN[13].STAGE/rst_IBUF
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.485     4.368    GEN[13].STAGE/CLK
    SLICE_X29Y22         FDRE                                         r  GEN[13].STAGE/phase_out_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[11].STAGE/phase_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 1.024ns (14.333%)  route 6.121ns (85.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=872, routed)         6.121     7.146    GEN[11].STAGE/rst_IBUF
    SLICE_X28Y24         FDRE                                         r  GEN[11].STAGE/phase_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.482     4.365    GEN[11].STAGE/CLK
    SLICE_X28Y24         FDRE                                         r  GEN[11].STAGE/phase_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[11].STAGE/phase_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 1.024ns (14.333%)  route 6.121ns (85.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  rst_IBUF_inst/O
                         net (fo=872, routed)         6.121     7.146    GEN[11].STAGE/rst_IBUF
    SLICE_X28Y24         FDRE                                         r  GEN[11].STAGE/phase_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         1.482     4.365    GEN[11].STAGE/CLK
    SLICE_X28Y24         FDRE                                         r  GEN[11].STAGE/phase_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.252ns (35.868%)  route 0.451ns (64.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=872, routed)         0.451     0.704    PRE_ROT/rst_IBUF
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/x_signed_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.859     2.035    PRE_ROT/CLK
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/x_signed_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.252ns (35.868%)  route 0.451ns (64.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=872, routed)         0.451     0.704    PRE_ROT/rst_IBUF
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/x_signed_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.859     2.035    PRE_ROT/CLK
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/x_signed_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/y_signed_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.252ns (35.868%)  route 0.451ns (64.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=872, routed)         0.451     0.704    PRE_ROT/rst_IBUF
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/y_signed_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.859     2.035    PRE_ROT/CLK
    SLICE_X43Y38         FDRE                                         r  PRE_ROT/y_signed_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.252ns (32.597%)  route 0.522ns (67.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W13                                                               r  rst_IBUF_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  rst_IBUF_inst/O
                         net (fo=872, routed)         0.522     0.774    PRE_ROT/rst_IBUF
    SLICE_X43Y36         FDRE                                         r  PRE_ROT/x_signed_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.856     2.032    PRE_ROT/CLK
    SLICE_X43Y36         FDRE                                         r  PRE_ROT/x_signed_reg[19]/C

Slack:                    inf
  Source:                 x_in[7]
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.188ns (24.160%)  route 0.590ns (75.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  x_in[7] (IN)
                         net (fo=0)                   0.000     0.000    x_in[7]
    N16                                                               r  x_in_IBUF[7]_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  x_in_IBUF[7]_inst/O
                         net (fo=1, routed)           0.590     0.779    PRE_ROT/x_signed_reg[19]_0[7]
    SLICE_X43Y37         FDRE                                         r  PRE_ROT/x_signed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.857     2.033    PRE_ROT/CLK
    SLICE_X43Y37         FDRE                                         r  PRE_ROT/x_signed_reg[7]/C

Slack:                    inf
  Source:                 x_in[3]
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.198ns (25.121%)  route 0.590ns (74.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in[3]
    M15                                                               r  x_in_IBUF[3]_inst/I
    M15                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  x_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.590     0.789    PRE_ROT/x_signed_reg[19]_0[3]
    SLICE_X43Y33         FDRE                                         r  PRE_ROT/x_signed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.854     2.030    PRE_ROT/CLK
    SLICE_X43Y33         FDRE                                         r  PRE_ROT/x_signed_reg[3]/C

Slack:                    inf
  Source:                 x_in[6]
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.205ns (25.555%)  route 0.598ns (74.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  x_in[6] (IN)
                         net (fo=0)                   0.000     0.000    x_in[6]
    L14                                                               r  x_in_IBUF[6]_inst/I
    L14                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  x_in_IBUF[6]_inst/O
                         net (fo=1, routed)           0.598     0.804    PRE_ROT/x_signed_reg[19]_0[6]
    SLICE_X43Y37         FDRE                                         r  PRE_ROT/x_signed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.857     2.033    PRE_ROT/CLK
    SLICE_X43Y37         FDRE                                         r  PRE_ROT/x_signed_reg[6]/C

Slack:                    inf
  Source:                 x_in[13]
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.179ns (21.789%)  route 0.643ns (78.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  x_in[13] (IN)
                         net (fo=0)                   0.000     0.000    x_in[13]
    G20                                                               r  x_in_IBUF[13]_inst/I
    G20                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  x_in_IBUF[13]_inst/O
                         net (fo=1, routed)           0.643     0.822    PRE_ROT/x_signed_reg[19]_0[13]
    SLICE_X43Y37         FDRE                                         r  PRE_ROT/x_signed_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.857     2.033    PRE_ROT/CLK
    SLICE_X43Y37         FDRE                                         r  PRE_ROT/x_signed_reg[13]/C

Slack:                    inf
  Source:                 x_in[14]
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.182ns (22.107%)  route 0.642ns (77.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  x_in[14] (IN)
                         net (fo=0)                   0.000     0.000    x_in[14]
    G19                                                               r  x_in_IBUF[14]_inst/I
    G19                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  x_in_IBUF[14]_inst/O
                         net (fo=1, routed)           0.642     0.824    PRE_ROT/x_signed_reg[19]_0[14]
    SLICE_X43Y37         FDRE                                         r  PRE_ROT/x_signed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.857     2.033    PRE_ROT/CLK
    SLICE_X43Y37         FDRE                                         r  PRE_ROT/x_signed_reg[14]/C

Slack:                    inf
  Source:                 x_in[11]
                            (input port)
  Destination:            PRE_ROT/x_signed_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.166ns (20.095%)  route 0.662ns (79.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  x_in[11] (IN)
                         net (fo=0)                   0.000     0.000    x_in[11]
    G15                                                               r  x_in_IBUF[11]_inst/I
    G15                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  x_in_IBUF[11]_inst/O
                         net (fo=1, routed)           0.662     0.828    PRE_ROT/x_signed_reg[19]_0[11]
    SLICE_X42Y37         FDRE                                         r  PRE_ROT/x_signed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=872, routed)         0.857     2.033    PRE_ROT/CLK
    SLICE_X42Y37         FDRE                                         r  PRE_ROT/x_signed_reg[11]/C





