# ==============================================================
# File generated on Wed Mar 29 01:47:02 -0400 2023
# Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
# ==============================================================
add_files ../dma_driver_hls/dma_mm2reg_passthrough.cpp
set_part xc7a200tsbg484-1
create_clock -name default -period 10
config_export -display_name=dma_mm2reg_passthrough
config_export -format=ip_catalog
config_export -rtl=verilog
config_export -vendor=user
