# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'VGA_mod' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'sync_generator' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work VGA_mk2 $dsn/src/image_storage.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 image_storage.v : (70, 40): COLOR is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 image_storage.v : (73, 40): COLOR is not a valid left-hand side of a procedural assignment.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work VGA_mk2 $dsn/src/image_storage.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 image_storage.v : (70, 41): COLOR is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 image_storage.v : (73, 41): COLOR is not a valid left-hand side of a procedural assignment.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work VGA_mk2 $dsn/src/image_storage.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 image_storage.v : (19, 20): Syntax error. Unexpected token: reg[_REG].
# Error: VCP2000 image_storage.v : (28, 12): Syntax error. Unexpected token: initial[_INITIAL].
# Error: VCP2020 image_storage.v : (38, 12): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 image_storage.v : (38, 12): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 image_storage.v : (38, 12): Syntax error. Unexpected token: end[_END].
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work VGA_mk2 $dsn/src/image_storage.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: image_storage.
# $root top modules: sync_generator_tb VGA_mod_tb image_storage.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
acom -O3 -e 100 -work VGA_mk2 -2002  $dsn/src/top.bde
# DRC: Checking file 'C:/My_Designs/VGA_mk2/VGA_mk2/src/top.bde'.
# DRC: Warning: top.bde - 0 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\VGA_mk2\VGA_mk2\compile\top.vhd from C:\My_Designs\VGA_mk2\VGA_mk2\src\top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/top.vhd
# Compile Entity "top"
# Compile Architecture "top" of Entity "top"
# Error: COMP96_0077: top.bde(top.vhd) : (63, 26): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0077: top.bde(top.vhd) : (65, 29): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work VGA_mk2 -2002  $dsn/src/top.bde
# DRC: Checking file 'C:/My_Designs/VGA_mk2/VGA_mk2/src/top.bde'.
# DRC: Warning: top.bde - 0 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\VGA_mk2\VGA_mk2\compile\top.vhd from C:\My_Designs\VGA_mk2\VGA_mk2\src\top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/top.vhd
# Compile Entity "top"
# Compile Architecture "top" of Entity "top"
# Error: COMP96_0077: top.bde(top.vhd) : (63, 26): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0077: top.bde(top.vhd) : (65, 29): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
# DRC: Checking file 'C:/My_Designs/VGA_mk2/VGA_mk2/src/top.bde'.
# DRC: Warning: top.bde - 0 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\VGA_mk2\VGA_mk2\compile\top.vhd from C:/My_Designs/VGA_mk2/VGA_mk2/src/top.bde ...
# Generation successful
# Top.bde: Updating instances of symbol 'image_storage' from library 'VGA_mk2' (U1)
# Top.bde: Updating instances of symbol 'image_storage' from library 'VGA_mk2' (U1)
# Top.bde: Updating instances of symbol 'image_storage' from library 'VGA_mk2' (U1)
# Top.bde: Updating instances of symbol 'image_storage' from library 'VGA_mk2' (U1)
alog -O2 -sve -msg 5 -sv2k12 -work VGA_mk2 $dsn/src/top.bde
# DRC: Checking file 'C:/My_Designs/VGA_mk2/VGA_mk2/src/top.bde'.
# DRC: Warning: top.bde - 0 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\VGA_mk2\VGA_mk2\compile\top.v from C:\My_Designs\VGA_mk2\VGA_mk2\src\top.bde ...
# Generation successful
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module image_storage found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Top.
# $root top modules: sync_generator_tb VGA_mod_tb Top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# DRC: Checking file 'C:/My_Designs/VGA_mk2/VGA_mk2/src/top.bde'.
# DRC: Warning: top.bde - 0 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\VGA_mk2\VGA_mk2\compile\top.v from C:/My_Designs/VGA_mk2/VGA_mk2/src/top.bde ...
# Generation successful
# Top.bde: Updating instances of symbol 'image_storage' from library 'VGA_mk2' (U1)
# Top.bde: Updating instances of symbol 'image_storage' from library 'VGA_mk2' (U1)
alog -O2 -sve -msg 5 -sv2k12 -work VGA_mk2 $dsn/src/Top.bde
# DRC: Checking file 'C:/My_Designs/VGA_mk2/VGA_mk2/src/Top.bde'.
# DRC: Warning: Top.bde - 0 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\VGA_mk2\VGA_mk2\compile\Top.v from C:\My_Designs\VGA_mk2\VGA_mk2\src\Top.bde ...
# Generation successful
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module image_storage found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Top.
# $root top modules: sync_generator_tb VGA_mod_tb Top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# Top.bde: Updating instances of symbol 'image_storage' from library 'VGA_mk2' (U1)
alog -O2 -sve -msg 5 -sv2k12 -work VGA_mk2 $dsn/src/image_storage.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: sync_generator_tb VGA_mod_tb Top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# Top.bde: Updating instances of symbol 'image_storage' from library 'VGA_mk2' (U1)
alog -O2 -sve -msg 5 -sv2k12 -work VGA_mk2 $dsn/src/image_storage.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: sync_generator_tb VGA_mod_tb Top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# Top.bde: Updating instances of symbol 'image_storage' from library 'VGA_mk2' (U1)
