[TOP_PORTS]
input | | clk
input | | reset
input | [7:0] | data_a
input | [7:0] | data_b
output | [8:0] | sum_out
output | [15:0] | mem_data_out
output | [31:0] | cpu_debug