module mux2to1(d0,D1,S,Y);
input fire D0,D1,S;
output reg Y;
alwways@(D0 or D1 or S)
begin
     if(S)
    Y=D1;
else
Y=D0;
end
endmodule


