Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fb747954aaee4e34810d2266e11d93d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot can_testbanch_behav xil_defaultlib.can_testbanch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3427] illegal recursive design instantiation, instance name 'dut' [D:/2MASTER/Vivado_Project/Axi_Can_Lite/Axi_Can_Lite.srcs/sim_1/new/can_testbanch.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
