{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577382073882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577382073883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 01:41:13 2019 " "Processing started: Fri Dec 27 01:41:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577382073883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577382073883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off End -c End " "Command: quartus_map --read_settings_files=on --write_settings_files=off End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577382073883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577382074603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end.v 3 3 " "Found 3 design units, including 3 entities, in source file end.v" { { "Info" "ISGN_ENTITY_NAME" "1 Roles " "Found entity 1: Roles" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577382074673 ""} { "Info" "ISGN_ENTITY_NAME" "2 Cactus " "Found entity 2: Cactus" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577382074673 ""} { "Info" "ISGN_ENTITY_NAME" "3 End " "Found entity 3: End" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577382074673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577382074673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N End.v(33) " "Verilog HDL Implicit Net warning at End.v(33): created implicit net for \"VGA_SYNC_N\"" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577382074674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "End " "Elaborating entity \"End\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577382074721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_SYNC_N End.v(33) " "Verilog HDL or VHDL warning at End.v(33): object \"VGA_SYNC_N\" assigned a value but never read" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1577382074723 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 End.v(58) " "Verilog HDL assignment warning at End.v(58): truncated value with size 32 to match size of target (13)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577382074726 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 End.v(80) " "Verilog HDL assignment warning at End.v(80): truncated value with size 32 to match size of target (13)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577382074727 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 End.v(128) " "Verilog HDL assignment warning at End.v(128): truncated value with size 32 to match size of target (25)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577382074735 "|End"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Roles Roles:roles_ " "Elaborating entity \"Roles\" for hierarchy \"Roles:roles_\"" {  } { { "End.v" "roles_" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577382074816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Roles.v(19) " "Verilog HDL assignment warning at Roles.v(19): truncated value with size 32 to match size of target (10)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577382074817 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Roles.v(25) " "Verilog HDL assignment warning at Roles.v(25): truncated value with size 32 to match size of target (8)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577382074817 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Roles.v(28) " "Verilog HDL assignment warning at Roles.v(28): truncated value with size 32 to match size of target (10)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577382074817 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Roles.v(29) " "Verilog HDL assignment warning at Roles.v(29): truncated value with size 32 to match size of target (8)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577382074818 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Point_X Roles.v(16) " "Verilog HDL Always Construct warning at Roles.v(16): inferring latch(es) for variable \"Point_X\", which holds its previous value in one or more paths through the always construct" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577382074818 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[0\] Roles.v(16) " "Inferred latch for \"Point_X\[0\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074819 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[1\] Roles.v(16) " "Inferred latch for \"Point_X\[1\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074819 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[2\] Roles.v(16) " "Inferred latch for \"Point_X\[2\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074820 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[3\] Roles.v(16) " "Inferred latch for \"Point_X\[3\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074820 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[4\] Roles.v(16) " "Inferred latch for \"Point_X\[4\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074820 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[5\] Roles.v(16) " "Inferred latch for \"Point_X\[5\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074820 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[6\] Roles.v(16) " "Inferred latch for \"Point_X\[6\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074820 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[7\] Roles.v(16) " "Inferred latch for \"Point_X\[7\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074820 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[8\] Roles.v(16) " "Inferred latch for \"Point_X\[8\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074820 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[9\] Roles.v(16) " "Inferred latch for \"Point_X\[9\]\" at Roles.v(16)" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074820 "|End|Roles:roles_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cactus Cactus:Cactus_ " "Elaborating entity \"Cactus\" for hierarchy \"Cactus:Cactus_\"" {  } { { "End.v" "Cactus_" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577382074850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Cactus.v(17) " "Verilog HDL assignment warning at Cactus.v(17): truncated value with size 32 to match size of target (10)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577382074851 "|End|Cactus:Cactus_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Cactus.v(20) " "Verilog HDL assignment warning at Cactus.v(20): truncated value with size 32 to match size of target (10)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577382074851 "|End|Cactus:Cactus_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Point_Y Cactus.v(14) " "Verilog HDL Always Construct warning at Cactus.v(14): inferring latch(es) for variable \"Point_Y\", which holds its previous value in one or more paths through the always construct" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577382074851 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[0\] Cactus.v(14) " "Inferred latch for \"Point_Y\[0\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074852 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[1\] Cactus.v(14) " "Inferred latch for \"Point_Y\[1\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074852 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[2\] Cactus.v(14) " "Inferred latch for \"Point_Y\[2\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074852 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[3\] Cactus.v(14) " "Inferred latch for \"Point_Y\[3\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074852 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[4\] Cactus.v(14) " "Inferred latch for \"Point_Y\[4\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074852 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[5\] Cactus.v(14) " "Inferred latch for \"Point_Y\[5\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074852 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[6\] Cactus.v(14) " "Inferred latch for \"Point_Y\[6\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074852 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[7\] Cactus.v(14) " "Inferred latch for \"Point_Y\[7\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074852 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[8\] Cactus.v(14) " "Inferred latch for \"Point_Y\[8\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074852 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[9\] Cactus.v(14) " "Inferred latch for \"Point_Y\[9\]\" at Cactus.v(14)" {  } { { "Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Cactus.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577382074852 "|End|Cactus:Cactus_"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Roles.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1577382075503 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1577382075503 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577382075730 "|End|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577382075730 "|End|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577382075730 "|End|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577382075730 "|End|VGA_R[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577382075730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1577382075865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577382076851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577382076851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "440 " "Implemented 440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577382076971 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577382076971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Implemented 408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577382076971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577382076971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577382077044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 01:41:17 2019 " "Processing ended: Fri Dec 27 01:41:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577382077044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577382077044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577382077044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577382077044 ""}
