Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Jun 05 16:41:29 2024
| Host         : DESKTOP-UIUARBH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file action_control_sets_placed.rpt
| Design       : action
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    35 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             193 |           62 |
| No           | No                    | Yes                    |              30 |           14 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |             351 |          123 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |             128 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal         |                                                                              Enable Signal                                                                              |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         | R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_i_1_n_0                                                                                                      |                                                                                                                                                                  |                1 |              1 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_sda_t_i_1_n_0                                                                                                    |                                                                                                                                                                  |                1 |              1 |
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         | R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                       |                1 |              1 |
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         | L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         | L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                       |                1 |              1 |
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         | L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         | R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         | BTNC_IBUF                                                                                                                                                        |                2 |              2 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left0                                                                                                       |                                                                                                                                                                  |                1 |              4 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0                                                                                                     |                                                                                                                                                                  |                3 |              4 |
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         | L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                         |                3 |              4 |
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         | R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                         |                2 |              4 |
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         | L_DELAY_inst/s_axis_aresetn                                                                                                                                      |                2 |              7 |
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         | R_DELAY_inst/s_axis_aresetn                                                                                                                                      |                1 |              7 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0                                                                                                  |                                                                                                                                                                  |                4 |              8 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_0                                                                                             | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[39]_i_1_n_0                                                                                       |                2 |              8 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0                                                                                                  |                                                                                                                                                                  |                2 |              9 |
|  i_audio/i_clocking/CLK_48    |                                                                                                                                                                         |                                                                                                                                                                  |               11 |             14 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0                                                                                                    |                                                                                                                                                                  |                6 |             16 |
|  i_audio/i_clocking/o_CLK_100 | L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cntr_en         | L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                         |                4 |             16 |
|  i_audio/i_clocking/o_CLK_100 | R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cntr_en         | R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                         |                4 |             16 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0                                                                                                    |                                                                                                                                                                  |                6 |             20 |
|  i_audio/i_clocking/o_CLK_100 | L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            |                                                                                                                                                                  |               14 |             23 |
|  i_audio/i_clocking/o_CLK_100 | R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            |                                                                                                                                                                  |               12 |             23 |
|  i_audio/i_clocking/o_CLK_100 | L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en_into_bram | L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                        |                7 |             30 |
|  i_audio/i_clocking/o_CLK_100 | L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_wr_en_into_logic                                | L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                        |                7 |             30 |
|  i_audio/i_clocking/o_CLK_100 | R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en_into_bram | R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                        |                7 |             30 |
|  i_audio/i_clocking/o_CLK_100 | R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_wr_en_into_logic                                | R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rst_int_sync                                        |                7 |             30 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_n_0                                                                                                 |                                                                                                                                                                  |               15 |             48 |
|  i_audio/i_clocking/o_CLK_100 | i_audio/new_sample_100                                                                                                                                                  |                                                                                                                                                                  |               13 |             48 |
|  i_audio/i_clocking/o_CLK_100 | hphone_l_valid                                                                                                                                                          |                                                                                                                                                                  |               13 |             48 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_0                                                                                             |                                                                                                                                                                  |               17 |             50 |
|  i_audio/i_clocking/CLK_48    | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[126]_i_1_n_0                                                                                              |                                                                                                                                                                  |               17 |             52 |
|  i_audio/i_clocking/o_CLK_100 |                                                                                                                                                                         |                                                                                                                                                                  |               53 |            181 |
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


