Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Nov  6 13:42:42 2025
| Host         : student-VirtualBox running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_thingy_top_timing_summary_routed.rpt -pb led_thingy_top_timing_summary_routed.pb -rpx led_thingy_top_timing_summary_routed.rpx -warn_on_violation
| Design       : led_thingy_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.461ns  (logic 5.345ns (51.097%)  route 5.116ns (48.903%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          2.273     3.737    btn_IBUF[0]
    SLICE_X112Y118       LUT3 (Prop_lut3_I0_O)        0.148     3.885 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.843     6.727    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.734    10.461 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.461    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.967ns  (logic 5.145ns (51.615%)  route 4.823ns (48.385%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          2.271     3.735    btn_IBUF[0]
    SLICE_X112Y118       LUT3 (Prop_lut3_I0_O)        0.124     3.859 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.551     6.410    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     9.967 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.967    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led4_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.822ns  (logic 5.434ns (55.321%)  route 4.388ns (44.679%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=6, routed)           2.306     3.813    btn_IBUF[3]
    SLICE_X113Y118       LUT4 (Prop_lut4_I3_O)        0.152     3.965 r  led4_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.083     6.048    led4_b_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.774     9.822 r  led4_b_OBUF_inst/O
                         net (fo=0)                   0.000     9.822    led4_b
    L15                                                               r  led4_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.818ns  (logic 5.170ns (52.658%)  route 4.648ns (47.342%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          2.334     3.798    btn_IBUF[0]
    SLICE_X113Y118       LUT6 (Prop_lut6_I2_O)        0.124     3.922 r  led5_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.314     6.236    led5_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.818 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000     9.818    led5_r
    M15                                                               r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led4_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.813ns  (logic 5.443ns (55.464%)  route 4.370ns (44.536%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=6, routed)           2.305     3.812    btn_IBUF[3]
    SLICE_X113Y118       LUT4 (Prop_lut4_I3_O)        0.152     3.964 r  led4_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.065     6.030    led4_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.783     9.813 r  led4_r_OBUF_inst/O
                         net (fo=0)                   0.000     9.813    led4_r
    N15                                                               r  led4_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.625ns  (logic 5.183ns (53.846%)  route 4.442ns (46.154%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          2.331     3.795    btn_IBUF[0]
    SLICE_X113Y118       LUT6 (Prop_lut6_I1_O)        0.124     3.919 r  led5_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.111     6.030    led5_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.595     9.625 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000     9.625    led5_g
    L14                                                               r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.555ns  (logic 5.168ns (54.093%)  route 4.386ns (45.907%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          2.273     3.737    btn_IBUF[0]
    SLICE_X112Y118       LUT3 (Prop_lut3_I0_O)        0.124     3.861 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.113     5.974    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     9.555 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.555    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.329ns  (logic 5.160ns (55.309%)  route 4.169ns (44.691%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          2.250     3.714    btn_IBUF[0]
    SLICE_X113Y118       LUT3 (Prop_lut3_I2_O)        0.124     3.838 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.919     5.757    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     9.329 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.329    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.267ns  (logic 5.088ns (54.904%)  route 4.179ns (45.096%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=10, routed)          1.927     3.391    btn_IBUF[1]
    SLICE_X113Y131       LUT6 (Prop_lut6_I1_O)        0.124     3.515 r  led5_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.252     5.767    led5_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.500     9.267 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000     9.267    led5_b
    G14                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 5.144ns (56.442%)  route 3.970ns (43.558%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=6, routed)           2.306     3.813    btn_IBUF[3]
    SLICE_X113Y118       LUT4 (Prop_lut4_I3_O)        0.124     3.937 r  led4_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     5.602    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.513     9.115 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000     9.115    led4_g
    G17                                                               r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.527ns (62.449%)  route 0.918ns (37.551%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=6, routed)           0.338     0.619    btn_IBUF[2]
    SLICE_X113Y131       LUT6 (Prop_lut6_I3_O)        0.045     0.664 r  led5_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.580     1.244    led5_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.201     2.445 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000     2.445    led5_b
    G14                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led4_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.491ns (56.899%)  route 1.129ns (43.101%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=10, routed)          0.798     1.030    btn_IBUF[1]
    SLICE_X113Y118       LUT4 (Prop_lut4_I1_O)        0.045     1.075 r  led4_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     1.406    led4_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.214     2.620 r  led4_g_OBUF_inst/O
                         net (fo=0)                   0.000     2.620    led4_g
    G17                                                               r  led4_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.550ns (55.514%)  route 1.242ns (44.486%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=10, routed)          0.799     1.031    btn_IBUF[1]
    SLICE_X113Y118       LUT3 (Prop_lut3_I1_O)        0.045     1.076 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.519    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     2.792 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.792    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.799ns  (logic 1.640ns (58.613%)  route 1.158ns (41.387%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.647     0.947    sw_IBUF[1]
    SLICE_X113Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.992 r  led5_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.511     1.503    led5_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.296     2.799 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000     2.799    led5_g
    L14                                                               r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.628ns (56.763%)  route 1.240ns (43.237%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.650     0.950    sw_IBUF[1]
    SLICE_X113Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.995 r  led5_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.590     1.585    led5_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.868 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000     2.868    led5_r
    M15                                                               r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.558ns (54.049%)  route 1.325ns (45.951%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=10, routed)          0.803     1.035    btn_IBUF[1]
    SLICE_X112Y118       LUT3 (Prop_lut3_I1_O)        0.045     1.080 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.522     1.602    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.883 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.883    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led4_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.614ns (55.479%)  route 1.296ns (44.521%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[1]_inst/O
                         net (fo=10, routed)          0.798     1.030    btn_IBUF[1]
    SLICE_X113Y118       LUT4 (Prop_lut4_I0_O)        0.048     1.078 r  led4_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.498     1.575    led4_b_OBUF
    L15                  OBUF (Prop_obuf_I_O)         1.335     2.910 r  led4_b_OBUF_inst/O
                         net (fo=0)                   0.000     2.910    led4_b
    L15                                                               r  led4_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led4_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.925ns  (logic 1.623ns (55.504%)  route 1.301ns (44.496%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=10, routed)          0.799     1.031    btn_IBUF[1]
    SLICE_X113Y118       LUT4 (Prop_lut4_I0_O)        0.049     1.080 r  led4_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.502     1.582    led4_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.342     2.925 r  led4_r_OBUF_inst/O
                         net (fo=0)                   0.000     2.925    led4_r
    N15                                                               r  led4_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.053ns  (logic 1.535ns (50.271%)  route 1.518ns (49.729%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=10, routed)          0.807     1.039    btn_IBUF[1]
    SLICE_X112Y118       LUT3 (Prop_lut3_I1_O)        0.045     1.084 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.711     1.795    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.053 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.053    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.213ns  (logic 1.577ns (49.070%)  route 1.636ns (50.930%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=10, routed)          0.803     1.035    btn_IBUF[1]
    SLICE_X112Y118       LUT3 (Prop_lut3_I1_O)        0.048     1.083 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.834     1.916    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.297     3.213 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.213    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





