{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681087098474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681087098482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 10 07:38:18 2023 " "Processing started: Mon Apr 10 07:38:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681087098482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087098482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini -c mini " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini -c mini" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087098482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681087100577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681087100578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject " "Found entity 1: miniProject" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_irq_mapper " "Found entity 1: miniProject_irq_mapper" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_irq_mapper.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0 " "Found entity 1: miniProject_mm_interconnect_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: miniProject_mm_interconnect_0_avalon_st_adapter_004" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_avalon_st_adapter " "Found entity 1: miniProject_mm_interconnect_0_avalon_st_adapter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_rsp_mux_001 " "Found entity 1: miniProject_mm_interconnect_0_rsp_mux_001" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111453 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_rsp_mux " "Found entity 1: miniProject_mm_interconnect_0_rsp_mux" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_rsp_demux_002 " "Found entity 1: miniProject_mm_interconnect_0_rsp_demux_002" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_rsp_demux " "Found entity 1: miniProject_mm_interconnect_0_rsp_demux" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_cmd_mux_002 " "Found entity 1: miniProject_mm_interconnect_0_cmd_mux_002" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_cmd_mux " "Found entity 1: miniProject_mm_interconnect_0_cmd_mux" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_cmd_demux_001 " "Found entity 1: miniProject_mm_interconnect_0_cmd_demux_001" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_cmd_demux " "Found entity 1: miniProject_mm_interconnect_0_cmd_demux" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111577 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111577 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111577 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111577 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111760 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel miniProject_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel miniProject_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_router_006_default_decode " "Found entity 1: miniProject_mm_interconnect_0_router_006_default_decode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111785 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_mm_interconnect_0_router_006 " "Found entity 2: miniProject_mm_interconnect_0_router_006" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel miniProject_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel miniProject_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_router_004_default_decode " "Found entity 1: miniProject_mm_interconnect_0_router_004_default_decode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111797 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_mm_interconnect_0_router_004 " "Found entity 2: miniProject_mm_interconnect_0_router_004" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel miniProject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel miniProject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_router_002_default_decode " "Found entity 1: miniProject_mm_interconnect_0_router_002_default_decode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111808 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_mm_interconnect_0_router_002 " "Found entity 2: miniProject_mm_interconnect_0_router_002" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel miniProject_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel miniProject_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_router_001_default_decode " "Found entity 1: miniProject_mm_interconnect_0_router_001_default_decode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111819 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_mm_interconnect_0_router_001 " "Found entity 2: miniProject_mm_interconnect_0_router_001" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel miniProject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel miniProject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681087111829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_router_default_decode " "Found entity 1: miniProject_mm_interconnect_0_router_default_decode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111830 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_mm_interconnect_0_router " "Found entity 2: miniProject_mm_interconnect_0_router" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_timer_0 " "Found entity 1: miniProject_timer_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_timer_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_sysid_qsys_0 " "Found entity 1: miniProject_sysid_qsys_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sysid_qsys_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087111988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087111988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_sys_sdram_pll_0 " "Found entity 1: miniProject_sys_sdram_pll_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087112033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087112062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_sys_sdram_pll_0_sys_pll " "Found entity 1: miniProject_sys_sdram_pll_0_sys_pll" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087112070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_jtag_uart_0_sim_scfifo_w " "Found entity 1: miniProject_jtag_uart_0_sim_scfifo_w" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112097 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_jtag_uart_0_scfifo_w " "Found entity 2: miniProject_jtag_uart_0_scfifo_w" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112097 ""} { "Info" "ISGN_ENTITY_NAME" "3 miniProject_jtag_uart_0_sim_scfifo_r " "Found entity 3: miniProject_jtag_uart_0_sim_scfifo_r" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112097 ""} { "Info" "ISGN_ENTITY_NAME" "4 miniProject_jtag_uart_0_scfifo_r " "Found entity 4: miniProject_jtag_uart_0_scfifo_r" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112097 ""} { "Info" "ISGN_ENTITY_NAME" "5 miniProject_jtag_uart_0 " "Found entity 5: miniProject_jtag_uart_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087112097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_SWITCH " "Found entity 1: miniProject_SWITCH" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_SWITCH.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_SWITCH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087112145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_MOTOR " "Found entity 1: miniProject_MOTOR" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_MOTOR.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_MOTOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087112192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_MEMORY " "Found entity 1: miniProject_MEMORY" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087112281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_LED " "Found entity 1: miniProject_LED" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_LED.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087112306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_LCD " "Found entity 1: miniProject_LCD" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_LCD.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_LCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087112317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_dmem.v 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_DMEM_input_efifo_module " "Found entity 1: miniProject_DMEM_input_efifo_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112366 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_DMEM " "Found entity 2: miniProject_DMEM" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087112366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU " "Found entity 1: miniProject_CPU" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087112386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087112386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_ic_data_module " "Found entity 1: miniProject_CPU_cpu_ic_data_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_CPU_cpu_ic_tag_module " "Found entity 2: miniProject_CPU_cpu_ic_tag_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "3 miniProject_CPU_cpu_bht_module " "Found entity 3: miniProject_CPU_cpu_bht_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "4 miniProject_CPU_cpu_register_bank_a_module " "Found entity 4: miniProject_CPU_cpu_register_bank_a_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "5 miniProject_CPU_cpu_register_bank_b_module " "Found entity 5: miniProject_CPU_cpu_register_bank_b_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "6 miniProject_CPU_cpu_dc_tag_module " "Found entity 6: miniProject_CPU_cpu_dc_tag_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "7 miniProject_CPU_cpu_dc_data_module " "Found entity 7: miniProject_CPU_cpu_dc_data_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "8 miniProject_CPU_cpu_dc_victim_module " "Found entity 8: miniProject_CPU_cpu_dc_victim_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "9 miniProject_CPU_cpu_nios2_oci_debug " "Found entity 9: miniProject_CPU_cpu_nios2_oci_debug" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "10 miniProject_CPU_cpu_nios2_oci_break " "Found entity 10: miniProject_CPU_cpu_nios2_oci_break" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "11 miniProject_CPU_cpu_nios2_oci_xbrk " "Found entity 11: miniProject_CPU_cpu_nios2_oci_xbrk" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "12 miniProject_CPU_cpu_nios2_oci_dbrk " "Found entity 12: miniProject_CPU_cpu_nios2_oci_dbrk" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "13 miniProject_CPU_cpu_nios2_oci_itrace " "Found entity 13: miniProject_CPU_cpu_nios2_oci_itrace" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "14 miniProject_CPU_cpu_nios2_oci_td_mode " "Found entity 14: miniProject_CPU_cpu_nios2_oci_td_mode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "15 miniProject_CPU_cpu_nios2_oci_dtrace " "Found entity 15: miniProject_CPU_cpu_nios2_oci_dtrace" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "16 miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "17 miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "18 miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "19 miniProject_CPU_cpu_nios2_oci_fifo " "Found entity 19: miniProject_CPU_cpu_nios2_oci_fifo" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "20 miniProject_CPU_cpu_nios2_oci_pib " "Found entity 20: miniProject_CPU_cpu_nios2_oci_pib" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "21 miniProject_CPU_cpu_nios2_oci_im " "Found entity 21: miniProject_CPU_cpu_nios2_oci_im" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "22 miniProject_CPU_cpu_nios2_performance_monitors " "Found entity 22: miniProject_CPU_cpu_nios2_performance_monitors" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "23 miniProject_CPU_cpu_nios2_avalon_reg " "Found entity 23: miniProject_CPU_cpu_nios2_avalon_reg" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "24 miniProject_CPU_cpu_ociram_sp_ram_module " "Found entity 24: miniProject_CPU_cpu_ociram_sp_ram_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "25 miniProject_CPU_cpu_nios2_ocimem " "Found entity 25: miniProject_CPU_cpu_nios2_ocimem" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "26 miniProject_CPU_cpu_nios2_oci " "Found entity 26: miniProject_CPU_cpu_nios2_oci" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""} { "Info" "ISGN_ENTITY_NAME" "27 miniProject_CPU_cpu " "Found entity 27: miniProject_CPU_cpu" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087113285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_debug_slave_sysclk " "Found entity 1: miniProject_CPU_cpu_debug_slave_sysclk" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_sysclk.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087113316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_debug_slave_tck " "Found entity 1: miniProject_CPU_cpu_debug_slave_tck" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_tck.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087113335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_debug_slave_wrapper " "Found entity 1: miniProject_CPU_cpu_debug_slave_wrapper" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087113345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_mult_cell " "Found entity 1: miniProject_CPU_cpu_mult_cell" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_mult_cell.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087113354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_test_bench " "Found entity 1: miniProject_CPU_cpu_test_bench" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_test_bench.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087113372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini.v 1 1 " "Found 1 design units, including 1 entities, in source file mini.v" { { "Info" "ISGN_ENTITY_NAME" "1 mini " "Found entity 1: mini" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087113375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087113375 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "miniProject_DMEM.v(318) " "Verilog HDL or VHDL warning at miniProject_DMEM.v(318): conditional expression evaluates to a constant" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681087113420 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "miniProject_DMEM.v(328) " "Verilog HDL or VHDL warning at miniProject_DMEM.v(328): conditional expression evaluates to a constant" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681087113420 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "miniProject_DMEM.v(338) " "Verilog HDL or VHDL warning at miniProject_DMEM.v(338): conditional expression evaluates to a constant" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681087113421 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "miniProject_DMEM.v(682) " "Verilog HDL or VHDL warning at miniProject_DMEM.v(682): conditional expression evaluates to a constant" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681087113422 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mini.v(84) " "Verilog HDL Instantiation warning at mini.v(84): instance has no name" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1681087113492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mini " "Elaborating entity \"mini\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681087113759 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mini.v(24) " "Output port \"HEX0\" at mini.v(24) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681087113821 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mini.v(25) " "Output port \"HEX1\" at mini.v(25) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681087113821 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mini.v(26) " "Output port \"HEX2\" at mini.v(26) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681087113821 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mini.v(27) " "Output port \"HEX3\" at mini.v(27) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681087113821 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 mini.v(28) " "Output port \"HEX4\" at mini.v(28) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681087113821 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 mini.v(29) " "Output port \"HEX5\" at mini.v(29) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681087113821 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST mini.v(45) " "Output port \"ADC_CONVST\" at mini.v(45) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681087113821 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN mini.v(46) " "Output port \"ADC_DIN\" at mini.v(46) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681087113821 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK mini.v(48) " "Output port \"ADC_SCLK\" at mini.v(48) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681087113821 "|mini"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject miniProject:comb_5 " "Elaborating entity \"miniProject\" for hierarchy \"miniProject:comb_5\"" {  } { { "mini.v" "comb_5" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087114061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU miniProject:comb_5\|miniProject_CPU:cpu " "Elaborating entity \"miniProject_CPU\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "cpu" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087114098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu " "Elaborating entity \"miniProject_CPU_cpu\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU.v" "cpu" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087114149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_test_bench miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_test_bench:the_miniProject_CPU_cpu_test_bench " "Elaborating entity \"miniProject_CPU_cpu_test_bench\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_test_bench:the_miniProject_CPU_cpu_test_bench\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_test_bench" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087114725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_ic_data_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data " "Elaborating entity \"miniProject_CPU_cpu_ic_data_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_ic_data" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087114774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087115570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087115875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087115875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087115877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_ic_tag_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag " "Elaborating entity \"miniProject_CPU_cpu_ic_tag_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_ic_tag" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087116784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087116944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_pgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087117009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087117009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_bht_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht " "Elaborating entity \"miniProject_CPU_cpu_bht_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_bht" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087117148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087117148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_register_bank_a_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a " "Elaborating entity \"miniProject_CPU_cpu_register_bank_a_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_register_bank_a" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087117320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087117320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_register_bank_b_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_b_module:miniProject_CPU_cpu_register_bank_b " "Elaborating entity \"miniProject_CPU_cpu_register_bank_b_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_b_module:miniProject_CPU_cpu_register_bank_b\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_register_bank_b" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_mult_cell miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell " "Elaborating entity \"miniProject_CPU_cpu_mult_cell\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_mult_cell" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087117831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087117831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "D:/Quartus/viXuLy/Mini/System/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087117971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087118887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_dc_tag_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag " "Elaborating entity \"miniProject_CPU_cpu_dc_tag_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_dc_tag" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087120329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087120398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_jpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087120462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087120462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087120464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_dc_data_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data " "Elaborating entity \"miniProject_CPU_cpu_dc_data_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_dc_data" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087120514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087120535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087120601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087120601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087120603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_dc_victim_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim " "Elaborating entity \"miniProject_CPU_cpu_dc_victim_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_dc_victim" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087120654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087120675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087120746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087120746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087120748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_debug miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_debug:the_miniProject_CPU_cpu_nios2_oci_debug " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_debug\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_debug:the_miniProject_CPU_cpu_nios2_oci_debug\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_debug" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_debug:the_miniProject_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_debug:the_miniProject_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altera_std_synchronizer" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_break miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_break:the_miniProject_CPU_cpu_nios2_oci_break " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_break\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_break:the_miniProject_CPU_cpu_nios2_oci_break\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_break" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_xbrk miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_xbrk:the_miniProject_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_xbrk:the_miniProject_CPU_cpu_nios2_oci_xbrk\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_xbrk" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_dbrk miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dbrk:the_miniProject_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dbrk:the_miniProject_CPU_cpu_nios2_oci_dbrk\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_dbrk" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_itrace miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_itrace:the_miniProject_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_itrace\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_itrace:the_miniProject_CPU_cpu_nios2_oci_itrace\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_itrace" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_dtrace miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dtrace:the_miniProject_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dtrace:the_miniProject_CPU_cpu_nios2_oci_dtrace\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_dtrace" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_td_mode miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dtrace:the_miniProject_CPU_cpu_nios2_oci_dtrace\|miniProject_CPU_cpu_nios2_oci_td_mode:miniProject_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dtrace:the_miniProject_CPU_cpu_nios2_oci_dtrace\|miniProject_CPU_cpu_nios2_oci_td_mode:miniProject_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_fifo miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_fifo\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_fifo" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc:the_miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc:the_miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_pib miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_pib:the_miniProject_CPU_cpu_nios2_oci_pib " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_pib\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_pib:the_miniProject_CPU_cpu_nios2_oci_pib\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_pib" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_im miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_im:the_miniProject_CPU_cpu_nios2_oci_im " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_im\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_im:the_miniProject_CPU_cpu_nios2_oci_im\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_im" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_avalon_reg miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_avalon_reg:the_miniProject_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"miniProject_CPU_cpu_nios2_avalon_reg\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_avalon_reg:the_miniProject_CPU_cpu_nios2_avalon_reg\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_avalon_reg" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_ocimem miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem " "Elaborating entity \"miniProject_CPU_cpu_nios2_ocimem\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_ocimem" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087121966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_ociram_sp_ram_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram " "Elaborating entity \"miniProject_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_ociram_sp_ram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087122039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087122060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087122127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087122127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087122129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_debug_slave_wrapper miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"miniProject_CPU_cpu_debug_slave_wrapper\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_debug_slave_wrapper" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087122251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_debug_slave_tck miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|miniProject_CPU_cpu_debug_slave_tck:the_miniProject_CPU_cpu_debug_slave_tck " "Elaborating entity \"miniProject_CPU_cpu_debug_slave_tck\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|miniProject_CPU_cpu_debug_slave_tck:the_miniProject_CPU_cpu_debug_slave_tck\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" "the_miniProject_CPU_cpu_debug_slave_tck" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087122263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_debug_slave_sysclk miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|miniProject_CPU_cpu_debug_slave_sysclk:the_miniProject_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"miniProject_CPU_cpu_debug_slave_sysclk\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|miniProject_CPU_cpu_debug_slave_sysclk:the_miniProject_CPU_cpu_debug_slave_sysclk\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" "the_miniProject_CPU_cpu_debug_slave_sysclk" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087122319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" "miniProject_CPU_cpu_debug_slave_phy" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087122415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus/setup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087122426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus/setup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087123811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/setup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087124025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_DMEM miniProject:comb_5\|miniProject_DMEM:dmem " "Elaborating entity \"miniProject_DMEM\" for hierarchy \"miniProject:comb_5\|miniProject_DMEM:dmem\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "dmem" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087124074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_DMEM_input_efifo_module miniProject:comb_5\|miniProject_DMEM:dmem\|miniProject_DMEM_input_efifo_module:the_miniProject_DMEM_input_efifo_module " "Elaborating entity \"miniProject_DMEM_input_efifo_module\" for hierarchy \"miniProject:comb_5\|miniProject_DMEM:dmem\|miniProject_DMEM_input_efifo_module:the_miniProject_DMEM_input_efifo_module\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "the_miniProject_DMEM_input_efifo_module" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087124149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_LCD miniProject:comb_5\|miniProject_LCD:lcd " "Elaborating entity \"miniProject_LCD\" for hierarchy \"miniProject:comb_5\|miniProject_LCD:lcd\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "lcd" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087124165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_LED miniProject:comb_5\|miniProject_LED:led " "Elaborating entity \"miniProject_LED\" for hierarchy \"miniProject:comb_5\|miniProject_LED:led\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "led" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087124174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_MEMORY miniProject:comb_5\|miniProject_MEMORY:memory " "Elaborating entity \"miniProject_MEMORY\" for hierarchy \"miniProject:comb_5\|miniProject_MEMORY:memory\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "memory" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087124185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087124240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087124253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file miniProject_MEMORY.hex " "Parameter \"init_file\" = \"miniProject_MEMORY.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087124279 ""}  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681087124279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vm1 " "Found entity 1: altsyncram_1vm1" {  } { { "db/altsyncram_1vm1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_1vm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087124362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087124362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vm1 miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated " "Elaborating entity \"altsyncram_1vm1\" for hierarchy \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087124364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/decode_cla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087125674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087125674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_1vm1.tdf" "decode3" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_1vm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087125677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087125785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087125785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_1vm1.tdf" "mux2" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_1vm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087125788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_MOTOR miniProject:comb_5\|miniProject_MOTOR:motor " "Elaborating entity \"miniProject_MOTOR\" for hierarchy \"miniProject:comb_5\|miniProject_MOTOR:motor\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "motor" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087126260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_SWITCH miniProject:comb_5\|miniProject_SWITCH:switch " "Elaborating entity \"miniProject_SWITCH\" for hierarchy \"miniProject:comb_5\|miniProject_SWITCH:switch\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "switch" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087126269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_jtag_uart_0 miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"miniProject_jtag_uart_0\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "jtag_uart_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087126279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_jtag_uart_0_scfifo_w miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w " "Elaborating entity \"miniProject_jtag_uart_0_scfifo_w\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "the_miniProject_jtag_uart_0_scfifo_w" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087126291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "wfifo" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087126676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087126682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087126682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087126682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087126682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087126682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087126682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087126682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087126682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087126682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087126682 ""}  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681087126682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087126770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087126770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087126771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087126808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087126808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Quartus/viXuLy/Mini/System/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087126810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087126853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087126853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Quartus/viXuLy/Mini/System/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087126857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087126948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087126948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Quartus/viXuLy/Mini/System/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087126952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087127161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087127161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Quartus/viXuLy/Mini/System/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087127226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087127226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Quartus/viXuLy/Mini/System/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_jtag_uart_0_scfifo_r miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_r:the_miniProject_jtag_uart_0_scfifo_r " "Elaborating entity \"miniProject_jtag_uart_0_scfifo_r\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_r:the_miniProject_jtag_uart_0_scfifo_r\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "the_miniProject_jtag_uart_0_scfifo_r" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "miniProject_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127650 ""}  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681087127650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/quartus/setup/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/setup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_sys_sdram_pll_0 miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"miniProject_sys_sdram_pll_0\" for hierarchy \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "sys_sdram_pll_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_sys_sdram_pll_0_sys_pll miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"miniProject_sys_sdram_pll_0_sys_pll\" for hierarchy \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" "sys_pll" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127800 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1681087127843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087127955 ""}  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681087127955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" "reset_from_locked" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_sysid_qsys_0 miniProject:comb_5\|miniProject_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"miniProject_sysid_qsys_0\" for hierarchy \"miniProject:comb_5\|miniProject_sysid_qsys_0:sysid_qsys_0\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "sysid_qsys_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_timer_0 miniProject:comb_5\|miniProject_timer_0:timer_0 " "Elaborating entity \"miniProject_timer_0\" for hierarchy \"miniProject:comb_5\|miniProject_timer_0:timer_0\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "timer_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087127980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"miniProject_mm_interconnect_0\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "mm_interconnect_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "memory_s1_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dmem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dmem_s1_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_s1_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "lcd_s1_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_agent" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rsp_fifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_agent_rsp_fifo" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_agent_rdata_fifo" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router:router " "Elaborating entity \"miniProject_mm_interconnect_0_router\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router:router\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "router" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_default_decode miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router:router\|miniProject_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"miniProject_mm_interconnect_0_router_default_decode\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router:router\|miniProject_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_001 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"miniProject_mm_interconnect_0_router_001\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_001:router_001\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "router_001" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_001_default_decode miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_001:router_001\|miniProject_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"miniProject_mm_interconnect_0_router_001_default_decode\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_001:router_001\|miniProject_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_002 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"miniProject_mm_interconnect_0_router_002\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_002:router_002\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "router_002" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_002_default_decode miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_002:router_002\|miniProject_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"miniProject_mm_interconnect_0_router_002_default_decode\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_002:router_002\|miniProject_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_004 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"miniProject_mm_interconnect_0_router_004\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_004:router_004\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "router_004" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087128988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_004_default_decode miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_004:router_004\|miniProject_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"miniProject_mm_interconnect_0_router_004_default_decode\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_004:router_004\|miniProject_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_006 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"miniProject_mm_interconnect_0_router_006\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_006:router_006\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "router_006" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_006_default_decode miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_006:router_006\|miniProject_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"miniProject_mm_interconnect_0_router_006_default_decode\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_006:router_006\|miniProject_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_burst_adapter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_cmd_demux miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"miniProject_mm_interconnect_0_cmd_demux\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cmd_demux" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_cmd_demux_001 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"miniProject_mm_interconnect_0_cmd_demux_001\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_cmd_mux miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"miniProject_mm_interconnect_0_cmd_mux\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cmd_mux" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_cmd_mux_002 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"miniProject_mm_interconnect_0_cmd_mux_002\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_rsp_demux miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"miniProject_mm_interconnect_0_rsp_demux\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "rsp_demux" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_rsp_demux_002 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"miniProject_mm_interconnect_0_rsp_demux_002\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_rsp_mux miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"miniProject_mm_interconnect_0_rsp_mux\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "rsp_mux" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_rsp_mux_001 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"miniProject_mm_interconnect_0_rsp_mux_001\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_rsp_width_adapter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681087129381 "|mini|miniProject:comb_5|miniProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681087129383 "|mini|miniProject:comb_5|miniProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681087129383 "|mini|miniProject:comb_5|miniProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_cmd_width_adapter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_cmd_width_adapter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_avalon_st_adapter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"miniProject_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_avalon_st_adapter_004 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"miniProject_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_irq_mapper miniProject:comb_5\|miniProject_irq_mapper:irq_mapper " "Elaborating entity \"miniProject_irq_mapper\" for hierarchy \"miniProject:comb_5\|miniProject_irq_mapper:irq_mapper\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "irq_mapper" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller miniProject:comb_5\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"miniProject:comb_5\|altera_reset_controller:rst_controller\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "rst_controller" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer miniProject:comb_5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"miniProject:comb_5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer miniProject:comb_5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"miniProject:comb_5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller miniProject:comb_5\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"miniProject:comb_5\|altera_reset_controller:rst_controller_001\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "rst_controller_001" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087129561 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_miniProject_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_miniProject_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_itrace" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1681087131209 "|mini|miniProject:comb_5|miniProject_CPU:cpu|miniProject_CPU_cpu:cpu|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci|miniProject_CPU_cpu_nios2_oci_itrace:the_miniProject_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681087132584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.10.07:38:56 Progress: Loading sld1d6fddb2/alt_sld_fab_wrapper_hw.tcl " "2023.04.10.07:38:56 Progress: Loading sld1d6fddb2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087136951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087141124 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087141393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087145399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087145533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087145642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087145772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087145856 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087145857 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681087146650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1d6fddb2/alt_sld_fab.v" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087146930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087146930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087147042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087147042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087147057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087147057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087147128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087147128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087147228 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087147228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087147228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087147304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087147304 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681087154212 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681087154212 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1681087154212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087154259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681087154259 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681087154259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681087154312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087154312 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1681087155114 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1681087155114 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1681087155239 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1681087155239 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1681087155239 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1681087155239 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1681087155239 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681087155257 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO\[24\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO\[25\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO\[28\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO\[29\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO\[30\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO\[32\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO\[33\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO\[34\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681087155480 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1681087155480 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681087155481 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1681087155481 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[24\]~synth " "Node \"GPIO\[24\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[25\]~synth " "Node \"GPIO\[25\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[28\]~synth " "Node \"GPIO\[28\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[29\]~synth " "Node \"GPIO\[29\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[30\]~synth " "Node \"GPIO\[30\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[32\]~synth " "Node \"GPIO\[32\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087158106 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1681087158106 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681087158107 "|mini|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681087158107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087158622 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "408 " "408 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681087161625 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087162347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/viXuLy/Mini/System/mini.map.smsg " "Generated suppressed messages file D:/Quartus/viXuLy/Mini/System/mini.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087163144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681087167072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681087167072 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681087168646 ""}  } { { "altera_pll.v" "" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1681087168646 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681087168763 ""}  } { { "altera_pll.v" "" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1681087168763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087169809 "|mini|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087169809 "|mini|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087169809 "|mini|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087169809 "|mini|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087169809 "|mini|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087169809 "|mini|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087169809 "|mini|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681087169809 "|mini|ADC_DOUT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681087169809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5287 " "Implemented 5287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681087169826 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681087169826 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681087169826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4637 " "Implemented 4637 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681087169826 ""} { "Info" "ICUT_CUT_TM_RAMS" "491 " "Implemented 491 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681087169826 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1681087169826 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1681087169826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681087169826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681087169923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 10 07:39:29 2023 " "Processing ended: Mon Apr 10 07:39:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681087169923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681087169923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681087169923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681087169923 ""}
