*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/smaciejewski/VDIC_2023/.dvt/lab08.build
    -F /home/student/smaciejewski/VDIC_2023/lab08/tb/tb.f
*** Warning: BUILD_CONFIG: $UVM_HOME environment variable not set, falling back to $DVT_UVM_HOME
    at line 10 in /home/student/smaciejewski/VDIC_2023/lab08/tb/tb.f
*** Done analyzing build configuration [16 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/uvm_pkg.sv ...
Loading (2) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh ...
Loading (3) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_version_defines.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_version_defines.svh [68 ms, 151 lines, SystemVerilog_2012] ...
Loading (4) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_global_defines.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_global_defines.svh [0 ms, 61 lines, SystemVerilog_2012] ...
Loading (5) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_message_defines.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_message_defines.svh [0 ms, 539 lines, SystemVerilog_2012] ...
Loading (6) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_phase_defines.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_phase_defines.svh [0 ms, 130 lines, SystemVerilog_2012] ...
Loading (7) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_object_defines.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_object_defines.svh [50 ms, 3815 lines, SystemVerilog_2012] ...
Loading (8) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_printer_defines.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_printer_defines.svh [0 ms, 423 lines, SystemVerilog_2012] ...
Loading (9) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_tlm_defines.svh ...
Loading (10) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_imps.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_imps.svh [0 ms, 229 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_tlm_defines.svh [0 ms, 617 lines, SystemVerilog_2012] ...
Loading (11) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_sequence_defines.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_sequence_defines.svh [0 ms, 456 lines, SystemVerilog_2012] ...
Loading (12) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_callback_defines.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_callback_defines.svh [0 ms, 301 lines, SystemVerilog_2012] ...
Loading (13) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_reg_defines.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_reg_defines.svh [0 ms, 69 lines, SystemVerilog_2012] ...
Loading (14) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_deprecated_defines.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/macros/uvm_deprecated_defines.svh [0 ms, 252 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh [0 ms, 82 lines, SystemVerilog_2012] ...
Loading (15) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dpi/uvm_dpi.svh ...
Loading (16) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dpi/uvm_hdl.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dpi/uvm_hdl.svh [1 ms, 164 lines, SystemVerilog_2012] ...
Loading (17) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh [0 ms, 66 lines, SystemVerilog_2012] ...
Loading (18) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dpi/uvm_regex.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dpi/uvm_regex.svh [0 ms, 89 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dpi/uvm_dpi.svh [0 ms, 44 lines, SystemVerilog_2012] ...
Loading (19) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_base.svh ...
Loading (20) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_coreservice.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_coreservice.svh [2 ms, 224 lines, SystemVerilog_2012] ...
Loading (21) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_version.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_version.svh [0 ms, 39 lines, SystemVerilog_2012] ...
Loading (22) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_object_globals.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_object_globals.svh [4 ms, 658 lines, SystemVerilog_2012] ...
Loading (23) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_misc.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_misc.svh [11 ms, 754 lines, SystemVerilog_2012] ...
Loading (24) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_object.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_object.svh [9 ms, 1331 lines, SystemVerilog_2012] ...
Loading (25) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_pool.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_pool.svh [3 ms, 348 lines, SystemVerilog_2012] ...
Loading (26) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_queue.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_queue.svh [2 ms, 204 lines, SystemVerilog_2012] ...
Loading (27) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_factory.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_factory.svh [18 ms, 1790 lines, SystemVerilog_2012] ...
Loading (28) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_registry.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_registry.svh [3 ms, 381 lines, SystemVerilog_2012] ...
Loading (29) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_spell_chkr.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_spell_chkr.svh [3 ms, 204 lines, SystemVerilog_2012] ...
Loading (30) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_resource.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_resource.svh [15 ms, 1695 lines, SystemVerilog_2012] ...
Loading (31) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_resource_specializations.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_resource_specializations.svh [5 ms, 171 lines, SystemVerilog_2012] ...
Loading (32) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_resource_db.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_resource_db.svh [4 ms, 400 lines, SystemVerilog_2012] ...
Loading (33) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_config_db.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_config_db.svh [4 ms, 411 lines, SystemVerilog_2012] ...
Loading (34) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_printer.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_printer.svh [12 ms, 1232 lines, SystemVerilog_2012] ...
Loading (35) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_comparer.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_comparer.svh [4 ms, 423 lines, SystemVerilog_2012] ...
Loading (36) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_packer.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_packer.svh [13 ms, 1038 lines, SystemVerilog_2012] ...
Loading (37) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_links.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_links.svh [5 ms, 371 lines, SystemVerilog_2012] ...
Loading (38) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_tr_database.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_tr_database.svh [5 ms, 433 lines, SystemVerilog_2012] ...
Loading (39) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_tr_stream.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_tr_stream.svh [6 ms, 592 lines, SystemVerilog_2012] ...
Loading (40) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_recorder.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_recorder.svh [9 ms, 1141 lines, SystemVerilog_2012] ...
Loading (41) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_event_callback.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_event_callback.svh [0 ms, 91 lines, SystemVerilog_2012] ...
Loading (42) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_event.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_event.svh [4 ms, 395 lines, SystemVerilog_2012] ...
Loading (43) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_barrier.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_barrier.svh [2 ms, 210 lines, SystemVerilog_2012] ...
Loading (44) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_callback.svh ...
Loading (45) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh [0 ms, 82 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_callback.svh [15 ms, 1199 lines, SystemVerilog_2012] ...
Loading (46) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_report_message.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_report_message.svh [9 ms, 940 lines, SystemVerilog_2012] ...
Loading (47) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_report_catcher.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_report_catcher.svh [7 ms, 713 lines, SystemVerilog_2012] ...
Loading (48) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_report_server.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_report_server.svh [10 ms, 923 lines, SystemVerilog_2012] ...
Loading (49) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_report_handler.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_report_handler.svh [13 ms, 801 lines, SystemVerilog_2012] ...
Loading (50) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_report_object.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_report_object.svh [5 ms, 660 lines, SystemVerilog_2012] ...
Loading (51) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_transaction.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_transaction.svh [5 ms, 781 lines, SystemVerilog_2012] ...
Loading (52) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_phase.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_phase.svh [35 ms, 2254 lines, SystemVerilog_2012] ...
Loading (53) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_domain.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_domain.svh [3 ms, 219 lines, SystemVerilog_2012] ...
Loading (54) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_bottomup_phase.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_bottomup_phase.svh [2 ms, 113 lines, SystemVerilog_2012] ...
Loading (55) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_topdown_phase.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_topdown_phase.svh [1 ms, 115 lines, SystemVerilog_2012] ...
Loading (56) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_task_phase.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_task_phase.svh [2 ms, 162 lines, SystemVerilog_2012] ...
Loading (57) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_common_phases.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_common_phases.svh [4 ms, 452 lines, SystemVerilog_2012] ...
Loading (58) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_runtime_phases.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_runtime_phases.svh [4 ms, 556 lines, SystemVerilog_2012] ...
Loading (59) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh ...
Loading (60) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_root.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_root.svh [21 ms, 1073 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh [31 ms, 3639 lines, SystemVerilog_2012] ...
Loading (61) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_objection.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_objection.svh [17 ms, 1454 lines, SystemVerilog_2012] ...
Loading (62) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_heartbeat.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_heartbeat.svh [5 ms, 342 lines, SystemVerilog_2012] ...
Loading (63) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_globals.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_globals.svh [6 ms, 565 lines, SystemVerilog_2012] ...
Loading (64) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_cmdline_processor.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_cmdline_processor.svh [3 ms, 462 lines, SystemVerilog_2012] ...
Loading (65) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_traversal.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_traversal.svh [4 ms, 289 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_base.svh [0 ms, 113 lines, SystemVerilog_2012] ...
Loading (66) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_dap.svh ...
Loading (67) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_set_get_dap_base.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_set_get_dap_base.svh [0 ms, 84 lines, SystemVerilog_2012] ...
Loading (68) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_simple_lock_dap.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_simple_lock_dap.svh [3 ms, 179 lines, SystemVerilog_2012] ...
Loading (69) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh [2 ms, 155 lines, SystemVerilog_2012] ...
Loading (70) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_set_before_get_dap.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_set_before_get_dap.svh [2 ms, 185 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_dap.svh [0 ms, 35 lines, SystemVerilog_2012] ...
Loading (71) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm.svh ...
Loading (72) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh [1 ms, 219 lines, SystemVerilog_2012] ...
Loading (73) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh [1 ms, 253 lines, SystemVerilog_2012] ...
Loading (74) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_port_base.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_port_base.svh [8 ms, 793 lines, SystemVerilog_2012] ...
Loading (75) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_imps.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_imps.svh [0 ms, 229 lines, SystemVerilog_2012] ...
Loading (76) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_imps.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_imps.svh [10 ms, 317 lines, SystemVerilog_2012] ...
Loading (77) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_ports.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_ports.svh [9 ms, 263 lines, SystemVerilog_2012] ...
Loading (78) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_exports.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_exports.svh [9 ms, 260 lines, SystemVerilog_2012] ...
Loading (79) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_analysis_port.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_analysis_port.svh [1 ms, 156 lines, SystemVerilog_2012] ...
Loading (80) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh [2 ms, 253 lines, SystemVerilog_2012] ...
Loading (81) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh [2 ms, 239 lines, SystemVerilog_2012] ...
Loading (82) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh [2 ms, 349 lines, SystemVerilog_2012] ...
Loading (83) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_sqr_connections.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_sqr_connections.svh [3 ms, 84 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm1/uvm_tlm.svh [0 ms, 40 lines, SystemVerilog_2012] ...
Loading (84) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_comps.svh ...
Loading (85) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_pair.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_pair.svh [3 ms, 171 lines, SystemVerilog_2012] ...
Loading (86) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_policies.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_policies.svh [1 ms, 142 lines, SystemVerilog_2012] ...
Loading (87) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_in_order_comparator.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_in_order_comparator.svh [3 ms, 260 lines, SystemVerilog_2012] ...
Loading (88) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh [1 ms, 135 lines, SystemVerilog_2012] ...
Loading (89) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_random_stimulus.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_random_stimulus.svh [1 ms, 132 lines, SystemVerilog_2012] ...
Loading (90) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_subscriber.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_subscriber.svh [0 ms, 68 lines, SystemVerilog_2012] ...
Loading (91) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_monitor.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_monitor.svh [0 ms, 54 lines, SystemVerilog_2012] ...
Loading (92) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_driver.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_driver.svh [1 ms, 89 lines, SystemVerilog_2012] ...
Loading (93) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_push_driver.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_push_driver.svh [0 ms, 97 lines, SystemVerilog_2012] ...
Loading (94) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_scoreboard.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_scoreboard.svh [1 ms, 56 lines, SystemVerilog_2012] ...
Loading (95) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_agent.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_agent.svh [1 ms, 136 lines, SystemVerilog_2012] ...
Loading (96) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_env.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_env.svh [0 ms, 54 lines, SystemVerilog_2012] ...
Loading (97) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_test.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_test.svh [1 ms, 82 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/comps/uvm_comps.svh [0 ms, 37 lines, SystemVerilog_2012] ...
Loading (98) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_seq.svh ...
Loading (99) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_item.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_item.svh [4 ms, 498 lines, SystemVerilog_2012] ...
Loading (100) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_base.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_base.svh [23 ms, 1775 lines, SystemVerilog_2012] ...
Loading (101) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh [1 ms, 39 lines, SystemVerilog_2012] ...
Loading (102) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_param_base.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_param_base.svh [4 ms, 460 lines, SystemVerilog_2012] ...
Loading (103) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer.svh [3 ms, 347 lines, SystemVerilog_2012] ...
Loading (104) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_push_sequencer.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_push_sequencer.svh [1 ms, 85 lines, SystemVerilog_2012] ...
Loading (105) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_base.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_base.svh [13 ms, 1405 lines, SystemVerilog_2012] ...
Loading (106) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence.svh [1 ms, 148 lines, SystemVerilog_2012] ...
Loading (107) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_library.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_library.svh [13 ms, 813 lines, SystemVerilog_2012] ...
Loading (108) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh [5 ms, 301 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_seq.svh [0 ms, 40 lines, SystemVerilog_2012] ...
Loading (109) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2.svh ...
Loading (110) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh [0 ms, 45 lines, SystemVerilog_2012] ...
Loading (111) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_time.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_time.svh [2 ms, 333 lines, SystemVerilog_2012] ...
Loading (112) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [18 ms, 1053 lines, SystemVerilog_2012] ...
Loading (113) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh [1 ms, 178 lines, SystemVerilog_2012] ...
Loading (114) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh [2 ms, 203 lines, SystemVerilog_2012] ...
Loading (115) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh [1 ms, 75 lines, SystemVerilog_2012] ...
Loading (116) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh [2 ms, 65 lines, SystemVerilog_2012] ...
Loading (117) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh [4 ms, 195 lines, SystemVerilog_2012] ...
Loading (118) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh [6 ms, 435 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2.svh [0 ms, 30 lines, SystemVerilog_2012] ...
Loading (119) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_model.svh ...
Loading (120) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_item.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_item.svh [6 ms, 316 lines, SystemVerilog_2012] ...
Loading (121) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_adapter.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_adapter.svh [2 ms, 254 lines, SystemVerilog_2012] ...
Loading (122) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_predictor.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_predictor.svh [4 ms, 265 lines, SystemVerilog_2012] ...
Loading (123) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_sequence.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_sequence.svh [9 ms, 548 lines, SystemVerilog_2012] ...
Loading (124) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_cbs.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_cbs.svh [5 ms, 530 lines, SystemVerilog_2012] ...
Loading (125) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_backdoor.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_backdoor.svh [4 ms, 348 lines, SystemVerilog_2012] ...
Loading (126) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_field.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_field.svh [23 ms, 2013 lines, SystemVerilog_2012] ...
Loading (127) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_vreg_field.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_vreg_field.svh [14 ms, 1005 lines, SystemVerilog_2012] ...
Loading (128) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg.svh [37 ms, 3102 lines, SystemVerilog_2012] ...
Loading (129) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_indirect.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_indirect.svh [5 ms, 330 lines, SystemVerilog_2012] ...
Loading (130) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_fifo.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_fifo.svh [3 ms, 311 lines, SystemVerilog_2012] ...
Loading (131) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_file.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_file.svh [5 ms, 501 lines, SystemVerilog_2012] ...
Loading (132) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem_mam.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem_mam.svh [11 ms, 1019 lines, SystemVerilog_2012] ...
Loading (133) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_vreg.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_vreg.svh [23 ms, 1554 lines, SystemVerilog_2012] ...
Loading (134) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh [30 ms, 2410 lines, SystemVerilog_2012] ...
Loading (135) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_map.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_map.svh [37 ms, 2225 lines, SystemVerilog_2012] ...
Loading (136) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_block.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_block.svh [25 ms, 2272 lines, SystemVerilog_2012] ...
Loading (137) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh [3 ms, 172 lines, SystemVerilog_2012] ...
Loading (138) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh [6 ms, 303 lines, SystemVerilog_2012] ...
Loading (139) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh [5 ms, 300 lines, SystemVerilog_2012] ...
Loading (140) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh [7 ms, 308 lines, SystemVerilog_2012] ...
Loading (141) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh [7 ms, 366 lines, SystemVerilog_2012] ...
Loading (142) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh [10 ms, 486 lines, SystemVerilog_2012] ...
Loading (143) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh [4 ms, 139 lines, SystemVerilog_2012] ...
Loading (144) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh [7 ms, 175 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_model.svh [0 ms, 444 lines, SystemVerilog_2012] ...
Done /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/uvm_pkg.sv [0 ms, 43 lines, SystemVerilog_2012] ...
Loading (145) /home/student/smaciejewski/VDIC_2023/lab08/tb/mult_pkg.sv ...
Skip (optimized) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh ...
Loading (146) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/env_config.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/env_config.svh [1 ms, 36 lines, SystemVerilog_2012] ...
Loading (147) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/mult_agent_config.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/mult_agent_config.svh [1 ms, 43 lines, SystemVerilog_2012] ...
Loading (148) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/random_command.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/random_command.svh [2 ms, 105 lines, SystemVerilog_2012] ...
Loading (149) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/minmax_command.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/minmax_command.svh [1 ms, 40 lines, SystemVerilog_2012] ...
Loading (150) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/result_transaction.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/result_transaction.svh [1 ms, 82 lines, SystemVerilog_2012] ...
Loading (151) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/coverage.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/coverage.svh [1 ms, 89 lines, SystemVerilog_2012] ...
Loading (152) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/tpgen.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/tpgen.svh [2 ms, 56 lines, SystemVerilog_2012] ...
Loading (153) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/scoreboard.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/scoreboard.svh [3 ms, 170 lines, SystemVerilog_2012] ...
Loading (154) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/driver.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/driver.svh [1 ms, 61 lines, SystemVerilog_2012] ...
Loading (155) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/command_monitor.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/command_monitor.svh [1 ms, 65 lines, SystemVerilog_2012] ...
Loading (156) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/result_monitor.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/result_monitor.svh [1 ms, 68 lines, SystemVerilog_2012] ...
Loading (157) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/mult_agent.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/mult_agent.svh [1 ms, 97 lines, SystemVerilog_2012] ...
Loading (158) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/env.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/env.svh [1 ms, 61 lines, SystemVerilog_2012] ...
Loading (159) /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/dual_test.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/tb_classes/dual_test.svh [1 ms, 73 lines, SystemVerilog_2012] ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/mult_pkg.sv [0 ms, 103 lines, SystemVerilog_2012] ...
Loading (160) /home/student/smaciejewski/VDIC_2023/lab08/tb/mult_tpgen_module.sv ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/mult_tpgen_module.sv [1 ms, 59 lines, SystemVerilog_2012] ...
Loading (161) /home/student/smaciejewski/VDIC_2023/lab08/tb/mult_bfm.sv ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/mult_bfm.sv [2 ms, 117 lines, SystemVerilog_2012] ...
Loading (162) /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp ...
Done /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [0 ms, 185 lines, SystemVerilog_2012] ...
Loading (163) /home/student/smaciejewski/VDIC_2023/lab08/tb/top.sv ...
Skip (optimized) /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/uvm_macros.svh ...
Loading (164) /home/student/smaciejewski/VDIC_2023/lab08/tb/mult_macros.svh ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/mult_macros.svh [0 ms, 16 lines, SystemVerilog_2012] ...
Done /home/student/smaciejewski/VDIC_2023/lab08/tb/top.sv [1 ms, 36 lines, SystemVerilog_2012] ...
*** Done invocation #1 [956 ms] ***
*** Done parsing [LT 723.0 ms, PT 956.0 ms] ***
*** Total number of lines [77 361] ***
*** Warning: SYSTEM_VERILOG_2012: Expecting `endif label 'UVM_CMDLINE_PROCESSOR_SV' found 'UVM_CMDLINE_PROC_PKG_SV'
    at line 460 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_cmdline_processor.svh [compile index 1][invocation 1]
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [10 ms] ...
Performing post full build step 3 (RCP) [19 ms] ...
*** Done SystemVerilog build [1s.021ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [9 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [211 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
Performing mixed post full build step (VLOG - RD) [12 ms] ...
Performing mixed post full build step (VLOG - FSC) [454 ms] ...
Performing mixed post full build step (VLOG - EV) [319 ms] ...
Performing mixed post full build step (VLOG - ELPC) [50 ms] ...
Performing mixed post full build step (VLOG - US) [52 ms] ...
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'report_ok' of '1-bit' type from 'uvm_report_catcher::process_al...' of '32-bit' type
    at line 588 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_report_server.svh [compile index 48]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'replace' of '1-bit' type from 'replace' of '32-bit' type
    at line 789 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_root.svh [compile index 60]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'verbosity' of '32-bit' type from 'UVM_INFO' of '2-bit' type
    at line 3146 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh [compile index 59]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'verbosity' of '32-bit' type from 'UVM_INFO' of '2-bit' type
    at line 3272 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh [compile index 59]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'recording_detail' of '32-bit' type
    at line 3328 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh [compile index 59]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'enable_stop_interrupt' of '32-bit' type
    at line 3334 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh [compile index 59]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'recording_detail' of '32-bit' type from 'value' of '4096-bit' type
    at line 3353 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh [compile index 59]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'args[4].atoi()' of '32-bit' type
    at line 3409 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_component.svh [compile index 59]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'q.size()' of '32-bit' type for function of '1-bit' return type
    at line 193 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_tr_database.svh [compile index 38]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'lhs' of '64-bit' type from 'lhs' of '4096-bit' type
    at line 151 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_comparer.svh [compile index 35]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'rhs' of '64-bit' type from 'rhs' of '4096-bit' type
    at line 151 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_comparer.svh [compile index 35]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'is_non_null' of '8-bit' type from 'm_bits[count +: 4]' of '4-bit' type
    at line 842 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_packer.svh [compile index 36]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'threshold' of '32-bit' type
    at line 189 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_barrier.svh [compile index 43]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'num_waiters' of '32-bit' type
    at line 190 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_barrier.svh [compile index 43]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'at_threshold' of '1-bit' type
    at line 191 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_barrier.svh [compile index 43]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'auto_reset' of '1-bit' type
    at line 192 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_barrier.svh [compile index 43]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'q.size()' of '32-bit' type for function of '1-bit' return type
    at line 378 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_tr_stream.svh [compile index 39]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_set' of '1-bit' type
    at line 175 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_set_before_get_dap.svh [compile index 70]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'v' of '32-bit' type
    at line 876 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_recorder.svh [compile index 40]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'value' of '4096-bit' type from 'uvm_string_to_bits()' of '115200-bit' type
    at line 934 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_recorder.svh [compile index 40]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'num_waiters' of '32-bit' type
    at line 216 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_event.svh [compile index 42]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'on' of '1-bit' type
    at line 217 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_event.svh [compile index 42]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning '$cast()' of '32-bit' type for function of '1-bit' return type
    at line 204 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_callback.svh [compile index 44]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'warned' of '1-bit' type from 'm_cb_find_name()' of '32-bit' type
    at line 253 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_callback.svh [compile index 44]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning '$cast()' of '32-bit' type for function of '1-bit' return type
    at line 569 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/base/uvm_callback.svh [compile index 44]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'depth' of '32-bit' type
    at line 452 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_item.svh [compile index 99]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_locked' of '1-bit' type
    at line 145 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh [compile index 69]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_num_last_reqs' of '32-bit' type
    at line 241 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_param_base.svh [compile index 102]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_num_last_rsps' of '32-bit' type
    at line 242 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequencer_param_base.svh [compile index 102]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'min_random_count' of '32-bit' type
    at line 790 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_library.svh [compile index 107]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'max_random_count' of '32-bit' type
    at line 791 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_library.svh [compile index 107]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'sequence_count' of '32-bit' type
    at line 793 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_library.svh [compile index 107]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'seqs_distrib[typ]' of '32-bit' type
    at line 807 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_library.svh [compile index 107]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'scope_separator' of '8-bit' type from 'UVM_DEC' of '32-bit' type
    at line 807 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_library.svh [compile index 107]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'lhs' of '64-bit' type from 'l_count' of '32-bit' type
    at line 120 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh [compile index 108]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'rhs' of '64-bit' type from 'l_count' of '32-bit' type
    at line 120 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh [compile index 108]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'l_count' of '32-bit' type
    at line 125 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh [compile index 108]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'l_count' of '32-bit' type
    at line 129 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh [compile index 108]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'req_kind' of '32-bit' type from 'l_kind' of '10-bit' type
    at line 201 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh [compile index 108]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'lhs' of '64-bit' type from 'l_count' of '32-bit' type
    at line 221 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh [compile index 108]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'rhs' of '64-bit' type from 'l_count' of '32-bit' type
    at line 221 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh [compile index 108]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'l_count' of '32-bit' type
    at line 226 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh [compile index 108]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'l_count' of '32-bit' type
    at line 230 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/seq/uvm_sequence_builtin.svh [compile index 108]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_streaming_width' of '32-bit' type
    at line 393 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [compile index 112]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'm_data[i]' of '8-bit' type from '__var' of '32-bit' type
    at line 549 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [compile index 112]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'm_byte_enable[i]' of '8-bit' type from '__var' of '32-bit' type
    at line 555 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [compile index 112]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_length' of '32-bit' type
    at line 569 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [compile index 112]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_byte_enable_length' of '32-bit' type
    at line 570 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [compile index 112]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_streaming_width' of '32-bit' type
    at line 572 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [compile index 112]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_data[i]' of '8-bit' type
    at line 575 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [compile index 112]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_byte_enable[i]' of '8-bit' type
    at line 578 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [compile index 112]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'm_hdl_paths_pool.exists()' of '32-bit' type for function of '1-bit' return type
    at line 1418 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg.svh [compile index 128]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '1024-bit' type from 'rw.value[0]' of '64-bit' type
    at line 2688 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg.svh [compile index 128]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '1024-bit' type from 'slice' of '64-bit' type
    at line 2695 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg.svh [compile index 128]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'val' of '64-bit' type from 'value' of '1024-bit' type
    at line 2725 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg.svh [compile index 128]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'slice' of '64-bit' type from 'value' of '1024-bit' type
    at line 2732 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg.svh [compile index 128]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'offset' of '32-bit' type from 'parent_map.get_submap_offset()' of '64-bit' type
    at line 3020 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg.svh [compile index 128]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'offset' of '32-bit' type from 'this_map.get_base_addr()' of '64-bit' type
    at line 3020 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg.svh [compile index 128]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'hdl_paths_pool.exists()' of '32-bit' type for function of '1-bit' return type
    at line 309 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_file.svh [compile index 131]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'size' of '64-bit' type for function of '32-bit' return type
    at line 1099 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_vreg.svh [compile index 133]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'hdl_paths_pool.exists()' of '32-bit' type for function of '1-bit' return type
    at line 2006 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_block.svh [compile index 136]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'root_hdl_paths.exists()' of '32-bit' type for function of '1-bit' return type
    at line 2123 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_block.svh [compile index 136]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'slice' of '64-bit' type from 'value' of '1024-bit' type
    at line 2074 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh [compile index 134]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'rw.value[mem_idx]' of '64-bit' type from 'val' of '1024-bit' type
    at line 2085 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh [compile index 134]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '1024-bit' type from 'rw.value[mem_idx]' of '64-bit' type
    at line 2128 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh [compile index 134]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '1024-bit' type from 'slice' of '64-bit' type
    at line 2135 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh [compile index 134]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'm_hdl_paths_pool.exists()' of '32-bit' type for function of '1-bit' return type
    at line 2204 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh [compile index 134]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'offset' of '32-bit' type from 'parent_map.get_submap_offset()' of '64-bit' type
    at line 2325 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh [compile index 134]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'offset' of '32-bit' type from 'this_map.get_base_addr()' of '64-bit' type
    at line 2325 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh [compile index 134]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'get_n_bits()' of '32-bit' type
    at line 2353 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_mem.svh [compile index 134]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'data' of '64-bit' type from 'curr_byte' of '32-bit' type
    at line 2045 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_map.svh [compile index 135]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'curr_byte_' of '32-bit' type from 'data' of '64-bit' type
    at line 2066 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_map.svh [compile index 135]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'idx' of '32-bit' type from 'm_idx.get()' of '64-bit' type
    at line 125 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_indirect.svh [compile index 129]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'idx' of '32-bit' type from 'm_idx.get_mirrored_value()' of '64-bit' type
    at line 156 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_indirect.svh [compile index 129]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'rw.value[0]' of '64-bit' type from 'm_idx' of '32-bit' type
    at line 303 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_indirect.svh [compile index 129]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'rw.byte_en[i]' of '1-bit' type from 'gp.m_byte_enable[i]' of '8-bit' type
    at line 241 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_adapter.svh [compile index 121]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'byte_en' of '64-bit' type from 'byte_en' of '8-bit' type
    at line 207 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_predictor.svh [compile index 122]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'reset' of '64-bit' type from '32'h0' of '32-bit' type
    at line 79 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/uvm_reg_fifo.svh [compile index 130]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'dc_mask[next_lsb]' of '1-bit' type from 'dc' of '32-bit' type
    at line 120 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh [compile index 138]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 127 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh [compile index 139]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 157 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh [compile index 139]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 116 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh [compile index 140]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 124 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh [compile index 140]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 132 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh [compile index 140]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 145 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh [compile index 140]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 151 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh [compile index 140]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'offset' of '32-bit' type
    at line 274 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh [compile index 142]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'offset' of '32-bit' type
    at line 281 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh [compile index 142]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'offset' of '32-bit' type
    at line 293 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh [compile index 142]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'offset' of '32-bit' type
    at line 303 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh [compile index 142]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'd' of '64-bit' type from 'value' of '1024-bit' type
    at line 138 in /cad/DVT/dvt_eclipse_22.1.29/predefined_projects/libs/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh [compile index 144]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 53 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst_n' is never used
    at line 54 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_a' is never used
    at line 55 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_a_parity' is never used
    at line 56 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_b' is never used
    at line 57 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_b_parity' is never used
    at line 58 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Warning: SIGNAL_NEVER_USED: Signal 'req' is never used
    at line 59 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Warning: SIGNAL_NEVER_USED: Signal 'ack' is never used
    at line 60 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Warning: SIGNAL_NEVER_USED: Signal 'result' is never used
    at line 61 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Warning: SIGNAL_NEVER_USED: Signal 'result_parity' is never used
    at line 62 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Warning: SIGNAL_NEVER_USED: Signal 'result_rdy' is never used
    at line 63 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_parity_error' is never used
    at line 64 in /home/student/smaciejewski/VDIC_2023/common/vdic_dut_2023.svp [compile index 163]
*** Done mixed mode extension build [1s.379ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [10 ms] ***
*** Total build time [2s.451ms] ***
