[{"DBLP title": "Analyzing and Optimizing the Dummy Rounds Scheme.", "DBLP authors": ["Stanislav Jerabek", "Jan Schmidt"], "year": 2019, "MAG papers": [{"PaperId": 2947479029, "PaperTitle": "analyzing and optimizing the dummy rounds scheme", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"czech technical university in prague": 2.0}}], "source": "ES"}, {"DBLP title": "Automated Integration of Dynamic Power Management into FPGA-Based Design.", "DBLP authors": ["Michal Skuta", "Dominik Macko"], "year": 2019, "MAG papers": [{"PaperId": 2947527213, "PaperTitle": "automated integration of dynamic power management into fpga based design", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"slovak university of technology in bratislava": 2.0}}], "source": "ES"}, {"DBLP title": "Run-Time Reconfigurable Fault Tolerant Architecture for Soft-Core Processor NEO430.", "DBLP authors": ["Karel Szurman", "Zdenek Kot\u00e1sek"], "year": 2019, "MAG papers": [{"PaperId": 2946945802, "PaperTitle": "run time reconfigurable fault tolerant architecture for soft core processor neo430", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"brno university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Generic Error Localization for the Electronic System Level.", "DBLP authors": ["Sebastian Pointner", "Pablo Gonz\u00e1lez de Aledo", "Robert Wille"], "year": 2019, "MAG papers": [{"PaperId": 2947321942, "PaperTitle": "generic error localization for the electronic system level", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"johannes kepler university of linz": 2.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "A 5 to 10.5 GHz Low-power Wideband I/Q Transmitter with Integrated Current-Mode Logic Frequency Divider.", "DBLP authors": ["Hwann-Kaeo Chiou", "Wei-Min Sung"], "year": 2019, "MAG papers": [{"PaperId": 2947127634, "PaperTitle": "a 5 to 10 5 ghz low power wideband i q transmitter with integrated current mode logic frequency divider", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national central university": 2.0}}], "source": "ES"}, {"DBLP title": "Development of wearable hardware platform to measure the ECG and EMG with IMU to detect motion artifacts.", "DBLP authors": ["Muhammad Tanweer", "Kari A. I. Halonen"], "year": 2019, "MAG papers": [{"PaperId": 2947786056, "PaperTitle": "development of wearable hardware platform to measure the ecg and emg with imu to detect motion artifacts", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"aalto university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Error Recovery Scheme in Fault-tolerant NoC Architectures.", "DBLP authors": ["Martin Strava"], "year": 2019, "MAG papers": [{"PaperId": 2947544688, "PaperTitle": "efficient error recovery scheme in fault tolerant noc architectures", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brno university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "New categories of Safe Faults in a processor-based Embedded System.", "DBLP authors": ["Cemil Cem G\u00fcrsoy", "Maksim Jenihhin", "Adeboye Stephen Oyeniran", "Davide Piumatti", "Jaan Raik", "Matteo Sonza Reorda", "Raimund Ubar"], "year": 2019, "MAG papers": [{"PaperId": 3102759955, "PaperTitle": "new categories of safe faults in a processor based embedded system", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tallinn university of technology": 5.0, "polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "Design of a True Random Number Generator Based on Low Power Oscillator with Increased Jitter.", "DBLP authors": ["Mariusz Derlecki", "Krzysztof Siwiec", "Pawel Narczyk", "Witold A. Pleskacz"], "year": 2019, "MAG papers": [{"PaperId": 2946885893, "PaperTitle": "design of a true random number generator based on low power oscillator with increased jitter", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"warsaw university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Effective Screening of Automotive SoCs by Combining Burn-In and System Level Test.", "DBLP authors": ["F. Almeida", "Paolo Bernardi", "D. Calabrese", "Marco Restifo", "Matteo Sonza Reorda", "Davide Appello", "Giorgio Pollaccia", "Vincenzo Tancorre", "Roberto Ugioli", "G. Zoppi"], "year": 2019, "MAG papers": [{"PaperId": 2947039574, "PaperTitle": "effective screening of automotive socs by combining burn in and system level test", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of turin": 5.0, "stmicroelectronics": 5.0}}], "source": "ES"}, {"DBLP title": "Hardware and control design of a ball balancing robot.", "DBLP authors": ["Ioana Lal", "Marius Nicoara", "Alexandru Codrean", "Lucian Busoniu"], "year": 2019, "MAG papers": [{"PaperId": 2947022680, "PaperTitle": "hardware and control design of a ball balancing robot", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technical university of cluj napoca": 2.0, "bosch": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid on-line self-test architecture for computational units on embedded processor cores.", "DBLP authors": ["Andrea Floridia", "Gianmarco Mongano", "Davide Piumatti", "Ernesto S\u00e1nchez"], "year": 2019, "MAG papers": [{"PaperId": 3088599467, "PaperTitle": "hybrid on line self test architecture for computational units on embedded processor cores", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2944644733, "PaperTitle": "hybrid on line self test architecture for computational units on embedded processor cores", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "Fault Tolerant Control System of the Rotary Hearth Furnace Servicing Machines.", "DBLP authors": ["Vlad Muresan", "Mihail Abrudean"], "year": 2019, "MAG papers": [{"PaperId": 2947484717, "PaperTitle": "fault tolerant control system of the rotary hearth furnace servicing machines", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technical university of cluj napoca": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojan Detection and Recovery in MPSoCs via On-line Application Specific Testing.", "DBLP authors": ["Amin Malekpour", "Roshan G. Ragel", "Daniel Murphy", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2019, "MAG papers": [{"PaperId": 2947261450, "PaperTitle": "hardware trojan detection and recovery in mpsocs via on line application specific testing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of new south wales": 4.0, "university of peradeniya": 1.0}}], "source": "ES"}, {"DBLP title": "Ultra Low-Voltage Rail-to-Rail Comparator Design in 130 nm CMOS Technology.", "DBLP authors": ["Luk\u00e1s Nagy", "Daniel Arbet", "Martin Kov\u00e1c", "Miroslav Potocn\u00fd", "Viera Stopjakov\u00e1"], "year": 2019, "MAG papers": [{"PaperId": 2946881460, "PaperTitle": "ultra low voltage rail to rail comparator design in 130 nm cmos technology", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"slovak university of technology in bratislava": 5.0}}], "source": "ES"}, {"DBLP title": "Radiation- and Temperature-Induced Fault Modeling and Simulation in BiCMOS LSI's Components using RAD-THERM TCAD Subsystem.", "DBLP authors": ["Konstantin O. Petrosyants", "Maxim V. Kozhukhov", "Dmitry Popov"], "year": 2019, "MAG papers": [{"PaperId": 2947976444, "PaperTitle": "radiation and temperature induced fault modeling and simulation in bicmos lsi s components using rad therm tcad subsystem", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national research university higher school of economics": 2.0}}], "source": "ES"}, {"DBLP title": "Hash-based Pattern Matching for High Speed Networks.", "DBLP authors": ["Tomas Fukac", "Jan Korenek"], "year": 2019, "MAG papers": [{"PaperId": 2947287917, "PaperTitle": "hash based pattern matching for high speed networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"brno university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA-based SIFT implementation for wearable computing.", "DBLP authors": ["Attila Fej\u00e9r", "Zolt\u00e1n Nagy", "Jenny Benois-Pineau", "P\u00e9ter Szolgay", "Aymar de Rugy", "Jean-Philippe Domenger"], "year": 2019, "MAG papers": [{"PaperId": 2947634938, "PaperTitle": "fpga based sift implementation for wearable computing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bordeaux": 6.0}}], "source": "ES"}, {"DBLP title": "Encryption-Based Secure JTAG.", "DBLP authors": ["Emanuele Valea", "Mathieu Da Silva", "Marie-Lise Flottes", "Giorgio Di Natale", "Bruno Rouzeyre"], "year": 2019, "MAG papers": [{"PaperId": 2947480578, "PaperTitle": "encryption based secure jtag", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of montpellier": 4.0, "university of grenoble": 1.0}}], "source": "ES"}, {"DBLP title": "A Sketch Classifier Technique with Deep Learning Models Realized in an Embedded System.", "DBLP authors": ["Tsung-Han Tsai", "Po-Ting Chi", "Kuo-Hsing Cheng"], "year": 2019, "MAG papers": [{"PaperId": 2947918020, "PaperTitle": "a sketch classifier technique with deep learning models realized in an embedded system", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national central university": 3.0}}], "source": "ES"}, {"DBLP title": "Modular Data Link Layer Processing for THz communication.", "DBLP authors": ["Lukasz Lopacinski", "Mohamed Hussein Eissa", "Goran Panic", "Alireza Hasani", "Rolf Kraemer"], "year": 2019, "MAG papers": [{"PaperId": 2947313265, "PaperTitle": "modular data link layer processing for thz communication", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"leibniz institute for neurobiology": 5.0}}], "source": "ES"}, {"DBLP title": "Acceleration of Feature Extraction for Real-Time Analysis of Encrypted Network Traffic.", "DBLP authors": ["Roman Vrana", "Jan Korenek", "David Novak"], "year": 2019, "MAG papers": [{"PaperId": 2946999402, "PaperTitle": "acceleration of feature extraction for real time analysis of encrypted network traffic", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brno university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Low Latency Hardware-Accelerated Dynamic Memory Manager for Hard Real-Time and Mixed-Criticality Systems.", "DBLP authors": ["Luk\u00e1s Koh\u00fatka", "Luk\u00e1s Nagy", "Viera Stopjakov\u00e1"], "year": 2019, "MAG papers": [{"PaperId": 2947987120, "PaperTitle": "low latency hardware accelerated dynamic memory manager for hard real time and mixed criticality systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"slovak university of technology in bratislava": 3.0}}], "source": "ES"}, {"DBLP title": "Nonlinear Compression Codes Used In IC Testing.", "DBLP authors": ["Ondrej Nov\u00e1k"], "year": 2019, "MAG papers": [{"PaperId": 2947970007, "PaperTitle": "nonlinear compression codes used in ic testing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A new FPGA-based Detection Method for Spurious Variations in PCBA Power Distribution Network.", "DBLP authors": ["Sergei Odintsov", "Ludovica Bozzoli", "Corrado De Sio", "Luca Sterpone", "Artur Jutman"], "year": 2019, "MAG papers": [{"PaperId": 2947203440, "PaperTitle": "a new fpga based detection method for spurious variations in pcba power distribution network", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 3.0, "tallinn university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Using Voters May Lead to Secret Leakage.", "DBLP authors": ["Jan Belohoubek", "Petr Fiser", "Jan Schmidt"], "year": 2019, "MAG papers": [{"PaperId": 2947664067, "PaperTitle": "using voters may lead to secret leakage", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"czech technical university in prague": 3.0}}], "source": "ES"}, {"DBLP title": "Digitalized-Management Voltage-Domain Programmable Mechanisms for Dual-Vdd Low-Power Embedded Digital Systems.", "DBLP authors": ["Ching-Hwa Cheng", "Tang-Chieh Liu"], "year": 2019, "MAG papers": [{"PaperId": 2947312264, "PaperTitle": "digitalized management voltage domain programmable mechanisms for dual vdd low power embedded digital systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"feng chia university": 2.0}}], "source": "ES"}, {"DBLP title": "Implementation of FPGA-based Accelerator for Deep Neural Networks.", "DBLP authors": ["Tsung-Han Tsai", "Yuan-Chen Ho", "Ming-Hwa Sheu"], "year": 2019, "MAG papers": [{"PaperId": 2947828424, "PaperTitle": "implementation of fpga based accelerator for deep neural networks", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national yunlin university of science and technology": 1.0, "national central university": 2.0}}], "source": "ES"}, {"DBLP title": "High side power MOSFET switch driver for a low-power AC/DC converter.", "DBLP authors": ["Miroslav Potocn\u00fd", "Juraj Brenkus", "Viera Stopjakov\u00e1"], "year": 2019, "MAG papers": [{"PaperId": 2947753637, "PaperTitle": "high side power mosfet switch driver for a low power ac dc converter", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"slovak university of technology in bratislava": 3.0}}], "source": "ES"}, {"DBLP title": "Investigation of Low-Voltage, Sub-threshold Charge Pump with Parasitics Aware Design Methodology.", "DBLP authors": ["Martin Kov\u00e1c", "Daniel Arbet", "Viera Stopjakov\u00e1", "Michal Sovcik", "Luk\u00e1s Nagy"], "year": 2019, "MAG papers": [{"PaperId": 2947701525, "PaperTitle": "investigation of low voltage sub threshold charge pump with parasitics aware design methodology", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"slovak university of technology in bratislava": 5.0}}], "source": "ES"}, {"DBLP title": "From Constraints to Tape-Out: Towards a Continuous AMS Design Flow.", "DBLP authors": ["Andreas Krinke", "Tilman Horst", "Georg Gl\u00e4ser", "Martin Grabmann", "Tobias Markus", "Benjamin Prautsch", "Uwe Hatnik", "Jens Lienig"], "year": 2019, "MAG papers": [{"PaperId": 2947318531, "PaperTitle": "from constraints to tape out towards a continuous ams design flow", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"fraunhofer society": 2.0, "dresden university of technology": 3.0, "heidelberg university": 1.0}}], "source": "ES"}, {"DBLP title": "Fault-Aware Performance Assessment Approach for Embedded Networks.", "DBLP authors": ["Jan Malburg", "Karl Janson", "Jaan Raik", "Frank Dannemann"], "year": 2019, "MAG papers": [{"PaperId": 3088010054, "PaperTitle": "fault aware performance assessment approach for embedded networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2947045566, "PaperTitle": "fault aware performance assessment approach for embedded networks", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tallinn university of technology": 2.0, "german aerospace center": 2.0}}], "source": "ES"}, {"DBLP title": "Architecture-aware Memory Access Scheduling for High-throughput Cascaded Classifiers.", "DBLP authors": ["Hsiang-Chih Hsiao", "Chun-Wei Chen", "Jonas Wang", "Ming-Der Shieh", "Pei-Yin Chen"], "year": 2019, "MAG papers": [{"PaperId": 2947919625, "PaperTitle": "architecture aware memory access scheduling for high throughput cascaded classifiers", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national cheng kung university": 4.0, "himax": 1.0}}], "source": "ES"}, {"DBLP title": "On the in-field test of the GPGPU scheduler memory.", "DBLP authors": ["Stefano Di Carlo", "Josie E. Rodriguez Condia", "Matteo Sonza Reorda"], "year": 2019, "MAG papers": [{"PaperId": 2947770260, "PaperTitle": "on the in field test of the gpgpu scheduler memory", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}]