// Seed: 352654027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri1 id_5,
    input tri id_6,
    output supply0 id_7,
    input tri1 id_8,
    output wor id_9,
    input tri id_10,
    output tri1 id_11,
    output logic id_12,
    output supply0 id_13,
    input wand id_14,
    input uwire id_15,
    input supply0 id_16,
    output wire id_17,
    input tri0 id_18,
    input supply1 id_19,
    input tri1 id_20,
    input supply0 id_21,
    input wor id_22,
    inout wor id_23,
    output supply0 id_24,
    input wor id_25
);
  final begin : LABEL_0
    $clog2(11);
    ;
    id_12 = id_19;
  end
  assign id_12 = -1;
  wire id_27;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
