
*** Running vivado
    with args -log topLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topLevel.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source topLevel.tcl -notrace
Command: synth_design -top topLevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topLevel' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/topLevel.v:9]
INFO: [Synth 8-6157] synthesizing module 'gameSM' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:38]
INFO: [Synth 8-6155] done synthesizing module 'gameSM' (1#1) [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:10]
INFO: [Synth 8-6157] synthesizing module 'SimpleSend' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/SimpleSend.v:6]
INFO: [Synth 8-6157] synthesizing module 'SSStateMachine' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/SSStateMachine.v:11]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/SSStateMachine.v:26]
INFO: [Synth 8-6155] done synthesizing module 'SSStateMachine' (2#1) [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/SSStateMachine.v:11]
INFO: [Synth 8-6157] synthesizing module 'GRBStateMachine' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/GRBStateMachine.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/GRBStateMachine.v:28]
WARNING: [Synth 8-567] referenced signal 'COMPAREVAL' should be on the sensitivity list [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/GRBStateMachine.v:27]
INFO: [Synth 8-6155] done synthesizing module 'GRBStateMachine' (3#1) [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/GRBStateMachine.v:6]
INFO: [Synth 8-6157] synthesizing module 'ShiftRegister' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ShiftRegister.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ShiftRegister' (4#1) [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ShiftRegister.v:6]
INFO: [Synth 8-6157] synthesizing module 'BitCounter' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/BitCounter.v:8]
INFO: [Synth 8-6155] done synthesizing module 'BitCounter' (5#1) [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/BitCounter.v:8]
INFO: [Synth 8-6157] synthesizing module 'NZRbitGEN' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/NZRbitGEN.v:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/NZRbitGEN.v:47]
INFO: [Synth 8-6155] done synthesizing module 'NZRbitGEN' (6#1) [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/NZRbitGEN.v:19]
INFO: [Synth 8-6155] done synthesizing module 'SimpleSend' (7#1) [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/SimpleSend.v:6]
INFO: [Synth 8-6157] synthesizing module 'LEDPatternGenerator' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/LEDPatternGenerator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LEDPatternGenerator' (8#1) [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/LEDPatternGenerator.v:1]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (9#1) [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'topLevel' (10#1) [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/topLevel.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1134.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/constrs_1/imports/Project1Michael/SimpleSend.xdc]
Finished Parsing XDC File [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/constrs_1/imports/Project1Michael/SimpleSend.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/constrs_1/imports/Project1Michael/SimpleSend.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'S_reg' in module 'SSStateMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   SWAIT |                               00 |                               00
                   SSHIP |                               01 |                               01
                    SRET |                               10 |                               10
                SDBOUNCE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'S_reg' using encoding 'sequential' in module 'SSStateMachine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	              120 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input  120 Bit        Muxes := 1     
	   6 Input  116 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MainGameSM/S_reg[4]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MainGameSM/S_reg[3]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MainGameSM/S_reg[2]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MainGameSM/S_reg[1]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MainGameSM/S_reg[0]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MainGameSM/nS_reg[4]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MainGameSM/nS_reg[3]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MainGameSM/nS_reg[2]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MainGameSM/nS_reg[1]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'MainGameSM/nS_reg[0]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/gameSM.v:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gameClkGenerator/currentCount_reg[6]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gameClkGenerator/currentCount_reg[5]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gameClkGenerator/currentCount_reg[4]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gameClkGenerator/currentCount_reg[3]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gameClkGenerator/currentCount_reg[2]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gameClkGenerator/currentCount_reg[1]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gameClkGenerator/currentCount_reg[0]__0/Q' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.srcs/sources_1/imports/Project1Michael/ClockDivider.v:7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |     2|
|2     |OBUFT |    11|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.180 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 51 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1134.180 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.180 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e3f6c34e
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 51 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.180 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Michael Pate/Documents/HDL-Homework/Project1Michael/TableTennis/TableTennis.runs/synth_1/topLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topLevel_utilization_synth.rpt -pb topLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 17 21:42:58 2021...
