<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.929 seconds; current allocated memory: 1.076 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;activation.cc&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;cnn.cc&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;conv.cc&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../Headers/conv_weights.cc&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-953]" key="HLS 207-953" tag="" content="#pragma once in main file (../Headers/conv_weights.cc:5:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;dense.cc&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../Headers/dense_weights.cc&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-953]" key="HLS 207-953" tag="" content="#pragma once in main file (../Headers/dense_weights.cc:5:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;flatten.cc&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;pool.cc&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;utils.cc&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 60.867 seconds; current allocated memory: 1.078 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;loop_over_pr&apos; is marked as complete unroll implied by the pipeline pragma (pool.cc:52:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;loop_over_pc&apos; is marked as complete unroll implied by the pipeline pragma (pool.cc:53:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_54_4&apos; is marked as complete unroll implied by the pipeline pragma (conv.cc:54:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_55_5&apos; is marked as complete unroll implied by the pipeline pragma (conv.cc:55:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_56_6&apos; is marked as complete unroll implied by the pipeline pragma (conv.cc:56:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;loop_over_columns&apos; is marked as complete unroll implied by the pipeline pragma (pool.cc:16:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;loop_over_pr&apos; is marked as complete unroll implied by the pipeline pragma (pool.cc:19:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;loop_over_pc&apos; is marked as complete unroll implied by the pipeline pragma (pool.cc:20:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;kr_loop&apos; is marked as complete unroll implied by the pipeline pragma (conv.cc:22:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;kc_loop&apos; is marked as complete unroll implied by the pipeline pragma (conv.cc:23:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_9_1&apos; (dense.cc:9:21) in function &apos;dense_layer&apos; completely with a factor of 10 (dense.cc:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_14_1&apos; (flatten.cc:14:30) in function &apos;flatten_layer&apos; completely with a factor of 5 (flatten.cc:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;loop_over_map&apos; (pool.cc:45:24) in function &apos;max_pool2_layer&apos; partially with a factor of 10 (pool.cc:39:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;loop_over_pr&apos; (pool.cc:52:35) in function &apos;max_pool2_layer&apos; completely with a factor of 2 (pool.cc:39:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;loop_over_pc&apos; (pool.cc:53:38) in function &apos;max_pool2_layer&apos; completely with a factor of 2 (pool.cc:39:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;VITIS_LOOP_49_1&apos; (conv.cc:49:20) in function &apos;convolution_layer2&apos; partially with a factor of 10 (conv.cc:43:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_54_4&apos; (conv.cc:54:19) in function &apos;convolution_layer2&apos; completely with a factor of 5 (conv.cc:43:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_55_5&apos; (conv.cc:55:24) in function &apos;convolution_layer2&apos; completely with a factor of 5 (conv.cc:43:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_56_6&apos; (conv.cc:56:25) in function &apos;convolution_layer2&apos; completely with a factor of 20 (conv.cc:43:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;VITIS_LOOP_56_6&apos; (conv.cc:56:25) in function &apos;convolution_layer2&apos; has been removed because the loop is unrolled completely (conv.cc:43:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;loop_over_maps&apos; (pool.cc:12:25) in function &apos;max_pool1_layer&apos; partially with a factor of 10 (pool.cc:7:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;loop_over_columns&apos; (pool.cc:16:21) in function &apos;max_pool1_layer&apos; completely with a factor of 14 (pool.cc:7:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;loop_over_columns&apos; (pool.cc:16:21) in function &apos;max_pool1_layer&apos; has been removed because the loop is unrolled completely (pool.cc:7:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;loop_over_pr&apos; (pool.cc:19:34) in function &apos;max_pool1_layer&apos; completely with a factor of 2 (pool.cc:7:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;loop_over_pc&apos; (pool.cc:20:39) in function &apos;max_pool1_layer&apos; completely with a factor of 2 (pool.cc:7:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;loop_over_pc&apos; (pool.cc:20:39) in function &apos;max_pool1_layer&apos; has been removed because the loop is unrolled completely (pool.cc:7:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;filter_loop&apos; (conv.cc:15:22) in function &apos;convolution_layer1&apos; partially with a factor of 10 (conv.cc:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;kr_loop&apos; (conv.cc:22:11) in function &apos;convolution_layer1&apos; completely with a factor of 5 (conv.cc:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;kc_loop&apos; (conv.cc:23:34) in function &apos;convolution_layer1&apos; completely with a factor of 5 (conv.cc:8:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;kc_loop&apos; (conv.cc:23:34) in function &apos;convolution_layer1&apos; has been removed because the loop is unrolled completely (conv.cc:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ReLU(float)&apos; into &apos;convolution_layer1(hls::stream_of_blocks&lt;float [32][32], 2&gt;&amp;, hls::stream_of_blocks&lt;float [28][28][20], 2&gt;&amp;)&apos; (conv.cc:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ReLU(float)&apos; into &apos;convolution_layer2(hls::stream_of_blocks&lt;float [14][14][20], 2&gt;&amp;, hls::stream_of_blocks&lt;float [10][10][50], 2&gt;&amp;)&apos; (conv.cc:43:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::exp(float)&apos; into &apos;softmax(float*, float*)&apos; (activation.cc:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;softmax(float*, float*)&apos; into &apos;dense_layer(hls::stream_of_blocks&lt;float [1250], 2&gt;&amp;, float*)&apos; (dense.cc:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 784 and bit width 32 in loop &apos;clone_for_rows&apos;(cnn.cc:56:26) has been inferred on bundle &apos;INPUT_r&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:56:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 10 and bit width 32 in loop &apos;VITIS_LOOP_25_3&apos;(activation.cc:25:26) has been inferred on bundle &apos;OUTPUT_r&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 10 and bit width 32 in loop &apos;VITIS_LOOP_32_4&apos;(activation.cc:32:22) has been inferred on bundle &apos;OUTPUT_r&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:32:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 217.169 seconds; current allocated memory: 1.094 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.094 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 57 seconds. CPU system time: 0 seconds. Elapsed time: 56.807 seconds; current allocated memory: 1.143 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.605 seconds; current allocated memory: 1.199 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_9_2&apos; (utils.cc:9) in function &apos;normalization_and_padding&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_2&apos; (dense.cc:12) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_2&apos; (dense.cc:12) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_2&apos; (dense.cc:12) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_2&apos; (dense.cc:12) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_2&apos; (dense.cc:12) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_2&apos; (dense.cc:12) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_2&apos; (dense.cc:12) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_2&apos; (dense.cc:12) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_2&apos; (dense.cc:12) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_2&apos; (dense.cc:12) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_13_1&apos; (activation.cc:13) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_18_2&apos; (activation.cc:18) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_25_3&apos; (activation.cc:25) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_32_4&apos; (activation.cc:32) in function &apos;dense_layer&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;dense_weights_1&apos; in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;conv1_weights_1&apos; in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;forward&apos; (cnn.cc:34:1), detected/extracted 8 process function(s): 
	 &apos;entry_proc&apos;
	 &apos;normalization_and_padding&apos;
	 &apos;convolution_layer1&apos;
	 &apos;max_pool1_layer&apos;
	 &apos;convolution_layer2&apos;
	 &apos;max_pool2_layer&apos;
	 &apos;flatten_layer&apos;
	 &apos;dense_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;cnn&apos; (cnn.cc:6:1), detected/extracted 3 process function(s): 
	 &apos;entry_proc2&apos;
	 &apos;write_to_stream&apos;
	 &apos;forward&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 176 seconds. CPU system time: 0 seconds. Elapsed time: 176.619 seconds; current allocated memory: 1.237 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;clone_for_rows&apos; (cnn.cc:56:26) in function &apos;write_to_stream&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_8_1&apos; (utils.cc:8:21) in function &apos;normalization_and_padding&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_over_rows&apos; (pool.cc:47:18) in function &apos;max_pool2_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_over_rows&apos; (pool.cc:47:18) in function &apos;max_pool2_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_over_rows&apos; (pool.cc:47:18) in function &apos;max_pool2_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_over_rows&apos; (pool.cc:47:18) in function &apos;max_pool2_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_over_rows&apos; (pool.cc:47:18) in function &apos;max_pool2_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_over_rows&apos; (pool.cc:47:18) in function &apos;max_pool2_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_over_rows&apos; (pool.cc:47:18) in function &apos;max_pool2_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_over_rows&apos; (pool.cc:47:18) in function &apos;max_pool2_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_over_rows&apos; (pool.cc:47:18) in function &apos;max_pool2_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_over_rows&apos; (pool.cc:47:18) in function &apos;max_pool2_layer&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;loop_over_map&apos; (pool.cc:45:24) in function &apos;max_pool2_layer&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;loop_over_maps&apos; (pool.cc:12:25) in function &apos;max_pool1_layer&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_16_2&apos; (flatten.cc:16:19) in function &apos;flatten_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_16_2&apos; (flatten.cc:16:19) in function &apos;flatten_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_16_2&apos; (flatten.cc:16:19) in function &apos;flatten_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_16_2&apos; (flatten.cc:16:19) in function &apos;flatten_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_16_2&apos; (flatten.cc:16:19) in function &apos;flatten_layer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_2&apos; (conv.cc:51:19) in function &apos;convolution_layer2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_2&apos; (conv.cc:51:19) in function &apos;convolution_layer2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_2&apos; (conv.cc:51:19) in function &apos;convolution_layer2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_2&apos; (conv.cc:51:19) in function &apos;convolution_layer2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_2&apos; (conv.cc:51:19) in function &apos;convolution_layer2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_2&apos; (conv.cc:51:19) in function &apos;convolution_layer2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_2&apos; (conv.cc:51:19) in function &apos;convolution_layer2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_2&apos; (conv.cc:51:19) in function &apos;convolution_layer2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_2&apos; (conv.cc:51:19) in function &apos;convolution_layer2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_2&apos; (conv.cc:51:19) in function &apos;convolution_layer2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_49_1&apos; (conv.cc:49:20) in function &apos;convolution_layer2&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;row_loop&apos; (conv.cc:17:12) in function &apos;convolution_layer1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;row_loop&apos; (conv.cc:17:12) in function &apos;convolution_layer1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;row_loop&apos; (conv.cc:17:12) in function &apos;convolution_layer1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;row_loop&apos; (conv.cc:17:12) in function &apos;convolution_layer1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;row_loop&apos; (conv.cc:17:12) in function &apos;convolution_layer1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;row_loop&apos; (conv.cc:17:12) in function &apos;convolution_layer1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;row_loop&apos; (conv.cc:17:12) in function &apos;convolution_layer1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;row_loop&apos; (conv.cc:17:12) in function &apos;convolution_layer1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;row_loop&apos; (conv.cc:17:12) in function &apos;convolution_layer1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;row_loop&apos; (conv.cc:17:12) in function &apos;convolution_layer1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;filter_loop&apos; (conv.cc:15:22) in function &apos;convolution_layer1&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 108 seconds. CPU system time: 1 seconds. Elapsed time: 109.108 seconds; current allocated memory: 2.100 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;cnn&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;entry_proc2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 10.106 seconds; current allocated memory: 2.119 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 2.120 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_to_stream_Pipeline_clone_for_rows_clone_for_cols&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;clone_for_rows_clone_for_cols&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;clone_for_rows_clone_for_cols&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 2.122 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.122 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_to_stream&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 2.122 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 2.122 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 2.122 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 2.122 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;normalization_and_padding8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;padded_image&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_9_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop &apos;VITIS_LOOP_8_1_VITIS_LOOP_9_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 2.122 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 2.122 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer1_Pipeline_row_loop_col_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;image_r&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;row_loop_col_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer1_Pipeline_row_loop_col_loop&apos; (loop &apos;row_loop_col_loop&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2730&apos;, conv.cc:25) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop &apos;row_loop_col_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.16 seconds; current allocated memory: 2.124 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.606 seconds; current allocated memory: 2.125 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer1_Pipeline_row_loop_col_loop51&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;image_r&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;row_loop_col_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer1_Pipeline_row_loop_col_loop51&apos; (loop &apos;row_loop_col_loop&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2706&apos;, conv.cc:25) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop &apos;row_loop_col_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 9.64 seconds; current allocated memory: 2.126 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.692 seconds; current allocated memory: 2.127 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer1_Pipeline_row_loop_col_loop52&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;image_r&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;row_loop_col_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer1_Pipeline_row_loop_col_loop52&apos; (loop &apos;row_loop_col_loop&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2682&apos;, conv.cc:25) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop &apos;row_loop_col_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.487 seconds; current allocated memory: 2.128 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.629 seconds; current allocated memory: 2.129 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer1_Pipeline_row_loop_col_loop53&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;image_r&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;row_loop_col_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer1_Pipeline_row_loop_col_loop53&apos; (loop &apos;row_loop_col_loop&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2658&apos;, conv.cc:25) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop &apos;row_loop_col_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 9.462 seconds; current allocated memory: 2.131 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.646 seconds; current allocated memory: 2.131 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer1_Pipeline_row_loop_col_loop54&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;image_r&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;row_loop_col_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer1_Pipeline_row_loop_col_loop54&apos; (loop &apos;row_loop_col_loop&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2634&apos;, conv.cc:25) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop &apos;row_loop_col_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.735 seconds; current allocated memory: 2.133 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.738 seconds; current allocated memory: 2.133 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer1_Pipeline_row_loop_col_loop55&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;image_r&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;row_loop_col_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer1_Pipeline_row_loop_col_loop55&apos; (loop &apos;row_loop_col_loop&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2610&apos;, conv.cc:25) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop &apos;row_loop_col_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.714 seconds; current allocated memory: 2.135 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.681 seconds; current allocated memory: 2.135 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer1_Pipeline_row_loop_col_loop56&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;image_r&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;row_loop_col_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer1_Pipeline_row_loop_col_loop56&apos; (loop &apos;row_loop_col_loop&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2586&apos;, conv.cc:25) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop &apos;row_loop_col_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.911 seconds; current allocated memory: 2.137 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.696 seconds; current allocated memory: 2.137 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer1_Pipeline_row_loop_col_loop57&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;image_r&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;row_loop_col_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer1_Pipeline_row_loop_col_loop57&apos; (loop &apos;row_loop_col_loop&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2562&apos;, conv.cc:25) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop &apos;row_loop_col_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.794 seconds; current allocated memory: 2.139 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.745 seconds; current allocated memory: 2.139 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer1_Pipeline_row_loop_col_loop58&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;image_r&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;row_loop_col_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer1_Pipeline_row_loop_col_loop58&apos; (loop &apos;row_loop_col_loop&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2538&apos;, conv.cc:25) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop &apos;row_loop_col_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 9.969 seconds; current allocated memory: 2.140 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.141 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer1_Pipeline_row_loop_col_loop59&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;image_r&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;row_loop_col_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer1_Pipeline_row_loop_col_loop59&apos; (loop &apos;row_loop_col_loop&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2514&apos;, conv.cc:25) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 112, loop &apos;row_loop_col_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.803 seconds; current allocated memory: 2.143 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.702 seconds; current allocated memory: 2.143 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.575 seconds; current allocated memory: 2.150 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.326 seconds; current allocated memory: 2.151 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pool1_layer_Pipeline_loop_over_rows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_over_rows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:18) on array &apos;in_features&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;store&apos; operation (&apos;out_features_addr_20_write_ln27&apos;, pool.cc:27) of variable &apos;max&apos;, pool.cc:22 on array &apos;out_features&apos; due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array &apos;out_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop &apos;loop_over_rows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.926 seconds; current allocated memory: 2.159 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.429 seconds; current allocated memory: 2.160 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pool1_layer_Pipeline_loop_over_rows20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_over_rows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows20&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:18) on array &apos;in_features&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows20&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows20&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows20&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows20&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows20&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;store&apos; operation (&apos;out_features_addr_34_write_ln27&apos;, pool.cc:27) of variable &apos;max&apos;, pool.cc:22 on array &apos;out_features&apos; due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array &apos;out_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop &apos;loop_over_rows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.509 seconds; current allocated memory: 2.169 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.404 seconds; current allocated memory: 2.169 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pool1_layer_Pipeline_loop_over_rows21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_over_rows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows21&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:18) on array &apos;in_features&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows21&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows21&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows21&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows21&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows21&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;store&apos; operation (&apos;out_features_addr_48_write_ln27&apos;, pool.cc:27) of variable &apos;max&apos;, pool.cc:22 on array &apos;out_features&apos; due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array &apos;out_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop &apos;loop_over_rows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.939 seconds; current allocated memory: 2.178 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.573 seconds; current allocated memory: 2.179 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pool1_layer_Pipeline_loop_over_rows22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_over_rows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows22&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:18) on array &apos;in_features&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows22&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows22&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows22&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows22&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows22&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;store&apos; operation (&apos;out_features_addr_62_write_ln27&apos;, pool.cc:27) of variable &apos;max&apos;, pool.cc:22 on array &apos;out_features&apos; due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array &apos;out_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop &apos;loop_over_rows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.563 seconds; current allocated memory: 2.188 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.625 seconds; current allocated memory: 2.189 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pool1_layer_Pipeline_loop_over_rows23&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_over_rows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows23&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:18) on array &apos;in_features&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows23&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows23&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows23&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows23&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows23&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;store&apos; operation (&apos;out_features_addr_75_write_ln27&apos;, pool.cc:27) of variable &apos;max&apos;, pool.cc:22 on array &apos;out_features&apos; due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array &apos;out_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop &apos;loop_over_rows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.728 seconds; current allocated memory: 2.197 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.571 seconds; current allocated memory: 2.198 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pool1_layer_Pipeline_loop_over_rows24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_over_rows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows24&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:18) on array &apos;in_features&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows24&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows24&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows24&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows24&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows24&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;store&apos; operation (&apos;out_features_addr_63_write_ln27&apos;, pool.cc:27) of variable &apos;max&apos;, pool.cc:22 on array &apos;out_features&apos; due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array &apos;out_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop &apos;loop_over_rows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.994 seconds; current allocated memory: 2.206 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.207 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pool1_layer_Pipeline_loop_over_rows25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_over_rows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows25&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:18) on array &apos;in_features&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows25&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows25&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows25&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows25&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows25&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;store&apos; operation (&apos;out_features_addr_50_write_ln27&apos;, pool.cc:27) of variable &apos;max&apos;, pool.cc:22 on array &apos;out_features&apos; due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array &apos;out_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop &apos;loop_over_rows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.461 seconds; current allocated memory: 2.215 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.455 seconds; current allocated memory: 2.216 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pool1_layer_Pipeline_loop_over_rows26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_over_rows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows26&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:18) on array &apos;in_features&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows26&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows26&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows26&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows26&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows26&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;store&apos; operation (&apos;out_features_addr_37_write_ln27&apos;, pool.cc:27) of variable &apos;max&apos;, pool.cc:22 on array &apos;out_features&apos; due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array &apos;out_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop &apos;loop_over_rows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.109 seconds; current allocated memory: 2.224 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.175 seconds; current allocated memory: 2.226 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pool1_layer_Pipeline_loop_over_rows27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_over_rows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows27&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:18) on array &apos;in_features&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows27&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows27&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows27&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows27&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows27&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;store&apos; operation (&apos;out_features_addr_24_write_ln27&apos;, pool.cc:27) of variable &apos;max&apos;, pool.cc:22 on array &apos;out_features&apos; due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array &apos;out_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop &apos;loop_over_rows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.542 seconds; current allocated memory: 2.234 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.133 seconds; current allocated memory: 2.236 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pool1_layer_Pipeline_loop_over_rows28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;in_features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_over_rows&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows28&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:18) on array &apos;in_features&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows28&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows28&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows28&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows28&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;load&apos; operation (&apos;max&apos;, pool.cc:22) on array &apos;in_features&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;in_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;max_pool1_layer_Pipeline_loop_over_rows28&apos; (loop &apos;loop_over_rows&apos;): Unable to schedule &apos;store&apos; operation (&apos;out_features_addr_11_write_ln27&apos;, pool.cc:27) of variable &apos;max&apos;, pool.cc:22 on array &apos;out_features&apos; due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array &apos;out_features&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 7, Depth = 27, loop &apos;loop_over_rows&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.684 seconds; current allocated memory: 2.243 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 2.244 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;max_pool1_layer&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.245 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.81 seconds; current allocated memory: 2.245 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=empty_101) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_3&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_5&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_7&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_259&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_385&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_449&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_481&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_497&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 365 seconds. CPU system time: 0 seconds. Elapsed time: 365.906 seconds; current allocated memory: 2.290 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 33 seconds. CPU system time: 1 seconds. Elapsed time: 33.281 seconds; current allocated memory: 2.310 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=empty_95) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_501&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_503&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_505&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_507&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_759&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_885&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_949&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_981&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_342&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_997&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 366 seconds. CPU system time: 0 seconds. Elapsed time: 367.869 seconds; current allocated memory: 2.350 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 33 seconds. CPU system time: 1 seconds. Elapsed time: 33.313 seconds; current allocated memory: 2.371 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=empty_89) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1001&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1003&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1005&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1007&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1259&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1385&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1449&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1481&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_343&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1497&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 366 seconds. CPU system time: 0 seconds. Elapsed time: 367.236 seconds; current allocated memory: 2.409 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 33 seconds. CPU system time: 1 seconds. Elapsed time: 32.828 seconds; current allocated memory: 2.429 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=empty_83) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1501&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1503&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1505&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1507&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1759&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1885&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1949&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1981&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_344&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1997&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 365 seconds. CPU system time: 1 seconds. Elapsed time: 366.819 seconds; current allocated memory: 2.469 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 33 seconds. CPU system time: 0 seconds. Elapsed time: 33.142 seconds; current allocated memory: 2.490 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=empty_77) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2001&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2003&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2005&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2007&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2259&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2385&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2449&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2481&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2496&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 368 seconds. CPU system time: 1 seconds. Elapsed time: 369.364 seconds; current allocated memory: 2.529 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 34 seconds. CPU system time: 0 seconds. Elapsed time: 34.19 seconds; current allocated memory: 2.550 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=empty_71) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1997&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1999&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2001&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2003&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2255&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2381&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2445&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2477&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_346&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_2493&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 370 seconds. CPU system time: 1 seconds. Elapsed time: 371.504 seconds; current allocated memory: 2.589 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 34 seconds. CPU system time: 0 seconds. Elapsed time: 33.826 seconds; current allocated memory: 2.608 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=empty_65) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1498&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1500&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1502&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1504&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1756&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1882&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1946&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1978&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_347&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1994&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 365 seconds. CPU system time: 1 seconds. Elapsed time: 366.827 seconds; current allocated memory: 2.649 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 33 seconds. CPU system time: 0 seconds. Elapsed time: 33.258 seconds; current allocated memory: 2.669 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=empty_59) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_999&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1001&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1003&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1005&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1257&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1383&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1447&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1479&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_348&apos; (loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;): Unable to schedule &apos;load&apos; operation (&apos;image_load_1495&apos;, conv.cc:59) on array &apos;image_r&apos; due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array &apos;image_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 250, Depth = 2012, loop &apos;VITIS_LOOP_51_2_VITIS_LOOP_52_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 376 seconds. CPU system time: 1 seconds. Elapsed time: 377.479 seconds; current allocated memory: 2.709 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 34 seconds. CPU system time: 1 seconds. Elapsed time: 34.809 seconds; current allocated memory: 2.729 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_349&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=empty_53) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;features&apos;. Use bind_storage pragma to override this type." resolution=""/>
</Messages>
