{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652994481906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652994481907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 18:08:01 2022 " "Processing started: Thu May 19 18:08:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652994481907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994481907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994481907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652994482277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652994482277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc1 " "Found entity 1: uc1" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652994489362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652994489365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652994489366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652994489368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652994489370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4 " "Found entity 1: mux8_4" {  } { { "mux8_4.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux8_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652994489372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652994489374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652994489376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nextPC decoder.v(25) " "Verilog HDL Implicit Net warning at decoder.v(25): created implicit net for \"nextPC\"" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uc1 " "Elaborating entity \"uc1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652994489399 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "rom1 inst " "Block or symbol \"rom1\" of instance \"inst\" overlaps another block or symbol" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 200 144 360 328 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1652994489402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst5 " "Elaborating entity \"alu\" for hierarchy \"alu:inst5\"" {  } { { "uc1.bdf" "inst5" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 648 464 576 824 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(17) " "Verilog HDL assignment warning at alu.v(17): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652994489408 "|uc1|alu:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(18) " "Verilog HDL assignment warning at alu.v(18): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652994489408 "|uc1|alu:inst5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(12) " "Verilog HDL Case Statement warning at alu.v(12): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1652994489408 "|uc1|alu:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.v(10) " "Verilog HDL Always Construct warning at alu.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652994489409 "|uc1|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.v(10) " "Inferred latch for \"out\[0\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489409 "|uc1|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.v(10) " "Inferred latch for \"out\[1\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489409 "|uc1|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.v(10) " "Inferred latch for \"out\[2\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489409 "|uc1|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.v(10) " "Inferred latch for \"out\[3\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489409 "|uc1|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.v(10) " "Inferred latch for \"out\[4\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489409 "|uc1|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.v(10) " "Inferred latch for \"out\[5\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489409 "|uc1|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.v(10) " "Inferred latch for \"out\[6\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489409 "|uc1|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.v(10) " "Inferred latch for \"out\[7\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489409 "|uc1|alu:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_4 mux8_4:instmux2 " "Elaborating entity \"mux8_4\" for hierarchy \"mux8_4:instmux2\"" {  } { { "uc1.bdf" "instmux2" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 424 592 704 568 "instmux2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux8_4:instmux2\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux8_4:instmux2\|lpm_mux:LPM_MUX_component\"" {  } { { "mux8_4.v" "LPM_MUX_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux8_4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux8_4:instmux2\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux8_4:instmux2\|lpm_mux:LPM_MUX_component\"" {  } { { "mux8_4.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux8_4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux8_4:instmux2\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux8_4:instmux2\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489528 ""}  } { { "mux8_4.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux8_4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652994489528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hrc " "Found entity 1: mux_hrc" {  } { { "db/mux_hrc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_hrc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652994489591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hrc mux8_4:instmux2\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated " "Elaborating entity \"mux_hrc\" for hierarchy \"mux8_4:instmux2\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:instREG0 " "Elaborating entity \"reg8\" for hierarchy \"reg8:instREG0\"" {  } { { "uc1.bdf" "instREG0" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 408 -224 -72 520 "instREG0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst10 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst10\"" {  } { { "uc1.bdf" "inst10" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 200 680 864 344 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextPC decoder.v(25) " "Verilog HDL or VHDL warning at decoder.v(25): object \"nextPC\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652994489606 "|uc1|decoder:inst10"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "q decoder.v(12) " "Verilog HDL warning at decoder.v(12): object q used but never assigned" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1652994489606 "|uc1|decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(16) " "Verilog HDL Case Statement warning at decoder.v(16): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1652994489607 "|uc1|decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selA decoder.v(14) " "Verilog HDL Always Construct warning at decoder.v(14): inferring latch(es) for variable \"selA\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652994489608 "|uc1|decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selB decoder.v(14) " "Verilog HDL Always Construct warning at decoder.v(14): inferring latch(es) for variable \"selB\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652994489608 "|uc1|decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu decoder.v(14) " "Verilog HDL Always Construct warning at decoder.v(14): inferring latch(es) for variable \"alu\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652994489608 "|uc1|decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "save0 decoder.v(14) " "Verilog HDL Always Construct warning at decoder.v(14): inferring latch(es) for variable \"save0\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652994489608 "|uc1|decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "save1 decoder.v(14) " "Verilog HDL Always Construct warning at decoder.v(14): inferring latch(es) for variable \"save1\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652994489608 "|uc1|decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "save2 decoder.v(14) " "Verilog HDL Always Construct warning at decoder.v(14): inferring latch(es) for variable \"save2\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652994489608 "|uc1|decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 decoder.v(25) " "Verilog HDL assignment warning at decoder.v(25): truncated value with size 8 to match size of target (1)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652994489608 "|uc1|decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save2 decoder.v(14) " "Inferred latch for \"save2\" at decoder.v(14)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489609 "|uc1|decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save1 decoder.v(14) " "Inferred latch for \"save1\" at decoder.v(14)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489609 "|uc1|decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save0 decoder.v(14) " "Inferred latch for \"save0\" at decoder.v(14)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489609 "|uc1|decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] decoder.v(14) " "Inferred latch for \"alu\[0\]\" at decoder.v(14)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489610 "|uc1|decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] decoder.v(14) " "Inferred latch for \"alu\[1\]\" at decoder.v(14)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489610 "|uc1|decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[2\] decoder.v(14) " "Inferred latch for \"alu\[2\]\" at decoder.v(14)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489610 "|uc1|decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[3\] decoder.v(14) " "Inferred latch for \"alu\[3\]\" at decoder.v(14)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489610 "|uc1|decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selB\[0\] decoder.v(14) " "Inferred latch for \"selB\[0\]\" at decoder.v(14)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489610 "|uc1|decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selB\[1\] decoder.v(14) " "Inferred latch for \"selB\[1\]\" at decoder.v(14)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489610 "|uc1|decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selA\[0\] decoder.v(14) " "Inferred latch for \"selA\[0\]\" at decoder.v(14)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489610 "|uc1|decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selA\[1\] decoder.v(14) " "Inferred latch for \"selA\[1\]\" at decoder.v(14)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489610 "|uc1|decoder:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:inst " "Elaborating entity \"rom1\" for hierarchy \"rom1:inst\"" {  } { { "uc1.bdf" "inst" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 200 144 360 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog1.hex " "Parameter \"init_file\" = \"prog1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994489804 ""}  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652994489804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i391 " "Found entity 1: altsyncram_i391" {  } { { "db/altsyncram_i391.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_i391.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652994489850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994489850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i391 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated " "Elaborating entity \"altsyncram_i391\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst4 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst4\"" {  } { { "uc1.bdf" "inst4" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 368 568 96 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994489867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fetch.v(13) " "Verilog HDL assignment warning at fetch.v(13): truncated value with size 32 to match size of target (8)" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652994489867 "|uc1|fetch:inst4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst10\|save1 decoder:inst10\|selA\[0\] " "Duplicate LATCH primitive \"decoder:inst10\|save1\" merged with LATCH primitive \"decoder:inst10\|selA\[0\]\"" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994490380 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst10\|alu\[1\] decoder:inst10\|selB\[0\] " "Duplicate LATCH primitive \"decoder:inst10\|alu\[1\]\" merged with LATCH primitive \"decoder:inst10\|selB\[0\]\"" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994490380 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst10\|save2 decoder:inst10\|selB\[0\] " "Duplicate LATCH primitive \"decoder:inst10\|save2\" merged with LATCH primitive \"decoder:inst10\|selB\[0\]\"" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652994490380 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1652994490380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|out\[7\] " "Latch alu:inst5\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst10\|alu\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst10\|alu\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490381 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|out\[6\] " "Latch alu:inst5\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst10\|alu\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst10\|alu\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490381 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|out\[5\] " "Latch alu:inst5\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst10\|alu\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst10\|alu\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490381 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|out\[4\] " "Latch alu:inst5\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst10\|alu\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst10\|alu\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490381 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|out\[3\] " "Latch alu:inst5\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst10\|alu\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst10\|alu\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490381 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|out\[2\] " "Latch alu:inst5\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst10\|alu\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst10\|alu\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490381 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|out\[1\] " "Latch alu:inst5\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst10\|alu\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst10\|alu\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490381 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|out\[0\] " "Latch alu:inst5\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst10\|alu\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst10\|alu\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490381 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst10\|selA\[0\] " "Latch decoder:inst10\|selA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_i391.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_i391.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490381 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst10\|alu\[0\] " "Latch decoder:inst10\|alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_i391.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_i391.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490381 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst10\|selB\[0\] " "Latch decoder:inst10\|selB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_i391.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_i391.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490381 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst10\|alu\[2\] " "Latch decoder:inst10\|alu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_i391.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_i391.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490382 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst10\|save0 " "Latch decoder:inst10\|save0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_i391:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_i391.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_i391.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652994490382 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652994490382 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652994490476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652994490954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652994490954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652994490998 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652994490998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652994490998 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652994490998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652994490998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652994491013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 18:08:11 2022 " "Processing ended: Thu May 19 18:08:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652994491013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652994491013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652994491013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652994491013 ""}
