// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "03/19/2024 09:57:41"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module synthi_top (
	CLOCK_50,
	KEY_0,
	KEY_1,
	SW,
	USB_RXD,
	USB_TXD,
	BT_RXD,
	BT_TXD,
	BT_RST_N,
	AUD_XCK,
	AUD_DACDAT,
	AUD_BCLK,
	AUD_DACLRCK,
	AUD_ADCLRCK,
	AUD_ADCDAT,
	AUD_SCLK,
	AUD_SDAT,
	HEX0,
	HEX1,
	LEDR_0,
	LEDR_1,
	LEDR_2,
	LEDR_3,
	LEDR_4,
	LEDR_5,
	LEDR_6,
	LEDR_7,
	LEDR_8,
	LEDR_9);
input 	CLOCK_50;
input 	KEY_0;
input 	KEY_1;
input 	[9:0] SW;
input 	USB_RXD;
input 	USB_TXD;
input 	BT_RXD;
input 	BT_TXD;
input 	BT_RST_N;
output 	AUD_XCK;
output 	AUD_DACDAT;
output 	AUD_BCLK;
output 	AUD_DACLRCK;
output 	AUD_ADCLRCK;
input 	AUD_ADCDAT;
output 	AUD_SCLK;
inout 	AUD_SDAT;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	LEDR_0;
output 	LEDR_1;
output 	LEDR_2;
output 	LEDR_3;
output 	LEDR_4;
output 	LEDR_5;
output 	LEDR_6;
output 	LEDR_7;
output 	LEDR_8;
output 	LEDR_9;

// Design Ports Information
// KEY_1	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// USB_RXD	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BT_RXD	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BT_TXD	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BT_RST_N	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACDAT	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_BCLK	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACLRCK	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCLRCK	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_SCLK	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR_0	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR_1	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR_2	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR_3	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR_4	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR_5	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR_6	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR_7	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR_8	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR_9	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_SDAT	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY_0	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// USB_TXD	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY_1~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \USB_RXD~input_o ;
wire \BT_RXD~input_o ;
wire \BT_TXD~input_o ;
wire \BT_RST_N~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \AUD_SDAT~output_o ;
wire \AUD_XCK~output_o ;
wire \AUD_DACDAT~output_o ;
wire \AUD_BCLK~output_o ;
wire \AUD_DACLRCK~output_o ;
wire \AUD_ADCLRCK~output_o ;
wire \AUD_SCLK~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \LEDR_0~output_o ;
wire \LEDR_1~output_o ;
wire \LEDR_2~output_o ;
wire \LEDR_3~output_o ;
wire \LEDR_4~output_o ;
wire \LEDR_5~output_o ;
wire \LEDR_6~output_o ;
wire \LEDR_7~output_o ;
wire \LEDR_8~output_o ;
wire \LEDR_9~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \infrastructure_1|modulo_divider_1|count[0]~2_combout ;
wire \infrastructure_1|modulo_divider_1|count[1]~0_combout ;
wire \infrastructure_1|modulo_divider_1|count[2]~1_combout ;
wire \infrastructure_1|modulo_divider_1|count[2]~feeder_combout ;
wire \infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[0]~18_combout ;
wire \KEY_0~input_o ;
wire \infrastructure_1|clock_sync_1|q_0~feeder_combout ;
wire \infrastructure_1|clock_sync_1|q_0~q ;
wire \infrastructure_1|clock_sync_1|q_1~feeder_combout ;
wire \infrastructure_1|clock_sync_1|q_1~q ;
wire \infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[1]~6_combout ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[1]~7 ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[2]~8_combout ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[2]~9 ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[3]~10_combout ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[3]~11 ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[4]~12_combout ;
wire \i2c_master_1|Equal3~0_combout ;
wire \i2c_master_1|Equal2~0_combout ;
wire \AUD_SDAT~input_o ;
wire \i2c_master_1|byte_count[0]~0_combout ;
wire \i2c_master_1|byte_count[0]~1_combout ;
wire \i2c_master_1|Add0~0_combout ;
wire \i2c_master_1|next_scl~0_combout ;
wire \i2c_master_1|ack~0_combout ;
wire \i2c_master_1|ack~q ;
wire \i2c_master_1|Selector31~2_combout ;
wire \codec_controller_1|count[0]~4_combout ;
wire \codec_controller_1|count[1]~3_combout ;
wire \codec_controller_1|count[2]~2_combout ;
wire \codec_controller_1|count[3]~0_combout ;
wire \codec_controller_1|count[3]~1_combout ;
wire \codec_controller_1|LessThan0~0_combout ;
wire \i2c_master_1|ack_error~feeder_combout ;
wire \i2c_master_1|ack_error~q ;
wire \i2c_master_1|next_write_done~0_combout ;
wire \i2c_master_1|write_done~q ;
wire \codec_controller_1|fsm_state.st_state_end~0_combout ;
wire \codec_controller_1|fsm_state.st_state_end~1_combout ;
wire \codec_controller_1|fsm_state.st_state_end~q ;
wire \codec_controller_1|Selector1~0_combout ;
wire \codec_controller_1|fsm_state.st_wait_write~q ;
wire \codec_controller_1|Selector0~0_combout ;
wire \codec_controller_1|fsm_state.st_idle~q ;
wire \i2c_master_1|Selector31~6_combout ;
wire \i2c_master_1|Selector31~3_combout ;
wire \i2c_master_1|Selector31~4_combout ;
wire \i2c_master_1|Selector31~5_combout ;
wire \i2c_master_1|fsm_state.S_WAIT_FOR_STOP~q ;
wire \i2c_master_1|fsm_state.S_STOP~q ;
wire \i2c_master_1|Selector25~3_combout ;
wire \i2c_master_1|fsm_state.S_IDLE~q ;
wire \i2c_master_1|Selector21~0_combout ;
wire \i2c_master_1|Selector30~1_combout ;
wire \i2c_master_1|Selector26~0_combout ;
wire \i2c_master_1|Selector26~1_combout ;
wire \i2c_master_1|Selector26~2_combout ;
wire \i2c_master_1|fsm_state.S_WAIT_FOR_START~q ;
wire \i2c_master_1|fsm_state.S_START~q ;
wire \i2c_master_1|Selector0~2_combout ;
wire \i2c_master_1|Selector29~0_combout ;
wire \i2c_master_1|fsm_state.S_SEND_BYTE~q ;
wire \i2c_master_1|Selector37~0_combout ;
wire \i2c_master_1|bit_count[0]~0_combout ;
wire \i2c_master_1|Selector36~0_combout ;
wire \i2c_master_1|Selector35~0_combout ;
wire \i2c_master_1|Equal0~0_combout ;
wire \i2c_master_1|Selector30~2_combout ;
wire \i2c_master_1|Selector30~3_combout ;
wire \i2c_master_1|fsm_state.S_ACK_BYTE~q ;
wire \i2c_master_1|Selector28~0_combout ;
wire \i2c_master_1|next_ack_error~0_combout ;
wire \i2c_master_1|Selector28~1_combout ;
wire \i2c_master_1|Selector28~2_combout ;
wire \i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE~q ;
wire \i2c_master_1|Selector0~6_combout ;
wire \i2c_master_1|Selector0~8_combout ;
wire \SW[0]~input_o ;
wire \codec_controller_1|Mux11~0_combout ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \codec_controller_1|Mux16~0_combout ;
wire \i2c_master_1|data[6]~0_combout ;
wire \i2c_master_1|Selector21~5_combout ;
wire \codec_controller_1|Mux16~1_combout ;
wire \codec_controller_1|Mux16~2_combout ;
wire \i2c_master_1|Selector22~4_combout ;
wire \i2c_master_1|Selector23~3_combout ;
wire \codec_controller_1|Mux15~0_combout ;
wire \codec_controller_1|Mux22~4_combout ;
wire \codec_controller_1|Mux22~3_combout ;
wire \codec_controller_1|Mux22~7_combout ;
wire \i2c_master_1|Selector24~9_combout ;
wire \i2c_master_1|Selector25~2_combout ;
wire \i2c_master_1|Selector24~6_combout ;
wire \i2c_master_1|Selector24~8_combout ;
wire \i2c_master_1|Selector24~7_combout ;
wire \i2c_master_1|Selector24~10_combout ;
wire \i2c_master_1|Selector23~0_combout ;
wire \codec_controller_1|Mux14~0_combout ;
wire \i2c_master_1|Selector23~1_combout ;
wire \i2c_master_1|Selector23~2_combout ;
wire \i2c_master_1|Selector23~4_combout ;
wire \i2c_master_1|Selector22~2_combout ;
wire \i2c_master_1|Selector22~3_combout ;
wire \i2c_master_1|Selector22~0_combout ;
wire \i2c_master_1|Selector22~1_combout ;
wire \i2c_master_1|Selector22~5_combout ;
wire \i2c_master_1|Selector21~3_combout ;
wire \i2c_master_1|Selector21~4_combout ;
wire \i2c_master_1|Selector21~1_combout ;
wire \i2c_master_1|Selector21~2_combout ;
wire \i2c_master_1|Selector21~6_combout ;
wire \i2c_master_1|Selector20~2_combout ;
wire \i2c_master_1|Selector20~3_combout ;
wire \i2c_master_1|Selector20~6_combout ;
wire \codec_controller_1|Mux12~0_combout ;
wire \i2c_master_1|Selector20~4_combout ;
wire \i2c_master_1|Selector20~5_combout ;
wire \i2c_master_1|Selector19~0_combout ;
wire \i2c_master_1|data[18]~3_combout ;
wire \i2c_master_1|data[18]~4_combout ;
wire \i2c_master_1|Selector17~0_combout ;
wire \i2c_master_1|Selector16~0_combout ;
wire \i2c_master_1|Selector15~0_combout ;
wire \i2c_master_1|Selector14~0_combout ;
wire \i2c_master_1|Selector13~0_combout ;
wire \i2c_master_1|Selector12~0_combout ;
wire \i2c_master_1|Selector11~0_combout ;
wire \i2c_master_1|Selector10~0_combout ;
wire \i2c_master_1|Selector9~0_combout ;
wire \i2c_master_1|Selector8~0_combout ;
wire \i2c_master_1|Selector7~0_combout ;
wire \i2c_master_1|Selector6~0_combout ;
wire \i2c_master_1|Selector5~0_combout ;
wire \i2c_master_1|Selector4~0_combout ;
wire \i2c_master_1|Selector3~0_combout ;
wire \i2c_master_1|Selector2~0_combout ;
wire \i2c_master_1|Selector1~0_combout ;
wire \i2c_master_1|Selector0~4_combout ;
wire \i2c_master_1|Selector0~3_combout ;
wire \i2c_master_1|Selector0~5_combout ;
wire \i2c_master_1|Selector0~7_combout ;
wire \i2c_master_1|sda~q ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[4]~13 ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[5]~14_combout ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[5]~15 ;
wire \i2s_master_1|i2s_frame_generator_1|bit_counter[6]~16_combout ;
wire \AUD_ADCDAT~input_o ;
wire \i2s_master_1|i2s_frame_generator_1|Equal0~0_combout ;
wire \i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[1]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[2]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[3]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[4]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[5]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[6]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[7]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[9]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[10]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[11]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[12]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[13]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[14]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_r|shiftreg[15]~feeder_combout ;
wire \SW[3]~input_o ;
wire \i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~15_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~16_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[1]~14_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[2]~13_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[3]~12_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[4]~11_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[5]~10_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[6]~9_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[7]~8_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[8]~7_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[9]~6_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[10]~5_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[11]~4_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[12]~3_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[13]~2_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[14]~1_combout ;
wire \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[15]~0_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[0]~feeder_combout ;
wire \i2s_master_1|i2s_frame_generator_1|comb_logic~0_combout ;
wire \i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[1]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[2]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[4]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[5]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[6]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[7]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[8]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[9]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[10]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[11]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[12]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~15_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~16_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[1]~14_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[2]~13_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[3]~12_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[4]~11_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[5]~10_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[6]~9_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[7]~8_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[8]~7_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[9]~6_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[10]~5_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[11]~4_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[12]~3_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[13]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[13]~2_combout ;
wire \i2s_master_1|uni_shiftreg_in_l|shiftreg[14]~feeder_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[14]~1_combout ;
wire \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[15]~0_combout ;
wire \i2s_master_1|dacdat_s_o~0_combout ;
wire \i2c_master_1|next_scl~1_combout ;
wire \i2c_master_1|next_scl~2_combout ;
wire \i2c_master_1|scl~q ;
wire \USB_TXD~input_o ;
wire \infrastructure_1|clock_sync_2|q_0~q ;
wire \infrastructure_1|clock_sync_2|q_1~feeder_combout ;
wire \infrastructure_1|clock_sync_2|q_1~q ;
wire \uart_top_1|shiftreg_uart_inst1|shiftreg[9]~feeder_combout ;
wire \uart_top_1|flanken_detekt_vhdl_inst1|q1~q ;
wire \uart_top_1|flanken_detekt_vhdl_inst1|q2~q ;
wire \uart_top_1|baud_tick_inst1|count[0]~8_combout ;
wire \uart_top_1|baud_tick_inst1|Equal0~0_combout ;
wire \uart_top_1|baud_tick_inst1|count[0]~20_combout ;
wire \uart_top_1|baud_tick_inst1|count[0]~9 ;
wire \uart_top_1|baud_tick_inst1|count[1]~10_combout ;
wire \uart_top_1|baud_tick_inst1|count[1]~11 ;
wire \uart_top_1|baud_tick_inst1|count[2]~12_combout ;
wire \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~_wirecell_combout ;
wire \uart_top_1|baud_tick_inst1|count[2]~13 ;
wire \uart_top_1|baud_tick_inst1|count[3]~14_combout ;
wire \uart_top_1|baud_tick_inst1|count[3]~15 ;
wire \uart_top_1|baud_tick_inst1|count[4]~16_combout ;
wire \uart_top_1|baud_tick_inst1|count[4]~17 ;
wire \uart_top_1|baud_tick_inst1|count[5]~18_combout ;
wire \uart_top_1|baud_tick_inst1|Equal0~1_combout ;
wire \uart_top_1|bit_counter_inst1|count[1]~5_combout ;
wire \uart_top_1|bit_counter_inst1|Add0~1_combout ;
wire \uart_top_1|bit_counter_inst1|count[2]~4_combout ;
wire \uart_top_1|bit_counter_inst1|Add0~0_combout ;
wire \uart_top_1|bit_counter_inst1|count[3]~2_combout ;
wire \uart_top_1|bit_counter_inst1|count[2]~0_combout ;
wire \uart_top_1|bit_counter_inst1|count[2]~1_combout ;
wire \uart_top_1|bit_counter_inst1|count[0]~3_combout ;
wire \uart_top_1|uart_controller_fsm_inst1|Selector3~0_combout ;
wire \uart_top_1|uart_controller_fsm_inst1|Selector3~1_combout ;
wire \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx~q ;
wire \uart_top_1|uart_controller_fsm_inst1|Selector2~1_combout ;
wire \uart_top_1|uart_controller_fsm_inst1|Selector2~2_combout ;
wire \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte~q ;
wire \uart_top_1|uart_controller_fsm_inst1|Selector2~0_combout ;
wire \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~2_combout ;
wire \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~q ;
wire \uart_top_1|uart_controller_fsm_inst1|Selector1~0_combout ;
wire \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ;
wire \uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ;
wire \uart_top_1|shiftreg_uart_inst1|shiftreg[8]~feeder_combout ;
wire \uart_top_1|shiftreg_uart_inst1|shiftreg[7]~feeder_combout ;
wire \uart_top_1|shiftreg_uart_inst1|shiftreg[6]~feeder_combout ;
wire \uart_top_1|shiftreg_uart_inst1|shiftreg[5]~feeder_combout ;
wire \uart_top_1|shiftreg_uart_inst1|shiftreg[4]~feeder_combout ;
wire \uart_top_1|shiftreg_uart_inst1|shiftreg[3]~feeder_combout ;
wire \uart_top_1|shiftreg_uart_inst1|shiftreg[2]~feeder_combout ;
wire \uart_top_1|shiftreg_uart_inst1|shiftreg[1]~feeder_combout ;
wire \uart_top_1|shiftreg_uart_inst1|shiftreg[0]~feeder_combout ;
wire \uart_top_1|uart_controller_fsm_inst1|data_valid~0_combout ;
wire \uart_top_1|output_register_inst1|hex_out[4]~feeder_combout ;
wire \uart_top_1|output_register_inst1|hex_out[2]~feeder_combout ;
wire \uart_top_1|output_register_inst1|hex_out[1]~feeder_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst1|Mux6~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst1|Mux5~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst1|Mux4~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst1|Mux3~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst1|Mux2~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst1|Mux1~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst1|Mux0~0_combout ;
wire \uart_top_1|output_register_inst1|hex_out[7]~feeder_combout ;
wire \uart_top_1|output_register_inst1|hex_out[8]~feeder_combout ;
wire \uart_top_1|output_register_inst1|hex_out[6]~feeder_combout ;
wire \uart_top_1|output_register_inst1|hex_out[5]~feeder_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst2|Mux6~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst2|Mux5~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst2|Mux4~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst2|Mux3~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst2|Mux2~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst2|Mux1~0_combout ;
wire \uart_top_1|vhdl_hex2sevseg_inst2|Mux0~0_combout ;
wire \infrastructure_1|signal_checker_1|Add2~0_combout ;
wire \infrastructure_1|signal_checker_1|Add2~1 ;
wire \infrastructure_1|signal_checker_1|Add2~2_combout ;
wire \infrastructure_1|signal_checker_1|pulse_count[0]~8_combout ;
wire \infrastructure_1|signal_checker_1|sync_q1~0_combout ;
wire \infrastructure_1|signal_checker_1|sync_q1~q ;
wire \infrastructure_1|signal_checker_1|sync_q2~feeder_combout ;
wire \infrastructure_1|signal_checker_1|sync_q2~q ;
wire \infrastructure_1|signal_checker_1|sync_q3~q ;
wire \infrastructure_1|signal_checker_1|next_pulse_count[0]~0_combout ;
wire \infrastructure_1|signal_checker_1|pulse_count[0]~9 ;
wire \infrastructure_1|signal_checker_1|pulse_count[1]~10_combout ;
wire \infrastructure_1|signal_checker_1|pulse_count[1]~11 ;
wire \infrastructure_1|signal_checker_1|pulse_count[2]~13 ;
wire \infrastructure_1|signal_checker_1|pulse_count[3]~14_combout ;
wire \infrastructure_1|signal_checker_1|pulse_count[3]~15 ;
wire \infrastructure_1|signal_checker_1|pulse_count[4]~16_combout ;
wire \infrastructure_1|signal_checker_1|pulse_count[4]~17 ;
wire \infrastructure_1|signal_checker_1|pulse_count[5]~18_combout ;
wire \infrastructure_1|signal_checker_1|pulse_count[5]~19 ;
wire \infrastructure_1|signal_checker_1|pulse_count[6]~20_combout ;
wire \infrastructure_1|signal_checker_1|pulse_count[6]~21 ;
wire \infrastructure_1|signal_checker_1|pulse_count[7]~22_combout ;
wire \infrastructure_1|signal_checker_1|LessThan1~1_combout ;
wire \infrastructure_1|signal_checker_1|pulse_counter~7_combout ;
wire \infrastructure_1|signal_checker_1|pulse_count[2]~12_combout ;
wire \infrastructure_1|signal_checker_1|LessThan1~0_combout ;
wire \infrastructure_1|signal_checker_1|signal_checker~0_combout ;
wire \infrastructure_1|signal_checker_1|Add2~5 ;
wire \infrastructure_1|signal_checker_1|Add2~6_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[3]~16_combout ;
wire \infrastructure_1|signal_checker_1|Add2~7 ;
wire \infrastructure_1|signal_checker_1|Add2~8_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[4]~15_combout ;
wire \infrastructure_1|signal_checker_1|Add2~9 ;
wire \infrastructure_1|signal_checker_1|Add2~10_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[5]~14_combout ;
wire \infrastructure_1|signal_checker_1|Add2~11 ;
wire \infrastructure_1|signal_checker_1|Add2~12_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[6]~13_combout ;
wire \infrastructure_1|signal_checker_1|Add2~13 ;
wire \infrastructure_1|signal_checker_1|Add2~14_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[7]~12_combout ;
wire \infrastructure_1|signal_checker_1|Add2~15 ;
wire \infrastructure_1|signal_checker_1|Add2~16_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[8]~11_combout ;
wire \infrastructure_1|signal_checker_1|Add2~17 ;
wire \infrastructure_1|signal_checker_1|Add2~18_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[9]~10_combout ;
wire \infrastructure_1|signal_checker_1|Add2~19 ;
wire \infrastructure_1|signal_checker_1|Add2~20_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[10]~9_combout ;
wire \infrastructure_1|signal_checker_1|Add2~21 ;
wire \infrastructure_1|signal_checker_1|Add2~22_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[11]~8_combout ;
wire \infrastructure_1|signal_checker_1|Add2~23 ;
wire \infrastructure_1|signal_checker_1|Add2~24_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[12]~7_combout ;
wire \infrastructure_1|signal_checker_1|Add2~25 ;
wire \infrastructure_1|signal_checker_1|Add2~26_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[13]~6_combout ;
wire \infrastructure_1|signal_checker_1|Add2~27 ;
wire \infrastructure_1|signal_checker_1|Add2~28_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[14]~5_combout ;
wire \infrastructure_1|signal_checker_1|Add2~29 ;
wire \infrastructure_1|signal_checker_1|Add2~30_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[15]~4_combout ;
wire \infrastructure_1|signal_checker_1|Add2~31 ;
wire \infrastructure_1|signal_checker_1|Add2~32_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[16]~3_combout ;
wire \infrastructure_1|signal_checker_1|Add2~33 ;
wire \infrastructure_1|signal_checker_1|Add2~34_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[17]~2_combout ;
wire \infrastructure_1|signal_checker_1|Add2~35 ;
wire \infrastructure_1|signal_checker_1|Add2~36_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[18]~1_combout ;
wire \infrastructure_1|signal_checker_1|pulse_counter~0_combout ;
wire \infrastructure_1|signal_checker_1|pulse_counter~2_combout ;
wire \infrastructure_1|signal_checker_1|pulse_counter~1_combout ;
wire \infrastructure_1|signal_checker_1|pulse_counter~3_combout ;
wire \infrastructure_1|signal_checker_1|pulse_counter~4_combout ;
wire \infrastructure_1|signal_checker_1|signal_checker~1_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[1]~18_combout ;
wire \infrastructure_1|signal_checker_1|Add2~3 ;
wire \infrastructure_1|signal_checker_1|Add2~4_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[2]~17_combout ;
wire \infrastructure_1|signal_checker_1|Add2~37 ;
wire \infrastructure_1|signal_checker_1|Add2~38_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[19]~0_combout ;
wire \infrastructure_1|signal_checker_1|Add2~39 ;
wire \infrastructure_1|signal_checker_1|Add2~40_combout ;
wire \infrastructure_1|signal_checker_1|Add2~48_combout ;
wire \infrastructure_1|signal_checker_1|Add2~41 ;
wire \infrastructure_1|signal_checker_1|Add2~42_combout ;
wire \infrastructure_1|signal_checker_1|Add2~47_combout ;
wire \infrastructure_1|signal_checker_1|pulse_counter~5_combout ;
wire \infrastructure_1|signal_checker_1|pulse_counter~6_combout ;
wire \infrastructure_1|signal_checker_1|bit_count_i[0]~19_combout ;
wire \infrastructure_1|signal_checker_1|Add2~43 ;
wire \infrastructure_1|signal_checker_1|Add2~44_combout ;
wire \infrastructure_1|signal_checker_1|Add2~46_combout ;
wire [6:0] \i2s_master_1|i2s_frame_generator_1|bit_counter ;
wire [5:0] \uart_top_1|baud_tick_inst1|count ;
wire [15:0] \i2s_master_1|uni_shiftreg_out_l|shiftreg ;
wire [7:0] \infrastructure_1|signal_checker_1|pulse_count ;
wire [2:0] \infrastructure_1|modulo_divider_1|count ;
wire [2:0] \i2c_master_1|bit_count ;
wire [1:0] \i2c_master_1|byte_count ;
wire [23:0] \i2c_master_1|data ;
wire [15:0] \i2s_master_1|uni_shiftreg_out_r|shiftreg ;
wire [9:0] \uart_top_1|output_register_inst1|hex_out ;
wire [22:0] \infrastructure_1|signal_checker_1|bit_count_i ;
wire [15:0] \i2s_master_1|uni_shiftreg_in_r|shiftreg ;
wire [15:0] \i2s_master_1|uni_shiftreg_in_l|shiftreg ;
wire [2:0] \i2c_master_1|clk_edge_mask ;
wire [9:0] \uart_top_1|shiftreg_uart_inst1|shiftreg ;
wire [1:0] \i2c_master_1|clk_mask ;
wire [3:0] \uart_top_1|bit_counter_inst1|count ;
wire [3:0] \codec_controller_1|count ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \AUD_SDAT~output (
	.i(!\i2c_master_1|sda~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_SDAT~output .bus_hold = "false";
defparam \AUD_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \AUD_XCK~output (
	.i(\infrastructure_1|modulo_divider_1|count [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_XCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \AUD_DACDAT~output (
	.i(\i2s_master_1|dacdat_s_o~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_DACDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \AUD_BCLK~output (
	.i(!\infrastructure_1|modulo_divider_1|count [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_BCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \AUD_DACLRCK~output (
	.i(\i2s_master_1|i2s_frame_generator_1|bit_counter [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_DACLRCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \AUD_ADCLRCK~output (
	.i(\i2s_master_1|i2s_frame_generator_1|bit_counter [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_ADCLRCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \AUD_SCLK~output (
	.i(!\i2c_master_1|scl~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_SCLK~output .bus_hold = "false";
defparam \AUD_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst1|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst1|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst1|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst1|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst1|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst1|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\uart_top_1|vhdl_hex2sevseg_inst1|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst2|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst2|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst2|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst2|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst2|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\uart_top_1|vhdl_hex2sevseg_inst2|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\uart_top_1|vhdl_hex2sevseg_inst2|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR_0~output (
	.i(\infrastructure_1|signal_checker_1|bit_count_i [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR_0~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR_0~output .bus_hold = "false";
defparam \LEDR_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR_1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR_1~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR_1~output .bus_hold = "false";
defparam \LEDR_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR_2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR_2~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR_2~output .bus_hold = "false";
defparam \LEDR_2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR_3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR_3~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR_3~output .bus_hold = "false";
defparam \LEDR_3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR_4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR_4~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR_4~output .bus_hold = "false";
defparam \LEDR_4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR_5~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR_5~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR_5~output .bus_hold = "false";
defparam \LEDR_5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR_6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR_6~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR_6~output .bus_hold = "false";
defparam \LEDR_6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR_7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR_7~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR_7~output .bus_hold = "false";
defparam \LEDR_7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR_8~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR_8~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR_8~output .bus_hold = "false";
defparam \LEDR_8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR_9~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR_9~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR_9~output .bus_hold = "false";
defparam \LEDR_9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .listen_to_nsleep_signal = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y1_N22
fiftyfivenm_lcell_comb \infrastructure_1|modulo_divider_1|count[0]~2 (
// Equation(s):
// \infrastructure_1|modulo_divider_1|count[0]~2_combout  = !\infrastructure_1|modulo_divider_1|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\infrastructure_1|modulo_divider_1|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\infrastructure_1|modulo_divider_1|count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|modulo_divider_1|count[0]~2 .lut_mask = 16'h0F0F;
defparam \infrastructure_1|modulo_divider_1|count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y1_N23
dffeas \infrastructure_1|modulo_divider_1|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|modulo_divider_1|count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|modulo_divider_1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|modulo_divider_1|count[0] .is_wysiwyg = "true";
defparam \infrastructure_1|modulo_divider_1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y1_N24
fiftyfivenm_lcell_comb \infrastructure_1|modulo_divider_1|count[1]~0 (
// Equation(s):
// \infrastructure_1|modulo_divider_1|count[1]~0_combout  = \infrastructure_1|modulo_divider_1|count [1] $ (\infrastructure_1|modulo_divider_1|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\infrastructure_1|modulo_divider_1|count [1]),
	.datad(\infrastructure_1|modulo_divider_1|count [0]),
	.cin(gnd),
	.combout(\infrastructure_1|modulo_divider_1|count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|modulo_divider_1|count[1]~0 .lut_mask = 16'h0FF0;
defparam \infrastructure_1|modulo_divider_1|count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y1_N25
dffeas \infrastructure_1|modulo_divider_1|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|modulo_divider_1|count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|modulo_divider_1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|modulo_divider_1|count[1] .is_wysiwyg = "true";
defparam \infrastructure_1|modulo_divider_1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y1_N28
fiftyfivenm_lcell_comb \infrastructure_1|modulo_divider_1|count[2]~1 (
// Equation(s):
// \infrastructure_1|modulo_divider_1|count[2]~1_combout  = \infrastructure_1|modulo_divider_1|count [2] $ (((\infrastructure_1|modulo_divider_1|count [0] & \infrastructure_1|modulo_divider_1|count [1])))

	.dataa(\infrastructure_1|modulo_divider_1|count [2]),
	.datab(gnd),
	.datac(\infrastructure_1|modulo_divider_1|count [0]),
	.datad(\infrastructure_1|modulo_divider_1|count [1]),
	.cin(gnd),
	.combout(\infrastructure_1|modulo_divider_1|count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|modulo_divider_1|count[2]~1 .lut_mask = 16'h5AAA;
defparam \infrastructure_1|modulo_divider_1|count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y1_N2
fiftyfivenm_lcell_comb \infrastructure_1|modulo_divider_1|count[2]~feeder (
// Equation(s):
// \infrastructure_1|modulo_divider_1|count[2]~feeder_combout  = \infrastructure_1|modulo_divider_1|count[2]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\infrastructure_1|modulo_divider_1|count[2]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\infrastructure_1|modulo_divider_1|count[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|modulo_divider_1|count[2]~feeder .lut_mask = 16'hF0F0;
defparam \infrastructure_1|modulo_divider_1|count[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y1_N3
dffeas \infrastructure_1|modulo_divider_1|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|modulo_divider_1|count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|modulo_divider_1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|modulo_divider_1|count[2] .is_wysiwyg = "true";
defparam \infrastructure_1|modulo_divider_1|count[2] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G16
fiftyfivenm_clkctrl \infrastructure_1|modulo_divider_1|count[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\infrastructure_1|modulo_divider_1|count [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \infrastructure_1|modulo_divider_1|count[2]~clkctrl .clock_type = "global clock";
defparam \infrastructure_1|modulo_divider_1|count[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|bit_counter[0]~18 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|bit_counter[0]~18_combout  = !\i2s_master_1|i2s_frame_generator_1|bit_counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|i2s_frame_generator_1|bit_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|i2s_frame_generator_1|bit_counter[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[0]~18 .lut_mask = 16'h0F0F;
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY_0~input (
	.i(KEY_0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY_0~input_o ));
// synopsys translate_off
defparam \KEY_0~input .bus_hold = "false";
defparam \KEY_0~input .listen_to_nsleep_signal = "false";
defparam \KEY_0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N18
fiftyfivenm_lcell_comb \infrastructure_1|clock_sync_1|q_0~feeder (
// Equation(s):
// \infrastructure_1|clock_sync_1|q_0~feeder_combout  = \KEY_0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY_0~input_o ),
	.cin(gnd),
	.combout(\infrastructure_1|clock_sync_1|q_0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|clock_sync_1|q_0~feeder .lut_mask = 16'hFF00;
defparam \infrastructure_1|clock_sync_1|q_0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N19
dffeas \infrastructure_1|clock_sync_1|q_0 (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\infrastructure_1|clock_sync_1|q_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|clock_sync_1|q_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|clock_sync_1|q_0 .is_wysiwyg = "true";
defparam \infrastructure_1|clock_sync_1|q_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N16
fiftyfivenm_lcell_comb \infrastructure_1|clock_sync_1|q_1~feeder (
// Equation(s):
// \infrastructure_1|clock_sync_1|q_1~feeder_combout  = \infrastructure_1|clock_sync_1|q_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\infrastructure_1|clock_sync_1|q_0~q ),
	.cin(gnd),
	.combout(\infrastructure_1|clock_sync_1|q_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|clock_sync_1|q_1~feeder .lut_mask = 16'hFF00;
defparam \infrastructure_1|clock_sync_1|q_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N17
dffeas \infrastructure_1|clock_sync_1|q_1 (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\infrastructure_1|clock_sync_1|q_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|clock_sync_1|q_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|clock_sync_1|q_1 .is_wysiwyg = "true";
defparam \infrastructure_1|clock_sync_1|q_1 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
fiftyfivenm_clkctrl \infrastructure_1|clock_sync_1|q_1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\infrastructure_1|clock_sync_1|q_1~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ));
// synopsys translate_off
defparam \infrastructure_1|clock_sync_1|q_1~clkctrl .clock_type = "global clock";
defparam \infrastructure_1|clock_sync_1|q_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X46_Y37_N27
dffeas \i2s_master_1|i2s_frame_generator_1|bit_counter[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|i2s_frame_generator_1|bit_counter[0]~18_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|i2s_frame_generator_1|bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[0] .is_wysiwyg = "true";
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N0
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|bit_counter[1]~6 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|bit_counter[1]~6_combout  = (\i2s_master_1|i2s_frame_generator_1|bit_counter [1] & (\i2s_master_1|i2s_frame_generator_1|bit_counter [0] $ (VCC))) # (!\i2s_master_1|i2s_frame_generator_1|bit_counter [1] & 
// (\i2s_master_1|i2s_frame_generator_1|bit_counter [0] & VCC))
// \i2s_master_1|i2s_frame_generator_1|bit_counter[1]~7  = CARRY((\i2s_master_1|i2s_frame_generator_1|bit_counter [1] & \i2s_master_1|i2s_frame_generator_1|bit_counter [0]))

	.dataa(\i2s_master_1|i2s_frame_generator_1|bit_counter [1]),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2s_master_1|i2s_frame_generator_1|bit_counter[1]~6_combout ),
	.cout(\i2s_master_1|i2s_frame_generator_1|bit_counter[1]~7 ));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[1]~6 .lut_mask = 16'h6688;
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N1
dffeas \i2s_master_1|i2s_frame_generator_1|bit_counter[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|i2s_frame_generator_1|bit_counter[1]~6_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|i2s_frame_generator_1|bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[1] .is_wysiwyg = "true";
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N2
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|bit_counter[2]~8 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|bit_counter[2]~8_combout  = (\i2s_master_1|i2s_frame_generator_1|bit_counter [2] & (!\i2s_master_1|i2s_frame_generator_1|bit_counter[1]~7 )) # (!\i2s_master_1|i2s_frame_generator_1|bit_counter [2] & 
// ((\i2s_master_1|i2s_frame_generator_1|bit_counter[1]~7 ) # (GND)))
// \i2s_master_1|i2s_frame_generator_1|bit_counter[2]~9  = CARRY((!\i2s_master_1|i2s_frame_generator_1|bit_counter[1]~7 ) # (!\i2s_master_1|i2s_frame_generator_1|bit_counter [2]))

	.dataa(gnd),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s_master_1|i2s_frame_generator_1|bit_counter[1]~7 ),
	.combout(\i2s_master_1|i2s_frame_generator_1|bit_counter[2]~8_combout ),
	.cout(\i2s_master_1|i2s_frame_generator_1|bit_counter[2]~9 ));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[2]~8 .lut_mask = 16'h3C3F;
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N3
dffeas \i2s_master_1|i2s_frame_generator_1|bit_counter[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|i2s_frame_generator_1|bit_counter[2]~8_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|i2s_frame_generator_1|bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[2] .is_wysiwyg = "true";
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N4
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|bit_counter[3]~10 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|bit_counter[3]~10_combout  = (\i2s_master_1|i2s_frame_generator_1|bit_counter [3] & (\i2s_master_1|i2s_frame_generator_1|bit_counter[2]~9  $ (GND))) # (!\i2s_master_1|i2s_frame_generator_1|bit_counter [3] & 
// (!\i2s_master_1|i2s_frame_generator_1|bit_counter[2]~9  & VCC))
// \i2s_master_1|i2s_frame_generator_1|bit_counter[3]~11  = CARRY((\i2s_master_1|i2s_frame_generator_1|bit_counter [3] & !\i2s_master_1|i2s_frame_generator_1|bit_counter[2]~9 ))

	.dataa(gnd),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s_master_1|i2s_frame_generator_1|bit_counter[2]~9 ),
	.combout(\i2s_master_1|i2s_frame_generator_1|bit_counter[3]~10_combout ),
	.cout(\i2s_master_1|i2s_frame_generator_1|bit_counter[3]~11 ));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[3]~10 .lut_mask = 16'hC30C;
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N5
dffeas \i2s_master_1|i2s_frame_generator_1|bit_counter[3] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|i2s_frame_generator_1|bit_counter[3]~10_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|i2s_frame_generator_1|bit_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[3] .is_wysiwyg = "true";
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N31
dffeas \i2c_master_1|clk_mask[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2s_master_1|i2s_frame_generator_1|bit_counter [3]),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|clk_mask [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|clk_mask[0] .is_wysiwyg = "true";
defparam \i2c_master_1|clk_mask[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N23
dffeas \i2c_master_1|clk_edge_mask[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master_1|clk_mask [0]),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|clk_edge_mask [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|clk_edge_mask[0] .is_wysiwyg = "true";
defparam \i2c_master_1|clk_edge_mask[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N6
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|bit_counter[4]~12 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|bit_counter[4]~12_combout  = (\i2s_master_1|i2s_frame_generator_1|bit_counter [4] & (!\i2s_master_1|i2s_frame_generator_1|bit_counter[3]~11 )) # (!\i2s_master_1|i2s_frame_generator_1|bit_counter [4] & 
// ((\i2s_master_1|i2s_frame_generator_1|bit_counter[3]~11 ) # (GND)))
// \i2s_master_1|i2s_frame_generator_1|bit_counter[4]~13  = CARRY((!\i2s_master_1|i2s_frame_generator_1|bit_counter[3]~11 ) # (!\i2s_master_1|i2s_frame_generator_1|bit_counter [4]))

	.dataa(gnd),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s_master_1|i2s_frame_generator_1|bit_counter[3]~11 ),
	.combout(\i2s_master_1|i2s_frame_generator_1|bit_counter[4]~12_combout ),
	.cout(\i2s_master_1|i2s_frame_generator_1|bit_counter[4]~13 ));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[4]~12 .lut_mask = 16'h3C3F;
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N7
dffeas \i2s_master_1|i2s_frame_generator_1|bit_counter[4] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|i2s_frame_generator_1|bit_counter[4]~12_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|i2s_frame_generator_1|bit_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[4] .is_wysiwyg = "true";
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N5
dffeas \i2c_master_1|clk_mask[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2s_master_1|i2s_frame_generator_1|bit_counter [4]),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|clk_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|clk_mask[1] .is_wysiwyg = "true";
defparam \i2c_master_1|clk_mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
fiftyfivenm_lcell_comb \i2c_master_1|Equal3~0 (
// Equation(s):
// \i2c_master_1|Equal3~0_combout  = (\i2c_master_1|clk_mask [1] & ((\i2s_master_1|i2s_frame_generator_1|bit_counter [3] $ (\i2c_master_1|clk_mask [0])) # (!\i2s_master_1|i2s_frame_generator_1|bit_counter [4]))) # (!\i2c_master_1|clk_mask [1] & 
// ((\i2s_master_1|i2s_frame_generator_1|bit_counter [4]) # (\i2s_master_1|i2s_frame_generator_1|bit_counter [3] $ (\i2c_master_1|clk_mask [0]))))

	.dataa(\i2c_master_1|clk_mask [1]),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [3]),
	.datac(\i2s_master_1|i2s_frame_generator_1|bit_counter [4]),
	.datad(\i2c_master_1|clk_mask [0]),
	.cin(gnd),
	.combout(\i2c_master_1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Equal3~0 .lut_mask = 16'h7BDE;
defparam \i2c_master_1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N29
dffeas \i2c_master_1|clk_edge_mask[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Equal3~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|clk_edge_mask [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|clk_edge_mask[2] .is_wysiwyg = "true";
defparam \i2c_master_1|clk_edge_mask[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N3
dffeas \i2c_master_1|clk_edge_mask[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master_1|clk_mask [1]),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|clk_edge_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|clk_edge_mask[1] .is_wysiwyg = "true";
defparam \i2c_master_1|clk_edge_mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
fiftyfivenm_lcell_comb \i2c_master_1|Equal2~0 (
// Equation(s):
// \i2c_master_1|Equal2~0_combout  = (\i2c_master_1|clk_edge_mask [0] & (\i2c_master_1|clk_edge_mask [2] & !\i2c_master_1|clk_edge_mask [1]))

	.dataa(\i2c_master_1|clk_edge_mask [0]),
	.datab(\i2c_master_1|clk_edge_mask [2]),
	.datac(gnd),
	.datad(\i2c_master_1|clk_edge_mask [1]),
	.cin(gnd),
	.combout(\i2c_master_1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Equal2~0 .lut_mask = 16'h0088;
defparam \i2c_master_1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \AUD_SDAT~input (
	.i(AUD_SDAT),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUD_SDAT~input_o ));
// synopsys translate_off
defparam \AUD_SDAT~input .bus_hold = "false";
defparam \AUD_SDAT~input .listen_to_nsleep_signal = "false";
defparam \AUD_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
fiftyfivenm_lcell_comb \i2c_master_1|byte_count[0]~0 (
// Equation(s):
// \i2c_master_1|byte_count[0]~0_combout  = (\i2c_master_1|Equal2~0_combout  & ((\i2c_master_1|fsm_state.S_START~q ) # ((\i2c_master_1|fsm_state.S_SEND_BYTE~q  & !\i2c_master_1|Equal0~0_combout ))))

	.dataa(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datab(\i2c_master_1|fsm_state.S_START~q ),
	.datac(\i2c_master_1|Equal2~0_combout ),
	.datad(\i2c_master_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|byte_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|byte_count[0]~0 .lut_mask = 16'hC0E0;
defparam \i2c_master_1|byte_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
fiftyfivenm_lcell_comb \i2c_master_1|byte_count[0]~1 (
// Equation(s):
// \i2c_master_1|byte_count[0]~1_combout  = (\i2c_master_1|byte_count [0] & ((!\i2c_master_1|byte_count[0]~0_combout ))) # (!\i2c_master_1|byte_count [0] & (\i2c_master_1|fsm_state.S_SEND_BYTE~q  & \i2c_master_1|byte_count[0]~0_combout ))

	.dataa(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datab(gnd),
	.datac(\i2c_master_1|byte_count [0]),
	.datad(\i2c_master_1|byte_count[0]~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|byte_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|byte_count[0]~1 .lut_mask = 16'h0AF0;
defparam \i2c_master_1|byte_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N7
dffeas \i2c_master_1|byte_count[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|byte_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|byte_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|byte_count[0] .is_wysiwyg = "true";
defparam \i2c_master_1|byte_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
fiftyfivenm_lcell_comb \i2c_master_1|Add0~0 (
// Equation(s):
// \i2c_master_1|Add0~0_combout  = \i2c_master_1|byte_count [1] $ (\i2c_master_1|byte_count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_1|byte_count [1]),
	.datad(\i2c_master_1|byte_count [0]),
	.cin(gnd),
	.combout(\i2c_master_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Add0~0 .lut_mask = 16'h0FF0;
defparam \i2c_master_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \i2c_master_1|byte_count[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.sload(gnd),
	.ena(\i2c_master_1|byte_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|byte_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|byte_count[1] .is_wysiwyg = "true";
defparam \i2c_master_1|byte_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
fiftyfivenm_lcell_comb \i2c_master_1|next_scl~0 (
// Equation(s):
// \i2c_master_1|next_scl~0_combout  = (!\i2c_master_1|clk_edge_mask [0] & (\i2c_master_1|clk_edge_mask [2] & \i2c_master_1|clk_edge_mask [1]))

	.dataa(gnd),
	.datab(\i2c_master_1|clk_edge_mask [0]),
	.datac(\i2c_master_1|clk_edge_mask [2]),
	.datad(\i2c_master_1|clk_edge_mask [1]),
	.cin(gnd),
	.combout(\i2c_master_1|next_scl~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|next_scl~0 .lut_mask = 16'h3000;
defparam \i2c_master_1|next_scl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
fiftyfivenm_lcell_comb \i2c_master_1|ack~0 (
// Equation(s):
// \i2c_master_1|ack~0_combout  = (\i2c_master_1|fsm_state.S_ACK_BYTE~q  & ((\i2c_master_1|next_scl~0_combout  & (\AUD_SDAT~input_o )) # (!\i2c_master_1|next_scl~0_combout  & ((\i2c_master_1|ack~q ))))) # (!\i2c_master_1|fsm_state.S_ACK_BYTE~q  & 
// (((\i2c_master_1|ack~q ))))

	.dataa(\i2c_master_1|fsm_state.S_ACK_BYTE~q ),
	.datab(\AUD_SDAT~input_o ),
	.datac(\i2c_master_1|ack~q ),
	.datad(\i2c_master_1|next_scl~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|ack~0 .lut_mask = 16'hD8F0;
defparam \i2c_master_1|ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N21
dffeas \i2c_master_1|ack (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|ack~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|ack .is_wysiwyg = "true";
defparam \i2c_master_1|ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
fiftyfivenm_lcell_comb \i2c_master_1|Selector31~2 (
// Equation(s):
// \i2c_master_1|Selector31~2_combout  = (\AUD_SDAT~input_o ) # ((\i2c_master_1|ack~q ) # ((\i2c_master_1|byte_count [0] & \i2c_master_1|byte_count [1])))

	.dataa(\i2c_master_1|byte_count [0]),
	.datab(\i2c_master_1|byte_count [1]),
	.datac(\AUD_SDAT~input_o ),
	.datad(\i2c_master_1|ack~q ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector31~2 .lut_mask = 16'hFFF8;
defparam \i2c_master_1|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N20
fiftyfivenm_lcell_comb \codec_controller_1|count[0]~4 (
// Equation(s):
// \codec_controller_1|count[0]~4_combout  = \codec_controller_1|Selector0~0_combout  $ (!\codec_controller_1|count [0])

	.dataa(gnd),
	.datab(\codec_controller_1|Selector0~0_combout ),
	.datac(\codec_controller_1|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\codec_controller_1|count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|count[0]~4 .lut_mask = 16'hC3C3;
defparam \codec_controller_1|count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N21
dffeas \codec_controller_1|count[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\codec_controller_1|count[0]~4_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_controller_1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_controller_1|count[0] .is_wysiwyg = "true";
defparam \codec_controller_1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N30
fiftyfivenm_lcell_comb \codec_controller_1|count[1]~3 (
// Equation(s):
// \codec_controller_1|count[1]~3_combout  = \codec_controller_1|count [1] $ (((!\codec_controller_1|Selector0~0_combout  & \codec_controller_1|count [0])))

	.dataa(gnd),
	.datab(\codec_controller_1|Selector0~0_combout ),
	.datac(\codec_controller_1|count [1]),
	.datad(\codec_controller_1|count [0]),
	.cin(gnd),
	.combout(\codec_controller_1|count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|count[1]~3 .lut_mask = 16'hC3F0;
defparam \codec_controller_1|count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N31
dffeas \codec_controller_1|count[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\codec_controller_1|count[1]~3_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_controller_1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_controller_1|count[1] .is_wysiwyg = "true";
defparam \codec_controller_1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N16
fiftyfivenm_lcell_comb \codec_controller_1|count[2]~2 (
// Equation(s):
// \codec_controller_1|count[2]~2_combout  = \codec_controller_1|count [2] $ (((\codec_controller_1|count [1] & (!\codec_controller_1|Selector0~0_combout  & \codec_controller_1|count [0]))))

	.dataa(\codec_controller_1|count [1]),
	.datab(\codec_controller_1|Selector0~0_combout ),
	.datac(\codec_controller_1|count [2]),
	.datad(\codec_controller_1|count [0]),
	.cin(gnd),
	.combout(\codec_controller_1|count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|count[2]~2 .lut_mask = 16'hD2F0;
defparam \codec_controller_1|count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N17
dffeas \codec_controller_1|count[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\codec_controller_1|count[2]~2_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_controller_1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_controller_1|count[2] .is_wysiwyg = "true";
defparam \codec_controller_1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N2
fiftyfivenm_lcell_comb \codec_controller_1|count[3]~0 (
// Equation(s):
// \codec_controller_1|count[3]~0_combout  = (\codec_controller_1|count [1] & (\codec_controller_1|count [0] & (!\codec_controller_1|Selector0~0_combout  & \codec_controller_1|count [2])))

	.dataa(\codec_controller_1|count [1]),
	.datab(\codec_controller_1|count [0]),
	.datac(\codec_controller_1|Selector0~0_combout ),
	.datad(\codec_controller_1|count [2]),
	.cin(gnd),
	.combout(\codec_controller_1|count[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|count[3]~0 .lut_mask = 16'h0800;
defparam \codec_controller_1|count[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N26
fiftyfivenm_lcell_comb \codec_controller_1|count[3]~1 (
// Equation(s):
// \codec_controller_1|count[3]~1_combout  = \codec_controller_1|count [3] $ (\codec_controller_1|count[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\codec_controller_1|count [3]),
	.datad(\codec_controller_1|count[3]~0_combout ),
	.cin(gnd),
	.combout(\codec_controller_1|count[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|count[3]~1 .lut_mask = 16'h0FF0;
defparam \codec_controller_1|count[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N27
dffeas \codec_controller_1|count[3] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\codec_controller_1|count[3]~1_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_controller_1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec_controller_1|count[3] .is_wysiwyg = "true";
defparam \codec_controller_1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N10
fiftyfivenm_lcell_comb \codec_controller_1|LessThan0~0 (
// Equation(s):
// \codec_controller_1|LessThan0~0_combout  = (\codec_controller_1|count [3] & ((\codec_controller_1|count [1]) # ((\codec_controller_1|count [0]) # (\codec_controller_1|count [2]))))

	.dataa(\codec_controller_1|count [1]),
	.datab(\codec_controller_1|count [0]),
	.datac(\codec_controller_1|count [3]),
	.datad(\codec_controller_1|count [2]),
	.cin(gnd),
	.combout(\codec_controller_1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|LessThan0~0 .lut_mask = 16'hF0E0;
defparam \codec_controller_1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
fiftyfivenm_lcell_comb \i2c_master_1|ack_error~feeder (
// Equation(s):
// \i2c_master_1|ack_error~feeder_combout  = \i2c_master_1|next_ack_error~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_1|next_ack_error~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|ack_error~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|ack_error~feeder .lut_mask = 16'hF0F0;
defparam \i2c_master_1|ack_error~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N23
dffeas \i2c_master_1|ack_error (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|ack_error~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|ack_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|ack_error .is_wysiwyg = "true";
defparam \i2c_master_1|ack_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N8
fiftyfivenm_lcell_comb \i2c_master_1|next_write_done~0 (
// Equation(s):
// \i2c_master_1|next_write_done~0_combout  = (\i2c_master_1|Equal2~0_combout  & (!\i2c_master_1|ack_error~q  & \i2c_master_1|fsm_state.S_STOP~q ))

	.dataa(gnd),
	.datab(\i2c_master_1|Equal2~0_combout ),
	.datac(\i2c_master_1|ack_error~q ),
	.datad(\i2c_master_1|fsm_state.S_STOP~q ),
	.cin(gnd),
	.combout(\i2c_master_1|next_write_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|next_write_done~0 .lut_mask = 16'h0C00;
defparam \i2c_master_1|next_write_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N9
dffeas \i2c_master_1|write_done (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|next_write_done~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|write_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|write_done .is_wysiwyg = "true";
defparam \i2c_master_1|write_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N18
fiftyfivenm_lcell_comb \codec_controller_1|fsm_state.st_state_end~0 (
// Equation(s):
// \codec_controller_1|fsm_state.st_state_end~0_combout  = (\codec_controller_1|fsm_state.st_state_end~q ) # ((\codec_controller_1|fsm_state.st_wait_write~q  & \i2c_master_1|ack_error~q ))

	.dataa(\codec_controller_1|fsm_state.st_state_end~q ),
	.datab(\codec_controller_1|fsm_state.st_wait_write~q ),
	.datac(gnd),
	.datad(\i2c_master_1|ack_error~q ),
	.cin(gnd),
	.combout(\codec_controller_1|fsm_state.st_state_end~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|fsm_state.st_state_end~0 .lut_mask = 16'hEEAA;
defparam \codec_controller_1|fsm_state.st_state_end~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N30
fiftyfivenm_lcell_comb \codec_controller_1|fsm_state.st_state_end~1 (
// Equation(s):
// \codec_controller_1|fsm_state.st_state_end~1_combout  = (\codec_controller_1|fsm_state.st_state_end~0_combout ) # ((\codec_controller_1|LessThan0~0_combout  & (\codec_controller_1|fsm_state.st_wait_write~q  & \i2c_master_1|write_done~q )))

	.dataa(\codec_controller_1|LessThan0~0_combout ),
	.datab(\codec_controller_1|fsm_state.st_wait_write~q ),
	.datac(\codec_controller_1|fsm_state.st_state_end~0_combout ),
	.datad(\i2c_master_1|write_done~q ),
	.cin(gnd),
	.combout(\codec_controller_1|fsm_state.st_state_end~1_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|fsm_state.st_state_end~1 .lut_mask = 16'hF8F0;
defparam \codec_controller_1|fsm_state.st_state_end~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N31
dffeas \codec_controller_1|fsm_state.st_state_end (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\codec_controller_1|fsm_state.st_state_end~1_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_controller_1|fsm_state.st_state_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_controller_1|fsm_state.st_state_end .is_wysiwyg = "true";
defparam \codec_controller_1|fsm_state.st_state_end .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N10
fiftyfivenm_lcell_comb \codec_controller_1|Selector1~0 (
// Equation(s):
// \codec_controller_1|Selector1~0_combout  = (\codec_controller_1|fsm_state.st_wait_write~q  & (((!\i2c_master_1|write_done~q  & !\i2c_master_1|ack_error~q )))) # (!\codec_controller_1|fsm_state.st_wait_write~q  & 
// (!\codec_controller_1|fsm_state.st_state_end~q ))

	.dataa(\codec_controller_1|fsm_state.st_state_end~q ),
	.datab(\i2c_master_1|write_done~q ),
	.datac(\codec_controller_1|fsm_state.st_wait_write~q ),
	.datad(\i2c_master_1|ack_error~q ),
	.cin(gnd),
	.combout(\codec_controller_1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Selector1~0 .lut_mask = 16'h0535;
defparam \codec_controller_1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N11
dffeas \codec_controller_1|fsm_state.st_wait_write (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\codec_controller_1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_controller_1|fsm_state.st_wait_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_controller_1|fsm_state.st_wait_write .is_wysiwyg = "true";
defparam \codec_controller_1|fsm_state.st_wait_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N4
fiftyfivenm_lcell_comb \codec_controller_1|Selector0~0 (
// Equation(s):
// \codec_controller_1|Selector0~0_combout  = (\codec_controller_1|LessThan0~0_combout ) # (((\i2c_master_1|ack_error~q ) # (!\codec_controller_1|fsm_state.st_wait_write~q )) # (!\i2c_master_1|write_done~q ))

	.dataa(\codec_controller_1|LessThan0~0_combout ),
	.datab(\i2c_master_1|write_done~q ),
	.datac(\codec_controller_1|fsm_state.st_wait_write~q ),
	.datad(\i2c_master_1|ack_error~q ),
	.cin(gnd),
	.combout(\codec_controller_1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Selector0~0 .lut_mask = 16'hFFBF;
defparam \codec_controller_1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N9
dffeas \codec_controller_1|fsm_state.st_idle (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\codec_controller_1|Selector0~0_combout ),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec_controller_1|fsm_state.st_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec_controller_1|fsm_state.st_idle .is_wysiwyg = "true";
defparam \codec_controller_1|fsm_state.st_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
fiftyfivenm_lcell_comb \i2c_master_1|Selector31~6 (
// Equation(s):
// \i2c_master_1|Selector31~6_combout  = (\i2c_master_1|Equal2~0_combout  & ((!\i2c_master_1|Equal0~0_combout ) # (!\i2c_master_1|fsm_state.S_SEND_BYTE~q )))

	.dataa(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datab(gnd),
	.datac(\i2c_master_1|Equal2~0_combout ),
	.datad(\i2c_master_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector31~6 .lut_mask = 16'h50F0;
defparam \i2c_master_1|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N6
fiftyfivenm_lcell_comb \i2c_master_1|Selector31~3 (
// Equation(s):
// \i2c_master_1|Selector31~3_combout  = (\i2c_master_1|fsm_state.S_IDLE~q  & ((!\i2c_master_1|Selector31~6_combout ))) # (!\i2c_master_1|fsm_state.S_IDLE~q  & (\codec_controller_1|fsm_state.st_idle~q ))

	.dataa(gnd),
	.datab(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datac(\codec_controller_1|fsm_state.st_idle~q ),
	.datad(\i2c_master_1|Selector31~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector31~3 .lut_mask = 16'h30FC;
defparam \i2c_master_1|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N20
fiftyfivenm_lcell_comb \i2c_master_1|Selector31~4 (
// Equation(s):
// \i2c_master_1|Selector31~4_combout  = (!\i2c_master_1|Selector28~0_combout  & ((\i2c_master_1|fsm_state.S_ACK_BYTE~q ) # (\i2c_master_1|Selector31~3_combout )))

	.dataa(\i2c_master_1|fsm_state.S_ACK_BYTE~q ),
	.datab(gnd),
	.datac(\i2c_master_1|Selector28~0_combout ),
	.datad(\i2c_master_1|Selector31~3_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector31~4 .lut_mask = 16'h0F0A;
defparam \i2c_master_1|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N14
fiftyfivenm_lcell_comb \i2c_master_1|Selector31~5 (
// Equation(s):
// \i2c_master_1|Selector31~5_combout  = (\i2c_master_1|Selector28~0_combout  & ((\i2c_master_1|Selector31~2_combout ) # ((\i2c_master_1|fsm_state.S_WAIT_FOR_STOP~q  & \i2c_master_1|Selector31~4_combout )))) # (!\i2c_master_1|Selector28~0_combout  & 
// (((\i2c_master_1|fsm_state.S_WAIT_FOR_STOP~q  & \i2c_master_1|Selector31~4_combout ))))

	.dataa(\i2c_master_1|Selector28~0_combout ),
	.datab(\i2c_master_1|Selector31~2_combout ),
	.datac(\i2c_master_1|fsm_state.S_WAIT_FOR_STOP~q ),
	.datad(\i2c_master_1|Selector31~4_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector31~5 .lut_mask = 16'hF888;
defparam \i2c_master_1|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N15
dffeas \i2c_master_1|fsm_state.S_WAIT_FOR_STOP (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector31~5_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|fsm_state.S_WAIT_FOR_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|fsm_state.S_WAIT_FOR_STOP .is_wysiwyg = "true";
defparam \i2c_master_1|fsm_state.S_WAIT_FOR_STOP .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y35_N19
dffeas \i2c_master_1|fsm_state.S_STOP (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master_1|fsm_state.S_WAIT_FOR_STOP~q ),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_1|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|fsm_state.S_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|fsm_state.S_STOP .is_wysiwyg = "true";
defparam \i2c_master_1|fsm_state.S_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N8
fiftyfivenm_lcell_comb \i2c_master_1|Selector25~3 (
// Equation(s):
// \i2c_master_1|Selector25~3_combout  = (\i2c_master_1|fsm_state.S_STOP~q  & (!\i2c_master_1|Equal2~0_combout  & ((\i2c_master_1|fsm_state.S_IDLE~q ) # (!\codec_controller_1|fsm_state.st_idle~q )))) # (!\i2c_master_1|fsm_state.S_STOP~q  & 
// (((\i2c_master_1|fsm_state.S_IDLE~q )) # (!\codec_controller_1|fsm_state.st_idle~q )))

	.dataa(\i2c_master_1|fsm_state.S_STOP~q ),
	.datab(\codec_controller_1|fsm_state.st_idle~q ),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector25~3 .lut_mask = 16'h51F3;
defparam \i2c_master_1|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N9
dffeas \i2c_master_1|fsm_state.S_IDLE (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector25~3_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|fsm_state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|fsm_state.S_IDLE .is_wysiwyg = "true";
defparam \i2c_master_1|fsm_state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
fiftyfivenm_lcell_comb \i2c_master_1|Selector21~0 (
// Equation(s):
// \i2c_master_1|Selector21~0_combout  = (!\i2c_master_1|fsm_state.S_IDLE~q  & !\codec_controller_1|fsm_state.st_idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(\codec_controller_1|fsm_state.st_idle~q ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector21~0 .lut_mask = 16'h000F;
defparam \i2c_master_1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N2
fiftyfivenm_lcell_comb \i2c_master_1|Selector30~1 (
// Equation(s):
// \i2c_master_1|Selector30~1_combout  = (\i2c_master_1|fsm_state.S_SEND_BYTE~q  & (!\i2c_master_1|Equal0~0_combout  & \i2c_master_1|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(\i2c_master_1|Equal0~0_combout ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector30~1 .lut_mask = 16'h0C00;
defparam \i2c_master_1|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
fiftyfivenm_lcell_comb \i2c_master_1|Selector26~0 (
// Equation(s):
// \i2c_master_1|Selector26~0_combout  = ((\i2c_master_1|clk_edge_mask [1]) # (\i2c_master_1|clk_edge_mask [0] $ (!\i2c_master_1|fsm_state.S_ACK_BYTE~q ))) # (!\i2c_master_1|clk_edge_mask [2])

	.dataa(\i2c_master_1|clk_edge_mask [0]),
	.datab(\i2c_master_1|clk_edge_mask [2]),
	.datac(\i2c_master_1|fsm_state.S_ACK_BYTE~q ),
	.datad(\i2c_master_1|clk_edge_mask [1]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector26~0 .lut_mask = 16'hFFB7;
defparam \i2c_master_1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
fiftyfivenm_lcell_comb \i2c_master_1|Selector26~1 (
// Equation(s):
// \i2c_master_1|Selector26~1_combout  = (\i2c_master_1|Selector26~0_combout ) # ((\i2c_master_1|fsm_state.S_SEND_BYTE~q ) # (!\i2c_master_1|fsm_state.S_IDLE~q ))

	.dataa(\i2c_master_1|Selector26~0_combout ),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(gnd),
	.datad(\i2c_master_1|fsm_state.S_IDLE~q ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector26~1 .lut_mask = 16'hEEFF;
defparam \i2c_master_1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N4
fiftyfivenm_lcell_comb \i2c_master_1|Selector26~2 (
// Equation(s):
// \i2c_master_1|Selector26~2_combout  = (!\i2c_master_1|Selector30~1_combout  & ((\i2c_master_1|Selector21~0_combout ) # ((\i2c_master_1|fsm_state.S_WAIT_FOR_START~q  & \i2c_master_1|Selector26~1_combout ))))

	.dataa(\i2c_master_1|Selector21~0_combout ),
	.datab(\i2c_master_1|Selector30~1_combout ),
	.datac(\i2c_master_1|fsm_state.S_WAIT_FOR_START~q ),
	.datad(\i2c_master_1|Selector26~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector26~2 .lut_mask = 16'h3222;
defparam \i2c_master_1|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N5
dffeas \i2c_master_1|fsm_state.S_WAIT_FOR_START (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|fsm_state.S_WAIT_FOR_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|fsm_state.S_WAIT_FOR_START .is_wysiwyg = "true";
defparam \i2c_master_1|fsm_state.S_WAIT_FOR_START .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y35_N13
dffeas \i2c_master_1|fsm_state.S_START (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master_1|fsm_state.S_WAIT_FOR_START~q ),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_1|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|fsm_state.S_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|fsm_state.S_START .is_wysiwyg = "true";
defparam \i2c_master_1|fsm_state.S_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N16
fiftyfivenm_lcell_comb \i2c_master_1|Selector0~2 (
// Equation(s):
// \i2c_master_1|Selector0~2_combout  = (!\i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE~q  & !\i2c_master_1|fsm_state.S_START~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE~q ),
	.datad(\i2c_master_1|fsm_state.S_START~q ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector0~2 .lut_mask = 16'h000F;
defparam \i2c_master_1|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
fiftyfivenm_lcell_comb \i2c_master_1|Selector29~0 (
// Equation(s):
// \i2c_master_1|Selector29~0_combout  = (\i2c_master_1|Equal2~0_combout  & (((\i2c_master_1|Equal0~0_combout  & \i2c_master_1|fsm_state.S_SEND_BYTE~q )) # (!\i2c_master_1|Selector0~2_combout ))) # (!\i2c_master_1|Equal2~0_combout  & 
// (((\i2c_master_1|fsm_state.S_SEND_BYTE~q ))))

	.dataa(\i2c_master_1|Equal2~0_combout ),
	.datab(\i2c_master_1|Equal0~0_combout ),
	.datac(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datad(\i2c_master_1|Selector0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector29~0 .lut_mask = 16'hD0FA;
defparam \i2c_master_1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N11
dffeas \i2c_master_1|fsm_state.S_SEND_BYTE (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|fsm_state.S_SEND_BYTE .is_wysiwyg = "true";
defparam \i2c_master_1|fsm_state.S_SEND_BYTE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
fiftyfivenm_lcell_comb \i2c_master_1|Selector37~0 (
// Equation(s):
// \i2c_master_1|Selector37~0_combout  = (!\i2c_master_1|bit_count [0] & \i2c_master_1|fsm_state.S_SEND_BYTE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_1|bit_count [0]),
	.datad(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector37~0 .lut_mask = 16'h0F00;
defparam \i2c_master_1|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
fiftyfivenm_lcell_comb \i2c_master_1|bit_count[0]~0 (
// Equation(s):
// \i2c_master_1|bit_count[0]~0_combout  = (\i2c_master_1|Equal2~0_combout  & ((\i2c_master_1|fsm_state.S_SEND_BYTE~q ) # (\i2c_master_1|fsm_state.S_START~q )))

	.dataa(\i2c_master_1|Equal2~0_combout ),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(gnd),
	.datad(\i2c_master_1|fsm_state.S_START~q ),
	.cin(gnd),
	.combout(\i2c_master_1|bit_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|bit_count[0]~0 .lut_mask = 16'hAA88;
defparam \i2c_master_1|bit_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N9
dffeas \i2c_master_1|bit_count[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|bit_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|bit_count[0] .is_wysiwyg = "true";
defparam \i2c_master_1|bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
fiftyfivenm_lcell_comb \i2c_master_1|Selector36~0 (
// Equation(s):
// \i2c_master_1|Selector36~0_combout  = \i2c_master_1|bit_count [0] $ (\i2c_master_1|bit_count [1])

	.dataa(gnd),
	.datab(\i2c_master_1|bit_count [0]),
	.datac(\i2c_master_1|bit_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector36~0 .lut_mask = 16'h3C3C;
defparam \i2c_master_1|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N9
dffeas \i2c_master_1|bit_count[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.sload(gnd),
	.ena(\i2c_master_1|bit_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|bit_count[1] .is_wysiwyg = "true";
defparam \i2c_master_1|bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
fiftyfivenm_lcell_comb \i2c_master_1|Selector35~0 (
// Equation(s):
// \i2c_master_1|Selector35~0_combout  = (\i2c_master_1|fsm_state.S_SEND_BYTE~q  & (\i2c_master_1|bit_count [2] $ (((\i2c_master_1|bit_count [1] & \i2c_master_1|bit_count [0])))))

	.dataa(\i2c_master_1|bit_count [1]),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(\i2c_master_1|bit_count [2]),
	.datad(\i2c_master_1|bit_count [0]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector35~0 .lut_mask = 16'h48C0;
defparam \i2c_master_1|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N15
dffeas \i2c_master_1|bit_count[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|bit_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|bit_count[2] .is_wysiwyg = "true";
defparam \i2c_master_1|bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
fiftyfivenm_lcell_comb \i2c_master_1|Equal0~0 (
// Equation(s):
// \i2c_master_1|Equal0~0_combout  = ((!\i2c_master_1|bit_count [1]) # (!\i2c_master_1|bit_count [0])) # (!\i2c_master_1|bit_count [2])

	.dataa(gnd),
	.datab(\i2c_master_1|bit_count [2]),
	.datac(\i2c_master_1|bit_count [0]),
	.datad(\i2c_master_1|bit_count [1]),
	.cin(gnd),
	.combout(\i2c_master_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Equal0~0 .lut_mask = 16'h3FFF;
defparam \i2c_master_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
fiftyfivenm_lcell_comb \i2c_master_1|Selector30~2 (
// Equation(s):
// \i2c_master_1|Selector30~2_combout  = (\i2c_master_1|fsm_state.S_ACK_BYTE~q  & ((\i2c_master_1|clk_edge_mask [0]) # ((\i2c_master_1|clk_edge_mask [1]) # (!\i2c_master_1|clk_edge_mask [2]))))

	.dataa(\i2c_master_1|clk_edge_mask [0]),
	.datab(\i2c_master_1|clk_edge_mask [2]),
	.datac(\i2c_master_1|fsm_state.S_ACK_BYTE~q ),
	.datad(\i2c_master_1|clk_edge_mask [1]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector30~2 .lut_mask = 16'hF0B0;
defparam \i2c_master_1|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N26
fiftyfivenm_lcell_comb \i2c_master_1|Selector30~3 (
// Equation(s):
// \i2c_master_1|Selector30~3_combout  = (\i2c_master_1|Selector30~2_combout ) # ((!\i2c_master_1|Equal0~0_combout  & (\i2c_master_1|fsm_state.S_SEND_BYTE~q  & \i2c_master_1|Equal2~0_combout )))

	.dataa(\i2c_master_1|Equal0~0_combout ),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(\i2c_master_1|Selector30~2_combout ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector30~3 .lut_mask = 16'hF4F0;
defparam \i2c_master_1|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N27
dffeas \i2c_master_1|fsm_state.S_ACK_BYTE (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector30~3_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|fsm_state.S_ACK_BYTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|fsm_state.S_ACK_BYTE .is_wysiwyg = "true";
defparam \i2c_master_1|fsm_state.S_ACK_BYTE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
fiftyfivenm_lcell_comb \i2c_master_1|Selector28~0 (
// Equation(s):
// \i2c_master_1|Selector28~0_combout  = (\i2c_master_1|fsm_state.S_ACK_BYTE~q  & (!\i2c_master_1|clk_edge_mask [1] & (\i2c_master_1|clk_edge_mask [2] & !\i2c_master_1|clk_edge_mask [0])))

	.dataa(\i2c_master_1|fsm_state.S_ACK_BYTE~q ),
	.datab(\i2c_master_1|clk_edge_mask [1]),
	.datac(\i2c_master_1|clk_edge_mask [2]),
	.datad(\i2c_master_1|clk_edge_mask [0]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector28~0 .lut_mask = 16'h0020;
defparam \i2c_master_1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
fiftyfivenm_lcell_comb \i2c_master_1|next_ack_error~0 (
// Equation(s):
// \i2c_master_1|next_ack_error~0_combout  = (\i2c_master_1|Selector28~0_combout  & ((\AUD_SDAT~input_o ) # (\i2c_master_1|ack~q )))

	.dataa(\AUD_SDAT~input_o ),
	.datab(gnd),
	.datac(\i2c_master_1|Selector28~0_combout ),
	.datad(\i2c_master_1|ack~q ),
	.cin(gnd),
	.combout(\i2c_master_1|next_ack_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|next_ack_error~0 .lut_mask = 16'hF0A0;
defparam \i2c_master_1|next_ack_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
fiftyfivenm_lcell_comb \i2c_master_1|Selector28~1 (
// Equation(s):
// \i2c_master_1|Selector28~1_combout  = (\i2c_master_1|Selector28~0_combout  & ((!\i2c_master_1|byte_count [1]) # (!\i2c_master_1|byte_count [0])))

	.dataa(\i2c_master_1|byte_count [0]),
	.datab(gnd),
	.datac(\i2c_master_1|Selector28~0_combout ),
	.datad(\i2c_master_1|byte_count [1]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector28~1 .lut_mask = 16'h50F0;
defparam \i2c_master_1|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N22
fiftyfivenm_lcell_comb \i2c_master_1|Selector28~2 (
// Equation(s):
// \i2c_master_1|Selector28~2_combout  = (\i2c_master_1|next_ack_error~0_combout  & (((\i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE~q  & \i2c_master_1|Selector31~4_combout )))) # (!\i2c_master_1|next_ack_error~0_combout  & 
// ((\i2c_master_1|Selector28~1_combout ) # ((\i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE~q  & \i2c_master_1|Selector31~4_combout ))))

	.dataa(\i2c_master_1|next_ack_error~0_combout ),
	.datab(\i2c_master_1|Selector28~1_combout ),
	.datac(\i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE~q ),
	.datad(\i2c_master_1|Selector31~4_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector28~2 .lut_mask = 16'hF444;
defparam \i2c_master_1|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N23
dffeas \i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector28~2_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE .is_wysiwyg = "true";
defparam \i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N0
fiftyfivenm_lcell_comb \i2c_master_1|Selector0~6 (
// Equation(s):
// \i2c_master_1|Selector0~6_combout  = (!\i2c_master_1|fsm_state.S_ACK_BYTE~q  & (!\i2c_master_1|fsm_state.S_WAIT_FOR_START~q  & (!\i2c_master_1|fsm_state.S_WAIT_FOR_STOP~q  & !\i2c_master_1|fsm_state.S_STOP~q )))

	.dataa(\i2c_master_1|fsm_state.S_ACK_BYTE~q ),
	.datab(\i2c_master_1|fsm_state.S_WAIT_FOR_START~q ),
	.datac(\i2c_master_1|fsm_state.S_WAIT_FOR_STOP~q ),
	.datad(\i2c_master_1|fsm_state.S_STOP~q ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector0~6 .lut_mask = 16'h0001;
defparam \i2c_master_1|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N12
fiftyfivenm_lcell_comb \i2c_master_1|Selector0~8 (
// Equation(s):
// \i2c_master_1|Selector0~8_combout  = (!\i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE~q  & (!\i2c_master_1|fsm_state.S_SEND_BYTE~q  & (!\i2c_master_1|fsm_state.S_START~q  & \i2c_master_1|Selector0~6_combout )))

	.dataa(\i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE~q ),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(\i2c_master_1|fsm_state.S_START~q ),
	.datad(\i2c_master_1|Selector0~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector0~8 .lut_mask = 16'h0100;
defparam \i2c_master_1|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N28
fiftyfivenm_lcell_comb \codec_controller_1|Mux11~0 (
// Equation(s):
// \codec_controller_1|Mux11~0_combout  = (\codec_controller_1|count [1] & !\codec_controller_1|count [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\codec_controller_1|count [1]),
	.datad(\codec_controller_1|count [2]),
	.cin(gnd),
	.combout(\codec_controller_1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Mux11~0 .lut_mask = 16'h00F0;
defparam \codec_controller_1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
fiftyfivenm_lcell_comb \codec_controller_1|Mux16~0 (
// Equation(s):
// \codec_controller_1|Mux16~0_combout  = (\codec_controller_1|Mux11~0_combout  & ((\codec_controller_1|count [0] & ((!\SW[1]~input_o ))) # (!\codec_controller_1|count [0] & (!\SW[2]~input_o ))))

	.dataa(\codec_controller_1|count [0]),
	.datab(\SW[2]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\codec_controller_1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\codec_controller_1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Mux16~0 .lut_mask = 16'h1B00;
defparam \codec_controller_1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
fiftyfivenm_lcell_comb \i2c_master_1|data[6]~0 (
// Equation(s):
// \i2c_master_1|data[6]~0_combout  = (\SW[0]~input_o  & ((\codec_controller_1|Mux16~0_combout ))) # (!\SW[0]~input_o  & (\codec_controller_1|Mux11~0_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\codec_controller_1|Mux11~0_combout ),
	.datac(gnd),
	.datad(\codec_controller_1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|data[6]~0 .lut_mask = 16'hEE44;
defparam \i2c_master_1|data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
fiftyfivenm_lcell_comb \i2c_master_1|Selector21~5 (
// Equation(s):
// \i2c_master_1|Selector21~5_combout  = (!\SW[0]~input_o  & (!\i2c_master_1|fsm_state.S_IDLE~q  & !\codec_controller_1|fsm_state.st_idle~q ))

	.dataa(\SW[0]~input_o ),
	.datab(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datac(gnd),
	.datad(\codec_controller_1|fsm_state.st_idle~q ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector21~5 .lut_mask = 16'h0011;
defparam \i2c_master_1|Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N24
fiftyfivenm_lcell_comb \codec_controller_1|Mux16~1 (
// Equation(s):
// \codec_controller_1|Mux16~1_combout  = (\codec_controller_1|count [0] & ((!\SW[1]~input_o ))) # (!\codec_controller_1|count [0] & (!\SW[2]~input_o ))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(\codec_controller_1|count [0]),
	.cin(gnd),
	.combout(\codec_controller_1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Mux16~1 .lut_mask = 16'h3355;
defparam \codec_controller_1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N22
fiftyfivenm_lcell_comb \codec_controller_1|Mux16~2 (
// Equation(s):
// \codec_controller_1|Mux16~2_combout  = (!\codec_controller_1|count [3] & (((!\codec_controller_1|count [2] & \codec_controller_1|Mux16~1_combout )) # (!\codec_controller_1|count [1])))

	.dataa(\codec_controller_1|count [1]),
	.datab(\codec_controller_1|count [2]),
	.datac(\codec_controller_1|count [3]),
	.datad(\codec_controller_1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\codec_controller_1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Mux16~2 .lut_mask = 16'h0705;
defparam \codec_controller_1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N12
fiftyfivenm_lcell_comb \i2c_master_1|Selector22~4 (
// Equation(s):
// \i2c_master_1|Selector22~4_combout  = (!\codec_controller_1|count [2] & (!\i2c_master_1|fsm_state.S_IDLE~q  & (!\codec_controller_1|count [3] & !\codec_controller_1|fsm_state.st_idle~q )))

	.dataa(\codec_controller_1|count [2]),
	.datab(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datac(\codec_controller_1|count [3]),
	.datad(\codec_controller_1|fsm_state.st_idle~q ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector22~4 .lut_mask = 16'h0001;
defparam \i2c_master_1|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N26
fiftyfivenm_lcell_comb \i2c_master_1|Selector23~3 (
// Equation(s):
// \i2c_master_1|Selector23~3_combout  = (!\i2c_master_1|fsm_state.S_IDLE~q  & (!\codec_controller_1|count [3] & !\codec_controller_1|fsm_state.st_idle~q ))

	.dataa(gnd),
	.datab(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datac(\codec_controller_1|count [3]),
	.datad(\codec_controller_1|fsm_state.st_idle~q ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector23~3 .lut_mask = 16'h0003;
defparam \i2c_master_1|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N8
fiftyfivenm_lcell_comb \codec_controller_1|Mux15~0 (
// Equation(s):
// \codec_controller_1|Mux15~0_combout  = (\codec_controller_1|count [2]) # ((\codec_controller_1|count [3] & !\codec_controller_1|count [0]))

	.dataa(\codec_controller_1|count [3]),
	.datab(\codec_controller_1|count [0]),
	.datac(gnd),
	.datad(\codec_controller_1|count [2]),
	.cin(gnd),
	.combout(\codec_controller_1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Mux15~0 .lut_mask = 16'hFF22;
defparam \codec_controller_1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N14
fiftyfivenm_lcell_comb \codec_controller_1|Mux22~4 (
// Equation(s):
// \codec_controller_1|Mux22~4_combout  = (\codec_controller_1|count [0] & (((!\SW[2]~input_o  & !\SW[1]~input_o )) # (!\codec_controller_1|count [1])))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\codec_controller_1|count [1]),
	.datad(\codec_controller_1|count [0]),
	.cin(gnd),
	.combout(\codec_controller_1|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Mux22~4 .lut_mask = 16'h1F00;
defparam \codec_controller_1|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N0
fiftyfivenm_lcell_comb \codec_controller_1|Mux22~3 (
// Equation(s):
// \codec_controller_1|Mux22~3_combout  = ((\codec_controller_1|count [0] & ((!\SW[1]~input_o ))) # (!\codec_controller_1|count [0] & (!\SW[2]~input_o ))) # (!\codec_controller_1|count [1])

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\codec_controller_1|count [1]),
	.datad(\codec_controller_1|count [0]),
	.cin(gnd),
	.combout(\codec_controller_1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Mux22~3 .lut_mask = 16'h3F5F;
defparam \codec_controller_1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N12
fiftyfivenm_lcell_comb \codec_controller_1|Mux22~7 (
// Equation(s):
// \codec_controller_1|Mux22~7_combout  = (!\codec_controller_1|count [2] & ((\codec_controller_1|count [3] & (\codec_controller_1|Mux22~4_combout )) # (!\codec_controller_1|count [3] & ((\codec_controller_1|Mux22~3_combout )))))

	.dataa(\codec_controller_1|count [3]),
	.datab(\codec_controller_1|count [2]),
	.datac(\codec_controller_1|Mux22~4_combout ),
	.datad(\codec_controller_1|Mux22~3_combout ),
	.cin(gnd),
	.combout(\codec_controller_1|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Mux22~7 .lut_mask = 16'h3120;
defparam \codec_controller_1|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N18
fiftyfivenm_lcell_comb \i2c_master_1|Selector24~9 (
// Equation(s):
// \i2c_master_1|Selector24~9_combout  = (!\i2c_master_1|fsm_state.S_IDLE~q  & ((\SW[0]~input_o  & ((\codec_controller_1|Mux22~7_combout ))) # (!\SW[0]~input_o  & (!\codec_controller_1|Mux15~0_combout ))))

	.dataa(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datab(\SW[0]~input_o ),
	.datac(\codec_controller_1|Mux15~0_combout ),
	.datad(\codec_controller_1|Mux22~7_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector24~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector24~9 .lut_mask = 16'h4501;
defparam \i2c_master_1|Selector24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N30
fiftyfivenm_lcell_comb \i2c_master_1|Selector25~2 (
// Equation(s):
// \i2c_master_1|Selector25~2_combout  = (!\i2c_master_1|fsm_state.S_IDLE~q  & \codec_controller_1|fsm_state.st_idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(\codec_controller_1|fsm_state.st_idle~q ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector25~2 .lut_mask = 16'h0F00;
defparam \i2c_master_1|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
fiftyfivenm_lcell_comb \i2c_master_1|Selector24~6 (
// Equation(s):
// \i2c_master_1|Selector24~6_combout  = (\i2c_master_1|Selector0~6_combout  & (((\i2c_master_1|Equal0~0_combout  & \i2c_master_1|Equal2~0_combout )) # (!\i2c_master_1|fsm_state.S_SEND_BYTE~q )))

	.dataa(\i2c_master_1|Selector0~6_combout ),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(\i2c_master_1|Equal0~0_combout ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector24~6 .lut_mask = 16'hA222;
defparam \i2c_master_1|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N24
fiftyfivenm_lcell_comb \i2c_master_1|Selector24~8 (
// Equation(s):
// \i2c_master_1|Selector24~8_combout  = (!\i2c_master_1|Selector0~2_combout  & ((\i2c_master_1|clk_edge_mask [1]) # ((!\i2c_master_1|clk_edge_mask [2]) # (!\i2c_master_1|clk_edge_mask [0]))))

	.dataa(\i2c_master_1|clk_edge_mask [1]),
	.datab(\i2c_master_1|clk_edge_mask [0]),
	.datac(\i2c_master_1|clk_edge_mask [2]),
	.datad(\i2c_master_1|Selector0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector24~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector24~8 .lut_mask = 16'h00BF;
defparam \i2c_master_1|Selector24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N2
fiftyfivenm_lcell_comb \i2c_master_1|Selector24~7 (
// Equation(s):
// \i2c_master_1|Selector24~7_combout  = (\i2c_master_1|data [0] & ((\i2c_master_1|Selector25~2_combout ) # ((\i2c_master_1|Selector24~8_combout ) # (!\i2c_master_1|Selector24~6_combout ))))

	.dataa(\i2c_master_1|Selector25~2_combout ),
	.datab(\i2c_master_1|data [0]),
	.datac(\i2c_master_1|Selector24~6_combout ),
	.datad(\i2c_master_1|Selector24~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector24~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector24~7 .lut_mask = 16'hCC8C;
defparam \i2c_master_1|Selector24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N14
fiftyfivenm_lcell_comb \i2c_master_1|Selector24~10 (
// Equation(s):
// \i2c_master_1|Selector24~10_combout  = (\i2c_master_1|Selector24~7_combout ) # ((!\codec_controller_1|fsm_state.st_idle~q  & \i2c_master_1|Selector24~9_combout ))

	.dataa(gnd),
	.datab(\codec_controller_1|fsm_state.st_idle~q ),
	.datac(\i2c_master_1|Selector24~9_combout ),
	.datad(\i2c_master_1|Selector24~7_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector24~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector24~10 .lut_mask = 16'hFF30;
defparam \i2c_master_1|Selector24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N15
dffeas \i2c_master_1|data[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector24~10_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[0] .is_wysiwyg = "true";
defparam \i2c_master_1|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N16
fiftyfivenm_lcell_comb \i2c_master_1|Selector23~0 (
// Equation(s):
// \i2c_master_1|Selector23~0_combout  = (!\i2c_master_1|Selector0~2_combout  & ((\i2c_master_1|Equal2~0_combout  & ((\i2c_master_1|data [0]))) # (!\i2c_master_1|Equal2~0_combout  & (\i2c_master_1|data [1]))))

	.dataa(\i2c_master_1|data [1]),
	.datab(\i2c_master_1|data [0]),
	.datac(\i2c_master_1|Selector0~2_combout ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector23~0 .lut_mask = 16'h0C0A;
defparam \i2c_master_1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N4
fiftyfivenm_lcell_comb \codec_controller_1|Mux14~0 (
// Equation(s):
// \codec_controller_1|Mux14~0_combout  = (\codec_controller_1|count [2] & ((\codec_controller_1|count [0] $ (\codec_controller_1|count [1])))) # (!\codec_controller_1|count [2] & (\SW[0]~input_o  & ((\codec_controller_1|count [1]))))

	.dataa(\SW[0]~input_o ),
	.datab(\codec_controller_1|count [0]),
	.datac(\codec_controller_1|count [1]),
	.datad(\codec_controller_1|count [2]),
	.cin(gnd),
	.combout(\codec_controller_1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Mux14~0 .lut_mask = 16'h3CA0;
defparam \codec_controller_1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N18
fiftyfivenm_lcell_comb \i2c_master_1|Selector23~1 (
// Equation(s):
// \i2c_master_1|Selector23~1_combout  = (\i2c_master_1|fsm_state.S_SEND_BYTE~q  & (\i2c_master_1|data [0] & (\i2c_master_1|Equal0~0_combout  & \i2c_master_1|Equal2~0_combout )))

	.dataa(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datab(\i2c_master_1|data [0]),
	.datac(\i2c_master_1|Equal0~0_combout ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector23~1 .lut_mask = 16'h8000;
defparam \i2c_master_1|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N20
fiftyfivenm_lcell_comb \i2c_master_1|Selector23~2 (
// Equation(s):
// \i2c_master_1|Selector23~2_combout  = (\i2c_master_1|Selector23~1_combout ) # ((\i2c_master_1|data [1] & ((\i2c_master_1|Selector25~2_combout ) # (!\i2c_master_1|Selector24~6_combout ))))

	.dataa(\i2c_master_1|data [1]),
	.datab(\i2c_master_1|Selector25~2_combout ),
	.datac(\i2c_master_1|Selector24~6_combout ),
	.datad(\i2c_master_1|Selector23~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector23~2 .lut_mask = 16'hFF8A;
defparam \i2c_master_1|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N10
fiftyfivenm_lcell_comb \i2c_master_1|Selector23~4 (
// Equation(s):
// \i2c_master_1|Selector23~4_combout  = (\i2c_master_1|Selector23~0_combout ) # ((\i2c_master_1|Selector23~2_combout ) # ((\i2c_master_1|Selector23~3_combout  & !\codec_controller_1|Mux14~0_combout )))

	.dataa(\i2c_master_1|Selector23~3_combout ),
	.datab(\i2c_master_1|Selector23~0_combout ),
	.datac(\codec_controller_1|Mux14~0_combout ),
	.datad(\i2c_master_1|Selector23~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector23~4 .lut_mask = 16'hFFCE;
defparam \i2c_master_1|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N11
dffeas \i2c_master_1|data[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector23~4_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[1] .is_wysiwyg = "true";
defparam \i2c_master_1|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N0
fiftyfivenm_lcell_comb \i2c_master_1|Selector22~2 (
// Equation(s):
// \i2c_master_1|Selector22~2_combout  = (!\i2c_master_1|Selector0~2_combout  & ((\i2c_master_1|Equal2~0_combout  & (\i2c_master_1|data [1])) # (!\i2c_master_1|Equal2~0_combout  & ((\i2c_master_1|data [2])))))

	.dataa(\i2c_master_1|data [1]),
	.datab(\i2c_master_1|data [2]),
	.datac(\i2c_master_1|Selector0~2_combout ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector22~2 .lut_mask = 16'h0A0C;
defparam \i2c_master_1|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N22
fiftyfivenm_lcell_comb \i2c_master_1|Selector22~3 (
// Equation(s):
// \i2c_master_1|Selector22~3_combout  = (!\codec_controller_1|count [1]) # (!\SW[0]~input_o )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\codec_controller_1|count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector22~3 .lut_mask = 16'h5F5F;
defparam \i2c_master_1|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N28
fiftyfivenm_lcell_comb \i2c_master_1|Selector22~0 (
// Equation(s):
// \i2c_master_1|Selector22~0_combout  = (\i2c_master_1|data [1] & (\i2c_master_1|fsm_state.S_SEND_BYTE~q  & (\i2c_master_1|Equal0~0_combout  & \i2c_master_1|Equal2~0_combout )))

	.dataa(\i2c_master_1|data [1]),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(\i2c_master_1|Equal0~0_combout ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector22~0 .lut_mask = 16'h8000;
defparam \i2c_master_1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N6
fiftyfivenm_lcell_comb \i2c_master_1|Selector22~1 (
// Equation(s):
// \i2c_master_1|Selector22~1_combout  = (\i2c_master_1|Selector22~0_combout ) # ((\i2c_master_1|data [2] & ((\i2c_master_1|Selector25~2_combout ) # (!\i2c_master_1|Selector24~6_combout ))))

	.dataa(\i2c_master_1|Selector25~2_combout ),
	.datab(\i2c_master_1|data [2]),
	.datac(\i2c_master_1|Selector24~6_combout ),
	.datad(\i2c_master_1|Selector22~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector22~1 .lut_mask = 16'hFF8C;
defparam \i2c_master_1|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N24
fiftyfivenm_lcell_comb \i2c_master_1|Selector22~5 (
// Equation(s):
// \i2c_master_1|Selector22~5_combout  = (\i2c_master_1|Selector22~2_combout ) # ((\i2c_master_1|Selector22~1_combout ) # ((\i2c_master_1|Selector22~4_combout  & \i2c_master_1|Selector22~3_combout )))

	.dataa(\i2c_master_1|Selector22~4_combout ),
	.datab(\i2c_master_1|Selector22~2_combout ),
	.datac(\i2c_master_1|Selector22~3_combout ),
	.datad(\i2c_master_1|Selector22~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector22~5 .lut_mask = 16'hFFEC;
defparam \i2c_master_1|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N25
dffeas \i2c_master_1|data[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector22~5_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[2] .is_wysiwyg = "true";
defparam \i2c_master_1|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
fiftyfivenm_lcell_comb \i2c_master_1|Selector21~3 (
// Equation(s):
// \i2c_master_1|Selector21~3_combout  = (!\i2c_master_1|Selector0~2_combout  & ((\i2c_master_1|Equal2~0_combout  & (\i2c_master_1|data [2])) # (!\i2c_master_1|Equal2~0_combout  & ((\i2c_master_1|data [3])))))

	.dataa(\i2c_master_1|data [2]),
	.datab(\i2c_master_1|data [3]),
	.datac(\i2c_master_1|Selector0~2_combout ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector21~3 .lut_mask = 16'h0A0C;
defparam \i2c_master_1|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
fiftyfivenm_lcell_comb \i2c_master_1|Selector21~4 (
// Equation(s):
// \i2c_master_1|Selector21~4_combout  = (\i2c_master_1|Selector21~3_combout ) # ((\SW[0]~input_o  & (\i2c_master_1|Selector21~0_combout  & \codec_controller_1|Mux16~2_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\i2c_master_1|Selector21~0_combout ),
	.datac(\codec_controller_1|Mux16~2_combout ),
	.datad(\i2c_master_1|Selector21~3_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector21~4 .lut_mask = 16'hFF80;
defparam \i2c_master_1|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
fiftyfivenm_lcell_comb \i2c_master_1|Selector21~1 (
// Equation(s):
// \i2c_master_1|Selector21~1_combout  = (\i2c_master_1|data [2] & (\i2c_master_1|fsm_state.S_SEND_BYTE~q  & (\i2c_master_1|Equal0~0_combout  & \i2c_master_1|Equal2~0_combout )))

	.dataa(\i2c_master_1|data [2]),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(\i2c_master_1|Equal0~0_combout ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector21~1 .lut_mask = 16'h8000;
defparam \i2c_master_1|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
fiftyfivenm_lcell_comb \i2c_master_1|Selector21~2 (
// Equation(s):
// \i2c_master_1|Selector21~2_combout  = (\i2c_master_1|Selector21~1_combout ) # ((\i2c_master_1|data [3] & ((\i2c_master_1|Selector25~2_combout ) # (!\i2c_master_1|Selector24~6_combout ))))

	.dataa(\i2c_master_1|Selector25~2_combout ),
	.datab(\i2c_master_1|data [3]),
	.datac(\i2c_master_1|Selector21~1_combout ),
	.datad(\i2c_master_1|Selector24~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector21~2 .lut_mask = 16'hF8FC;
defparam \i2c_master_1|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
fiftyfivenm_lcell_comb \i2c_master_1|Selector21~6 (
// Equation(s):
// \i2c_master_1|Selector21~6_combout  = (\i2c_master_1|Selector21~4_combout ) # ((\i2c_master_1|Selector21~2_combout ) # ((\i2c_master_1|Selector21~5_combout  & \codec_controller_1|Mux11~0_combout )))

	.dataa(\i2c_master_1|Selector21~5_combout ),
	.datab(\codec_controller_1|Mux11~0_combout ),
	.datac(\i2c_master_1|Selector21~4_combout ),
	.datad(\i2c_master_1|Selector21~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector21~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector21~6 .lut_mask = 16'hFFF8;
defparam \i2c_master_1|Selector21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N15
dffeas \i2c_master_1|data[3] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[3] .is_wysiwyg = "true";
defparam \i2c_master_1|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
fiftyfivenm_lcell_comb \i2c_master_1|Selector20~2 (
// Equation(s):
// \i2c_master_1|Selector20~2_combout  = (\i2c_master_1|data [3] & (\i2c_master_1|fsm_state.S_SEND_BYTE~q  & (\i2c_master_1|Equal0~0_combout  & \i2c_master_1|Equal2~0_combout )))

	.dataa(\i2c_master_1|data [3]),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(\i2c_master_1|Equal0~0_combout ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector20~2 .lut_mask = 16'h8000;
defparam \i2c_master_1|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
fiftyfivenm_lcell_comb \i2c_master_1|Selector20~3 (
// Equation(s):
// \i2c_master_1|Selector20~3_combout  = (!\i2c_master_1|Selector0~2_combout  & ((\i2c_master_1|Equal2~0_combout  & (\i2c_master_1|data [3])) # (!\i2c_master_1|Equal2~0_combout  & ((\i2c_master_1|data [4])))))

	.dataa(\i2c_master_1|data [3]),
	.datab(\i2c_master_1|data [4]),
	.datac(\i2c_master_1|Selector0~2_combout ),
	.datad(\i2c_master_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector20~3 .lut_mask = 16'h0A0C;
defparam \i2c_master_1|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
fiftyfivenm_lcell_comb \i2c_master_1|Selector20~6 (
// Equation(s):
// \i2c_master_1|Selector20~6_combout  = (\i2c_master_1|data [4] & (((\codec_controller_1|fsm_state.st_idle~q  & !\i2c_master_1|fsm_state.S_IDLE~q )) # (!\i2c_master_1|Selector24~6_combout )))

	.dataa(\codec_controller_1|fsm_state.st_idle~q ),
	.datab(\i2c_master_1|data [4]),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(\i2c_master_1|Selector24~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector20~6 .lut_mask = 16'h08CC;
defparam \i2c_master_1|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N6
fiftyfivenm_lcell_comb \codec_controller_1|Mux12~0 (
// Equation(s):
// \codec_controller_1|Mux12~0_combout  = (\codec_controller_1|count [3]) # ((\codec_controller_1|count [2] & ((\codec_controller_1|count [0]) # (\codec_controller_1|count [1]))))

	.dataa(\codec_controller_1|count [3]),
	.datab(\codec_controller_1|count [0]),
	.datac(\codec_controller_1|count [1]),
	.datad(\codec_controller_1|count [2]),
	.cin(gnd),
	.combout(\codec_controller_1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec_controller_1|Mux12~0 .lut_mask = 16'hFEAA;
defparam \codec_controller_1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
fiftyfivenm_lcell_comb \i2c_master_1|Selector20~4 (
// Equation(s):
// \i2c_master_1|Selector20~4_combout  = (\i2c_master_1|Selector21~0_combout  & ((\SW[0]~input_o  & ((\codec_controller_1|Mux16~0_combout ))) # (!\SW[0]~input_o  & (!\codec_controller_1|Mux12~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\i2c_master_1|Selector21~0_combout ),
	.datac(\codec_controller_1|Mux12~0_combout ),
	.datad(\codec_controller_1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector20~4 .lut_mask = 16'h8C04;
defparam \i2c_master_1|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
fiftyfivenm_lcell_comb \i2c_master_1|Selector20~5 (
// Equation(s):
// \i2c_master_1|Selector20~5_combout  = (\i2c_master_1|Selector20~2_combout ) # ((\i2c_master_1|Selector20~3_combout ) # ((\i2c_master_1|Selector20~6_combout ) # (\i2c_master_1|Selector20~4_combout )))

	.dataa(\i2c_master_1|Selector20~2_combout ),
	.datab(\i2c_master_1|Selector20~3_combout ),
	.datac(\i2c_master_1|Selector20~6_combout ),
	.datad(\i2c_master_1|Selector20~4_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector20~5 .lut_mask = 16'hFFFE;
defparam \i2c_master_1|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N19
dffeas \i2c_master_1|data[4] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector20~5_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[4] .is_wysiwyg = "true";
defparam \i2c_master_1|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
fiftyfivenm_lcell_comb \i2c_master_1|Selector19~0 (
// Equation(s):
// \i2c_master_1|Selector19~0_combout  = (\i2c_master_1|fsm_state.S_IDLE~q  & (\i2c_master_1|data [4])) # (!\i2c_master_1|fsm_state.S_IDLE~q  & ((\i2c_master_1|data[6]~0_combout )))

	.dataa(gnd),
	.datab(\i2c_master_1|data [4]),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(\i2c_master_1|data[6]~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector19~0 .lut_mask = 16'hCFC0;
defparam \i2c_master_1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
fiftyfivenm_lcell_comb \i2c_master_1|data[18]~3 (
// Equation(s):
// \i2c_master_1|data[18]~3_combout  = ((\i2c_master_1|Selector0~2_combout  & ((!\i2c_master_1|fsm_state.S_SEND_BYTE~q ) # (!\i2c_master_1|Equal0~0_combout )))) # (!\i2c_master_1|Equal2~0_combout )

	.dataa(\i2c_master_1|Equal0~0_combout ),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(\i2c_master_1|Equal2~0_combout ),
	.datad(\i2c_master_1|Selector0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|data[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|data[18]~3 .lut_mask = 16'h7F0F;
defparam \i2c_master_1|data[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
fiftyfivenm_lcell_comb \i2c_master_1|data[18]~4 (
// Equation(s):
// \i2c_master_1|data[18]~4_combout  = ((!\i2c_master_1|fsm_state.S_IDLE~q  & !\codec_controller_1|fsm_state.st_idle~q )) # (!\i2c_master_1|data[18]~3_combout )

	.dataa(gnd),
	.datab(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datac(\codec_controller_1|fsm_state.st_idle~q ),
	.datad(\i2c_master_1|data[18]~3_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|data[18]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|data[18]~4 .lut_mask = 16'h03FF;
defparam \i2c_master_1|data[18]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N31
dffeas \i2c_master_1|data[5] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[5] .is_wysiwyg = "true";
defparam \i2c_master_1|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N29
dffeas \i2c_master_1|data[6] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|data[6]~0_combout ),
	.asdata(\i2c_master_1|data [5]),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master_1|fsm_state.S_IDLE~q ),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[6] .is_wysiwyg = "true";
defparam \i2c_master_1|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
fiftyfivenm_lcell_comb \i2c_master_1|Selector17~0 (
// Equation(s):
// \i2c_master_1|Selector17~0_combout  = (\i2c_master_1|fsm_state.S_IDLE~q  & \i2c_master_1|data [6])

	.dataa(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master_1|data [6]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector17~0 .lut_mask = 16'hAA00;
defparam \i2c_master_1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N27
dffeas \i2c_master_1|data[7] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[7] .is_wysiwyg = "true";
defparam \i2c_master_1|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
fiftyfivenm_lcell_comb \i2c_master_1|Selector16~0 (
// Equation(s):
// \i2c_master_1|Selector16~0_combout  = (\i2c_master_1|data [7] & \i2c_master_1|fsm_state.S_IDLE~q )

	.dataa(\i2c_master_1|data [7]),
	.datab(gnd),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector16~0 .lut_mask = 16'hA0A0;
defparam \i2c_master_1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N1
dffeas \i2c_master_1|data[8] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[8] .is_wysiwyg = "true";
defparam \i2c_master_1|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
fiftyfivenm_lcell_comb \i2c_master_1|Selector15~0 (
// Equation(s):
// \i2c_master_1|Selector15~0_combout  = (\i2c_master_1|fsm_state.S_IDLE~q  & (\i2c_master_1|data [8])) # (!\i2c_master_1|fsm_state.S_IDLE~q  & ((\codec_controller_1|count [0])))

	.dataa(gnd),
	.datab(\i2c_master_1|data [8]),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(\codec_controller_1|count [0]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector15~0 .lut_mask = 16'hCFC0;
defparam \i2c_master_1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N7
dffeas \i2c_master_1|data[9] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[9] .is_wysiwyg = "true";
defparam \i2c_master_1|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
fiftyfivenm_lcell_comb \i2c_master_1|Selector14~0 (
// Equation(s):
// \i2c_master_1|Selector14~0_combout  = (\i2c_master_1|fsm_state.S_IDLE~q  & (\i2c_master_1|data [9])) # (!\i2c_master_1|fsm_state.S_IDLE~q  & ((\codec_controller_1|count [1])))

	.dataa(\i2c_master_1|data [9]),
	.datab(gnd),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(\codec_controller_1|count [1]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector14~0 .lut_mask = 16'hAFA0;
defparam \i2c_master_1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N17
dffeas \i2c_master_1|data[10] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[10] .is_wysiwyg = "true";
defparam \i2c_master_1|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
fiftyfivenm_lcell_comb \i2c_master_1|Selector13~0 (
// Equation(s):
// \i2c_master_1|Selector13~0_combout  = (\i2c_master_1|fsm_state.S_IDLE~q  & (\i2c_master_1|data [10])) # (!\i2c_master_1|fsm_state.S_IDLE~q  & ((\codec_controller_1|count [2])))

	.dataa(gnd),
	.datab(\i2c_master_1|data [10]),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(\codec_controller_1|count [2]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector13~0 .lut_mask = 16'hCFC0;
defparam \i2c_master_1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N3
dffeas \i2c_master_1|data[11] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[11] .is_wysiwyg = "true";
defparam \i2c_master_1|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
fiftyfivenm_lcell_comb \i2c_master_1|Selector12~0 (
// Equation(s):
// \i2c_master_1|Selector12~0_combout  = (\i2c_master_1|fsm_state.S_IDLE~q  & (\i2c_master_1|data [11])) # (!\i2c_master_1|fsm_state.S_IDLE~q  & ((\codec_controller_1|count [3])))

	.dataa(gnd),
	.datab(\i2c_master_1|data [11]),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(\codec_controller_1|count [3]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector12~0 .lut_mask = 16'hCFC0;
defparam \i2c_master_1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N5
dffeas \i2c_master_1|data[12] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[12] .is_wysiwyg = "true";
defparam \i2c_master_1|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
fiftyfivenm_lcell_comb \i2c_master_1|Selector11~0 (
// Equation(s):
// \i2c_master_1|Selector11~0_combout  = (\i2c_master_1|fsm_state.S_IDLE~q  & \i2c_master_1|data [12])

	.dataa(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datab(\i2c_master_1|data [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector11~0 .lut_mask = 16'h8888;
defparam \i2c_master_1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N31
dffeas \i2c_master_1|data[13] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[13] .is_wysiwyg = "true";
defparam \i2c_master_1|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
fiftyfivenm_lcell_comb \i2c_master_1|Selector10~0 (
// Equation(s):
// \i2c_master_1|Selector10~0_combout  = (\i2c_master_1|data [13] & \i2c_master_1|fsm_state.S_IDLE~q )

	.dataa(\i2c_master_1|data [13]),
	.datab(gnd),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector10~0 .lut_mask = 16'hA0A0;
defparam \i2c_master_1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N13
dffeas \i2c_master_1|data[14] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[14] .is_wysiwyg = "true";
defparam \i2c_master_1|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
fiftyfivenm_lcell_comb \i2c_master_1|Selector9~0 (
// Equation(s):
// \i2c_master_1|Selector9~0_combout  = (\i2c_master_1|data [14] & \i2c_master_1|fsm_state.S_IDLE~q )

	.dataa(\i2c_master_1|data [14]),
	.datab(gnd),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector9~0 .lut_mask = 16'hA0A0;
defparam \i2c_master_1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N23
dffeas \i2c_master_1|data[15] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[15] .is_wysiwyg = "true";
defparam \i2c_master_1|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
fiftyfivenm_lcell_comb \i2c_master_1|Selector8~0 (
// Equation(s):
// \i2c_master_1|Selector8~0_combout  = (\i2c_master_1|fsm_state.S_IDLE~q  & \i2c_master_1|data [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(\i2c_master_1|data [15]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector8~0 .lut_mask = 16'hF000;
defparam \i2c_master_1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N19
dffeas \i2c_master_1|data[16] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[16] .is_wysiwyg = "true";
defparam \i2c_master_1|data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
fiftyfivenm_lcell_comb \i2c_master_1|Selector7~0 (
// Equation(s):
// \i2c_master_1|Selector7~0_combout  = (\i2c_master_1|data [16] & \i2c_master_1|fsm_state.S_IDLE~q )

	.dataa(gnd),
	.datab(\i2c_master_1|data [16]),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector7~0 .lut_mask = 16'hC0C0;
defparam \i2c_master_1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N25
dffeas \i2c_master_1|data[17] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[17] .is_wysiwyg = "true";
defparam \i2c_master_1|data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
fiftyfivenm_lcell_comb \i2c_master_1|Selector6~0 (
// Equation(s):
// \i2c_master_1|Selector6~0_combout  = (\i2c_master_1|data [17]) # (!\i2c_master_1|fsm_state.S_IDLE~q )

	.dataa(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master_1|data [17]),
	.cin(gnd),
	.combout(\i2c_master_1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector6~0 .lut_mask = 16'hFF55;
defparam \i2c_master_1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N25
dffeas \i2c_master_1|data[18] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[18] .is_wysiwyg = "true";
defparam \i2c_master_1|data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
fiftyfivenm_lcell_comb \i2c_master_1|Selector5~0 (
// Equation(s):
// \i2c_master_1|Selector5~0_combout  = (\i2c_master_1|data [18] & \i2c_master_1|fsm_state.S_IDLE~q )

	.dataa(gnd),
	.datab(\i2c_master_1|data [18]),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector5~0 .lut_mask = 16'hC0C0;
defparam \i2c_master_1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N19
dffeas \i2c_master_1|data[19] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[19] .is_wysiwyg = "true";
defparam \i2c_master_1|data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
fiftyfivenm_lcell_comb \i2c_master_1|Selector4~0 (
// Equation(s):
// \i2c_master_1|Selector4~0_combout  = (\i2c_master_1|data [19]) # (!\i2c_master_1|fsm_state.S_IDLE~q )

	.dataa(gnd),
	.datab(\i2c_master_1|data [19]),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector4~0 .lut_mask = 16'hCFCF;
defparam \i2c_master_1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N29
dffeas \i2c_master_1|data[20] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[20] .is_wysiwyg = "true";
defparam \i2c_master_1|data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
fiftyfivenm_lcell_comb \i2c_master_1|Selector3~0 (
// Equation(s):
// \i2c_master_1|Selector3~0_combout  = (\i2c_master_1|data [20]) # (!\i2c_master_1|fsm_state.S_IDLE~q )

	.dataa(gnd),
	.datab(\i2c_master_1|data [20]),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector3~0 .lut_mask = 16'hCFCF;
defparam \i2c_master_1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N11
dffeas \i2c_master_1|data[21] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[21] .is_wysiwyg = "true";
defparam \i2c_master_1|data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
fiftyfivenm_lcell_comb \i2c_master_1|Selector2~0 (
// Equation(s):
// \i2c_master_1|Selector2~0_combout  = (\i2c_master_1|data [21] & \i2c_master_1|fsm_state.S_IDLE~q )

	.dataa(\i2c_master_1|data [21]),
	.datab(gnd),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector2~0 .lut_mask = 16'hA0A0;
defparam \i2c_master_1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N21
dffeas \i2c_master_1|data[22] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[22] .is_wysiwyg = "true";
defparam \i2c_master_1|data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
fiftyfivenm_lcell_comb \i2c_master_1|Selector1~0 (
// Equation(s):
// \i2c_master_1|Selector1~0_combout  = (\i2c_master_1|data [22] & \i2c_master_1|fsm_state.S_IDLE~q )

	.dataa(gnd),
	.datab(\i2c_master_1|data [22]),
	.datac(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector1~0 .lut_mask = 16'hC0C0;
defparam \i2c_master_1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N15
dffeas \i2c_master_1|data[23] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_1|data[18]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|data[23] .is_wysiwyg = "true";
defparam \i2c_master_1|data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
fiftyfivenm_lcell_comb \i2c_master_1|Selector0~4 (
// Equation(s):
// \i2c_master_1|Selector0~4_combout  = (\i2c_master_1|data [23]) # ((\i2c_master_1|Selector0~2_combout  & ((!\i2c_master_1|Equal0~0_combout ) # (!\i2c_master_1|fsm_state.S_SEND_BYTE~q ))))

	.dataa(\i2c_master_1|data [23]),
	.datab(\i2c_master_1|fsm_state.S_SEND_BYTE~q ),
	.datac(\i2c_master_1|Equal0~0_combout ),
	.datad(\i2c_master_1|Selector0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector0~4 .lut_mask = 16'hBFAA;
defparam \i2c_master_1|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
fiftyfivenm_lcell_comb \i2c_master_1|Selector0~3 (
// Equation(s):
// \i2c_master_1|Selector0~3_combout  = ((\i2c_master_1|Equal2~0_combout  & !\i2c_master_1|fsm_state.S_ACK_BYTE~q )) # (!\i2c_master_1|sda~q )

	.dataa(\i2c_master_1|Equal2~0_combout ),
	.datab(\i2c_master_1|fsm_state.S_ACK_BYTE~q ),
	.datac(gnd),
	.datad(\i2c_master_1|sda~q ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector0~3 .lut_mask = 16'h22FF;
defparam \i2c_master_1|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
fiftyfivenm_lcell_comb \i2c_master_1|Selector0~5 (
// Equation(s):
// \i2c_master_1|Selector0~5_combout  = (!\i2c_master_1|fsm_state.S_WAIT_FOR_START~q  & (!\i2c_master_1|fsm_state.S_WAIT_FOR_STOP~q  & (\i2c_master_1|Selector0~4_combout  & \i2c_master_1|Selector0~3_combout )))

	.dataa(\i2c_master_1|fsm_state.S_WAIT_FOR_START~q ),
	.datab(\i2c_master_1|fsm_state.S_WAIT_FOR_STOP~q ),
	.datac(\i2c_master_1|Selector0~4_combout ),
	.datad(\i2c_master_1|Selector0~3_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector0~5 .lut_mask = 16'h1000;
defparam \i2c_master_1|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
fiftyfivenm_lcell_comb \i2c_master_1|Selector0~7 (
// Equation(s):
// \i2c_master_1|Selector0~7_combout  = (!\i2c_master_1|Selector0~8_combout  & (!\i2c_master_1|Selector0~5_combout  & ((\i2c_master_1|Equal2~0_combout ) # (\i2c_master_1|sda~q ))))

	.dataa(\i2c_master_1|Equal2~0_combout ),
	.datab(\i2c_master_1|Selector0~8_combout ),
	.datac(\i2c_master_1|sda~q ),
	.datad(\i2c_master_1|Selector0~5_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|Selector0~7 .lut_mask = 16'h0032;
defparam \i2c_master_1|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N7
dffeas \i2c_master_1|sda (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|Selector0~7_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|sda~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|sda .is_wysiwyg = "true";
defparam \i2c_master_1|sda .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|bit_counter[5]~14 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|bit_counter[5]~14_combout  = (\i2s_master_1|i2s_frame_generator_1|bit_counter [5] & (\i2s_master_1|i2s_frame_generator_1|bit_counter[4]~13  $ (GND))) # (!\i2s_master_1|i2s_frame_generator_1|bit_counter [5] & 
// (!\i2s_master_1|i2s_frame_generator_1|bit_counter[4]~13  & VCC))
// \i2s_master_1|i2s_frame_generator_1|bit_counter[5]~15  = CARRY((\i2s_master_1|i2s_frame_generator_1|bit_counter [5] & !\i2s_master_1|i2s_frame_generator_1|bit_counter[4]~13 ))

	.dataa(gnd),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2s_master_1|i2s_frame_generator_1|bit_counter[4]~13 ),
	.combout(\i2s_master_1|i2s_frame_generator_1|bit_counter[5]~14_combout ),
	.cout(\i2s_master_1|i2s_frame_generator_1|bit_counter[5]~15 ));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[5]~14 .lut_mask = 16'hC30C;
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N9
dffeas \i2s_master_1|i2s_frame_generator_1|bit_counter[5] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|i2s_frame_generator_1|bit_counter[5]~14_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|i2s_frame_generator_1|bit_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[5] .is_wysiwyg = "true";
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N10
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|bit_counter[6]~16 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|bit_counter[6]~16_combout  = \i2s_master_1|i2s_frame_generator_1|bit_counter[5]~15  $ (\i2s_master_1|i2s_frame_generator_1|bit_counter [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|i2s_frame_generator_1|bit_counter [6]),
	.cin(\i2s_master_1|i2s_frame_generator_1|bit_counter[5]~15 ),
	.combout(\i2s_master_1|i2s_frame_generator_1|bit_counter[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[6]~16 .lut_mask = 16'h0FF0;
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y37_N11
dffeas \i2s_master_1|i2s_frame_generator_1|bit_counter[6] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|i2s_frame_generator_1|bit_counter[6]~16_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|i2s_frame_generator_1|bit_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[6] .is_wysiwyg = "true";
defparam \i2s_master_1|i2s_frame_generator_1|bit_counter[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .listen_to_nsleep_signal = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|Equal0~0 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|Equal0~0_combout  = (!\i2s_master_1|i2s_frame_generator_1|bit_counter [0] & (!\i2s_master_1|i2s_frame_generator_1|bit_counter [1] & (!\i2s_master_1|i2s_frame_generator_1|bit_counter [3] & 
// !\i2s_master_1|i2s_frame_generator_1|bit_counter [2])))

	.dataa(\i2s_master_1|i2s_frame_generator_1|bit_counter [0]),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [1]),
	.datac(\i2s_master_1|i2s_frame_generator_1|bit_counter [3]),
	.datad(\i2s_master_1|i2s_frame_generator_1|bit_counter [2]),
	.cin(gnd),
	.combout(\i2s_master_1|i2s_frame_generator_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|Equal0~0 .lut_mask = 16'h0001;
defparam \i2s_master_1|i2s_frame_generator_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|comb_logic~2 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout  = (\i2s_master_1|i2s_frame_generator_1|bit_counter [6] & (!\i2s_master_1|i2s_frame_generator_1|bit_counter [5] & (\i2s_master_1|i2s_frame_generator_1|bit_counter [4] $ 
// (!\i2s_master_1|i2s_frame_generator_1|Equal0~0_combout ))))

	.dataa(\i2s_master_1|i2s_frame_generator_1|bit_counter [6]),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [5]),
	.datac(\i2s_master_1|i2s_frame_generator_1|bit_counter [4]),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|comb_logic~2 .lut_mask = 16'h2002;
defparam \i2s_master_1|i2s_frame_generator_1|comb_logic~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N23
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\AUD_ADCDAT~input_o ),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[0] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[1]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[1]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_r|shiftreg [0]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[1]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N11
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[1] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[2]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[2]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_r|shiftreg [1]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[2]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N23
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[2] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[3]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[3]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_r|shiftreg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[3]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N27
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[3] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[3] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[4]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[4]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_r|shiftreg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[4]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N19
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[4] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[4] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[5]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[5]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_r|shiftreg [4]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[5]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N15
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[5] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[5] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[6]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[6]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_r|shiftreg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[6]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N7
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[6] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[6] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[7]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[7]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_r|shiftreg [6]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[7]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N31
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[7] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[7] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N25
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[8] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2s_master_1|uni_shiftreg_in_r|shiftreg [7]),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[8] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N14
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[9]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[9]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_r|shiftreg [8]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[9]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N15
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[9] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[9] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N10
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[10]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[10]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_r|shiftreg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[10]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N11
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[10] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[10] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N18
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[11]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[11]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_r|shiftreg [10]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[11]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N19
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[11] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[11] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N6
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[12]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[12]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_r|shiftreg [11]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[12]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N7
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[12] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[12] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N26
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[13]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[13]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_r|shiftreg [12]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[13]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N27
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[13] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[13] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N30
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[14]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[14]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_r|shiftreg [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[14]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N31
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[14] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[14] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N22
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_r|shiftreg[15]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_r|shiftreg[15]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_r|shiftreg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_r|shiftreg [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_r|shiftreg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[15]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N23
dffeas \i2s_master_1|uni_shiftreg_in_r|shiftreg[15] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_r|shiftreg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_r|shiftreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[15] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_r|shiftreg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|Equal0~1 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  = (!\i2s_master_1|i2s_frame_generator_1|bit_counter [6] & (!\i2s_master_1|i2s_frame_generator_1|bit_counter [4] & (!\i2s_master_1|i2s_frame_generator_1|bit_counter [5] & 
// \i2s_master_1|i2s_frame_generator_1|Equal0~0_combout )))

	.dataa(\i2s_master_1|i2s_frame_generator_1|bit_counter [6]),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [4]),
	.datac(\i2s_master_1|i2s_frame_generator_1|bit_counter [5]),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|Equal0~1 .lut_mask = 16'h0100;
defparam \i2s_master_1|i2s_frame_generator_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N12
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout  = (!\i2s_master_1|i2s_frame_generator_1|bit_counter [5] & ((\i2s_master_1|i2s_frame_generator_1|bit_counter [6] & (\i2s_master_1|i2s_frame_generator_1|bit_counter [4] $ 
// (!\i2s_master_1|i2s_frame_generator_1|Equal0~0_combout ))) # (!\i2s_master_1|i2s_frame_generator_1|bit_counter [6] & (!\i2s_master_1|i2s_frame_generator_1|bit_counter [4] & \i2s_master_1|i2s_frame_generator_1|Equal0~0_combout ))))

	.dataa(\i2s_master_1|i2s_frame_generator_1|bit_counter [6]),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [5]),
	.datac(\i2s_master_1|i2s_frame_generator_1|bit_counter [4]),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0 .lut_mask = 16'h2102;
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N22
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~15 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~15_combout  = (!\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout  & ((\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & ((\i2s_master_1|uni_shiftreg_in_r|shiftreg [0]))) # 
// (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\i2s_master_1|uni_shiftreg_out_r|shiftreg [0]))))

	.dataa(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [0]),
	.datac(\i2s_master_1|uni_shiftreg_in_r|shiftreg [0]),
	.datad(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~15 .lut_mask = 16'h00E4;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N20
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~16 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~16_combout  = (\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~15_combout ) # ((\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\i2s_master_1|uni_shiftreg_in_r|shiftreg [0] & \SW[3]~input_o )))

	.dataa(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datab(\i2s_master_1|uni_shiftreg_in_r|shiftreg [0]),
	.datac(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~15_combout ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~16 .lut_mask = 16'hF8F0;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N21
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[0]~16_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[0] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[1]~14 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[1]~14_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\i2s_master_1|uni_shiftreg_in_r|shiftreg [1] & ((\SW[3]~input_o )))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [0]))))

	.dataa(\i2s_master_1|uni_shiftreg_in_r|shiftreg [1]),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [0]),
	.datac(\SW[3]~input_o ),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[1]~14 .lut_mask = 16'hA0CC;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N17
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[1]~14_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[1] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[2]~13 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[2]~13_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_r|shiftreg [2])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [1]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [1]),
	.datac(\i2s_master_1|uni_shiftreg_in_r|shiftreg [2]),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[2]~13 .lut_mask = 16'hA0CC;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N9
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[2]~13_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[2] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[3]~12 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[3]~12_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_r|shiftreg [3])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [2]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [2]),
	.datac(\i2s_master_1|uni_shiftreg_in_r|shiftreg [3]),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[3]~12 .lut_mask = 16'hA0CC;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N21
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[3] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[3]~12_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[3] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[4]~11 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[4]~11_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & (\i2s_master_1|uni_shiftreg_in_r|shiftreg [4]))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [3]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_in_r|shiftreg [4]),
	.datac(\i2s_master_1|uni_shiftreg_out_r|shiftreg [3]),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[4]~11 .lut_mask = 16'h88F0;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N25
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[4] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[4]~11_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[4] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[5]~10 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[5]~10_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & (\i2s_master_1|uni_shiftreg_in_r|shiftreg [5]))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [4]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_in_r|shiftreg [5]),
	.datac(\i2s_master_1|uni_shiftreg_out_r|shiftreg [4]),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[5]~10 .lut_mask = 16'h88F0;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N5
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[5] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[5]~10_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[5] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[6]~9 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[6]~9_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\i2s_master_1|uni_shiftreg_in_r|shiftreg [6] & ((\SW[3]~input_o )))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [5]))))

	.dataa(\i2s_master_1|uni_shiftreg_in_r|shiftreg [6]),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [5]),
	.datac(\SW[3]~input_o ),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[6]~9 .lut_mask = 16'hA0CC;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N29
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[6] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[6]~9_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[6] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[7]~8 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[7]~8_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_r|shiftreg [7])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [6]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [6]),
	.datac(\i2s_master_1|uni_shiftreg_in_r|shiftreg [7]),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[7]~8 .lut_mask = 16'hA0CC;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N13
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[7] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[7]~8_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[7] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N12
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[8]~7 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[8]~7_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_r|shiftreg [8])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [7]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datac(\i2s_master_1|uni_shiftreg_out_r|shiftreg [7]),
	.datad(\i2s_master_1|uni_shiftreg_in_r|shiftreg [8]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[8]~7 .lut_mask = 16'hB830;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N13
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[8] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[8]~7_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[8] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N0
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[9]~6 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[9]~6_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (((\i2s_master_1|uni_shiftreg_in_r|shiftreg [9] & \SW[3]~input_o )))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (\i2s_master_1|uni_shiftreg_out_r|shiftreg [8]))

	.dataa(\i2s_master_1|uni_shiftreg_out_r|shiftreg [8]),
	.datab(\i2s_master_1|uni_shiftreg_in_r|shiftreg [9]),
	.datac(\SW[3]~input_o ),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[9]~6 .lut_mask = 16'hC0AA;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N1
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[9] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[9]~6_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[9] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N8
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[10]~5 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[10]~5_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\i2s_master_1|uni_shiftreg_in_r|shiftreg [10] & ((\SW[3]~input_o )))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [9]))))

	.dataa(\i2s_master_1|uni_shiftreg_in_r|shiftreg [10]),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [9]),
	.datac(\SW[3]~input_o ),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[10]~5 .lut_mask = 16'hA0CC;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N9
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[10] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[10]~5_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[10] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N20
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[11]~4 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[11]~4_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & (\i2s_master_1|uni_shiftreg_in_r|shiftreg [11]))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [10]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_in_r|shiftreg [11]),
	.datac(\i2s_master_1|uni_shiftreg_out_r|shiftreg [10]),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[11]~4 .lut_mask = 16'h88F0;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N21
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[11] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[11]~4_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[11] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N16
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[12]~3 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[12]~3_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\i2s_master_1|uni_shiftreg_in_r|shiftreg [12] & ((\SW[3]~input_o )))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [11]))))

	.dataa(\i2s_master_1|uni_shiftreg_in_r|shiftreg [12]),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [11]),
	.datac(\SW[3]~input_o ),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[12]~3 .lut_mask = 16'hA0CC;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N17
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[12] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[12]~3_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[12] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N28
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[13]~2 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[13]~2_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\i2s_master_1|uni_shiftreg_in_r|shiftreg [13] & ((\SW[3]~input_o )))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [12]))))

	.dataa(\i2s_master_1|uni_shiftreg_in_r|shiftreg [13]),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [12]),
	.datac(\SW[3]~input_o ),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[13]~2 .lut_mask = 16'hA0CC;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N29
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[13] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[13]~2_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[13] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N4
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[14]~1 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[14]~1_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\i2s_master_1|uni_shiftreg_in_r|shiftreg [14] & ((\SW[3]~input_o )))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [13]))))

	.dataa(\i2s_master_1|uni_shiftreg_in_r|shiftreg [14]),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [13]),
	.datac(\SW[3]~input_o ),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[14]~1 .lut_mask = 16'hA0CC;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N5
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[14] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[14]~1_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[14] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N24
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[15]~0 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[15]~0_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\i2s_master_1|uni_shiftreg_in_r|shiftreg [15] & ((\SW[3]~input_o )))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_r|shiftreg [14]))))

	.dataa(\i2s_master_1|uni_shiftreg_in_r|shiftreg [15]),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [14]),
	.datac(\SW[3]~input_o ),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[15]~0 .lut_mask = 16'hA0CC;
defparam \i2s_master_1|uni_shiftreg_out_r|next_shiftreg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N25
dffeas \i2s_master_1|uni_shiftreg_out_r|shiftreg[15] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_r|next_shiftreg[15]~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_r|shiftreg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_r|shiftreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[15] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_r|shiftreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[0]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[0]~feeder_combout  = \AUD_ADCDAT~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AUD_ADCDAT~input_o ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[0]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|comb_logic~0 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|comb_logic~0_combout  = (\i2s_master_1|i2s_frame_generator_1|bit_counter [0]) # ((\i2s_master_1|i2s_frame_generator_1|bit_counter [2]) # ((\i2s_master_1|i2s_frame_generator_1|bit_counter [3]) # 
// (\i2s_master_1|i2s_frame_generator_1|bit_counter [1])))

	.dataa(\i2s_master_1|i2s_frame_generator_1|bit_counter [0]),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [2]),
	.datac(\i2s_master_1|i2s_frame_generator_1|bit_counter [3]),
	.datad(\i2s_master_1|i2s_frame_generator_1|bit_counter [1]),
	.cin(gnd),
	.combout(\i2s_master_1|i2s_frame_generator_1|comb_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|comb_logic~0 .lut_mask = 16'hFFFE;
defparam \i2s_master_1|i2s_frame_generator_1|comb_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
fiftyfivenm_lcell_comb \i2s_master_1|i2s_frame_generator_1|comb_logic~1 (
// Equation(s):
// \i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout  = (!\i2s_master_1|i2s_frame_generator_1|bit_counter [6] & (!\i2s_master_1|i2s_frame_generator_1|bit_counter [5] & (\i2s_master_1|i2s_frame_generator_1|bit_counter [4] $ 
// (\i2s_master_1|i2s_frame_generator_1|comb_logic~0_combout ))))

	.dataa(\i2s_master_1|i2s_frame_generator_1|bit_counter [6]),
	.datab(\i2s_master_1|i2s_frame_generator_1|bit_counter [5]),
	.datac(\i2s_master_1|i2s_frame_generator_1|bit_counter [4]),
	.datad(\i2s_master_1|i2s_frame_generator_1|comb_logic~0_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|i2s_frame_generator_1|comb_logic~1 .lut_mask = 16'h0110;
defparam \i2s_master_1|i2s_frame_generator_1|comb_logic~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N25
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[0] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[1]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[1]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [0]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[1]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N15
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[1] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[2]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[2]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_l|shiftreg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[2]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N31
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[2] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y36_N11
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[3] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2s_master_1|uni_shiftreg_in_l|shiftreg [2]),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[3] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[4]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[4]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_l|shiftreg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[4]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N5
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[4] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[4] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[5]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[5]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_l|shiftreg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[5]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N13
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[5] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[5] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N2
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[6]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[6]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_l|shiftreg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[6]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N3
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[6] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[6] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[7]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[7]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [6]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[7]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N27
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[7] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[7] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[8]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[8]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [7]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[8]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N21
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[8] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[8] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[9]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[9]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [8]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[9]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N29
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[9] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[9] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[10]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[10]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [9]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[10]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N23
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[10] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[10] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[11]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[11]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_l|shiftreg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[11]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N9
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[11] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[11] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[12]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[12]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2s_master_1|uni_shiftreg_in_l|shiftreg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[12]~feeder .lut_mask = 16'hF0F0;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N19
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[12] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[12] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~15 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~15_combout  = (!\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout  & (\i2s_master_1|uni_shiftreg_out_l|shiftreg [0] & !\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ))

	.dataa(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.datab(\i2s_master_1|uni_shiftreg_out_l|shiftreg [0]),
	.datac(gnd),
	.datad(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~15 .lut_mask = 16'h0044;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~16 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~16_combout  = (\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~15_combout ) # ((\SW[3]~input_o  & (\i2s_master_1|uni_shiftreg_in_l|shiftreg [0] & \i2s_master_1|i2s_frame_generator_1|Equal0~1_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_in_l|shiftreg [0]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~15_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~16 .lut_mask = 16'hFF80;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N1
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[0]~16_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[0] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N2
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[1]~14 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[1]~14_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_l|shiftreg [1])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [0]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_l|shiftreg [0]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [1]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[1]~14 .lut_mask = 16'hAC0C;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N30
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ) # (\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout )

	.dataa(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0 .lut_mask = 16'hFFAA;
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N3
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[1]~14_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[1] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[2]~13 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[2]~13_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & (\i2s_master_1|uni_shiftreg_in_l|shiftreg [2]))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [1]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_in_l|shiftreg [2]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_out_l|shiftreg [1]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[2]~13 .lut_mask = 16'h8F80;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N21
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[2]~13_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[2] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[3]~12 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[3]~12_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_l|shiftreg [3])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [2]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_l|shiftreg [2]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [3]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[3]~12 .lut_mask = 16'hAC0C;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N23
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[3] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[3]~12_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[3] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[4]~11 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[4]~11_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_l|shiftreg [4])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [3]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_l|shiftreg [3]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [4]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[4]~11 .lut_mask = 16'hAC0C;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N9
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[4] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[4]~11_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[4] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[5]~10 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[5]~10_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_l|shiftreg [5])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [4]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_l|shiftreg [4]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [5]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[5]~10 .lut_mask = 16'hAC0C;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N19
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[5] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[5]~10_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[5] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[6]~9 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[6]~9_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_l|shiftreg [6])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [5]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_l|shiftreg [5]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [6]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[6]~9 .lut_mask = 16'hAC0C;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N17
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[6] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[6]~9_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[6] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[7]~8 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[7]~8_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_l|shiftreg [7])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [6]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_l|shiftreg [6]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [7]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[7]~8 .lut_mask = 16'hAC0C;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N11
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[7] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[7]~8_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[7] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N12
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[8]~7 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[8]~7_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & (\i2s_master_1|uni_shiftreg_in_l|shiftreg [8]))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [7]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_in_l|shiftreg [8]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_out_l|shiftreg [7]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[8]~7 .lut_mask = 16'h8F80;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N13
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[8] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[8]~7_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[8] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N14
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[9]~6 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[9]~6_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & (\i2s_master_1|uni_shiftreg_in_l|shiftreg [9]))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [8]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_in_l|shiftreg [9]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_out_l|shiftreg [8]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[9]~6 .lut_mask = 16'h8F80;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N15
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[9] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[9]~6_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[9] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[10]~5 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[10]~5_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_l|shiftreg [10])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [9]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_l|shiftreg [9]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [10]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[10]~5 .lut_mask = 16'hAC0C;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N25
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[10] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[10]~5_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[10] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[11]~4 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[11]~4_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_l|shiftreg [11])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [10]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_l|shiftreg [10]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [11]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[11]~4 .lut_mask = 16'hAC0C;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N7
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[11] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[11]~4_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[11] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[12]~3 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[12]~3_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & (\i2s_master_1|uni_shiftreg_in_l|shiftreg [12]))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [11]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_in_l|shiftreg [12]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_out_l|shiftreg [11]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[12]~3 .lut_mask = 16'h8F80;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N5
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[12] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[12]~3_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[12] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[13]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[13]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [12]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[13]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N17
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[13] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[13] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[13]~2 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[13]~2_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_l|shiftreg [13])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [12]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_l|shiftreg [12]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [13]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[13]~2 .lut_mask = 16'hAC0C;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N27
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[13] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[13]~2_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[13] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_in_l|shiftreg[14]~feeder (
// Equation(s):
// \i2s_master_1|uni_shiftreg_in_l|shiftreg[14]~feeder_combout  = \i2s_master_1|uni_shiftreg_in_l|shiftreg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [13]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_in_l|shiftreg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[14]~feeder .lut_mask = 16'hFF00;
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N7
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[14] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_in_l|shiftreg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[14] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[14]~1 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[14]~1_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (((\i2s_master_1|uni_shiftreg_in_l|shiftreg [14] & \SW[3]~input_o )))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (\i2s_master_1|uni_shiftreg_out_l|shiftreg [13]))

	.dataa(\i2s_master_1|uni_shiftreg_out_l|shiftreg [13]),
	.datab(\i2s_master_1|uni_shiftreg_in_l|shiftreg [14]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[14]~1 .lut_mask = 16'hCA0A;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N29
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[14] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[14]~1_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[14] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N31
dffeas \i2s_master_1|uni_shiftreg_in_l|shiftreg[15] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2s_master_1|uni_shiftreg_in_l|shiftreg [14]),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2s_master_1|i2s_frame_generator_1|comb_logic~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_in_l|shiftreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[15] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_in_l|shiftreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N0
fiftyfivenm_lcell_comb \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[15]~0 (
// Equation(s):
// \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[15]~0_combout  = (\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & (\SW[3]~input_o  & ((\i2s_master_1|uni_shiftreg_in_l|shiftreg [15])))) # (!\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout  & 
// (((\i2s_master_1|uni_shiftreg_out_l|shiftreg [14]))))

	.dataa(\SW[3]~input_o ),
	.datab(\i2s_master_1|uni_shiftreg_out_l|shiftreg [14]),
	.datac(\i2s_master_1|i2s_frame_generator_1|Equal0~1_combout ),
	.datad(\i2s_master_1|uni_shiftreg_in_l|shiftreg [15]),
	.cin(gnd),
	.combout(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[15]~0 .lut_mask = 16'hAC0C;
defparam \i2s_master_1|uni_shiftreg_out_l|next_shiftreg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N1
dffeas \i2s_master_1|uni_shiftreg_out_l|shiftreg[15] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2s_master_1|uni_shiftreg_out_l|next_shiftreg[15]~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2s_master_1|uni_shiftreg_out_l|shiftreg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2s_master_1|uni_shiftreg_out_l|shiftreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[15] .is_wysiwyg = "true";
defparam \i2s_master_1|uni_shiftreg_out_l|shiftreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
fiftyfivenm_lcell_comb \i2s_master_1|dacdat_s_o~0 (
// Equation(s):
// \i2s_master_1|dacdat_s_o~0_combout  = (\i2s_master_1|i2s_frame_generator_1|bit_counter [6] & (\i2s_master_1|uni_shiftreg_out_r|shiftreg [15])) # (!\i2s_master_1|i2s_frame_generator_1|bit_counter [6] & ((\i2s_master_1|uni_shiftreg_out_l|shiftreg [15])))

	.dataa(\i2s_master_1|i2s_frame_generator_1|bit_counter [6]),
	.datab(\i2s_master_1|uni_shiftreg_out_r|shiftreg [15]),
	.datac(gnd),
	.datad(\i2s_master_1|uni_shiftreg_out_l|shiftreg [15]),
	.cin(gnd),
	.combout(\i2s_master_1|dacdat_s_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2s_master_1|dacdat_s_o~0 .lut_mask = 16'hDD88;
defparam \i2s_master_1|dacdat_s_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N28
fiftyfivenm_lcell_comb \i2c_master_1|next_scl~1 (
// Equation(s):
// \i2c_master_1|next_scl~1_combout  = ((\i2c_master_1|clk_edge_mask [0]) # ((\i2c_master_1|fsm_state.S_WAIT_FOR_START~q ) # (!\i2c_master_1|clk_edge_mask [2]))) # (!\i2c_master_1|fsm_state.S_IDLE~q )

	.dataa(\i2c_master_1|fsm_state.S_IDLE~q ),
	.datab(\i2c_master_1|clk_edge_mask [0]),
	.datac(\i2c_master_1|fsm_state.S_WAIT_FOR_START~q ),
	.datad(\i2c_master_1|clk_edge_mask [2]),
	.cin(gnd),
	.combout(\i2c_master_1|next_scl~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|next_scl~1 .lut_mask = 16'hFDFF;
defparam \i2c_master_1|next_scl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
fiftyfivenm_lcell_comb \i2c_master_1|next_scl~2 (
// Equation(s):
// \i2c_master_1|next_scl~2_combout  = (!\i2c_master_1|next_scl~0_combout  & ((\i2c_master_1|scl~q ) # ((!\i2c_master_1|fsm_state.S_STOP~q  & !\i2c_master_1|next_scl~1_combout ))))

	.dataa(\i2c_master_1|fsm_state.S_STOP~q ),
	.datab(\i2c_master_1|next_scl~1_combout ),
	.datac(\i2c_master_1|scl~q ),
	.datad(\i2c_master_1|next_scl~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_1|next_scl~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_1|next_scl~2 .lut_mask = 16'h00F1;
defparam \i2c_master_1|next_scl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N11
dffeas \i2c_master_1|scl (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\i2c_master_1|next_scl~2_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_1|scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_1|scl .is_wysiwyg = "true";
defparam \i2c_master_1|scl .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \USB_TXD~input (
	.i(USB_TXD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_TXD~input_o ));
// synopsys translate_off
defparam \USB_TXD~input .bus_hold = "false";
defparam \USB_TXD~input .listen_to_nsleep_signal = "false";
defparam \USB_TXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y39_N3
dffeas \infrastructure_1|clock_sync_2|q_0 (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\USB_TXD~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|clock_sync_2|q_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|clock_sync_2|q_0 .is_wysiwyg = "true";
defparam \infrastructure_1|clock_sync_2|q_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N8
fiftyfivenm_lcell_comb \infrastructure_1|clock_sync_2|q_1~feeder (
// Equation(s):
// \infrastructure_1|clock_sync_2|q_1~feeder_combout  = \infrastructure_1|clock_sync_2|q_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\infrastructure_1|clock_sync_2|q_0~q ),
	.cin(gnd),
	.combout(\infrastructure_1|clock_sync_2|q_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|clock_sync_2|q_1~feeder .lut_mask = 16'hFF00;
defparam \infrastructure_1|clock_sync_2|q_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y50_N9
dffeas \infrastructure_1|clock_sync_2|q_1 (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\infrastructure_1|clock_sync_2|q_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|clock_sync_2|q_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|clock_sync_2|q_1 .is_wysiwyg = "true";
defparam \infrastructure_1|clock_sync_2|q_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N20
fiftyfivenm_lcell_comb \uart_top_1|shiftreg_uart_inst1|shiftreg[9]~feeder (
// Equation(s):
// \uart_top_1|shiftreg_uart_inst1|shiftreg[9]~feeder_combout  = \infrastructure_1|clock_sync_2|q_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\infrastructure_1|clock_sync_2|q_1~q ),
	.cin(gnd),
	.combout(\uart_top_1|shiftreg_uart_inst1|shiftreg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[9]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N5
dffeas \uart_top_1|flanken_detekt_vhdl_inst1|q1 (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\infrastructure_1|clock_sync_2|q_1~q ),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|flanken_detekt_vhdl_inst1|q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|flanken_detekt_vhdl_inst1|q1 .is_wysiwyg = "true";
defparam \uart_top_1|flanken_detekt_vhdl_inst1|q1 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y53_N7
dffeas \uart_top_1|flanken_detekt_vhdl_inst1|q2 (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top_1|flanken_detekt_vhdl_inst1|q1~q ),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|flanken_detekt_vhdl_inst1|q2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|flanken_detekt_vhdl_inst1|q2 .is_wysiwyg = "true";
defparam \uart_top_1|flanken_detekt_vhdl_inst1|q2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N8
fiftyfivenm_lcell_comb \uart_top_1|baud_tick_inst1|count[0]~8 (
// Equation(s):
// \uart_top_1|baud_tick_inst1|count[0]~8_combout  = \uart_top_1|baud_tick_inst1|count [0] $ (VCC)
// \uart_top_1|baud_tick_inst1|count[0]~9  = CARRY(\uart_top_1|baud_tick_inst1|count [0])

	.dataa(\uart_top_1|baud_tick_inst1|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_top_1|baud_tick_inst1|count[0]~8_combout ),
	.cout(\uart_top_1|baud_tick_inst1|count[0]~9 ));
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[0]~8 .lut_mask = 16'h55AA;
defparam \uart_top_1|baud_tick_inst1|count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N2
fiftyfivenm_lcell_comb \uart_top_1|baud_tick_inst1|Equal0~0 (
// Equation(s):
// \uart_top_1|baud_tick_inst1|Equal0~0_combout  = (\uart_top_1|baud_tick_inst1|count [1]) # ((\uart_top_1|baud_tick_inst1|count [0]) # ((\uart_top_1|baud_tick_inst1|count [3]) # (\uart_top_1|baud_tick_inst1|count [2])))

	.dataa(\uart_top_1|baud_tick_inst1|count [1]),
	.datab(\uart_top_1|baud_tick_inst1|count [0]),
	.datac(\uart_top_1|baud_tick_inst1|count [3]),
	.datad(\uart_top_1|baud_tick_inst1|count [2]),
	.cin(gnd),
	.combout(\uart_top_1|baud_tick_inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|Equal0~0 .lut_mask = 16'hFFFE;
defparam \uart_top_1|baud_tick_inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N28
fiftyfivenm_lcell_comb \uart_top_1|baud_tick_inst1|count[0]~20 (
// Equation(s):
// \uart_top_1|baud_tick_inst1|count[0]~20_combout  = (\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ) # ((!\uart_top_1|baud_tick_inst1|count [4] & (!\uart_top_1|baud_tick_inst1|count [5] & !\uart_top_1|baud_tick_inst1|Equal0~0_combout )))

	.dataa(\uart_top_1|baud_tick_inst1|count [4]),
	.datab(\uart_top_1|baud_tick_inst1|count [5]),
	.datac(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.datad(\uart_top_1|baud_tick_inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_top_1|baud_tick_inst1|count[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[0]~20 .lut_mask = 16'hF0F1;
defparam \uart_top_1|baud_tick_inst1|count[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y53_N9
dffeas \uart_top_1|baud_tick_inst1|count[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|baud_tick_inst1|count[0]~8_combout ),
	.asdata(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top_1|baud_tick_inst1|count[0]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|baud_tick_inst1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[0] .is_wysiwyg = "true";
defparam \uart_top_1|baud_tick_inst1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N10
fiftyfivenm_lcell_comb \uart_top_1|baud_tick_inst1|count[1]~10 (
// Equation(s):
// \uart_top_1|baud_tick_inst1|count[1]~10_combout  = (\uart_top_1|baud_tick_inst1|count [1] & (\uart_top_1|baud_tick_inst1|count[0]~9  & VCC)) # (!\uart_top_1|baud_tick_inst1|count [1] & (!\uart_top_1|baud_tick_inst1|count[0]~9 ))
// \uart_top_1|baud_tick_inst1|count[1]~11  = CARRY((!\uart_top_1|baud_tick_inst1|count [1] & !\uart_top_1|baud_tick_inst1|count[0]~9 ))

	.dataa(gnd),
	.datab(\uart_top_1|baud_tick_inst1|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top_1|baud_tick_inst1|count[0]~9 ),
	.combout(\uart_top_1|baud_tick_inst1|count[1]~10_combout ),
	.cout(\uart_top_1|baud_tick_inst1|count[1]~11 ));
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[1]~10 .lut_mask = 16'hC303;
defparam \uart_top_1|baud_tick_inst1|count[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y53_N11
dffeas \uart_top_1|baud_tick_inst1|count[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|baud_tick_inst1|count[1]~10_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top_1|baud_tick_inst1|count[0]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|baud_tick_inst1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[1] .is_wysiwyg = "true";
defparam \uart_top_1|baud_tick_inst1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N12
fiftyfivenm_lcell_comb \uart_top_1|baud_tick_inst1|count[2]~12 (
// Equation(s):
// \uart_top_1|baud_tick_inst1|count[2]~12_combout  = (\uart_top_1|baud_tick_inst1|count [2] & ((GND) # (!\uart_top_1|baud_tick_inst1|count[1]~11 ))) # (!\uart_top_1|baud_tick_inst1|count [2] & (\uart_top_1|baud_tick_inst1|count[1]~11  $ (GND)))
// \uart_top_1|baud_tick_inst1|count[2]~13  = CARRY((\uart_top_1|baud_tick_inst1|count [2]) # (!\uart_top_1|baud_tick_inst1|count[1]~11 ))

	.dataa(gnd),
	.datab(\uart_top_1|baud_tick_inst1|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top_1|baud_tick_inst1|count[1]~11 ),
	.combout(\uart_top_1|baud_tick_inst1|count[2]~12_combout ),
	.cout(\uart_top_1|baud_tick_inst1|count[2]~13 ));
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[2]~12 .lut_mask = 16'h3CCF;
defparam \uart_top_1|baud_tick_inst1|count[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N30
fiftyfivenm_lcell_comb \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~_wirecell (
// Equation(s):
// \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~_wirecell_combout  = !\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~_wirecell .lut_mask = 16'h0F0F;
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y53_N13
dffeas \uart_top_1|baud_tick_inst1|count[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|baud_tick_inst1|count[2]~12_combout ),
	.asdata(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~_wirecell_combout ),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top_1|baud_tick_inst1|count[0]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|baud_tick_inst1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[2] .is_wysiwyg = "true";
defparam \uart_top_1|baud_tick_inst1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N14
fiftyfivenm_lcell_comb \uart_top_1|baud_tick_inst1|count[3]~14 (
// Equation(s):
// \uart_top_1|baud_tick_inst1|count[3]~14_combout  = (\uart_top_1|baud_tick_inst1|count [3] & (\uart_top_1|baud_tick_inst1|count[2]~13  & VCC)) # (!\uart_top_1|baud_tick_inst1|count [3] & (!\uart_top_1|baud_tick_inst1|count[2]~13 ))
// \uart_top_1|baud_tick_inst1|count[3]~15  = CARRY((!\uart_top_1|baud_tick_inst1|count [3] & !\uart_top_1|baud_tick_inst1|count[2]~13 ))

	.dataa(\uart_top_1|baud_tick_inst1|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top_1|baud_tick_inst1|count[2]~13 ),
	.combout(\uart_top_1|baud_tick_inst1|count[3]~14_combout ),
	.cout(\uart_top_1|baud_tick_inst1|count[3]~15 ));
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[3]~14 .lut_mask = 16'hA505;
defparam \uart_top_1|baud_tick_inst1|count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y53_N15
dffeas \uart_top_1|baud_tick_inst1|count[3] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|baud_tick_inst1|count[3]~14_combout ),
	.asdata(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top_1|baud_tick_inst1|count[0]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|baud_tick_inst1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[3] .is_wysiwyg = "true";
defparam \uart_top_1|baud_tick_inst1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N16
fiftyfivenm_lcell_comb \uart_top_1|baud_tick_inst1|count[4]~16 (
// Equation(s):
// \uart_top_1|baud_tick_inst1|count[4]~16_combout  = (\uart_top_1|baud_tick_inst1|count [4] & ((GND) # (!\uart_top_1|baud_tick_inst1|count[3]~15 ))) # (!\uart_top_1|baud_tick_inst1|count [4] & (\uart_top_1|baud_tick_inst1|count[3]~15  $ (GND)))
// \uart_top_1|baud_tick_inst1|count[4]~17  = CARRY((\uart_top_1|baud_tick_inst1|count [4]) # (!\uart_top_1|baud_tick_inst1|count[3]~15 ))

	.dataa(\uart_top_1|baud_tick_inst1|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top_1|baud_tick_inst1|count[3]~15 ),
	.combout(\uart_top_1|baud_tick_inst1|count[4]~16_combout ),
	.cout(\uart_top_1|baud_tick_inst1|count[4]~17 ));
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[4]~16 .lut_mask = 16'h5AAF;
defparam \uart_top_1|baud_tick_inst1|count[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y53_N17
dffeas \uart_top_1|baud_tick_inst1|count[4] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|baud_tick_inst1|count[4]~16_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top_1|baud_tick_inst1|count[0]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|baud_tick_inst1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[4] .is_wysiwyg = "true";
defparam \uart_top_1|baud_tick_inst1|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N18
fiftyfivenm_lcell_comb \uart_top_1|baud_tick_inst1|count[5]~18 (
// Equation(s):
// \uart_top_1|baud_tick_inst1|count[5]~18_combout  = \uart_top_1|baud_tick_inst1|count[4]~17  $ (!\uart_top_1|baud_tick_inst1|count [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|baud_tick_inst1|count [5]),
	.cin(\uart_top_1|baud_tick_inst1|count[4]~17 ),
	.combout(\uart_top_1|baud_tick_inst1|count[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[5]~18 .lut_mask = 16'hF00F;
defparam \uart_top_1|baud_tick_inst1|count[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y53_N19
dffeas \uart_top_1|baud_tick_inst1|count[5] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|baud_tick_inst1|count[5]~18_combout ),
	.asdata(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~_wirecell_combout ),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top_1|baud_tick_inst1|count[0]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|baud_tick_inst1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|count[5] .is_wysiwyg = "true";
defparam \uart_top_1|baud_tick_inst1|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N20
fiftyfivenm_lcell_comb \uart_top_1|baud_tick_inst1|Equal0~1 (
// Equation(s):
// \uart_top_1|baud_tick_inst1|Equal0~1_combout  = (\uart_top_1|baud_tick_inst1|count [5]) # (\uart_top_1|baud_tick_inst1|count [4])

	.dataa(gnd),
	.datab(\uart_top_1|baud_tick_inst1|count [5]),
	.datac(gnd),
	.datad(\uart_top_1|baud_tick_inst1|count [4]),
	.cin(gnd),
	.combout(\uart_top_1|baud_tick_inst1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|baud_tick_inst1|Equal0~1 .lut_mask = 16'hFFCC;
defparam \uart_top_1|baud_tick_inst1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N8
fiftyfivenm_lcell_comb \uart_top_1|bit_counter_inst1|count[1]~5 (
// Equation(s):
// \uart_top_1|bit_counter_inst1|count[1]~5_combout  = (\uart_top_1|bit_counter_inst1|count[2]~1_combout  & (((\uart_top_1|bit_counter_inst1|count [1])))) # (!\uart_top_1|bit_counter_inst1|count[2]~1_combout  & 
// (!\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q  & (\uart_top_1|bit_counter_inst1|count [0] $ (\uart_top_1|bit_counter_inst1|count [1]))))

	.dataa(\uart_top_1|bit_counter_inst1|count [0]),
	.datab(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.datac(\uart_top_1|bit_counter_inst1|count [1]),
	.datad(\uart_top_1|bit_counter_inst1|count[2]~1_combout ),
	.cin(gnd),
	.combout(\uart_top_1|bit_counter_inst1|count[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|count[1]~5 .lut_mask = 16'hF012;
defparam \uart_top_1|bit_counter_inst1|count[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N9
dffeas \uart_top_1|bit_counter_inst1|count[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|bit_counter_inst1|count[1]~5_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|bit_counter_inst1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|count[1] .is_wysiwyg = "true";
defparam \uart_top_1|bit_counter_inst1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N6
fiftyfivenm_lcell_comb \uart_top_1|bit_counter_inst1|Add0~1 (
// Equation(s):
// \uart_top_1|bit_counter_inst1|Add0~1_combout  = \uart_top_1|bit_counter_inst1|count [2] $ (((\uart_top_1|bit_counter_inst1|count [0] & \uart_top_1|bit_counter_inst1|count [1])))

	.dataa(\uart_top_1|bit_counter_inst1|count [0]),
	.datab(\uart_top_1|bit_counter_inst1|count [1]),
	.datac(gnd),
	.datad(\uart_top_1|bit_counter_inst1|count [2]),
	.cin(gnd),
	.combout(\uart_top_1|bit_counter_inst1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|Add0~1 .lut_mask = 16'h7788;
defparam \uart_top_1|bit_counter_inst1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N2
fiftyfivenm_lcell_comb \uart_top_1|bit_counter_inst1|count[2]~4 (
// Equation(s):
// \uart_top_1|bit_counter_inst1|count[2]~4_combout  = (\uart_top_1|bit_counter_inst1|count[2]~1_combout  & (((\uart_top_1|bit_counter_inst1|count [2])))) # (!\uart_top_1|bit_counter_inst1|count[2]~1_combout  & (\uart_top_1|bit_counter_inst1|Add0~1_combout  
// & (!\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q )))

	.dataa(\uart_top_1|bit_counter_inst1|Add0~1_combout ),
	.datab(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.datac(\uart_top_1|bit_counter_inst1|count [2]),
	.datad(\uart_top_1|bit_counter_inst1|count[2]~1_combout ),
	.cin(gnd),
	.combout(\uart_top_1|bit_counter_inst1|count[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|count[2]~4 .lut_mask = 16'hF022;
defparam \uart_top_1|bit_counter_inst1|count[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N3
dffeas \uart_top_1|bit_counter_inst1|count[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|bit_counter_inst1|count[2]~4_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|bit_counter_inst1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|count[2] .is_wysiwyg = "true";
defparam \uart_top_1|bit_counter_inst1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N30
fiftyfivenm_lcell_comb \uart_top_1|bit_counter_inst1|Add0~0 (
// Equation(s):
// \uart_top_1|bit_counter_inst1|Add0~0_combout  = \uart_top_1|bit_counter_inst1|count [3] $ (((\uart_top_1|bit_counter_inst1|count [0] & (\uart_top_1|bit_counter_inst1|count [1] & \uart_top_1|bit_counter_inst1|count [2]))))

	.dataa(\uart_top_1|bit_counter_inst1|count [0]),
	.datab(\uart_top_1|bit_counter_inst1|count [3]),
	.datac(\uart_top_1|bit_counter_inst1|count [1]),
	.datad(\uart_top_1|bit_counter_inst1|count [2]),
	.cin(gnd),
	.combout(\uart_top_1|bit_counter_inst1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|Add0~0 .lut_mask = 16'h6CCC;
defparam \uart_top_1|bit_counter_inst1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N16
fiftyfivenm_lcell_comb \uart_top_1|bit_counter_inst1|count[3]~2 (
// Equation(s):
// \uart_top_1|bit_counter_inst1|count[3]~2_combout  = (\uart_top_1|bit_counter_inst1|count[2]~1_combout  & (((\uart_top_1|bit_counter_inst1|count [3])))) # (!\uart_top_1|bit_counter_inst1|count[2]~1_combout  & (\uart_top_1|bit_counter_inst1|Add0~0_combout  
// & (!\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q )))

	.dataa(\uart_top_1|bit_counter_inst1|Add0~0_combout ),
	.datab(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.datac(\uart_top_1|bit_counter_inst1|count [3]),
	.datad(\uart_top_1|bit_counter_inst1|count[2]~1_combout ),
	.cin(gnd),
	.combout(\uart_top_1|bit_counter_inst1|count[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|count[3]~2 .lut_mask = 16'hF022;
defparam \uart_top_1|bit_counter_inst1|count[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N17
dffeas \uart_top_1|bit_counter_inst1|count[3] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|bit_counter_inst1|count[3]~2_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|bit_counter_inst1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|count[3] .is_wysiwyg = "true";
defparam \uart_top_1|bit_counter_inst1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N14
fiftyfivenm_lcell_comb \uart_top_1|bit_counter_inst1|count[2]~0 (
// Equation(s):
// \uart_top_1|bit_counter_inst1|count[2]~0_combout  = (\uart_top_1|bit_counter_inst1|count [3] & ((\uart_top_1|bit_counter_inst1|count [0]) # ((\uart_top_1|bit_counter_inst1|count [2]) # (\uart_top_1|bit_counter_inst1|count [1]))))

	.dataa(\uart_top_1|bit_counter_inst1|count [0]),
	.datab(\uart_top_1|bit_counter_inst1|count [2]),
	.datac(\uart_top_1|bit_counter_inst1|count [1]),
	.datad(\uart_top_1|bit_counter_inst1|count [3]),
	.cin(gnd),
	.combout(\uart_top_1|bit_counter_inst1|count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|count[2]~0 .lut_mask = 16'hFE00;
defparam \uart_top_1|bit_counter_inst1|count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N10
fiftyfivenm_lcell_comb \uart_top_1|bit_counter_inst1|count[2]~1 (
// Equation(s):
// \uart_top_1|bit_counter_inst1|count[2]~1_combout  = (!\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q  & ((\uart_top_1|baud_tick_inst1|Equal0~1_combout ) # ((\uart_top_1|bit_counter_inst1|count[2]~0_combout ) # 
// (\uart_top_1|baud_tick_inst1|Equal0~0_combout ))))

	.dataa(\uart_top_1|baud_tick_inst1|Equal0~1_combout ),
	.datab(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.datac(\uart_top_1|bit_counter_inst1|count[2]~0_combout ),
	.datad(\uart_top_1|baud_tick_inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_top_1|bit_counter_inst1|count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|count[2]~1 .lut_mask = 16'h3332;
defparam \uart_top_1|bit_counter_inst1|count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N26
fiftyfivenm_lcell_comb \uart_top_1|bit_counter_inst1|count[0]~3 (
// Equation(s):
// \uart_top_1|bit_counter_inst1|count[0]~3_combout  = (\uart_top_1|bit_counter_inst1|count [0] & ((\uart_top_1|bit_counter_inst1|count[2]~1_combout ))) # (!\uart_top_1|bit_counter_inst1|count [0] & 
// (!\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q  & !\uart_top_1|bit_counter_inst1|count[2]~1_combout ))

	.dataa(gnd),
	.datab(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.datac(\uart_top_1|bit_counter_inst1|count [0]),
	.datad(\uart_top_1|bit_counter_inst1|count[2]~1_combout ),
	.cin(gnd),
	.combout(\uart_top_1|bit_counter_inst1|count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|count[0]~3 .lut_mask = 16'hF003;
defparam \uart_top_1|bit_counter_inst1|count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N27
dffeas \uart_top_1|bit_counter_inst1|count[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|bit_counter_inst1|count[0]~3_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|bit_counter_inst1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|bit_counter_inst1|count[0] .is_wysiwyg = "true";
defparam \uart_top_1|bit_counter_inst1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N22
fiftyfivenm_lcell_comb \uart_top_1|uart_controller_fsm_inst1|Selector3~0 (
// Equation(s):
// \uart_top_1|uart_controller_fsm_inst1|Selector3~0_combout  = (\uart_top_1|bit_counter_inst1|count [0] & (!\uart_top_1|bit_counter_inst1|count [2] & (!\uart_top_1|bit_counter_inst1|count [1] & \uart_top_1|bit_counter_inst1|count [3])))

	.dataa(\uart_top_1|bit_counter_inst1|count [0]),
	.datab(\uart_top_1|bit_counter_inst1|count [2]),
	.datac(\uart_top_1|bit_counter_inst1|count [1]),
	.datad(\uart_top_1|bit_counter_inst1|count [3]),
	.cin(gnd),
	.combout(\uart_top_1|uart_controller_fsm_inst1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|Selector3~0 .lut_mask = 16'h0200;
defparam \uart_top_1|uart_controller_fsm_inst1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N28
fiftyfivenm_lcell_comb \uart_top_1|uart_controller_fsm_inst1|Selector3~1 (
// Equation(s):
// \uart_top_1|uart_controller_fsm_inst1|Selector3~1_combout  = (\uart_top_1|uart_controller_fsm_inst1|Selector3~0_combout  & (\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte~q  & (!\uart_top_1|baud_tick_inst1|Equal0~1_combout  & 
// !\uart_top_1|baud_tick_inst1|Equal0~0_combout )))

	.dataa(\uart_top_1|uart_controller_fsm_inst1|Selector3~0_combout ),
	.datab(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte~q ),
	.datac(\uart_top_1|baud_tick_inst1|Equal0~1_combout ),
	.datad(\uart_top_1|baud_tick_inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_top_1|uart_controller_fsm_inst1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|Selector3~1 .lut_mask = 16'h0008;
defparam \uart_top_1|uart_controller_fsm_inst1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N29
dffeas \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|uart_controller_fsm_inst1|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx .is_wysiwyg = "true";
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N18
fiftyfivenm_lcell_comb \uart_top_1|uart_controller_fsm_inst1|Selector2~1 (
// Equation(s):
// \uart_top_1|uart_controller_fsm_inst1|Selector2~1_combout  = (!\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx~q  & ((\uart_top_1|uart_controller_fsm_inst1|Selector2~0_combout ) # 
// ((\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte~q  & !\uart_top_1|uart_controller_fsm_inst1|Selector3~1_combout ))))

	.dataa(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx~q ),
	.datab(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte~q ),
	.datac(\uart_top_1|uart_controller_fsm_inst1|Selector2~0_combout ),
	.datad(\uart_top_1|uart_controller_fsm_inst1|Selector3~1_combout ),
	.cin(gnd),
	.combout(\uart_top_1|uart_controller_fsm_inst1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|Selector2~1 .lut_mask = 16'h5054;
defparam \uart_top_1|uart_controller_fsm_inst1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N24
fiftyfivenm_lcell_comb \uart_top_1|uart_controller_fsm_inst1|Selector2~2 (
// Equation(s):
// \uart_top_1|uart_controller_fsm_inst1|Selector2~2_combout  = (!\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx~q  & ((\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q  & 
// ((\uart_top_1|uart_controller_fsm_inst1|Selector2~1_combout ) # (!\uart_top_1|uart_controller_fsm_inst1|Selector2~0_combout ))) # (!\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q  & 
// (!\uart_top_1|uart_controller_fsm_inst1|Selector2~0_combout  & \uart_top_1|uart_controller_fsm_inst1|Selector2~1_combout ))))

	.dataa(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.datab(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx~q ),
	.datac(\uart_top_1|uart_controller_fsm_inst1|Selector2~0_combout ),
	.datad(\uart_top_1|uart_controller_fsm_inst1|Selector2~1_combout ),
	.cin(gnd),
	.combout(\uart_top_1|uart_controller_fsm_inst1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|Selector2~2 .lut_mask = 16'h2302;
defparam \uart_top_1|uart_controller_fsm_inst1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N25
dffeas \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|uart_controller_fsm_inst1|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte .is_wysiwyg = "true";
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N4
fiftyfivenm_lcell_comb \uart_top_1|uart_controller_fsm_inst1|Selector2~0 (
// Equation(s):
// \uart_top_1|uart_controller_fsm_inst1|Selector2~0_combout  = (\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ) # ((\uart_top_1|flanken_detekt_vhdl_inst1|q2~q  & (!\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte~q  & 
// !\uart_top_1|flanken_detekt_vhdl_inst1|q1~q )))

	.dataa(\uart_top_1|flanken_detekt_vhdl_inst1|q2~q ),
	.datab(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte~q ),
	.datac(\uart_top_1|flanken_detekt_vhdl_inst1|q1~q ),
	.datad(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.cin(gnd),
	.combout(\uart_top_1|uart_controller_fsm_inst1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|Selector2~0 .lut_mask = 16'hFF02;
defparam \uart_top_1|uart_controller_fsm_inst1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N0
fiftyfivenm_lcell_comb \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~2 (
// Equation(s):
// \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~2_combout  = (!\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx~q  & ((\uart_top_1|uart_controller_fsm_inst1|Selector2~0_combout ) # 
// ((\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~q ) # (\uart_top_1|uart_controller_fsm_inst1|Selector3~1_combout ))))

	.dataa(\uart_top_1|uart_controller_fsm_inst1|Selector2~0_combout ),
	.datab(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx~q ),
	.datac(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~q ),
	.datad(\uart_top_1|uart_controller_fsm_inst1|Selector3~1_combout ),
	.cin(gnd),
	.combout(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~2 .lut_mask = 16'h3332;
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N1
dffeas \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~2_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle .is_wysiwyg = "true";
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N20
fiftyfivenm_lcell_comb \uart_top_1|uart_controller_fsm_inst1|Selector1~0 (
// Equation(s):
// \uart_top_1|uart_controller_fsm_inst1|Selector1~0_combout  = (\uart_top_1|flanken_detekt_vhdl_inst1|q2~q  & (!\uart_top_1|flanken_detekt_vhdl_inst1|q1~q  & !\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~q ))

	.dataa(gnd),
	.datab(\uart_top_1|flanken_detekt_vhdl_inst1|q2~q ),
	.datac(\uart_top_1|flanken_detekt_vhdl_inst1|q1~q ),
	.datad(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_idle~q ),
	.cin(gnd),
	.combout(\uart_top_1|uart_controller_fsm_inst1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|Selector1~0 .lut_mask = 16'h000C;
defparam \uart_top_1|uart_controller_fsm_inst1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N21
dffeas \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|uart_controller_fsm_inst1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse .is_wysiwyg = "true";
defparam \uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N22
fiftyfivenm_lcell_comb \uart_top_1|uart_controller_fsm_inst1|shift_enable~0 (
// Equation(s):
// \uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout  = (!\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q  & (!\uart_top_1|baud_tick_inst1|Equal0~0_combout  & (\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte~q  & 
// !\uart_top_1|baud_tick_inst1|Equal0~1_combout )))

	.dataa(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_start_pulse~q ),
	.datab(\uart_top_1|baud_tick_inst1|Equal0~0_combout ),
	.datac(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_wait_rx_byte~q ),
	.datad(\uart_top_1|baud_tick_inst1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|shift_enable~0 .lut_mask = 16'h0010;
defparam \uart_top_1|uart_controller_fsm_inst1|shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y53_N21
dffeas \uart_top_1|shiftreg_uart_inst1|shiftreg[9] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|shiftreg_uart_inst1|shiftreg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|shiftreg_uart_inst1|shiftreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[9] .is_wysiwyg = "true";
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N14
fiftyfivenm_lcell_comb \uart_top_1|shiftreg_uart_inst1|shiftreg[8]~feeder (
// Equation(s):
// \uart_top_1|shiftreg_uart_inst1|shiftreg[8]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [9]),
	.cin(gnd),
	.combout(\uart_top_1|shiftreg_uart_inst1|shiftreg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[8]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y53_N15
dffeas \uart_top_1|shiftreg_uart_inst1|shiftreg[8] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|shiftreg_uart_inst1|shiftreg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|shiftreg_uart_inst1|shiftreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[8] .is_wysiwyg = "true";
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N14
fiftyfivenm_lcell_comb \uart_top_1|shiftreg_uart_inst1|shiftreg[7]~feeder (
// Equation(s):
// \uart_top_1|shiftreg_uart_inst1|shiftreg[7]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [8]),
	.cin(gnd),
	.combout(\uart_top_1|shiftreg_uart_inst1|shiftreg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y53_N15
dffeas \uart_top_1|shiftreg_uart_inst1|shiftreg[7] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|shiftreg_uart_inst1|shiftreg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|shiftreg_uart_inst1|shiftreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[7] .is_wysiwyg = "true";
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N0
fiftyfivenm_lcell_comb \uart_top_1|shiftreg_uart_inst1|shiftreg[6]~feeder (
// Equation(s):
// \uart_top_1|shiftreg_uart_inst1|shiftreg[6]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [7]),
	.cin(gnd),
	.combout(\uart_top_1|shiftreg_uart_inst1|shiftreg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y53_N1
dffeas \uart_top_1|shiftreg_uart_inst1|shiftreg[6] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|shiftreg_uart_inst1|shiftreg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|shiftreg_uart_inst1|shiftreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[6] .is_wysiwyg = "true";
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N6
fiftyfivenm_lcell_comb \uart_top_1|shiftreg_uart_inst1|shiftreg[5]~feeder (
// Equation(s):
// \uart_top_1|shiftreg_uart_inst1|shiftreg[5]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [6]),
	.cin(gnd),
	.combout(\uart_top_1|shiftreg_uart_inst1|shiftreg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y53_N7
dffeas \uart_top_1|shiftreg_uart_inst1|shiftreg[5] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|shiftreg_uart_inst1|shiftreg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|shiftreg_uart_inst1|shiftreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[5] .is_wysiwyg = "true";
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N24
fiftyfivenm_lcell_comb \uart_top_1|shiftreg_uart_inst1|shiftreg[4]~feeder (
// Equation(s):
// \uart_top_1|shiftreg_uart_inst1|shiftreg[4]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_top_1|shiftreg_uart_inst1|shiftreg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top_1|shiftreg_uart_inst1|shiftreg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[4]~feeder .lut_mask = 16'hF0F0;
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y53_N25
dffeas \uart_top_1|shiftreg_uart_inst1|shiftreg[4] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|shiftreg_uart_inst1|shiftreg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|shiftreg_uart_inst1|shiftreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[4] .is_wysiwyg = "true";
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N26
fiftyfivenm_lcell_comb \uart_top_1|shiftreg_uart_inst1|shiftreg[3]~feeder (
// Equation(s):
// \uart_top_1|shiftreg_uart_inst1|shiftreg[3]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [4]),
	.cin(gnd),
	.combout(\uart_top_1|shiftreg_uart_inst1|shiftreg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y53_N27
dffeas \uart_top_1|shiftreg_uart_inst1|shiftreg[3] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|shiftreg_uart_inst1|shiftreg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|shiftreg_uart_inst1|shiftreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[3] .is_wysiwyg = "true";
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y53_N4
fiftyfivenm_lcell_comb \uart_top_1|shiftreg_uart_inst1|shiftreg[2]~feeder (
// Equation(s):
// \uart_top_1|shiftreg_uart_inst1|shiftreg[2]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [3]),
	.cin(gnd),
	.combout(\uart_top_1|shiftreg_uart_inst1|shiftreg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y53_N5
dffeas \uart_top_1|shiftreg_uart_inst1|shiftreg[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|shiftreg_uart_inst1|shiftreg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|shiftreg_uart_inst1|shiftreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[2] .is_wysiwyg = "true";
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N10
fiftyfivenm_lcell_comb \uart_top_1|shiftreg_uart_inst1|shiftreg[1]~feeder (
// Equation(s):
// \uart_top_1|shiftreg_uart_inst1|shiftreg[1]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [2]),
	.cin(gnd),
	.combout(\uart_top_1|shiftreg_uart_inst1|shiftreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y53_N11
dffeas \uart_top_1|shiftreg_uart_inst1|shiftreg[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|shiftreg_uart_inst1|shiftreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|shiftreg_uart_inst1|shiftreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[1] .is_wysiwyg = "true";
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N24
fiftyfivenm_lcell_comb \uart_top_1|shiftreg_uart_inst1|shiftreg[0]~feeder (
// Equation(s):
// \uart_top_1|shiftreg_uart_inst1|shiftreg[0]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [1]),
	.cin(gnd),
	.combout(\uart_top_1|shiftreg_uart_inst1|shiftreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y53_N25
dffeas \uart_top_1|shiftreg_uart_inst1|shiftreg[0] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|shiftreg_uart_inst1|shiftreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|shiftreg_uart_inst1|shiftreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[0] .is_wysiwyg = "true";
defparam \uart_top_1|shiftreg_uart_inst1|shiftreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N12
fiftyfivenm_lcell_comb \uart_top_1|uart_controller_fsm_inst1|data_valid~0 (
// Equation(s):
// \uart_top_1|uart_controller_fsm_inst1|data_valid~0_combout  = (!\uart_top_1|shiftreg_uart_inst1|shiftreg [0] & (\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx~q  & \uart_top_1|shiftreg_uart_inst1|shiftreg [9]))

	.dataa(\uart_top_1|shiftreg_uart_inst1|shiftreg [0]),
	.datab(\uart_top_1|uart_controller_fsm_inst1|fsm_state.st_check_rx~q ),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [9]),
	.cin(gnd),
	.combout(\uart_top_1|uart_controller_fsm_inst1|data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|uart_controller_fsm_inst1|data_valid~0 .lut_mask = 16'h4400;
defparam \uart_top_1|uart_controller_fsm_inst1|data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N13
dffeas \uart_top_1|output_register_inst1|hex_out[3] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top_1|shiftreg_uart_inst1|shiftreg [3]),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top_1|uart_controller_fsm_inst1|data_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|output_register_inst1|hex_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[3] .is_wysiwyg = "true";
defparam \uart_top_1|output_register_inst1|hex_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N20
fiftyfivenm_lcell_comb \uart_top_1|output_register_inst1|hex_out[4]~feeder (
// Equation(s):
// \uart_top_1|output_register_inst1|hex_out[4]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [4]),
	.cin(gnd),
	.combout(\uart_top_1|output_register_inst1|hex_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|output_register_inst1|hex_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y53_N21
dffeas \uart_top_1|output_register_inst1|hex_out[4] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|output_register_inst1|hex_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|data_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|output_register_inst1|hex_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[4] .is_wysiwyg = "true";
defparam \uart_top_1|output_register_inst1|hex_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N30
fiftyfivenm_lcell_comb \uart_top_1|output_register_inst1|hex_out[2]~feeder (
// Equation(s):
// \uart_top_1|output_register_inst1|hex_out[2]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [2]),
	.cin(gnd),
	.combout(\uart_top_1|output_register_inst1|hex_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|output_register_inst1|hex_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y53_N31
dffeas \uart_top_1|output_register_inst1|hex_out[2] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|output_register_inst1|hex_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|data_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|output_register_inst1|hex_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[2] .is_wysiwyg = "true";
defparam \uart_top_1|output_register_inst1|hex_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N0
fiftyfivenm_lcell_comb \uart_top_1|output_register_inst1|hex_out[1]~feeder (
// Equation(s):
// \uart_top_1|output_register_inst1|hex_out[1]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [1]),
	.cin(gnd),
	.combout(\uart_top_1|output_register_inst1|hex_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|output_register_inst1|hex_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y53_N1
dffeas \uart_top_1|output_register_inst1|hex_out[1] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|output_register_inst1|hex_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|data_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|output_register_inst1|hex_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[1] .is_wysiwyg = "true";
defparam \uart_top_1|output_register_inst1|hex_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N22
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst1|Mux6~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst1|Mux6~0_combout  = (\uart_top_1|output_register_inst1|hex_out [3] & (!\uart_top_1|output_register_inst1|hex_out [2] & (\uart_top_1|output_register_inst1|hex_out [4] $ (!\uart_top_1|output_register_inst1|hex_out [1])))) # 
// (!\uart_top_1|output_register_inst1|hex_out [3] & (\uart_top_1|output_register_inst1|hex_out [1] & (\uart_top_1|output_register_inst1|hex_out [4] $ (!\uart_top_1|output_register_inst1|hex_out [2]))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [3]),
	.datab(\uart_top_1|output_register_inst1|hex_out [4]),
	.datac(\uart_top_1|output_register_inst1|hex_out [2]),
	.datad(\uart_top_1|output_register_inst1|hex_out [1]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux6~0 .lut_mask = 16'h4902;
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N12
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst1|Mux5~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst1|Mux5~0_combout  = (\uart_top_1|output_register_inst1|hex_out [4] & ((\uart_top_1|output_register_inst1|hex_out [1] & ((\uart_top_1|output_register_inst1|hex_out [2]))) # (!\uart_top_1|output_register_inst1|hex_out [1] & 
// (\uart_top_1|output_register_inst1|hex_out [3])))) # (!\uart_top_1|output_register_inst1|hex_out [4] & (\uart_top_1|output_register_inst1|hex_out [3] & (\uart_top_1|output_register_inst1|hex_out [2] $ (\uart_top_1|output_register_inst1|hex_out [1]))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [3]),
	.datab(\uart_top_1|output_register_inst1|hex_out [4]),
	.datac(\uart_top_1|output_register_inst1|hex_out [2]),
	.datad(\uart_top_1|output_register_inst1|hex_out [1]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux5~0 .lut_mask = 16'hC2A8;
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N2
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst1|Mux4~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst1|Mux4~0_combout  = (\uart_top_1|output_register_inst1|hex_out [3] & (\uart_top_1|output_register_inst1|hex_out [4] & ((\uart_top_1|output_register_inst1|hex_out [2]) # (!\uart_top_1|output_register_inst1|hex_out [1])))) # 
// (!\uart_top_1|output_register_inst1|hex_out [3] & (!\uart_top_1|output_register_inst1|hex_out [4] & (\uart_top_1|output_register_inst1|hex_out [2] & !\uart_top_1|output_register_inst1|hex_out [1])))

	.dataa(\uart_top_1|output_register_inst1|hex_out [3]),
	.datab(\uart_top_1|output_register_inst1|hex_out [4]),
	.datac(\uart_top_1|output_register_inst1|hex_out [2]),
	.datad(\uart_top_1|output_register_inst1|hex_out [1]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux4~0 .lut_mask = 16'h8098;
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N28
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst1|Mux3~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst1|Mux3~0_combout  = (\uart_top_1|output_register_inst1|hex_out [2] & ((\uart_top_1|output_register_inst1|hex_out [3] & ((\uart_top_1|output_register_inst1|hex_out [1]))) # (!\uart_top_1|output_register_inst1|hex_out [3] & 
// (\uart_top_1|output_register_inst1|hex_out [4] & !\uart_top_1|output_register_inst1|hex_out [1])))) # (!\uart_top_1|output_register_inst1|hex_out [2] & (!\uart_top_1|output_register_inst1|hex_out [4] & (\uart_top_1|output_register_inst1|hex_out [3] $ 
// (\uart_top_1|output_register_inst1|hex_out [1]))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [3]),
	.datab(\uart_top_1|output_register_inst1|hex_out [4]),
	.datac(\uart_top_1|output_register_inst1|hex_out [2]),
	.datad(\uart_top_1|output_register_inst1|hex_out [1]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux3~0 .lut_mask = 16'hA142;
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N18
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst1|Mux2~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst1|Mux2~0_combout  = (\uart_top_1|output_register_inst1|hex_out [2] & (((!\uart_top_1|output_register_inst1|hex_out [4] & \uart_top_1|output_register_inst1|hex_out [1])))) # (!\uart_top_1|output_register_inst1|hex_out [2] & 
// ((\uart_top_1|output_register_inst1|hex_out [3] & (!\uart_top_1|output_register_inst1|hex_out [4])) # (!\uart_top_1|output_register_inst1|hex_out [3] & ((\uart_top_1|output_register_inst1|hex_out [1])))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [3]),
	.datab(\uart_top_1|output_register_inst1|hex_out [4]),
	.datac(\uart_top_1|output_register_inst1|hex_out [2]),
	.datad(\uart_top_1|output_register_inst1|hex_out [1]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux2~0 .lut_mask = 16'h3702;
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N4
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst1|Mux1~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst1|Mux1~0_combout  = (\uart_top_1|output_register_inst1|hex_out [3] & (\uart_top_1|output_register_inst1|hex_out [1] & (\uart_top_1|output_register_inst1|hex_out [4] $ (\uart_top_1|output_register_inst1|hex_out [2])))) # 
// (!\uart_top_1|output_register_inst1|hex_out [3] & (!\uart_top_1|output_register_inst1|hex_out [4] & ((\uart_top_1|output_register_inst1|hex_out [2]) # (\uart_top_1|output_register_inst1|hex_out [1]))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [3]),
	.datab(\uart_top_1|output_register_inst1|hex_out [4]),
	.datac(\uart_top_1|output_register_inst1|hex_out [2]),
	.datad(\uart_top_1|output_register_inst1|hex_out [1]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux1~0 .lut_mask = 16'h3910;
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N26
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst1|Mux0~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst1|Mux0~0_combout  = (\uart_top_1|output_register_inst1|hex_out [1] & ((\uart_top_1|output_register_inst1|hex_out [4]) # (\uart_top_1|output_register_inst1|hex_out [3] $ (\uart_top_1|output_register_inst1|hex_out [2])))) # 
// (!\uart_top_1|output_register_inst1|hex_out [1] & ((\uart_top_1|output_register_inst1|hex_out [2]) # (\uart_top_1|output_register_inst1|hex_out [3] $ (\uart_top_1|output_register_inst1|hex_out [4]))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [3]),
	.datab(\uart_top_1|output_register_inst1|hex_out [4]),
	.datac(\uart_top_1|output_register_inst1|hex_out [2]),
	.datad(\uart_top_1|output_register_inst1|hex_out [1]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux0~0 .lut_mask = 16'hDEF6;
defparam \uart_top_1|vhdl_hex2sevseg_inst1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y53_N16
fiftyfivenm_lcell_comb \uart_top_1|output_register_inst1|hex_out[7]~feeder (
// Equation(s):
// \uart_top_1|output_register_inst1|hex_out[7]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_top_1|shiftreg_uart_inst1|shiftreg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top_1|output_register_inst1|hex_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[7]~feeder .lut_mask = 16'hF0F0;
defparam \uart_top_1|output_register_inst1|hex_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y53_N17
dffeas \uart_top_1|output_register_inst1|hex_out[7] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|output_register_inst1|hex_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|data_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|output_register_inst1|hex_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[7] .is_wysiwyg = "true";
defparam \uart_top_1|output_register_inst1|hex_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N16
fiftyfivenm_lcell_comb \uart_top_1|output_register_inst1|hex_out[8]~feeder (
// Equation(s):
// \uart_top_1|output_register_inst1|hex_out[8]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_top_1|shiftreg_uart_inst1|shiftreg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top_1|output_register_inst1|hex_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[8]~feeder .lut_mask = 16'hF0F0;
defparam \uart_top_1|output_register_inst1|hex_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y53_N17
dffeas \uart_top_1|output_register_inst1|hex_out[8] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|output_register_inst1|hex_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|data_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|output_register_inst1|hex_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[8] .is_wysiwyg = "true";
defparam \uart_top_1|output_register_inst1|hex_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N30
fiftyfivenm_lcell_comb \uart_top_1|output_register_inst1|hex_out[6]~feeder (
// Equation(s):
// \uart_top_1|output_register_inst1|hex_out[6]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top_1|shiftreg_uart_inst1|shiftreg [6]),
	.cin(gnd),
	.combout(\uart_top_1|output_register_inst1|hex_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_top_1|output_register_inst1|hex_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y53_N31
dffeas \uart_top_1|output_register_inst1|hex_out[6] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|output_register_inst1|hex_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|data_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|output_register_inst1|hex_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[6] .is_wysiwyg = "true";
defparam \uart_top_1|output_register_inst1|hex_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N28
fiftyfivenm_lcell_comb \uart_top_1|output_register_inst1|hex_out[5]~feeder (
// Equation(s):
// \uart_top_1|output_register_inst1|hex_out[5]~feeder_combout  = \uart_top_1|shiftreg_uart_inst1|shiftreg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_top_1|shiftreg_uart_inst1|shiftreg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top_1|output_register_inst1|hex_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[5]~feeder .lut_mask = 16'hF0F0;
defparam \uart_top_1|output_register_inst1|hex_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y53_N29
dffeas \uart_top_1|output_register_inst1|hex_out[5] (
	.clk(\infrastructure_1|modulo_divider_1|count[2]~clkctrl_outclk ),
	.d(\uart_top_1|output_register_inst1|hex_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\infrastructure_1|clock_sync_1|q_1~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_1|uart_controller_fsm_inst1|data_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_1|output_register_inst1|hex_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_1|output_register_inst1|hex_out[5] .is_wysiwyg = "true";
defparam \uart_top_1|output_register_inst1|hex_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N22
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst2|Mux6~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst2|Mux6~0_combout  = (\uart_top_1|output_register_inst1|hex_out [7] & (!\uart_top_1|output_register_inst1|hex_out [6] & (\uart_top_1|output_register_inst1|hex_out [8] $ (!\uart_top_1|output_register_inst1|hex_out [5])))) # 
// (!\uart_top_1|output_register_inst1|hex_out [7] & (\uart_top_1|output_register_inst1|hex_out [5] & (\uart_top_1|output_register_inst1|hex_out [8] $ (!\uart_top_1|output_register_inst1|hex_out [6]))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [7]),
	.datab(\uart_top_1|output_register_inst1|hex_out [8]),
	.datac(\uart_top_1|output_register_inst1|hex_out [6]),
	.datad(\uart_top_1|output_register_inst1|hex_out [5]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux6~0 .lut_mask = 16'h4902;
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N12
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst2|Mux5~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst2|Mux5~0_combout  = (\uart_top_1|output_register_inst1|hex_out [8] & ((\uart_top_1|output_register_inst1|hex_out [5] & ((\uart_top_1|output_register_inst1|hex_out [6]))) # (!\uart_top_1|output_register_inst1|hex_out [5] & 
// (\uart_top_1|output_register_inst1|hex_out [7])))) # (!\uart_top_1|output_register_inst1|hex_out [8] & (\uart_top_1|output_register_inst1|hex_out [7] & (\uart_top_1|output_register_inst1|hex_out [6] $ (\uart_top_1|output_register_inst1|hex_out [5]))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [7]),
	.datab(\uart_top_1|output_register_inst1|hex_out [8]),
	.datac(\uart_top_1|output_register_inst1|hex_out [6]),
	.datad(\uart_top_1|output_register_inst1|hex_out [5]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux5~0 .lut_mask = 16'hC2A8;
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N10
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst2|Mux4~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst2|Mux4~0_combout  = (\uart_top_1|output_register_inst1|hex_out [7] & (\uart_top_1|output_register_inst1|hex_out [8] & ((\uart_top_1|output_register_inst1|hex_out [6]) # (!\uart_top_1|output_register_inst1|hex_out [5])))) # 
// (!\uart_top_1|output_register_inst1|hex_out [7] & (!\uart_top_1|output_register_inst1|hex_out [8] & (\uart_top_1|output_register_inst1|hex_out [6] & !\uart_top_1|output_register_inst1|hex_out [5])))

	.dataa(\uart_top_1|output_register_inst1|hex_out [7]),
	.datab(\uart_top_1|output_register_inst1|hex_out [8]),
	.datac(\uart_top_1|output_register_inst1|hex_out [6]),
	.datad(\uart_top_1|output_register_inst1|hex_out [5]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux4~0 .lut_mask = 16'h8098;
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N8
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst2|Mux3~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst2|Mux3~0_combout  = (\uart_top_1|output_register_inst1|hex_out [6] & ((\uart_top_1|output_register_inst1|hex_out [7] & ((\uart_top_1|output_register_inst1|hex_out [5]))) # (!\uart_top_1|output_register_inst1|hex_out [7] & 
// (\uart_top_1|output_register_inst1|hex_out [8] & !\uart_top_1|output_register_inst1|hex_out [5])))) # (!\uart_top_1|output_register_inst1|hex_out [6] & (!\uart_top_1|output_register_inst1|hex_out [8] & (\uart_top_1|output_register_inst1|hex_out [7] $ 
// (\uart_top_1|output_register_inst1|hex_out [5]))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [7]),
	.datab(\uart_top_1|output_register_inst1|hex_out [8]),
	.datac(\uart_top_1|output_register_inst1|hex_out [6]),
	.datad(\uart_top_1|output_register_inst1|hex_out [5]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux3~0 .lut_mask = 16'hA142;
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N26
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst2|Mux2~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst2|Mux2~0_combout  = (\uart_top_1|output_register_inst1|hex_out [6] & (((!\uart_top_1|output_register_inst1|hex_out [8] & \uart_top_1|output_register_inst1|hex_out [5])))) # (!\uart_top_1|output_register_inst1|hex_out [6] & 
// ((\uart_top_1|output_register_inst1|hex_out [7] & (!\uart_top_1|output_register_inst1|hex_out [8])) # (!\uart_top_1|output_register_inst1|hex_out [7] & ((\uart_top_1|output_register_inst1|hex_out [5])))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [7]),
	.datab(\uart_top_1|output_register_inst1|hex_out [8]),
	.datac(\uart_top_1|output_register_inst1|hex_out [6]),
	.datad(\uart_top_1|output_register_inst1|hex_out [5]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux2~0 .lut_mask = 16'h3702;
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N4
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst2|Mux1~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst2|Mux1~0_combout  = (\uart_top_1|output_register_inst1|hex_out [7] & (\uart_top_1|output_register_inst1|hex_out [5] & (\uart_top_1|output_register_inst1|hex_out [8] $ (\uart_top_1|output_register_inst1|hex_out [6])))) # 
// (!\uart_top_1|output_register_inst1|hex_out [7] & (!\uart_top_1|output_register_inst1|hex_out [8] & ((\uart_top_1|output_register_inst1|hex_out [6]) # (\uart_top_1|output_register_inst1|hex_out [5]))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [7]),
	.datab(\uart_top_1|output_register_inst1|hex_out [8]),
	.datac(\uart_top_1|output_register_inst1|hex_out [6]),
	.datad(\uart_top_1|output_register_inst1|hex_out [5]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux1~0 .lut_mask = 16'h3910;
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N18
fiftyfivenm_lcell_comb \uart_top_1|vhdl_hex2sevseg_inst2|Mux0~0 (
// Equation(s):
// \uart_top_1|vhdl_hex2sevseg_inst2|Mux0~0_combout  = (\uart_top_1|output_register_inst1|hex_out [5] & ((\uart_top_1|output_register_inst1|hex_out [8]) # (\uart_top_1|output_register_inst1|hex_out [7] $ (\uart_top_1|output_register_inst1|hex_out [6])))) # 
// (!\uart_top_1|output_register_inst1|hex_out [5] & ((\uart_top_1|output_register_inst1|hex_out [6]) # (\uart_top_1|output_register_inst1|hex_out [7] $ (\uart_top_1|output_register_inst1|hex_out [8]))))

	.dataa(\uart_top_1|output_register_inst1|hex_out [7]),
	.datab(\uart_top_1|output_register_inst1|hex_out [8]),
	.datac(\uart_top_1|output_register_inst1|hex_out [6]),
	.datad(\uart_top_1|output_register_inst1|hex_out [5]),
	.cin(gnd),
	.combout(\uart_top_1|vhdl_hex2sevseg_inst2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux0~0 .lut_mask = 16'hDEF6;
defparam \uart_top_1|vhdl_hex2sevseg_inst2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N10
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~0 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~0_combout  = \infrastructure_1|signal_checker_1|bit_count_i [0] $ (VCC)
// \infrastructure_1|signal_checker_1|Add2~1  = CARRY(\infrastructure_1|signal_checker_1|bit_count_i [0])

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|Add2~0_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~1 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~0 .lut_mask = 16'h33CC;
defparam \infrastructure_1|signal_checker_1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N12
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~2 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~2_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [1] & (\infrastructure_1|signal_checker_1|Add2~1  & VCC)) # (!\infrastructure_1|signal_checker_1|bit_count_i [1] & 
// (!\infrastructure_1|signal_checker_1|Add2~1 ))
// \infrastructure_1|signal_checker_1|Add2~3  = CARRY((!\infrastructure_1|signal_checker_1|bit_count_i [1] & !\infrastructure_1|signal_checker_1|Add2~1 ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~1 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~2_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~3 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~2 .lut_mask = 16'hC303;
defparam \infrastructure_1|signal_checker_1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_count[0]~8 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_count[0]~8_combout  = \infrastructure_1|signal_checker_1|pulse_count [0] $ (VCC)
// \infrastructure_1|signal_checker_1|pulse_count[0]~9  = CARRY(\infrastructure_1|signal_checker_1|pulse_count [0])

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|pulse_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|pulse_count[0]~8_combout ),
	.cout(\infrastructure_1|signal_checker_1|pulse_count[0]~9 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[0]~8 .lut_mask = 16'h33CC;
defparam \infrastructure_1|signal_checker_1|pulse_count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N28
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|sync_q1~0 (
// Equation(s):
// \infrastructure_1|signal_checker_1|sync_q1~0_combout  = !\USB_TXD~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\USB_TXD~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|sync_q1~0_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|sync_q1~0 .lut_mask = 16'h0F0F;
defparam \infrastructure_1|signal_checker_1|sync_q1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N29
dffeas \infrastructure_1|signal_checker_1|sync_q1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|sync_q1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|sync_q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|sync_q1 .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|sync_q1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N12
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|sync_q2~feeder (
// Equation(s):
// \infrastructure_1|signal_checker_1|sync_q2~feeder_combout  = \infrastructure_1|signal_checker_1|sync_q1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\infrastructure_1|signal_checker_1|sync_q1~q ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|sync_q2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|sync_q2~feeder .lut_mask = 16'hFF00;
defparam \infrastructure_1|signal_checker_1|sync_q2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N13
dffeas \infrastructure_1|signal_checker_1|sync_q2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|sync_q2~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|sync_q2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|sync_q2 .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|sync_q2 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N11
dffeas \infrastructure_1|signal_checker_1|sync_q3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\infrastructure_1|signal_checker_1|sync_q2~q ),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|sync_q3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|sync_q3 .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|sync_q3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|next_pulse_count[0]~0 (
// Equation(s):
// \infrastructure_1|signal_checker_1|next_pulse_count[0]~0_combout  = (\infrastructure_1|signal_checker_1|pulse_counter~7_combout ) # ((\infrastructure_1|signal_checker_1|sync_q2~q  & !\infrastructure_1|signal_checker_1|sync_q3~q ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|sync_q2~q ),
	.datac(\infrastructure_1|signal_checker_1|sync_q3~q ),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~7_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|next_pulse_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|next_pulse_count[0]~0 .lut_mask = 16'hFF0C;
defparam \infrastructure_1|signal_checker_1|next_pulse_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N15
dffeas \infrastructure_1|signal_checker_1|pulse_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|pulse_count[0]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\infrastructure_1|signal_checker_1|next_pulse_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|pulse_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[0] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|pulse_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N16
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_count[1]~10 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_count[1]~10_combout  = (\infrastructure_1|signal_checker_1|pulse_count [1] & ((\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & (\infrastructure_1|signal_checker_1|pulse_count[0]~9  & VCC)) # 
// (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & (!\infrastructure_1|signal_checker_1|pulse_count[0]~9 )))) # (!\infrastructure_1|signal_checker_1|pulse_count [1] & ((\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & 
// (!\infrastructure_1|signal_checker_1|pulse_count[0]~9 )) # (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & ((\infrastructure_1|signal_checker_1|pulse_count[0]~9 ) # (GND)))))
// \infrastructure_1|signal_checker_1|pulse_count[1]~11  = CARRY((\infrastructure_1|signal_checker_1|pulse_count [1] & (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & !\infrastructure_1|signal_checker_1|pulse_count[0]~9 )) # 
// (!\infrastructure_1|signal_checker_1|pulse_count [1] & ((!\infrastructure_1|signal_checker_1|pulse_count[0]~9 ) # (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|pulse_count [1]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|pulse_count[0]~9 ),
	.combout(\infrastructure_1|signal_checker_1|pulse_count[1]~10_combout ),
	.cout(\infrastructure_1|signal_checker_1|pulse_count[1]~11 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[1]~10 .lut_mask = 16'h9617;
defparam \infrastructure_1|signal_checker_1|pulse_count[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N17
dffeas \infrastructure_1|signal_checker_1|pulse_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|pulse_count[1]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\infrastructure_1|signal_checker_1|next_pulse_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|pulse_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[1] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|pulse_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N18
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_count[2]~12 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_count[2]~12_combout  = ((\infrastructure_1|signal_checker_1|pulse_count [2] $ (\infrastructure_1|signal_checker_1|pulse_counter~7_combout  $ (!\infrastructure_1|signal_checker_1|pulse_count[1]~11 )))) # (GND)
// \infrastructure_1|signal_checker_1|pulse_count[2]~13  = CARRY((\infrastructure_1|signal_checker_1|pulse_count [2] & ((\infrastructure_1|signal_checker_1|pulse_counter~7_combout ) # (!\infrastructure_1|signal_checker_1|pulse_count[1]~11 ))) # 
// (!\infrastructure_1|signal_checker_1|pulse_count [2] & (\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & !\infrastructure_1|signal_checker_1|pulse_count[1]~11 )))

	.dataa(\infrastructure_1|signal_checker_1|pulse_count [2]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|pulse_count[1]~11 ),
	.combout(\infrastructure_1|signal_checker_1|pulse_count[2]~12_combout ),
	.cout(\infrastructure_1|signal_checker_1|pulse_count[2]~13 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[2]~12 .lut_mask = 16'h698E;
defparam \infrastructure_1|signal_checker_1|pulse_count[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N20
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_count[3]~14 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_count[3]~14_combout  = (\infrastructure_1|signal_checker_1|pulse_count [3] & ((\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & (\infrastructure_1|signal_checker_1|pulse_count[2]~13  & VCC)) # 
// (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & (!\infrastructure_1|signal_checker_1|pulse_count[2]~13 )))) # (!\infrastructure_1|signal_checker_1|pulse_count [3] & ((\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & 
// (!\infrastructure_1|signal_checker_1|pulse_count[2]~13 )) # (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & ((\infrastructure_1|signal_checker_1|pulse_count[2]~13 ) # (GND)))))
// \infrastructure_1|signal_checker_1|pulse_count[3]~15  = CARRY((\infrastructure_1|signal_checker_1|pulse_count [3] & (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & !\infrastructure_1|signal_checker_1|pulse_count[2]~13 )) # 
// (!\infrastructure_1|signal_checker_1|pulse_count [3] & ((!\infrastructure_1|signal_checker_1|pulse_count[2]~13 ) # (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|pulse_count [3]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|pulse_count[2]~13 ),
	.combout(\infrastructure_1|signal_checker_1|pulse_count[3]~14_combout ),
	.cout(\infrastructure_1|signal_checker_1|pulse_count[3]~15 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[3]~14 .lut_mask = 16'h9617;
defparam \infrastructure_1|signal_checker_1|pulse_count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N21
dffeas \infrastructure_1|signal_checker_1|pulse_count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|pulse_count[3]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\infrastructure_1|signal_checker_1|next_pulse_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|pulse_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[3] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|pulse_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N22
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_count[4]~16 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_count[4]~16_combout  = ((\infrastructure_1|signal_checker_1|pulse_count [4] $ (\infrastructure_1|signal_checker_1|pulse_counter~7_combout  $ (!\infrastructure_1|signal_checker_1|pulse_count[3]~15 )))) # (GND)
// \infrastructure_1|signal_checker_1|pulse_count[4]~17  = CARRY((\infrastructure_1|signal_checker_1|pulse_count [4] & ((\infrastructure_1|signal_checker_1|pulse_counter~7_combout ) # (!\infrastructure_1|signal_checker_1|pulse_count[3]~15 ))) # 
// (!\infrastructure_1|signal_checker_1|pulse_count [4] & (\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & !\infrastructure_1|signal_checker_1|pulse_count[3]~15 )))

	.dataa(\infrastructure_1|signal_checker_1|pulse_count [4]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|pulse_count[3]~15 ),
	.combout(\infrastructure_1|signal_checker_1|pulse_count[4]~16_combout ),
	.cout(\infrastructure_1|signal_checker_1|pulse_count[4]~17 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[4]~16 .lut_mask = 16'h698E;
defparam \infrastructure_1|signal_checker_1|pulse_count[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N23
dffeas \infrastructure_1|signal_checker_1|pulse_count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|pulse_count[4]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\infrastructure_1|signal_checker_1|next_pulse_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|pulse_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[4] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|pulse_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_count[5]~18 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_count[5]~18_combout  = (\infrastructure_1|signal_checker_1|pulse_count [5] & ((\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & (\infrastructure_1|signal_checker_1|pulse_count[4]~17  & VCC)) # 
// (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & (!\infrastructure_1|signal_checker_1|pulse_count[4]~17 )))) # (!\infrastructure_1|signal_checker_1|pulse_count [5] & ((\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & 
// (!\infrastructure_1|signal_checker_1|pulse_count[4]~17 )) # (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & ((\infrastructure_1|signal_checker_1|pulse_count[4]~17 ) # (GND)))))
// \infrastructure_1|signal_checker_1|pulse_count[5]~19  = CARRY((\infrastructure_1|signal_checker_1|pulse_count [5] & (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & !\infrastructure_1|signal_checker_1|pulse_count[4]~17 )) # 
// (!\infrastructure_1|signal_checker_1|pulse_count [5] & ((!\infrastructure_1|signal_checker_1|pulse_count[4]~17 ) # (!\infrastructure_1|signal_checker_1|pulse_counter~7_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|pulse_count [5]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|pulse_count[4]~17 ),
	.combout(\infrastructure_1|signal_checker_1|pulse_count[5]~18_combout ),
	.cout(\infrastructure_1|signal_checker_1|pulse_count[5]~19 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[5]~18 .lut_mask = 16'h9617;
defparam \infrastructure_1|signal_checker_1|pulse_count[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N25
dffeas \infrastructure_1|signal_checker_1|pulse_count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|pulse_count[5]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\infrastructure_1|signal_checker_1|next_pulse_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|pulse_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[5] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|pulse_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N26
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_count[6]~20 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_count[6]~20_combout  = ((\infrastructure_1|signal_checker_1|pulse_count [6] $ (\infrastructure_1|signal_checker_1|pulse_counter~7_combout  $ (!\infrastructure_1|signal_checker_1|pulse_count[5]~19 )))) # (GND)
// \infrastructure_1|signal_checker_1|pulse_count[6]~21  = CARRY((\infrastructure_1|signal_checker_1|pulse_count [6] & ((\infrastructure_1|signal_checker_1|pulse_counter~7_combout ) # (!\infrastructure_1|signal_checker_1|pulse_count[5]~19 ))) # 
// (!\infrastructure_1|signal_checker_1|pulse_count [6] & (\infrastructure_1|signal_checker_1|pulse_counter~7_combout  & !\infrastructure_1|signal_checker_1|pulse_count[5]~19 )))

	.dataa(\infrastructure_1|signal_checker_1|pulse_count [6]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|pulse_count[5]~19 ),
	.combout(\infrastructure_1|signal_checker_1|pulse_count[6]~20_combout ),
	.cout(\infrastructure_1|signal_checker_1|pulse_count[6]~21 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[6]~20 .lut_mask = 16'h698E;
defparam \infrastructure_1|signal_checker_1|pulse_count[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N27
dffeas \infrastructure_1|signal_checker_1|pulse_count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|pulse_count[6]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\infrastructure_1|signal_checker_1|next_pulse_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|pulse_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[6] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|pulse_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N28
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_count[7]~22 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_count[7]~22_combout  = \infrastructure_1|signal_checker_1|pulse_count [7] $ (\infrastructure_1|signal_checker_1|pulse_count[6]~21  $ (\infrastructure_1|signal_checker_1|pulse_counter~7_combout ))

	.dataa(\infrastructure_1|signal_checker_1|pulse_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~7_combout ),
	.cin(\infrastructure_1|signal_checker_1|pulse_count[6]~21 ),
	.combout(\infrastructure_1|signal_checker_1|pulse_count[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[7]~22 .lut_mask = 16'hA55A;
defparam \infrastructure_1|signal_checker_1|pulse_count[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N29
dffeas \infrastructure_1|signal_checker_1|pulse_count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|pulse_count[7]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\infrastructure_1|signal_checker_1|next_pulse_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|pulse_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[7] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|pulse_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|LessThan1~1 (
// Equation(s):
// \infrastructure_1|signal_checker_1|LessThan1~1_combout  = (\infrastructure_1|signal_checker_1|pulse_count [4]) # ((\infrastructure_1|signal_checker_1|pulse_count [7]) # ((\infrastructure_1|signal_checker_1|pulse_count [6]) # 
// (\infrastructure_1|signal_checker_1|pulse_count [5])))

	.dataa(\infrastructure_1|signal_checker_1|pulse_count [4]),
	.datab(\infrastructure_1|signal_checker_1|pulse_count [7]),
	.datac(\infrastructure_1|signal_checker_1|pulse_count [6]),
	.datad(\infrastructure_1|signal_checker_1|pulse_count [5]),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|LessThan1~1 .lut_mask = 16'hFFFE;
defparam \infrastructure_1|signal_checker_1|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_counter~7 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_counter~7_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|LessThan1~0_combout ) # 
// (\infrastructure_1|signal_checker_1|LessThan1~1_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|LessThan1~0_combout ),
	.datab(\infrastructure_1|signal_checker_1|LessThan1~1_combout ),
	.datac(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|pulse_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_counter~7 .lut_mask = 16'hE000;
defparam \infrastructure_1|signal_checker_1|pulse_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N19
dffeas \infrastructure_1|signal_checker_1|pulse_count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|pulse_count[2]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\infrastructure_1|signal_checker_1|next_pulse_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|pulse_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_count[2] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|pulse_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N30
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|LessThan1~0 (
// Equation(s):
// \infrastructure_1|signal_checker_1|LessThan1~0_combout  = (\infrastructure_1|signal_checker_1|pulse_count [2]) # ((\infrastructure_1|signal_checker_1|pulse_count [3]) # ((\infrastructure_1|signal_checker_1|pulse_count [0]) # 
// (\infrastructure_1|signal_checker_1|pulse_count [1])))

	.dataa(\infrastructure_1|signal_checker_1|pulse_count [2]),
	.datab(\infrastructure_1|signal_checker_1|pulse_count [3]),
	.datac(\infrastructure_1|signal_checker_1|pulse_count [0]),
	.datad(\infrastructure_1|signal_checker_1|pulse_count [1]),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \infrastructure_1|signal_checker_1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N30
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|signal_checker~0 (
// Equation(s):
// \infrastructure_1|signal_checker_1|signal_checker~0_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0]) # ((!\infrastructure_1|signal_checker_1|LessThan1~0_combout  & !\infrastructure_1|signal_checker_1|LessThan1~1_combout ))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(gnd),
	.datac(\infrastructure_1|signal_checker_1|LessThan1~0_combout ),
	.datad(\infrastructure_1|signal_checker_1|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|signal_checker~0_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|signal_checker~0 .lut_mask = 16'hAAAF;
defparam \infrastructure_1|signal_checker_1|signal_checker~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N14
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~4 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~4_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [2] & ((GND) # (!\infrastructure_1|signal_checker_1|Add2~3 ))) # (!\infrastructure_1|signal_checker_1|bit_count_i [2] & 
// (\infrastructure_1|signal_checker_1|Add2~3  $ (GND)))
// \infrastructure_1|signal_checker_1|Add2~5  = CARRY((\infrastructure_1|signal_checker_1|bit_count_i [2]) # (!\infrastructure_1|signal_checker_1|Add2~3 ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~3 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~4_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~5 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~4 .lut_mask = 16'h3CCF;
defparam \infrastructure_1|signal_checker_1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N16
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~6 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~6_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [3] & (\infrastructure_1|signal_checker_1|Add2~5  & VCC)) # (!\infrastructure_1|signal_checker_1|bit_count_i [3] & 
// (!\infrastructure_1|signal_checker_1|Add2~5 ))
// \infrastructure_1|signal_checker_1|Add2~7  = CARRY((!\infrastructure_1|signal_checker_1|bit_count_i [3] & !\infrastructure_1|signal_checker_1|Add2~5 ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~5 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~6_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~7 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~6 .lut_mask = 16'hC303;
defparam \infrastructure_1|signal_checker_1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N4
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[3]~16 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[3]~16_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (\infrastructure_1|signal_checker_1|Add2~6_combout )) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~6_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|Add2~6_combout ),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[3]~16 .lut_mask = 16'h8DCC;
defparam \infrastructure_1|signal_checker_1|bit_count_i[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N5
dffeas \infrastructure_1|signal_checker_1|bit_count_i[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[3]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[3] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N18
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~8 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~8_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [4] & ((GND) # (!\infrastructure_1|signal_checker_1|Add2~7 ))) # (!\infrastructure_1|signal_checker_1|bit_count_i [4] & 
// (\infrastructure_1|signal_checker_1|Add2~7  $ (GND)))
// \infrastructure_1|signal_checker_1|Add2~9  = CARRY((\infrastructure_1|signal_checker_1|bit_count_i [4]) # (!\infrastructure_1|signal_checker_1|Add2~7 ))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~7 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~8_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~9 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~8 .lut_mask = 16'h5AAF;
defparam \infrastructure_1|signal_checker_1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N6
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[4]~15 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[4]~15_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (\infrastructure_1|signal_checker_1|Add2~8_combout )) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~8_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|Add2~8_combout ),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[4]~15 .lut_mask = 16'h8DCC;
defparam \infrastructure_1|signal_checker_1|bit_count_i[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N7
dffeas \infrastructure_1|signal_checker_1|bit_count_i[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[4]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[4] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N20
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~10 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~10_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [5] & (\infrastructure_1|signal_checker_1|Add2~9  & VCC)) # (!\infrastructure_1|signal_checker_1|bit_count_i [5] & 
// (!\infrastructure_1|signal_checker_1|Add2~9 ))
// \infrastructure_1|signal_checker_1|Add2~11  = CARRY((!\infrastructure_1|signal_checker_1|bit_count_i [5] & !\infrastructure_1|signal_checker_1|Add2~9 ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~9 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~10_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~11 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~10 .lut_mask = 16'hC303;
defparam \infrastructure_1|signal_checker_1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N28
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[5]~14 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[5]~14_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (\infrastructure_1|signal_checker_1|Add2~10_combout )) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~10_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|Add2~10_combout ),
	.datac(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datad(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[5]~14 .lut_mask = 16'h8CDC;
defparam \infrastructure_1|signal_checker_1|bit_count_i[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N29
dffeas \infrastructure_1|signal_checker_1|bit_count_i[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[5]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[5] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N22
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~12 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~12_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [6] & ((GND) # (!\infrastructure_1|signal_checker_1|Add2~11 ))) # (!\infrastructure_1|signal_checker_1|bit_count_i [6] & 
// (\infrastructure_1|signal_checker_1|Add2~11  $ (GND)))
// \infrastructure_1|signal_checker_1|Add2~13  = CARRY((\infrastructure_1|signal_checker_1|bit_count_i [6]) # (!\infrastructure_1|signal_checker_1|Add2~11 ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~11 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~12_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~13 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~12 .lut_mask = 16'h3CCF;
defparam \infrastructure_1|signal_checker_1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N8
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[6]~13 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[6]~13_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (\infrastructure_1|signal_checker_1|Add2~12_combout )) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~12_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|Add2~12_combout ),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[6]~13 .lut_mask = 16'h8BAA;
defparam \infrastructure_1|signal_checker_1|bit_count_i[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N9
dffeas \infrastructure_1|signal_checker_1|bit_count_i[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[6]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[6] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N24
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~14 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~14_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [7] & (\infrastructure_1|signal_checker_1|Add2~13  & VCC)) # (!\infrastructure_1|signal_checker_1|bit_count_i [7] & 
// (!\infrastructure_1|signal_checker_1|Add2~13 ))
// \infrastructure_1|signal_checker_1|Add2~15  = CARRY((!\infrastructure_1|signal_checker_1|bit_count_i [7] & !\infrastructure_1|signal_checker_1|Add2~13 ))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~13 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~14_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~15 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~14 .lut_mask = 16'hA505;
defparam \infrastructure_1|signal_checker_1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[7]~12 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[7]~12_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~14_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~14_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datac(\infrastructure_1|signal_checker_1|Add2~14_combout ),
	.datad(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[7]~12 .lut_mask = 16'hB0F4;
defparam \infrastructure_1|signal_checker_1|bit_count_i[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N15
dffeas \infrastructure_1|signal_checker_1|bit_count_i[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[7]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[7] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N26
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~16 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~16_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [8] & ((GND) # (!\infrastructure_1|signal_checker_1|Add2~15 ))) # (!\infrastructure_1|signal_checker_1|bit_count_i [8] & 
// (\infrastructure_1|signal_checker_1|Add2~15  $ (GND)))
// \infrastructure_1|signal_checker_1|Add2~17  = CARRY((\infrastructure_1|signal_checker_1|bit_count_i [8]) # (!\infrastructure_1|signal_checker_1|Add2~15 ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~15 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~16_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~17 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~16 .lut_mask = 16'h3CCF;
defparam \infrastructure_1|signal_checker_1|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N4
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[8]~11 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[8]~11_combout  = (\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|bit_count_i [0] & (\infrastructure_1|signal_checker_1|Add2~16_combout )) # 
// (!\infrastructure_1|signal_checker_1|bit_count_i [0] & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (((\infrastructure_1|signal_checker_1|Add2~16_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datac(\infrastructure_1|signal_checker_1|Add2~16_combout ),
	.datad(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[8]~11 .lut_mask = 16'hD0F2;
defparam \infrastructure_1|signal_checker_1|bit_count_i[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N5
dffeas \infrastructure_1|signal_checker_1|bit_count_i[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[8]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [8]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[8] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N28
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~18 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~18_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [9] & (\infrastructure_1|signal_checker_1|Add2~17  & VCC)) # (!\infrastructure_1|signal_checker_1|bit_count_i [9] & 
// (!\infrastructure_1|signal_checker_1|Add2~17 ))
// \infrastructure_1|signal_checker_1|Add2~19  = CARRY((!\infrastructure_1|signal_checker_1|bit_count_i [9] & !\infrastructure_1|signal_checker_1|Add2~17 ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~17 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~18_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~19 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~18 .lut_mask = 16'hC303;
defparam \infrastructure_1|signal_checker_1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N14
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[9]~10 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[9]~10_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~18_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~18_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datac(\infrastructure_1|signal_checker_1|Add2~18_combout ),
	.datad(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[9]~10 .lut_mask = 16'hB0F4;
defparam \infrastructure_1|signal_checker_1|bit_count_i[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N15
dffeas \infrastructure_1|signal_checker_1|bit_count_i[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[9]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [9]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[9] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N30
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~20 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~20_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [10] & ((GND) # (!\infrastructure_1|signal_checker_1|Add2~19 ))) # (!\infrastructure_1|signal_checker_1|bit_count_i [10] & 
// (\infrastructure_1|signal_checker_1|Add2~19  $ (GND)))
// \infrastructure_1|signal_checker_1|Add2~21  = CARRY((\infrastructure_1|signal_checker_1|bit_count_i [10]) # (!\infrastructure_1|signal_checker_1|Add2~19 ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~19 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~20_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~21 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~20 .lut_mask = 16'h3CCF;
defparam \infrastructure_1|signal_checker_1|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N8
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[10]~9 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[10]~9_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (\infrastructure_1|signal_checker_1|Add2~20_combout )) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~20_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|Add2~20_combout ),
	.datac(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datad(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[10]~9 .lut_mask = 16'h8CDC;
defparam \infrastructure_1|signal_checker_1|bit_count_i[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N9
dffeas \infrastructure_1|signal_checker_1|bit_count_i[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[10]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [10]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[10] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N0
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~22 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~22_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [11] & (\infrastructure_1|signal_checker_1|Add2~21  & VCC)) # (!\infrastructure_1|signal_checker_1|bit_count_i [11] & 
// (!\infrastructure_1|signal_checker_1|Add2~21 ))
// \infrastructure_1|signal_checker_1|Add2~23  = CARRY((!\infrastructure_1|signal_checker_1|bit_count_i [11] & !\infrastructure_1|signal_checker_1|Add2~21 ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~21 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~22_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~23 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~22 .lut_mask = 16'hC303;
defparam \infrastructure_1|signal_checker_1|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[11]~8 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[11]~8_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~22_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (!\infrastructure_1|signal_checker_1|signal_checker~1_combout )) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|Add2~22_combout )))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|Add2~22_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[11]~8 .lut_mask = 16'hBF04;
defparam \infrastructure_1|signal_checker_1|bit_count_i[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N25
dffeas \infrastructure_1|signal_checker_1|bit_count_i[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[11]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [11]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[11] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N2
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~24 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~24_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [12] & ((GND) # (!\infrastructure_1|signal_checker_1|Add2~23 ))) # (!\infrastructure_1|signal_checker_1|bit_count_i [12] & 
// (\infrastructure_1|signal_checker_1|Add2~23  $ (GND)))
// \infrastructure_1|signal_checker_1|Add2~25  = CARRY((\infrastructure_1|signal_checker_1|bit_count_i [12]) # (!\infrastructure_1|signal_checker_1|Add2~23 ))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~23 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~24_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~25 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~24 .lut_mask = 16'h5AAF;
defparam \infrastructure_1|signal_checker_1|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[12]~7 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[12]~7_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~24_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (!\infrastructure_1|signal_checker_1|signal_checker~1_combout )) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|Add2~24_combout )))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datac(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datad(\infrastructure_1|signal_checker_1|Add2~24_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[12]~7 .lut_mask = 16'hBF10;
defparam \infrastructure_1|signal_checker_1|bit_count_i[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N9
dffeas \infrastructure_1|signal_checker_1|bit_count_i[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[12]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [12]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[12] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N4
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~26 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~26_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [13] & (\infrastructure_1|signal_checker_1|Add2~25  & VCC)) # (!\infrastructure_1|signal_checker_1|bit_count_i [13] & 
// (!\infrastructure_1|signal_checker_1|Add2~25 ))
// \infrastructure_1|signal_checker_1|Add2~27  = CARRY((!\infrastructure_1|signal_checker_1|bit_count_i [13] & !\infrastructure_1|signal_checker_1|Add2~25 ))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~25 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~26_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~27 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~26 .lut_mask = 16'hA505;
defparam \infrastructure_1|signal_checker_1|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[13]~6 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[13]~6_combout  = (\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|bit_count_i [0] & (\infrastructure_1|signal_checker_1|Add2~26_combout )) # 
// (!\infrastructure_1|signal_checker_1|bit_count_i [0] & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~26_combout ))

	.dataa(\infrastructure_1|signal_checker_1|Add2~26_combout ),
	.datab(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datac(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datad(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[13]~6 .lut_mask = 16'hAA3A;
defparam \infrastructure_1|signal_checker_1|bit_count_i[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N23
dffeas \infrastructure_1|signal_checker_1|bit_count_i[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[13]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [13]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[13] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N6
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~28 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~28_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [14] & ((GND) # (!\infrastructure_1|signal_checker_1|Add2~27 ))) # (!\infrastructure_1|signal_checker_1|bit_count_i [14] & 
// (\infrastructure_1|signal_checker_1|Add2~27  $ (GND)))
// \infrastructure_1|signal_checker_1|Add2~29  = CARRY((\infrastructure_1|signal_checker_1|bit_count_i [14]) # (!\infrastructure_1|signal_checker_1|Add2~27 ))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~27 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~28_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~29 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~28 .lut_mask = 16'h5AAF;
defparam \infrastructure_1|signal_checker_1|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[14]~5 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[14]~5_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~28_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (!\infrastructure_1|signal_checker_1|signal_checker~1_combout )) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|Add2~28_combout )))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datac(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datad(\infrastructure_1|signal_checker_1|Add2~28_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[14]~5 .lut_mask = 16'hBF10;
defparam \infrastructure_1|signal_checker_1|bit_count_i[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N21
dffeas \infrastructure_1|signal_checker_1|bit_count_i[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[14]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [14]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[14] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N8
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~30 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~30_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [15] & (\infrastructure_1|signal_checker_1|Add2~29  & VCC)) # (!\infrastructure_1|signal_checker_1|bit_count_i [15] & 
// (!\infrastructure_1|signal_checker_1|Add2~29 ))
// \infrastructure_1|signal_checker_1|Add2~31  = CARRY((!\infrastructure_1|signal_checker_1|bit_count_i [15] & !\infrastructure_1|signal_checker_1|Add2~29 ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~29 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~30_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~31 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~30 .lut_mask = 16'hC303;
defparam \infrastructure_1|signal_checker_1|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[15]~4 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[15]~4_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~30_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (!\infrastructure_1|signal_checker_1|signal_checker~1_combout )) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|Add2~30_combout )))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|Add2~30_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[15]~4 .lut_mask = 16'hBF04;
defparam \infrastructure_1|signal_checker_1|bit_count_i[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N11
dffeas \infrastructure_1|signal_checker_1|bit_count_i[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[15]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [15]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[15] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N10
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~32 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~32_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [16] & ((GND) # (!\infrastructure_1|signal_checker_1|Add2~31 ))) # (!\infrastructure_1|signal_checker_1|bit_count_i [16] & 
// (\infrastructure_1|signal_checker_1|Add2~31  $ (GND)))
// \infrastructure_1|signal_checker_1|Add2~33  = CARRY((\infrastructure_1|signal_checker_1|bit_count_i [16]) # (!\infrastructure_1|signal_checker_1|Add2~31 ))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~31 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~32_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~33 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~32 .lut_mask = 16'h5AAF;
defparam \infrastructure_1|signal_checker_1|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[16]~3 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[16]~3_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~32_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (!\infrastructure_1|signal_checker_1|signal_checker~1_combout )) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|Add2~32_combout )))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|Add2~32_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[16]~3 .lut_mask = 16'hBF04;
defparam \infrastructure_1|signal_checker_1|bit_count_i[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N5
dffeas \infrastructure_1|signal_checker_1|bit_count_i[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[16]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [16]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[16] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N12
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~34 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~34_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [17] & (\infrastructure_1|signal_checker_1|Add2~33  & VCC)) # (!\infrastructure_1|signal_checker_1|bit_count_i [17] & 
// (!\infrastructure_1|signal_checker_1|Add2~33 ))
// \infrastructure_1|signal_checker_1|Add2~35  = CARRY((!\infrastructure_1|signal_checker_1|bit_count_i [17] & !\infrastructure_1|signal_checker_1|Add2~33 ))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~33 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~34_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~35 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~34 .lut_mask = 16'hA505;
defparam \infrastructure_1|signal_checker_1|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[17]~2 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[17]~2_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~34_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (!\infrastructure_1|signal_checker_1|signal_checker~1_combout )) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|Add2~34_combout )))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|Add2~34_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[17]~2 .lut_mask = 16'hBF04;
defparam \infrastructure_1|signal_checker_1|bit_count_i[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N27
dffeas \infrastructure_1|signal_checker_1|bit_count_i[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[17]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [17]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[17] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N14
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~36 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~36_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [18] & ((GND) # (!\infrastructure_1|signal_checker_1|Add2~35 ))) # (!\infrastructure_1|signal_checker_1|bit_count_i [18] & 
// (\infrastructure_1|signal_checker_1|Add2~35  $ (GND)))
// \infrastructure_1|signal_checker_1|Add2~37  = CARRY((\infrastructure_1|signal_checker_1|bit_count_i [18]) # (!\infrastructure_1|signal_checker_1|Add2~35 ))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~35 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~36_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~37 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~36 .lut_mask = 16'h5AAF;
defparam \infrastructure_1|signal_checker_1|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[18]~1 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[18]~1_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~36_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~36_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datac(\infrastructure_1|signal_checker_1|Add2~36_combout ),
	.datad(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[18]~1 .lut_mask = 16'hB0F4;
defparam \infrastructure_1|signal_checker_1|bit_count_i[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N29
dffeas \infrastructure_1|signal_checker_1|bit_count_i[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[18]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [18]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[18] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_counter~0 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_counter~0_combout  = (!\infrastructure_1|signal_checker_1|bit_count_i [17] & (!\infrastructure_1|signal_checker_1|bit_count_i [18] & (!\infrastructure_1|signal_checker_1|bit_count_i [16] & 
// !\infrastructure_1|signal_checker_1|bit_count_i [15])))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [17]),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [18]),
	.datac(\infrastructure_1|signal_checker_1|bit_count_i [16]),
	.datad(\infrastructure_1|signal_checker_1|bit_count_i [15]),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|pulse_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_counter~0 .lut_mask = 16'h0001;
defparam \infrastructure_1|signal_checker_1|pulse_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N2
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_counter~2 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_counter~2_combout  = (!\infrastructure_1|signal_checker_1|bit_count_i [7] & (!\infrastructure_1|signal_checker_1|bit_count_i [8] & (!\infrastructure_1|signal_checker_1|bit_count_i [9] & 
// !\infrastructure_1|signal_checker_1|bit_count_i [10])))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [7]),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [8]),
	.datac(\infrastructure_1|signal_checker_1|bit_count_i [9]),
	.datad(\infrastructure_1|signal_checker_1|bit_count_i [10]),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|pulse_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_counter~2 .lut_mask = 16'h0001;
defparam \infrastructure_1|signal_checker_1|pulse_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N6
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_counter~1 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_counter~1_combout  = (!\infrastructure_1|signal_checker_1|bit_count_i [13] & (!\infrastructure_1|signal_checker_1|bit_count_i [14] & (!\infrastructure_1|signal_checker_1|bit_count_i [12] & 
// !\infrastructure_1|signal_checker_1|bit_count_i [11])))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [13]),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [14]),
	.datac(\infrastructure_1|signal_checker_1|bit_count_i [12]),
	.datad(\infrastructure_1|signal_checker_1|bit_count_i [11]),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|pulse_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_counter~1 .lut_mask = 16'h0001;
defparam \infrastructure_1|signal_checker_1|pulse_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N0
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_counter~3 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_counter~3_combout  = (!\infrastructure_1|signal_checker_1|bit_count_i [5] & (!\infrastructure_1|signal_checker_1|bit_count_i [3] & (!\infrastructure_1|signal_checker_1|bit_count_i [4] & 
// !\infrastructure_1|signal_checker_1|bit_count_i [6])))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [5]),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [3]),
	.datac(\infrastructure_1|signal_checker_1|bit_count_i [4]),
	.datad(\infrastructure_1|signal_checker_1|bit_count_i [6]),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|pulse_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_counter~3 .lut_mask = 16'h0001;
defparam \infrastructure_1|signal_checker_1|pulse_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N6
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_counter~4 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_counter~4_combout  = (\infrastructure_1|signal_checker_1|pulse_counter~0_combout  & (\infrastructure_1|signal_checker_1|pulse_counter~2_combout  & (\infrastructure_1|signal_checker_1|pulse_counter~1_combout  & 
// \infrastructure_1|signal_checker_1|pulse_counter~3_combout )))

	.dataa(\infrastructure_1|signal_checker_1|pulse_counter~0_combout ),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~2_combout ),
	.datac(\infrastructure_1|signal_checker_1|pulse_counter~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~3_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|pulse_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_counter~4 .lut_mask = 16'h8000;
defparam \infrastructure_1|signal_checker_1|pulse_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|signal_checker~1 (
// Equation(s):
// \infrastructure_1|signal_checker_1|signal_checker~1_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [1]) # ((\infrastructure_1|signal_checker_1|bit_count_i [2]) # ((\infrastructure_1|signal_checker_1|signal_checker~0_combout ) # 
// (!\infrastructure_1|signal_checker_1|pulse_counter~4_combout )))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [1]),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [2]),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~0_combout ),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~4_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|signal_checker~1 .lut_mask = 16'hFEFF;
defparam \infrastructure_1|signal_checker_1|signal_checker~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N0
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[1]~18 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[1]~18_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (\infrastructure_1|signal_checker_1|Add2~2_combout )) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~2_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|Add2~2_combout ),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[1]~18 .lut_mask = 16'h8BAA;
defparam \infrastructure_1|signal_checker_1|bit_count_i[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N1
dffeas \infrastructure_1|signal_checker_1|bit_count_i[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[1]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[1] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N2
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[2]~17 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[2]~17_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (\infrastructure_1|signal_checker_1|Add2~4_combout )) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~4_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|Add2~4_combout ),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[2]~17 .lut_mask = 16'h8DCC;
defparam \infrastructure_1|signal_checker_1|bit_count_i[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N3
dffeas \infrastructure_1|signal_checker_1|bit_count_i[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[2]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[2] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N16
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~38 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~38_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [19] & (\infrastructure_1|signal_checker_1|Add2~37  & VCC)) # (!\infrastructure_1|signal_checker_1|bit_count_i [19] & 
// (!\infrastructure_1|signal_checker_1|Add2~37 ))
// \infrastructure_1|signal_checker_1|Add2~39  = CARRY((!\infrastructure_1|signal_checker_1|bit_count_i [19] & !\infrastructure_1|signal_checker_1|Add2~37 ))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~37 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~38_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~39 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~38 .lut_mask = 16'hA505;
defparam \infrastructure_1|signal_checker_1|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[19]~0 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[19]~0_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~38_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~38_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datac(\infrastructure_1|signal_checker_1|Add2~38_combout ),
	.datad(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[19]~0_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[19]~0 .lut_mask = 16'hB0F4;
defparam \infrastructure_1|signal_checker_1|bit_count_i[19]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N3
dffeas \infrastructure_1|signal_checker_1|bit_count_i[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|bit_count_i[19]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [19]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[19] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N18
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~40 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~40_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [20] & ((GND) # (!\infrastructure_1|signal_checker_1|Add2~39 ))) # (!\infrastructure_1|signal_checker_1|bit_count_i [20] & 
// (\infrastructure_1|signal_checker_1|Add2~39  $ (GND)))
// \infrastructure_1|signal_checker_1|Add2~41  = CARRY((\infrastructure_1|signal_checker_1|bit_count_i [20]) # (!\infrastructure_1|signal_checker_1|Add2~39 ))

	.dataa(gnd),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~39 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~40_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~41 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~40 .lut_mask = 16'h3CCF;
defparam \infrastructure_1|signal_checker_1|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N0
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~48 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~48_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~40_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (!\infrastructure_1|signal_checker_1|signal_checker~1_combout )) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|Add2~40_combout )))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|Add2~40_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|Add2~48_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~48 .lut_mask = 16'hBF04;
defparam \infrastructure_1|signal_checker_1|Add2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N1
dffeas \infrastructure_1|signal_checker_1|bit_count_i[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|Add2~48_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [20]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[20] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N20
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~42 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~42_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [21] & (\infrastructure_1|signal_checker_1|Add2~41  & VCC)) # (!\infrastructure_1|signal_checker_1|bit_count_i [21] & 
// (!\infrastructure_1|signal_checker_1|Add2~41 ))
// \infrastructure_1|signal_checker_1|Add2~43  = CARRY((!\infrastructure_1|signal_checker_1|bit_count_i [21] & !\infrastructure_1|signal_checker_1|Add2~41 ))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\infrastructure_1|signal_checker_1|Add2~41 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~42_combout ),
	.cout(\infrastructure_1|signal_checker_1|Add2~43 ));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~42 .lut_mask = 16'hA505;
defparam \infrastructure_1|signal_checker_1|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N26
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~47 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~47_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~42_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (!\infrastructure_1|signal_checker_1|signal_checker~1_combout )) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|Add2~42_combout )))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datac(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datad(\infrastructure_1|signal_checker_1|Add2~42_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|Add2~47_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~47 .lut_mask = 16'hBF04;
defparam \infrastructure_1|signal_checker_1|Add2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N27
dffeas \infrastructure_1|signal_checker_1|bit_count_i[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|Add2~47_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [21]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[21] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N30
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_counter~5 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_counter~5_combout  = (!\infrastructure_1|signal_checker_1|bit_count_i [21] & (!\infrastructure_1|signal_checker_1|bit_count_i [20] & (!\infrastructure_1|signal_checker_1|bit_count_i [22] & 
// !\infrastructure_1|signal_checker_1|bit_count_i [19])))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [21]),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [20]),
	.datac(\infrastructure_1|signal_checker_1|bit_count_i [22]),
	.datad(\infrastructure_1|signal_checker_1|bit_count_i [19]),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|pulse_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_counter~5 .lut_mask = 16'h0001;
defparam \infrastructure_1|signal_checker_1|pulse_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N12
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|pulse_counter~6 (
// Equation(s):
// \infrastructure_1|signal_checker_1|pulse_counter~6_combout  = (!\infrastructure_1|signal_checker_1|bit_count_i [2] & (!\infrastructure_1|signal_checker_1|bit_count_i [1] & (\infrastructure_1|signal_checker_1|pulse_counter~5_combout  & 
// \infrastructure_1|signal_checker_1|pulse_counter~4_combout )))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [2]),
	.datab(\infrastructure_1|signal_checker_1|bit_count_i [1]),
	.datac(\infrastructure_1|signal_checker_1|pulse_counter~5_combout ),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~4_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|pulse_counter~6 .lut_mask = 16'h1000;
defparam \infrastructure_1|signal_checker_1|pulse_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|bit_count_i[0]~19 (
// Equation(s):
// \infrastructure_1|signal_checker_1|bit_count_i[0]~19_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (\infrastructure_1|signal_checker_1|Add2~0_combout )) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((!\infrastructure_1|signal_checker_1|signal_checker~1_combout ))) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (\infrastructure_1|signal_checker_1|Add2~0_combout ))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|Add2~0_combout ),
	.datac(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.datad(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|bit_count_i[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[0]~19 .lut_mask = 16'h8CDC;
defparam \infrastructure_1|signal_checker_1|bit_count_i[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N25
dffeas \infrastructure_1|signal_checker_1|bit_count_i[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\infrastructure_1|signal_checker_1|bit_count_i[0]~19_combout ),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[0] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N22
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~44 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~44_combout  = \infrastructure_1|signal_checker_1|Add2~43  $ (\infrastructure_1|signal_checker_1|bit_count_i [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\infrastructure_1|signal_checker_1|bit_count_i [22]),
	.cin(\infrastructure_1|signal_checker_1|Add2~43 ),
	.combout(\infrastructure_1|signal_checker_1|Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~44 .lut_mask = 16'h0FF0;
defparam \infrastructure_1|signal_checker_1|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N28
fiftyfivenm_lcell_comb \infrastructure_1|signal_checker_1|Add2~46 (
// Equation(s):
// \infrastructure_1|signal_checker_1|Add2~46_combout  = (\infrastructure_1|signal_checker_1|bit_count_i [0] & (((\infrastructure_1|signal_checker_1|Add2~44_combout )))) # (!\infrastructure_1|signal_checker_1|bit_count_i [0] & 
// ((\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & (!\infrastructure_1|signal_checker_1|signal_checker~1_combout )) # (!\infrastructure_1|signal_checker_1|pulse_counter~6_combout  & ((\infrastructure_1|signal_checker_1|Add2~44_combout )))))

	.dataa(\infrastructure_1|signal_checker_1|bit_count_i [0]),
	.datab(\infrastructure_1|signal_checker_1|signal_checker~1_combout ),
	.datac(\infrastructure_1|signal_checker_1|Add2~44_combout ),
	.datad(\infrastructure_1|signal_checker_1|pulse_counter~6_combout ),
	.cin(gnd),
	.combout(\infrastructure_1|signal_checker_1|Add2~46_combout ),
	.cout());
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|Add2~46 .lut_mask = 16'hB1F0;
defparam \infrastructure_1|signal_checker_1|Add2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N29
dffeas \infrastructure_1|signal_checker_1|bit_count_i[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\infrastructure_1|signal_checker_1|Add2~46_combout ),
	.asdata(vcc),
	.clrn(\KEY_0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\infrastructure_1|signal_checker_1|bit_count_i [22]),
	.prn(vcc));
// synopsys translate_off
defparam \infrastructure_1|signal_checker_1|bit_count_i[22] .is_wysiwyg = "true";
defparam \infrastructure_1|signal_checker_1|bit_count_i[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY_1~input (
	.i(KEY_1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY_1~input_o ));
// synopsys translate_off
defparam \KEY_1~input .bus_hold = "false";
defparam \KEY_1~input .listen_to_nsleep_signal = "false";
defparam \KEY_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \USB_RXD~input (
	.i(USB_RXD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_RXD~input_o ));
// synopsys translate_off
defparam \USB_RXD~input .bus_hold = "false";
defparam \USB_RXD~input .listen_to_nsleep_signal = "false";
defparam \USB_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \BT_RXD~input (
	.i(BT_RXD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\BT_RXD~input_o ));
// synopsys translate_off
defparam \BT_RXD~input .bus_hold = "false";
defparam \BT_RXD~input .listen_to_nsleep_signal = "false";
defparam \BT_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
fiftyfivenm_io_ibuf \BT_TXD~input (
	.i(BT_TXD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\BT_TXD~input_o ));
// synopsys translate_off
defparam \BT_TXD~input .bus_hold = "false";
defparam \BT_TXD~input .listen_to_nsleep_signal = "false";
defparam \BT_TXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
fiftyfivenm_io_ibuf \BT_RST_N~input (
	.i(BT_RST_N),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\BT_RST_N~input_o ));
// synopsys translate_off
defparam \BT_RST_N~input .bus_hold = "false";
defparam \BT_RST_N~input .listen_to_nsleep_signal = "false";
defparam \BT_RST_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign AUD_XCK = \AUD_XCK~output_o ;

assign AUD_DACDAT = \AUD_DACDAT~output_o ;

assign AUD_BCLK = \AUD_BCLK~output_o ;

assign AUD_DACLRCK = \AUD_DACLRCK~output_o ;

assign AUD_ADCLRCK = \AUD_ADCLRCK~output_o ;

assign AUD_SCLK = \AUD_SCLK~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign LEDR_0 = \LEDR_0~output_o ;

assign LEDR_1 = \LEDR_1~output_o ;

assign LEDR_2 = \LEDR_2~output_o ;

assign LEDR_3 = \LEDR_3~output_o ;

assign LEDR_4 = \LEDR_4~output_o ;

assign LEDR_5 = \LEDR_5~output_o ;

assign LEDR_6 = \LEDR_6~output_o ;

assign LEDR_7 = \LEDR_7~output_o ;

assign LEDR_8 = \LEDR_8~output_o ;

assign LEDR_9 = \LEDR_9~output_o ;

assign AUD_SDAT = \AUD_SDAT~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
