RISCV SB+po-addrs+po-ctrlfencei
"PodWR DpAddrsR Fre PodWR DpCtrlFenceIdR Fre"
Cycle=Fre PodWR DpAddrsR Fre PodWR DpCtrlFenceIdR
Relax=PodWR
Safe=Fre DpAddrsR DpCtrlFenceIdR
Generator=diy7 (version 7.51+4(dev))
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=PodWR DpAddrsR Fre PodWR DpCtrlFenceIdR Fre
{
0:x5=1; 0:x6=x; 0:x8=y;
1:x5=1; 1:x6=y; 1:x8=z; 1:x10=x;
}
 P0            | P1             ;
 sw x5,0(x6)   | sw x5,0(x6)    ;
 lw x7,0(x8)   | lw x7,0(x8)    ;
 xor x9,x7,x7  | bne x7,x0,LC00 ;
 add x11,x8,x9 | LC00:          ;
 lw x10,0(x11) | fence.i        ;
               | lw x9,0(x10)   ;
exists
(0:x10=0 /\ 1:x9=0)
