/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [5:0] _01_;
  reg [4:0] _02_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [24:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [12:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [30:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [13:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_42z;
  wire [8:0] celloutsig_0_44z;
  wire [7:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [6:0] celloutsig_0_49z;
  wire [27:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [25:0] celloutsig_0_53z;
  wire [4:0] celloutsig_0_55z;
  wire [2:0] celloutsig_0_59z;
  wire [14:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_60z;
  wire [5:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_62z;
  reg [19:0] celloutsig_0_65z;
  wire [24:0] celloutsig_0_67z;
  wire [5:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_71z;
  wire [36:0] celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_81z;
  wire [17:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_96z;
  wire [5:0] celloutsig_0_98z;
  wire [22:0] celloutsig_0_99z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [2:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire [12:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [40:0] celloutsig_1_2z;
  reg [2:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [24:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = ~(celloutsig_0_29z[6] | celloutsig_0_36z);
  assign celloutsig_0_7z = ~(celloutsig_0_4z[24] | celloutsig_0_2z[2]);
  assign celloutsig_1_6z = ~(in_data[166] | celloutsig_1_5z[5]);
  assign celloutsig_0_10z = ~(celloutsig_0_2z[4] | celloutsig_0_2z[1]);
  assign celloutsig_0_13z = ~(celloutsig_0_6z[4] | celloutsig_0_3z[0]);
  assign celloutsig_0_21z = ~(celloutsig_0_20z | celloutsig_0_11z[7]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_22z, celloutsig_0_20z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 5'h00;
    else _02_ <= in_data[69:65];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_33z = celloutsig_0_14z[15:3] / { 1'h1, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_47z = celloutsig_0_8z[15:11] / { 1'h1, celloutsig_0_23z, celloutsig_0_36z };
  assign celloutsig_0_49z = { celloutsig_0_31z[6], celloutsig_0_48z, celloutsig_0_42z } / { 1'h1, celloutsig_0_11z[6:1] };
  assign celloutsig_1_13z = celloutsig_1_2z[24:19] / { 1'h1, celloutsig_1_8z[4], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_15z = { in_data[131:126], celloutsig_1_13z, celloutsig_1_10z } / { 1'h1, celloutsig_1_2z[11:0] };
  assign celloutsig_1_19z = { celloutsig_1_8z[19:12], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_10z } / { 1'h1, in_data[119:100] };
  assign celloutsig_0_23z = celloutsig_0_8z[14:12] / { 1'h1, celloutsig_0_18z[8:7] };
  assign celloutsig_0_30z = { in_data[66:42], _02_, celloutsig_0_9z } / { 1'h1, celloutsig_0_8z[11:3], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_32z = celloutsig_0_14z[17:4] / { 1'h1, celloutsig_0_29z[11:0], celloutsig_0_20z };
  assign celloutsig_0_0z = in_data[73:62] % { 1'h1, in_data[82:72] };
  assign celloutsig_0_3z = { _02_[3:0], _02_, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[4], celloutsig_0_0z };
  assign celloutsig_0_59z = celloutsig_0_14z[11:9] % { 1'h1, celloutsig_0_0z[8:7] };
  assign celloutsig_0_61z = { _01_[4], celloutsig_0_12z } % { 1'h1, _01_[3:2], celloutsig_0_24z };
  assign celloutsig_0_62z = celloutsig_0_40z[7:4] % { 1'h1, celloutsig_0_40z[3:1] };
  assign celloutsig_0_6z = celloutsig_0_4z[8:3] % { 1'h1, in_data[21:17] };
  assign celloutsig_0_71z = celloutsig_0_39z[10:2] % { 1'h1, celloutsig_0_60z[3:1], celloutsig_0_2z };
  assign celloutsig_0_72z = { celloutsig_0_45z[6:1], celloutsig_0_55z, celloutsig_0_47z, celloutsig_0_61z, celloutsig_0_41z, celloutsig_0_42z, celloutsig_0_42z } % { 1'h1, celloutsig_0_8z[9:8], celloutsig_0_19z, celloutsig_0_71z, celloutsig_0_65z };
  assign celloutsig_0_81z = celloutsig_0_37z[6:2] % { 1'h1, celloutsig_0_34z[4:1] };
  assign celloutsig_0_98z = celloutsig_0_15z[9:4] % { 1'h1, celloutsig_0_96z[5:4], celloutsig_0_23z };
  assign celloutsig_1_5z = { celloutsig_1_2z[35:33], celloutsig_1_4z } % { 1'h1, celloutsig_1_2z[33:29] };
  assign celloutsig_1_8z = in_data[163:139] % { 1'h1, in_data[163:149], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_9z = { in_data[189:181], celloutsig_1_3z } % { 1'h1, celloutsig_1_5z[2:0], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_19z = celloutsig_0_12z % { 1'h1, in_data[86:83] };
  assign celloutsig_0_22z = { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_21z } % { 1'h1, celloutsig_0_8z[5:4] };
  assign celloutsig_0_34z = celloutsig_0_15z[9:4] * celloutsig_0_6z;
  assign celloutsig_0_39z = celloutsig_0_5z[10:0] * { celloutsig_0_29z[6:1], celloutsig_0_19z };
  assign celloutsig_0_40z = { celloutsig_0_3z[9:3], celloutsig_0_13z } * { _01_[3:2], celloutsig_0_34z };
  assign celloutsig_0_41z = celloutsig_0_4z[6:2] * { celloutsig_0_39z[6:3], celloutsig_0_9z };
  assign celloutsig_0_4z = { celloutsig_0_0z[10:7], celloutsig_0_0z, celloutsig_0_0z } * { celloutsig_0_0z[8:0], _02_, celloutsig_0_3z };
  assign celloutsig_0_53z = { celloutsig_0_36z, celloutsig_0_44z, celloutsig_0_0z, _00_ } * { celloutsig_0_4z[21:3], celloutsig_0_49z };
  assign celloutsig_0_5z = celloutsig_0_4z[14:0] * in_data[95:81];
  assign celloutsig_0_96z = celloutsig_0_33z[12:1] * { celloutsig_0_72z[31:27], celloutsig_0_49z };
  assign celloutsig_0_99z = celloutsig_0_14z[22:0] * { celloutsig_0_67z[13:7], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_81z };
  assign celloutsig_1_2z = { in_data[181:145], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } * { in_data[176:137], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[103:102], celloutsig_1_1z } * in_data[101:99];
  assign celloutsig_1_18z = { celloutsig_1_15z[10:3], celloutsig_1_10z } * { celloutsig_1_2z[5:0], celloutsig_1_11z };
  assign celloutsig_0_14z = { in_data[77:71], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z } * { celloutsig_0_8z[14:13], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_8z[10:0] * { in_data[53:44], celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_14z[14:13], celloutsig_0_20z } * celloutsig_0_4z[24:22];
  assign celloutsig_0_25z = celloutsig_0_15z[10:3] * { celloutsig_0_17z, celloutsig_0_10z, _01_ };
  assign celloutsig_0_29z = { celloutsig_0_6z[2], celloutsig_0_0z } * { celloutsig_0_14z[21], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_0z[8:4] * in_data[83:79];
  assign celloutsig_0_36z = ~^ celloutsig_0_11z[8:6];
  assign celloutsig_0_38z = ~^ { celloutsig_0_34z[1:0], celloutsig_0_6z };
  assign celloutsig_0_48z = ~^ celloutsig_0_2z;
  assign celloutsig_1_0z = ~^ in_data[178:172];
  assign celloutsig_1_1z = ~^ in_data[105:99];
  assign celloutsig_0_9z = ~^ celloutsig_0_3z[13:3];
  assign celloutsig_1_10z = ~^ { celloutsig_1_9z[9:3], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_4z[27:26], celloutsig_0_13z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_4z[18:16], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_37z = { in_data[52:46], celloutsig_0_20z } >>> { celloutsig_0_8z[11:9], _02_ };
  assign celloutsig_0_42z = { celloutsig_0_30z[4:3], celloutsig_0_22z } >>> { celloutsig_0_30z[7:6], celloutsig_0_23z };
  assign celloutsig_0_44z = { celloutsig_0_6z[3:0], celloutsig_0_2z } >>> { celloutsig_0_39z[6:0], celloutsig_0_17z, celloutsig_0_38z };
  assign celloutsig_0_45z = celloutsig_0_18z[7:0] >>> celloutsig_0_32z[8:1];
  assign celloutsig_0_55z = celloutsig_0_44z[5:1] >>> { celloutsig_0_32z[11:8], celloutsig_0_38z };
  assign celloutsig_0_60z = { celloutsig_0_15z[10:9], celloutsig_0_31z, celloutsig_0_9z } >>> { celloutsig_0_53z[24:19], celloutsig_0_10z, celloutsig_0_59z };
  assign celloutsig_0_67z = { celloutsig_0_4z[23:7], celloutsig_0_24z, celloutsig_0_47z } >>> { celloutsig_0_53z[24:10], celloutsig_0_17z, celloutsig_0_38z, celloutsig_0_25z };
  assign celloutsig_0_8z = { celloutsig_0_4z[15:11], celloutsig_0_7z, celloutsig_0_6z, _02_, celloutsig_0_7z } >>> { celloutsig_0_4z[13:11], celloutsig_0_5z };
  assign celloutsig_1_7z = { celloutsig_1_5z[3], celloutsig_1_1z, celloutsig_1_6z } >>> celloutsig_1_5z[4:2];
  assign celloutsig_0_11z = celloutsig_0_8z[13:5] >>> { celloutsig_0_0z[10:3], celloutsig_0_9z };
  assign celloutsig_0_12z = { celloutsig_0_2z[4:1], celloutsig_0_7z } >>> in_data[89:85];
  assign celloutsig_0_18z = celloutsig_0_0z >>> celloutsig_0_8z[11:0];
  assign celloutsig_0_31z = celloutsig_0_8z[14:8] >>> in_data[49:43];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_65z = 20'h00000;
    else if (clkin_data[96]) celloutsig_0_65z = { celloutsig_0_18z[1:0], celloutsig_0_40z, celloutsig_0_2z, celloutsig_0_51z, celloutsig_0_62z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 3'h0;
    else if (clkin_data[160]) celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 3'h0;
    else if (clkin_data[160]) celloutsig_1_11z = celloutsig_1_2z[29:27];
  assign { out_data[136:128], out_data[116:96], out_data[37:32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
