

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2'
================================================================
* Date:           Mon Jul 14 02:16:20 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      642|      642|  6.420 us|  6.420 us|  641|  641|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_pool_2_loop_for_weight_pool_2  |      640|      640|         2|          1|          1|   640|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%z = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 6 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten106 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten106"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln52 = store i5 0, i5 %z" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 9 'store' 'store_ln52' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln55 = store i6 0, i6 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 10 'store' 'store_ln55' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i.i.i.i336"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten106_load = load i10 %indvar_flatten106" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 12 'load' 'indvar_flatten106_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_eq  i10 %indvar_flatten106_load, i10 640" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 13 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln52 = add i10 %indvar_flatten106_load, i10 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 14 'add' 'add_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc19.i352, void %for.body4.i358.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 15 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 16 'load' 'y_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%z_load = load i5 %z" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 17 'load' 'z_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i6 %y_load, i6 40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 18 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%select_ln52 = select i1 %icmp_ln55, i6 0, i6 %y_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 19 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%add_ln52_1 = add i5 %z_load, i5 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 20 'add' 'add_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.41ns)   --->   "%select_ln52_1 = select i1 %icmp_ln55, i5 %add_ln52_1, i5 %z_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 21 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %select_ln52_1, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 22 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln52_1, i4 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl3 = zext i9 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 24 'zext' 'p_shl3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%empty = add i11 %p_shl2, i11 %p_shl3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 25 'add' 'empty' <Predicate = (!icmp_ln52)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln52_1, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln52_1, i3 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 27 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl1 = zext i8 %tmp_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 28 'zext' 'p_shl1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_193 = add i10 %p_shl, i10 %p_shl1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 29 'add' 'empty_193' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty, i32 1, i32 10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp_s, i1 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 31 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %select_ln52" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 32 'zext' 'zext_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln52, i1 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 33 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %tmp_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 34 'zext' 'zext_ln59' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%add_ln59 = add i11 %zext_ln59, i11 %empty" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 35 'add' 'add_ln59' <Predicate = (!icmp_ln52)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i11 %add_ln59" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 36 'zext' 'zext_ln60' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%OutConv5_addr = getelementptr i16 %OutConv5, i64 0, i64 %zext_ln60" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 37 'getelementptr' 'OutConv5_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%pool_value = load i11 %OutConv5_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 38 'load' 'pool_value' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln59_1 = add i11 %zext_ln59, i11 %tmp_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:59->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 39 'add' 'add_ln59_1' <Predicate = (!icmp_ln52)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i11 %add_ln59_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 40 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%OutConv5_addr_1 = getelementptr i16 %OutConv5, i64 0, i64 %zext_ln60_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 41 'getelementptr' 'OutConv5_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%pool_value_2 = load i11 %OutConv5_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 42 'load' 'pool_value_2' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_1 : Operation 43 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63 = add i10 %zext_ln55, i10 %empty_193" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:63->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 43 'add' 'add_ln63' <Predicate = (!icmp_ln52)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln65 = add i6 %select_ln52, i6 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:65->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 44 'add' 'add_ln65' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln52 = store i10 %add_ln52, i10 %indvar_flatten106" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 45 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln52 = store i5 %select_ln52_1, i5 %z" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 46 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln55 = store i6 %add_ln65, i6 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 47 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.89>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_channel_pool_2_loop_for_weight_pool_2_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:50->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 50 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] ( I:1.23ns O:1.23ns )   --->   "%pool_value = load i11 %OutConv5_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 51 'load' 'pool_value' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_2 : Operation 52 [1/1] (0.85ns)   --->   "%icmp_ln61 = icmp_sgt  i16 %pool_value, i16 62976" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:61->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 52 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.35ns)   --->   "%max = select i1 %icmp_ln61, i16 %pool_value, i16 62976" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:61->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 53 'select' 'max' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/2] ( I:1.23ns O:1.23ns )   --->   "%pool_value_2 = load i11 %OutConv5_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:60->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 54 'load' 'pool_value_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln61_1 = icmp_sgt  i16 %pool_value_2, i16 %max" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:61->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 55 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.35ns)   --->   "%max_2 = select i1 %icmp_ln61_1, i16 %pool_value_2, i16 %max" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:61->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 56 'select' 'max_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i10 %add_ln63" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:64->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 57 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%OutPool2_addr = getelementptr i16 %OutPool2, i64 0, i64 %zext_ln64" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:64->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 58 'getelementptr' 'OutPool2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln64 = store i16 %max_2, i10 %OutPool2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:64->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 59 'store' 'store_ln64' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln55 = br void %if.end.i.i.i.i336" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:45]   --->   Operation 60 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutConv5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OutPool2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                      (alloca           ) [ 010]
z                      (alloca           ) [ 010]
indvar_flatten106      (alloca           ) [ 010]
store_ln0              (store            ) [ 000]
store_ln52             (store            ) [ 000]
store_ln55             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
indvar_flatten106_load (load             ) [ 000]
icmp_ln52              (icmp             ) [ 010]
add_ln52               (add              ) [ 000]
br_ln52                (br               ) [ 000]
y_load                 (load             ) [ 000]
z_load                 (load             ) [ 000]
icmp_ln55              (icmp             ) [ 000]
select_ln52            (select           ) [ 000]
add_ln52_1             (add              ) [ 000]
select_ln52_1          (select           ) [ 000]
p_shl2                 (bitconcatenate   ) [ 000]
tmp                    (bitconcatenate   ) [ 000]
p_shl3                 (zext             ) [ 000]
empty                  (add              ) [ 000]
p_shl                  (bitconcatenate   ) [ 000]
tmp_4                  (bitconcatenate   ) [ 000]
p_shl1                 (zext             ) [ 000]
empty_193              (add              ) [ 000]
tmp_s                  (partselect       ) [ 000]
tmp_3                  (bitconcatenate   ) [ 000]
zext_ln55              (zext             ) [ 000]
tmp_5                  (bitconcatenate   ) [ 000]
zext_ln59              (zext             ) [ 000]
add_ln59               (add              ) [ 000]
zext_ln60              (zext             ) [ 000]
OutConv5_addr          (getelementptr    ) [ 011]
add_ln59_1             (add              ) [ 000]
zext_ln60_1            (zext             ) [ 000]
OutConv5_addr_1        (getelementptr    ) [ 011]
add_ln63               (add              ) [ 011]
add_ln65               (add              ) [ 000]
store_ln52             (store            ) [ 000]
store_ln52             (store            ) [ 000]
store_ln55             (store            ) [ 000]
specloopname_ln0       (specloopname     ) [ 000]
speclooptripcount_ln0  (speclooptripcount) [ 000]
specpipeline_ln50      (specpipeline     ) [ 000]
pool_value             (load             ) [ 000]
icmp_ln61              (icmp             ) [ 000]
max                    (select           ) [ 000]
pool_value_2           (load             ) [ 000]
icmp_ln61_1            (icmp             ) [ 000]
max_2                  (select           ) [ 000]
zext_ln64              (zext             ) [ 000]
OutPool2_addr          (getelementptr    ) [ 000]
store_ln64             (store            ) [ 000]
br_ln55                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutConv5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutConv5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPool2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPool2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_channel_pool_2_loop_for_weight_pool_2_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="y_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="z_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten106_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten106/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="OutConv5_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv5_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="16" slack="0"/>
<pin id="93" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_value/1 pool_value_2/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="OutConv5_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="11" slack="0"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv5_addr_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="OutPool2_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPool2_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln64_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="10" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln52_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln55_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvar_flatten106_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten106_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln52_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln52_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="y_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="z_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln55_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln52_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln52_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln52_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_shl2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="5" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_shl3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="empty_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_shl_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_shl1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="empty_193_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_193/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_s_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="0" index="3" bw="5" slack="0"/>
<pin id="237" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="10" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln55_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="6" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln59_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln59_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln60_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln59_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="11" slack="0"/>
<pin id="280" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln60_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln63_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="10" slack="0"/>
<pin id="291" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln65_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln52_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="10" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln52_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln55_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln61_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="13" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="max_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="0"/>
<pin id="324" dir="0" index="2" bw="13" slack="0"/>
<pin id="325" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln61_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="max_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="0"/>
<pin id="338" dir="0" index="2" bw="16" slack="0"/>
<pin id="339" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln64_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="y_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="355" class="1005" name="z_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="362" class="1005" name="indvar_flatten106_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten106 "/>
</bind>
</comp>

<comp id="372" class="1005" name="OutConv5_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="1"/>
<pin id="374" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv5_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="OutConv5_addr_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="1"/>
<pin id="379" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv5_addr_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="add_ln63_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="1"/>
<pin id="384" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="78" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="146" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="149" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="152" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="149" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="172" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="172" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="180" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="172" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="172" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="206" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="200" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="232" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="158" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="158" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="200" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="281"><net_src comp="262" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="242" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="292"><net_src comp="250" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="226" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="158" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="140" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="172" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="294" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="85" pin="7"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="85" pin="7"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="85" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="321" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="85" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="321" pin="3"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="335" pin="3"/><net_sink comp="110" pin=1"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="351"><net_src comp="66" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="358"><net_src comp="70" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="365"><net_src comp="74" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="375"><net_src comp="78" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="380"><net_src comp="95" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="385"><net_src comp="288" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="344" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPool2 | {2 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 : OutConv5 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln52 : 1
		store_ln55 : 1
		indvar_flatten106_load : 1
		icmp_ln52 : 2
		add_ln52 : 2
		br_ln52 : 3
		y_load : 1
		z_load : 1
		icmp_ln55 : 2
		select_ln52 : 3
		add_ln52_1 : 2
		select_ln52_1 : 3
		p_shl2 : 4
		tmp : 4
		p_shl3 : 5
		empty : 6
		p_shl : 4
		tmp_4 : 4
		p_shl1 : 5
		empty_193 : 6
		tmp_s : 7
		tmp_3 : 8
		zext_ln55 : 4
		tmp_5 : 4
		zext_ln59 : 5
		add_ln59 : 7
		zext_ln60 : 8
		OutConv5_addr : 9
		pool_value : 10
		add_ln59_1 : 9
		zext_ln60_1 : 10
		OutConv5_addr_1 : 11
		pool_value_2 : 12
		add_ln63 : 7
		add_ln65 : 4
		store_ln52 : 3
		store_ln52 : 4
		store_ln55 : 5
	State 2
		icmp_ln61 : 1
		max : 2
		icmp_ln61_1 : 3
		max_2 : 4
		OutPool2_addr : 1
		store_ln64 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln52_fu_140   |    0    |    17   |
|          |   add_ln52_1_fu_166  |    0    |    12   |
|          |     empty_fu_200     |    0    |    18   |
|    add   |   empty_193_fu_226   |    0    |    18   |
|          |    add_ln59_fu_266   |    0    |    18   |
|          |   add_ln59_1_fu_277  |    0    |    18   |
|          |    add_ln63_fu_288   |    0    |    18   |
|          |    add_ln65_fu_294   |    0    |    13   |
|----------|----------------------|---------|---------|
|          |   icmp_ln52_fu_134   |    0    |    17   |
|   icmp   |   icmp_ln55_fu_152   |    0    |    13   |
|          |   icmp_ln61_fu_315   |    0    |    23   |
|          |  icmp_ln61_1_fu_329  |    0    |    23   |
|----------|----------------------|---------|---------|
|          |  select_ln52_fu_158  |    0    |    6    |
|  select  | select_ln52_1_fu_172 |    0    |    5    |
|          |      max_fu_321      |    0    |    16   |
|          |     max_2_fu_335     |    0    |    16   |
|----------|----------------------|---------|---------|
|          |     p_shl2_fu_180    |    0    |    0    |
|          |      tmp_fu_188      |    0    |    0    |
|bitconcatenate|     p_shl_fu_206     |    0    |    0    |
|          |     tmp_4_fu_214     |    0    |    0    |
|          |     tmp_3_fu_242     |    0    |    0    |
|          |     tmp_5_fu_254     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     p_shl3_fu_196    |    0    |    0    |
|          |     p_shl1_fu_222    |    0    |    0    |
|          |   zext_ln55_fu_250   |    0    |    0    |
|   zext   |   zext_ln59_fu_262   |    0    |    0    |
|          |   zext_ln60_fu_272   |    0    |    0    |
|          |  zext_ln60_1_fu_283  |    0    |    0    |
|          |   zext_ln64_fu_344   |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_s_fu_232     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   251   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| OutConv5_addr_1_reg_377 |   11   |
|  OutConv5_addr_reg_372  |   11   |
|     add_ln63_reg_382    |   10   |
|indvar_flatten106_reg_362|   10   |
|        y_reg_348        |    6   |
|        z_reg_355        |    5   |
+-------------------------+--------+
|          Total          |   53   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_85 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   22   ||  0.854  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   251  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   53   |   269  |
+-----------+--------+--------+--------+
