/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_1_0z;
  wire [21:0] celloutsig_1_10z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [23:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_2z ? celloutsig_1_3z : celloutsig_1_2z;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[7] & in_data[103]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[4] & in_data[31]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z[13] & celloutsig_1_4z);
  assign celloutsig_1_18z = !(celloutsig_1_17z ? in_data[109] : in_data[150]);
  assign celloutsig_1_19z = !(celloutsig_1_8z ? celloutsig_1_4z : celloutsig_1_4z);
  reg [3:0] _06_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 4'h0;
    else _06_ <= in_data[42:39];
  assign out_data[3:0] = _06_;
  assign celloutsig_1_17z = { celloutsig_1_0z[15:10], celloutsig_1_8z } === celloutsig_1_10z[10:4];
  assign celloutsig_1_3z = celloutsig_1_0z[15:8] != celloutsig_1_0z[12:5];
  assign celloutsig_1_10z = - { celloutsig_1_6z[19:15], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_0z = ~ in_data[32:25];
  assign celloutsig_1_0z = ~ in_data[123:108];
  assign celloutsig_1_6z = ~ in_data[131:108];
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z[3]) | in_data[122]);
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z };
endmodule
