/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[86] ^ celloutsig_0_1z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z ^ in_data[1]);
  assign celloutsig_0_6z = ~(celloutsig_0_5z ^ celloutsig_0_2z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z ^ celloutsig_0_5z);
  assign celloutsig_1_7z = ~(celloutsig_1_3z ^ celloutsig_1_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z ^ celloutsig_1_0z);
  assign celloutsig_1_14z = ~(celloutsig_1_12z[4] ^ celloutsig_1_4z);
  assign celloutsig_0_3z = { in_data[66:58], celloutsig_0_2z } + celloutsig_0_0z[12:3];
  assign celloutsig_0_9z = { in_data[20:16], celloutsig_0_5z, celloutsig_0_8z } + in_data[29:23];
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z } + { in_data[25:24], celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z } + { in_data[143], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_10z[3:1], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_7z } + { in_data[189:188], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_7z = { celloutsig_0_0z[3], celloutsig_0_2z, celloutsig_0_4z } < celloutsig_0_3z[5:3];
  assign celloutsig_1_1z = { in_data[115:110], celloutsig_1_0z } < in_data[175:169];
  assign celloutsig_1_4z = in_data[186:170] < in_data[181:165];
  assign celloutsig_1_5z = { in_data[156:150], celloutsig_1_1z, celloutsig_1_4z } < { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_12z[8:2] < { celloutsig_1_12z[7:3], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_19z = { in_data[148:139], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z } < { in_data[133:119], celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[124:110] != in_data[125:111];
  assign celloutsig_1_2z = in_data[157:135] != in_data[142:120];
  assign celloutsig_1_3z = { in_data[106:96], celloutsig_1_0z } != { in_data[171:163], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[33:18] != celloutsig_0_0z;
  assign celloutsig_1_6z = { in_data[120:117], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z } != { in_data[155:146], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z } != { in_data[188:182], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_11z = { in_data[127:124], celloutsig_1_5z } != { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[61:51], celloutsig_0_1z, celloutsig_0_1z } != in_data[24:12];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[69:54];
  assign { out_data[128], out_data[96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
