{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508393752175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508393752176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 04:15:52 2017 " "Processing started: Thu Oct 19 04:15:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508393752176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508393752176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise36 -c exercise36 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise36 -c exercise36" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508393752176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508393752292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508393752292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise36.sv 1 1 " "Found 1 design units, including 1 entities, in source file exercise36.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exercise36 " "Found entity 1: exercise36" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508393759846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508393759846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dispense exercise36.sv(60) " "Verilog HDL Implicit Net warning at exercise36.sv(60): created implicit net for \"dispense\"" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508393759846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return5 exercise36.sv(65) " "Verilog HDL Implicit Net warning at exercise36.sv(65): created implicit net for \"return5\"" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508393759846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return10 exercise36.sv(67) " "Verilog HDL Implicit Net warning at exercise36.sv(67): created implicit net for \"return10\"" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508393759846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return2_10 exercise36.sv(69) " "Verilog HDL Implicit Net warning at exercise36.sv(69): created implicit net for \"return2_10\"" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508393759846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercise36 " "Elaborating entity \"exercise36\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508393759882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dispense exercise36.sv(60) " "Verilog HDL or VHDL warning at exercise36.sv(60): object \"dispense\" assigned a value but never read" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508393759883 "|exercise36"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "return5 exercise36.sv(65) " "Verilog HDL or VHDL warning at exercise36.sv(65): object \"return5\" assigned a value but never read" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508393759883 "|exercise36"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "return10 exercise36.sv(67) " "Verilog HDL or VHDL warning at exercise36.sv(67): object \"return10\" assigned a value but never read" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508393759883 "|exercise36"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "return2_10 exercise36.sv(69) " "Verilog HDL or VHDL warning at exercise36.sv(69): object \"return2_10\" assigned a value but never read" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508393759883 "|exercise36"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG exercise36.sv(4) " "Output port \"LEDG\" at exercise36.sv(4) has no driver" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1508393759884 "|exercise36"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508393760073 "|exercise36|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508393760073 "|exercise36|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508393760073 "|exercise36|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508393760073 "|exercise36|LEDG[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1508393760073 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508393760075 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508393760124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508393760124 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508393760147 "|exercise36|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508393760147 "|exercise36|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508393760147 "|exercise36|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508393760147 "|exercise36|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "exercise36.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise36/exercise36.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508393760147 "|exercise36|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1508393760147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508393760147 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508393760147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508393760147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "932 " "Peak virtual memory: 932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508393760152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 04:16:00 2017 " "Processing ended: Thu Oct 19 04:16:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508393760152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508393760152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508393760152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508393760152 ""}
