INFO-FLOW: Workspace /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0 opened at Fri May 30 22:03:27 -03 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.12 sec.
Execute     config_array_partition -throughput_driven off 
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven off 
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 0.47 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.55 sec.
Execute     create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute       ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     source data/base_directives/gsm.tcl 
Execute       set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label0 
Execute       set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label1 
Execute       set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label2 
Execute       set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label3 
Execute       set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label4 
Execute       set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label5 
Execute       set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label6 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Reflection_coefficients/Reflection_coefficients_label6 
Execute       set_directive_pipeline -off Autocorrelation/Autocorrelation_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Autocorrelation/Autocorrelation_label0 
Execute       set_directive_loop_flatten -off Reflection_coefficients/Reflection_coefficients_label5 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off Reflection_coefficients/Reflection_coefficients_label5 
Execute       set_directive_loop_flatten -off Reflection_coefficients/Reflection_coefficients_label6 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off Reflection_coefficients/Reflection_coefficients_label6 
Execute       set_directive_inline -off gsm_norm 
INFO: [HLS 200-1510] Running: set_directive_inline -off gsm_norm 
Execute       set_directive_inline -off gsm_div 
INFO: [HLS 200-1510] Running: set_directive_inline -off gsm_div 
Execute       set_directive_inline -off Autocorrelation 
INFO: [HLS 200-1510] Running: set_directive_inline -off Autocorrelation 
Execute       set_directive_inline -off Reflection_coefficients 
INFO: [HLS 200-1510] Running: set_directive_inline -off Reflection_coefficients 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 232.586 MB.
Execute         set_directive_top Gsm_LPC_Analysis -name=Gsm_LPC_Analysis 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'data/benchmarks/gsm/gsm_add.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling data/benchmarks/gsm/gsm_add.c as C
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang data/benchmarks/gsm/gsm_add.c -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/.systemc_flag -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/all.directive.json -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c.clang-tidy.loop-label.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'data/benchmarks/gsm/gsm_lpc.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling data/benchmarks/gsm/gsm_lpc.c as C
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang data/benchmarks/gsm/gsm_lpc.c -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/.systemc_flag -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/all.directive.json -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c.clang-tidy.loop-label.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'data/benchmarks/gsm/gsm.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling data/benchmarks/gsm/gsm.c as C
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang data/benchmarks/gsm/gsm.c -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/.systemc_flag -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/all.directive.json -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c.clang-tidy.loop-label.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.51 seconds. Elapsed time: 1.16 seconds; current allocated memory: 235.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.0.bc -args  "/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.g.bc" "/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.g.bc" "/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_add.g.bc /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_lpc.g.bc /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm.g.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.0.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.1.lower.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.1.lower.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.2.m1.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.2.m1.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.07 sec.
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.3.fpc.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Gsm_LPC_Analysis -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Gsm_LPC_Analysis -reflow-float-conversion -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.3.fpc.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.43 sec.
Execute         run_link_or_opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.4.m2.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.4.m2.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.5.gdce.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Gsm_LPC_Analysis 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Gsm_LPC_Analysis -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.5.gdce.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Gsm_LPC_Analysis -mllvm -hls-db-dir -mllvm /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -x ir /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.5.gdce.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,626 Compile/Link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,626 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,461 Unroll/Inline (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,461 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 978 Unroll/Inline (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 978 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 871 Unroll/Inline (step 3) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 871 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 860 Unroll/Inline (step 4) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 860 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 866 Array/Struct (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 866 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 866 Array/Struct (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 866 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 866 Array/Struct (step 3) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 866 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 866 Array/Struct (step 4) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 866 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 893 Array/Struct (step 5) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 893 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 867 Performance (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 867 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 859 Performance (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 859 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 859 Performance (step 3) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 859 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 863 HW Transforms (step 1) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 918 HW Transforms (step 2) /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 918 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'gsm_abs' into 'Autocorrelation' (data/benchmarks/gsm/gsm_lpc.c:38:0)
INFO: [HLS 214-178] Inlining function 'gsm_mult_r' into 'Autocorrelation' (data/benchmarks/gsm/gsm_lpc.c:38:0)
INFO: [HLS 214-178] Inlining function 'gsm_abs' into 'Reflection_coefficients' (data/benchmarks/gsm/gsm_lpc.c:164:0)
INFO: [HLS 214-178] Inlining function 'gsm_mult_r' into 'Reflection_coefficients' (data/benchmarks/gsm/gsm_lpc.c:164:0)
INFO: [HLS 214-178] Inlining function 'gsm_add' into 'Reflection_coefficients' (data/benchmarks/gsm/gsm_lpc.c:164:0)
INFO: [HLS 214-178] Inlining function 'gsm_abs' into 'Transformation_to_Log_Area_Ratios' (data/benchmarks/gsm/gsm_lpc.c:242:0)
INFO: [HLS 214-178] Inlining function 'gsm_mult' into 'Quantization_and_coding' (data/benchmarks/gsm/gsm_lpc.c:268:0)
INFO: [HLS 214-178] Inlining function 'gsm_add' into 'Quantization_and_coding' (data/benchmarks/gsm/gsm_lpc.c:268:0)
INFO: [HLS 214-178] Inlining function 'Transformation_to_Log_Area_Ratios' into 'Gsm_LPC_Analysis' (data/benchmarks/gsm/gsm.c:8:0)
WARNING: [HLS 214-167] The program may have out of bound array access (data/benchmarks/gsm/gsm_lpc.c:131:7)
WARNING: [HLS 214-167] The program may have out of bound array access (data/benchmarks/gsm/gsm_lpc.c:134:37)
WARNING: [HLS 214-167] The program may have out of bound array access (data/benchmarks/gsm/gsm_lpc.c:135:37)
WARNING: [HLS 214-167] The program may have out of bound array access (data/benchmarks/gsm/gsm_lpc.c:136:37)
WARNING: [HLS 214-167] The program may have out of bound array access (data/benchmarks/gsm/gsm_lpc.c:137:37)
WARNING: [HLS 214-167] The program may have out of bound array access (data/benchmarks/gsm/gsm_lpc.c:138:37)
WARNING: [HLS 214-167] The program may have out of bound array access (data/benchmarks/gsm/gsm_lpc.c:139:37)
WARNING: [HLS 214-167] The program may have out of bound array access (data/benchmarks/gsm/gsm_lpc.c:140:37)
INFO: [HLS 214-376] automatically set the pipeline for Loop< gsm_div_label0> at data/benchmarks/gsm/gsm_add.c:138:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_65_1> at data/benchmarks/gsm/gsm_lpc.c:65:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< Autocorrelation_label2> at data/benchmarks/gsm/gsm_lpc.c:79:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< Autocorrelation_label3> at data/benchmarks/gsm/gsm_lpc.c:129:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< Autocorrelation_label4> at data/benchmarks/gsm/gsm_lpc.c:144:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< Autocorrelation_label5> at data/benchmarks/gsm/gsm_lpc.c:152:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< Transformation_to_Log_Area_Ratios_label0> at data/benchmarks/gsm/gsm_lpc.c:248:5 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.83 seconds. CPU system time: 0.27 seconds. Elapsed time: 6.79 seconds; current allocated memory: 237.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.012 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Gsm_LPC_Analysis -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.0.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.1.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.2.prechk.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 238.758 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.g.1.bc to /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.o.1.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.o.1.tmp.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:11:9) to (data/benchmarks/gsm/gsm_add.c:116:1) in function 'gsm_norm'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (data/benchmarks/gsm/gsm_add.c:51:22) to (data/benchmarks/gsm/gsm_lpc.c:229:9) in function 'Reflection_coefficients'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (data/benchmarks/gsm/gsm_lpc.c:300:1) in function 'Quantization_and_coding'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (data/benchmarks/gsm/gsm_lpc.c:244:18) to (data/benchmarks/gsm/gsm_lpc.c:248:5) in function 'Gsm_LPC_Analysis'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (data/benchmarks/gsm/gsm_lpc.c:50:9) to (data/benchmarks/gsm/gsm_lpc.c:49:5) in function 'Autocorrelation'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (data/benchmarks/gsm/gsm_lpc.c:39:18) to (data/benchmarks/gsm/gsm_lpc.c:65:26) in function 'Autocorrelation'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Autocorrelation' (data/benchmarks/gsm/gsm_lpc.c:39:9)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 264.109 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.o.2.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 364.777 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.45 sec.
Command       elaborate done; 8.41 sec.
Execute       ap_eval exec zip -j /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Gsm_LPC_Analysis' ...
Execute         ap_set_top_model Gsm_LPC_Analysis 
Execute         get_model_list Gsm_LPC_Analysis -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Gsm_LPC_Analysis 
Execute         preproc_iomode -model Quantization_and_coding 
Execute         preproc_iomode -model Reflection_coefficients 
Execute         preproc_iomode -model gsm_div 
Execute         preproc_iomode -model gsm_div_Pipeline_gsm_div_label0 
Execute         preproc_iomode -model Autocorrelation 
Execute         preproc_iomode -model Autocorrelation_Pipeline_Autocorrelation_label5 
Execute         preproc_iomode -model Autocorrelation_Pipeline_Autocorrelation_label4 
Execute         preproc_iomode -model Autocorrelation_Pipeline_Autocorrelation_label3 
Execute         preproc_iomode -model Autocorrelation_Pipeline_Autocorrelation_label2 
Execute         preproc_iomode -model Autocorrelation_Pipeline_VITIS_LOOP_65_1 
Execute         preproc_iomode -model gsm_norm 
Execute         get_model_list Gsm_LPC_Analysis -filter all-wo-channel 
INFO-FLOW: Model list for configure: gsm_norm Autocorrelation_Pipeline_VITIS_LOOP_65_1 Autocorrelation_Pipeline_Autocorrelation_label2 Autocorrelation_Pipeline_Autocorrelation_label3 Autocorrelation_Pipeline_Autocorrelation_label4 Autocorrelation_Pipeline_Autocorrelation_label5 Autocorrelation gsm_div_Pipeline_gsm_div_label0 gsm_div Reflection_coefficients Quantization_and_coding Gsm_LPC_Analysis
INFO-FLOW: Configuring Module : gsm_norm ...
Execute         set_default_model gsm_norm 
Execute         apply_spec_resource_limit gsm_norm 
INFO-FLOW: Configuring Module : Autocorrelation_Pipeline_VITIS_LOOP_65_1 ...
Execute         set_default_model Autocorrelation_Pipeline_VITIS_LOOP_65_1 
Execute         apply_spec_resource_limit Autocorrelation_Pipeline_VITIS_LOOP_65_1 
INFO-FLOW: Configuring Module : Autocorrelation_Pipeline_Autocorrelation_label2 ...
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label2 
Execute         apply_spec_resource_limit Autocorrelation_Pipeline_Autocorrelation_label2 
INFO-FLOW: Configuring Module : Autocorrelation_Pipeline_Autocorrelation_label3 ...
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label3 
Execute         apply_spec_resource_limit Autocorrelation_Pipeline_Autocorrelation_label3 
INFO-FLOW: Configuring Module : Autocorrelation_Pipeline_Autocorrelation_label4 ...
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label4 
Execute         apply_spec_resource_limit Autocorrelation_Pipeline_Autocorrelation_label4 
INFO-FLOW: Configuring Module : Autocorrelation_Pipeline_Autocorrelation_label5 ...
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label5 
Execute         apply_spec_resource_limit Autocorrelation_Pipeline_Autocorrelation_label5 
INFO-FLOW: Configuring Module : Autocorrelation ...
Execute         set_default_model Autocorrelation 
Execute         apply_spec_resource_limit Autocorrelation 
INFO-FLOW: Configuring Module : gsm_div_Pipeline_gsm_div_label0 ...
Execute         set_default_model gsm_div_Pipeline_gsm_div_label0 
Execute         apply_spec_resource_limit gsm_div_Pipeline_gsm_div_label0 
INFO-FLOW: Configuring Module : gsm_div ...
Execute         set_default_model gsm_div 
Execute         apply_spec_resource_limit gsm_div 
INFO-FLOW: Configuring Module : Reflection_coefficients ...
Execute         set_default_model Reflection_coefficients 
Execute         apply_spec_resource_limit Reflection_coefficients 
INFO-FLOW: Configuring Module : Quantization_and_coding ...
Execute         set_default_model Quantization_and_coding 
Execute         apply_spec_resource_limit Quantization_and_coding 
INFO-FLOW: Configuring Module : Gsm_LPC_Analysis ...
Execute         set_default_model Gsm_LPC_Analysis 
Execute         apply_spec_resource_limit Gsm_LPC_Analysis 
INFO-FLOW: Model list for preprocess: gsm_norm Autocorrelation_Pipeline_VITIS_LOOP_65_1 Autocorrelation_Pipeline_Autocorrelation_label2 Autocorrelation_Pipeline_Autocorrelation_label3 Autocorrelation_Pipeline_Autocorrelation_label4 Autocorrelation_Pipeline_Autocorrelation_label5 Autocorrelation gsm_div_Pipeline_gsm_div_label0 gsm_div Reflection_coefficients Quantization_and_coding Gsm_LPC_Analysis
INFO-FLOW: Preprocessing Module: gsm_norm ...
Execute         set_default_model gsm_norm 
Execute         cdfg_preprocess -model gsm_norm 
Execute         rtl_gen_preprocess gsm_norm 
INFO-FLOW: Preprocessing Module: Autocorrelation_Pipeline_VITIS_LOOP_65_1 ...
Execute         set_default_model Autocorrelation_Pipeline_VITIS_LOOP_65_1 
Execute         cdfg_preprocess -model Autocorrelation_Pipeline_VITIS_LOOP_65_1 
Execute         rtl_gen_preprocess Autocorrelation_Pipeline_VITIS_LOOP_65_1 
INFO-FLOW: Preprocessing Module: Autocorrelation_Pipeline_Autocorrelation_label2 ...
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label2 
Execute         cdfg_preprocess -model Autocorrelation_Pipeline_Autocorrelation_label2 
Execute         rtl_gen_preprocess Autocorrelation_Pipeline_Autocorrelation_label2 
INFO-FLOW: Preprocessing Module: Autocorrelation_Pipeline_Autocorrelation_label3 ...
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label3 
Execute         cdfg_preprocess -model Autocorrelation_Pipeline_Autocorrelation_label3 
Execute         rtl_gen_preprocess Autocorrelation_Pipeline_Autocorrelation_label3 
INFO-FLOW: Preprocessing Module: Autocorrelation_Pipeline_Autocorrelation_label4 ...
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label4 
Execute         cdfg_preprocess -model Autocorrelation_Pipeline_Autocorrelation_label4 
Execute         rtl_gen_preprocess Autocorrelation_Pipeline_Autocorrelation_label4 
INFO-FLOW: Preprocessing Module: Autocorrelation_Pipeline_Autocorrelation_label5 ...
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label5 
Execute         cdfg_preprocess -model Autocorrelation_Pipeline_Autocorrelation_label5 
Execute         rtl_gen_preprocess Autocorrelation_Pipeline_Autocorrelation_label5 
INFO-FLOW: Preprocessing Module: Autocorrelation ...
Execute         set_default_model Autocorrelation 
Execute         cdfg_preprocess -model Autocorrelation 
Execute         rtl_gen_preprocess Autocorrelation 
INFO-FLOW: Preprocessing Module: gsm_div_Pipeline_gsm_div_label0 ...
Execute         set_default_model gsm_div_Pipeline_gsm_div_label0 
Execute         cdfg_preprocess -model gsm_div_Pipeline_gsm_div_label0 
Execute         rtl_gen_preprocess gsm_div_Pipeline_gsm_div_label0 
INFO-FLOW: Preprocessing Module: gsm_div ...
Execute         set_default_model gsm_div 
Execute         cdfg_preprocess -model gsm_div 
Execute         rtl_gen_preprocess gsm_div 
INFO-FLOW: Preprocessing Module: Reflection_coefficients ...
Execute         set_default_model Reflection_coefficients 
Execute         cdfg_preprocess -model Reflection_coefficients 
Execute         rtl_gen_preprocess Reflection_coefficients 
INFO-FLOW: Preprocessing Module: Quantization_and_coding ...
Execute         set_default_model Quantization_and_coding 
Execute         cdfg_preprocess -model Quantization_and_coding 
Execute         rtl_gen_preprocess Quantization_and_coding 
INFO-FLOW: Preprocessing Module: Gsm_LPC_Analysis ...
Execute         set_default_model Gsm_LPC_Analysis 
Execute         cdfg_preprocess -model Gsm_LPC_Analysis 
Execute         rtl_gen_preprocess Gsm_LPC_Analysis 
INFO-FLOW: Model list for synthesis: gsm_norm Autocorrelation_Pipeline_VITIS_LOOP_65_1 Autocorrelation_Pipeline_Autocorrelation_label2 Autocorrelation_Pipeline_Autocorrelation_label3 Autocorrelation_Pipeline_Autocorrelation_label4 Autocorrelation_Pipeline_Autocorrelation_label5 Autocorrelation gsm_div_Pipeline_gsm_div_label0 gsm_div Reflection_coefficients Quantization_and_coding Gsm_LPC_Analysis
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gsm_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gsm_norm 
Execute         schedule -model gsm_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 366.484 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm.sched.adb -f 
INFO-FLOW: Finish scheduling gsm_norm.
Execute         set_default_model gsm_norm 
Execute         bind -model gsm_norm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 366.484 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm.bind.adb -f 
INFO-FLOW: Finish binding gsm_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autocorrelation_Pipeline_VITIS_LOOP_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Autocorrelation_Pipeline_VITIS_LOOP_65_1 
Execute         schedule -model Autocorrelation_Pipeline_VITIS_LOOP_65_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=prod) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_65_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 367.094 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1.sched.adb -f 
INFO-FLOW: Finish scheduling Autocorrelation_Pipeline_VITIS_LOOP_65_1.
Execute         set_default_model Autocorrelation_Pipeline_VITIS_LOOP_65_1 
Execute         bind -model Autocorrelation_Pipeline_VITIS_LOOP_65_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 367.094 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1.bind.adb -f 
INFO-FLOW: Finish binding Autocorrelation_Pipeline_VITIS_LOOP_65_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autocorrelation_Pipeline_Autocorrelation_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label2 
Execute         schedule -model Autocorrelation_Pipeline_Autocorrelation_label2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Autocorrelation_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Autocorrelation_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 367.398 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2.sched.adb -f 
INFO-FLOW: Finish scheduling Autocorrelation_Pipeline_Autocorrelation_label2.
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label2 
Execute         bind -model Autocorrelation_Pipeline_Autocorrelation_label2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 367.398 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2.bind.adb -f 
INFO-FLOW: Finish binding Autocorrelation_Pipeline_Autocorrelation_label2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autocorrelation_Pipeline_Autocorrelation_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label3 
Execute         schedule -model Autocorrelation_Pipeline_Autocorrelation_label3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Autocorrelation_label3'.
WARNING: [HLS 200-885] The II Violation in module 'Autocorrelation_Pipeline_Autocorrelation_label3' (loop 'Autocorrelation_label3'): Unable to schedule 'load' operation 16 bit ('indata_load', data/benchmarks/gsm/gsm_lpc.c:133) on array 'indata' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'indata'.
WARNING: [HLS 200-885] The II Violation in module 'Autocorrelation_Pipeline_Autocorrelation_label3' (loop 'Autocorrelation_label3'): Unable to schedule 'load' operation 16 bit ('indata_load_2', data/benchmarks/gsm/gsm_lpc.c:135) on array 'indata' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'indata'.
WARNING: [HLS 200-885] The II Violation in module 'Autocorrelation_Pipeline_Autocorrelation_label3' (loop 'Autocorrelation_label3'): Unable to schedule 'load' operation 16 bit ('indata_load_4', data/benchmarks/gsm/gsm_lpc.c:137) on array 'indata' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'indata'.
WARNING: [HLS 200-885] The II Violation in module 'Autocorrelation_Pipeline_Autocorrelation_label3' (loop 'Autocorrelation_label3'): Unable to schedule 'load' operation 16 bit ('indata_load_6', data/benchmarks/gsm/gsm_lpc.c:139) on array 'indata' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'indata'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'Autocorrelation_label3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 368.391 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3.sched.adb -f 
INFO-FLOW: Finish scheduling Autocorrelation_Pipeline_Autocorrelation_label3.
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label3 
Execute         bind -model Autocorrelation_Pipeline_Autocorrelation_label3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 368.391 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3.bind.adb -f 
INFO-FLOW: Finish binding Autocorrelation_Pipeline_Autocorrelation_label3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autocorrelation_Pipeline_Autocorrelation_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label4 
Execute         schedule -model Autocorrelation_Pipeline_Autocorrelation_label4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Autocorrelation_label4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Autocorrelation_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 368.637 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4.sched.adb -f 
INFO-FLOW: Finish scheduling Autocorrelation_Pipeline_Autocorrelation_label4.
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label4 
Execute         bind -model Autocorrelation_Pipeline_Autocorrelation_label4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 368.637 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4.bind.adb -f 
INFO-FLOW: Finish binding Autocorrelation_Pipeline_Autocorrelation_label4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autocorrelation_Pipeline_Autocorrelation_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label5 
Execute         schedule -model Autocorrelation_Pipeline_Autocorrelation_label5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Autocorrelation_label5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Autocorrelation_label5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 368.926 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5.sched.adb -f 
INFO-FLOW: Finish scheduling Autocorrelation_Pipeline_Autocorrelation_label5.
Execute         set_default_model Autocorrelation_Pipeline_Autocorrelation_label5 
Execute         bind -model Autocorrelation_Pipeline_Autocorrelation_label5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 368.926 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5.bind.adb -f 
INFO-FLOW: Finish binding Autocorrelation_Pipeline_Autocorrelation_label5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autocorrelation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Autocorrelation 
Execute         schedule -model Autocorrelation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln125_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln124_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln123_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln123_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln121_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln121_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln119_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln119_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln119_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln119_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 371.172 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation.sched.adb -f 
INFO-FLOW: Finish scheduling Autocorrelation.
Execute         set_default_model Autocorrelation 
Execute         bind -model Autocorrelation 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 371.172 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation.bind.adb -f 
INFO-FLOW: Finish binding Autocorrelation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gsm_div_Pipeline_gsm_div_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gsm_div_Pipeline_gsm_div_label0 
Execute         schedule -model gsm_div_Pipeline_gsm_div_label0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gsm_div_label0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'gsm_div_label0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 371.188 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0.sched.adb -f 
INFO-FLOW: Finish scheduling gsm_div_Pipeline_gsm_div_label0.
Execute         set_default_model gsm_div_Pipeline_gsm_div_label0 
Execute         bind -model gsm_div_Pipeline_gsm_div_label0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.188 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0.bind.adb -f 
INFO-FLOW: Finish binding gsm_div_Pipeline_gsm_div_label0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gsm_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gsm_div 
Execute         schedule -model gsm_div 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.414 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div.sched.adb -f 
INFO-FLOW: Finish scheduling gsm_div.
Execute         set_default_model gsm_div 
Execute         bind -model gsm_div 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.414 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div.bind.adb -f 
INFO-FLOW: Finish binding gsm_div.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reflection_coefficients' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Reflection_coefficients 
Execute         schedule -model Reflection_coefficients 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=prod) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=prod_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=prod_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 373.250 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients.sched.adb -f 
INFO-FLOW: Finish scheduling Reflection_coefficients.
Execute         set_default_model Reflection_coefficients 
Execute         bind -model Reflection_coefficients 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 373.250 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients.bind.adb -f 
INFO-FLOW: Finish binding Reflection_coefficients.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Quantization_and_coding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Quantization_and_coding 
Execute         schedule -model Quantization_and_coding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 374.426 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding.sched.adb -f 
INFO-FLOW: Finish scheduling Quantization_and_coding.
Execute         set_default_model Quantization_and_coding 
Execute         bind -model Quantization_and_coding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.426 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding.bind.adb -f 
INFO-FLOW: Finish binding Quantization_and_coding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gsm_LPC_Analysis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Gsm_LPC_Analysis 
Execute         schedule -model Gsm_LPC_Analysis 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Transformation_to_Log_Area_Ratios_label0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Transformation_to_Log_Area_Ratios_label0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.250 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.sched.adb -f 
INFO-FLOW: Finish scheduling Gsm_LPC_Analysis.
Execute         set_default_model Gsm_LPC_Analysis 
Execute         bind -model Gsm_LPC_Analysis 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 375.250 MB.
Execute         syn_report -verbosereport -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.bind.adb -f 
INFO-FLOW: Finish binding Gsm_LPC_Analysis.
Execute         get_model_list Gsm_LPC_Analysis -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess gsm_norm 
Execute         rtl_gen_preprocess Autocorrelation_Pipeline_VITIS_LOOP_65_1 
Execute         rtl_gen_preprocess Autocorrelation_Pipeline_Autocorrelation_label2 
Execute         rtl_gen_preprocess Autocorrelation_Pipeline_Autocorrelation_label3 
Execute         rtl_gen_preprocess Autocorrelation_Pipeline_Autocorrelation_label4 
Execute         rtl_gen_preprocess Autocorrelation_Pipeline_Autocorrelation_label5 
Execute         rtl_gen_preprocess Autocorrelation 
Execute         rtl_gen_preprocess gsm_div_Pipeline_gsm_div_label0 
Execute         rtl_gen_preprocess gsm_div 
Execute         rtl_gen_preprocess Reflection_coefficients 
Execute         rtl_gen_preprocess Quantization_and_coding 
Execute         rtl_gen_preprocess Gsm_LPC_Analysis 
INFO-FLOW: Model list for RTL generation: gsm_norm Autocorrelation_Pipeline_VITIS_LOOP_65_1 Autocorrelation_Pipeline_Autocorrelation_label2 Autocorrelation_Pipeline_Autocorrelation_label3 Autocorrelation_Pipeline_Autocorrelation_label4 Autocorrelation_Pipeline_Autocorrelation_label5 Autocorrelation gsm_div_Pipeline_gsm_div_label0 gsm_div Reflection_coefficients Quantization_and_coding Gsm_LPC_Analysis
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gsm_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gsm_norm -top_prefix Gsm_LPC_Analysis_ -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'gsm_norm'.
INFO: [RTMG 210-279] Implementing memory 'Gsm_LPC_Analysis_gsm_norm_bitoff_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.250 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl gsm_norm -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis_gsm_norm 
Execute         gen_rtl gsm_norm -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis_gsm_norm 
Execute         syn_report -csynth -model gsm_norm -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/gsm_norm_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model gsm_norm -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/gsm_norm_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model gsm_norm -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model gsm_norm -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm.adb 
Execute         db_write -model gsm_norm -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gsm_norm -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autocorrelation_Pipeline_VITIS_LOOP_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Autocorrelation_Pipeline_VITIS_LOOP_65_1 -top_prefix Gsm_LPC_Analysis_ -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Autocorrelation_Pipeline_VITIS_LOOP_65_1' pipeline 'VITIS_LOOP_65_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_15ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autocorrelation_Pipeline_VITIS_LOOP_65_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 376.801 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl Autocorrelation_Pipeline_VITIS_LOOP_65_1 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_65_1 
Execute         gen_rtl Autocorrelation_Pipeline_VITIS_LOOP_65_1 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_65_1 
Execute         syn_report -csynth -model Autocorrelation_Pipeline_VITIS_LOOP_65_1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_Pipeline_VITIS_LOOP_65_1_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model Autocorrelation_Pipeline_VITIS_LOOP_65_1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_Pipeline_VITIS_LOOP_65_1_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model Autocorrelation_Pipeline_VITIS_LOOP_65_1 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model Autocorrelation_Pipeline_VITIS_LOOP_65_1 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1.adb 
Execute         db_write -model Autocorrelation_Pipeline_VITIS_LOOP_65_1 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Autocorrelation_Pipeline_VITIS_LOOP_65_1 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autocorrelation_Pipeline_Autocorrelation_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Autocorrelation_Pipeline_Autocorrelation_label2 -top_prefix Gsm_LPC_Analysis_ -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autocorrelation_Pipeline_Autocorrelation_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 377.570 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl Autocorrelation_Pipeline_Autocorrelation_label2 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label2 
Execute         gen_rtl Autocorrelation_Pipeline_Autocorrelation_label2 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label2 
Execute         syn_report -csynth -model Autocorrelation_Pipeline_Autocorrelation_label2 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_Pipeline_Autocorrelation_label2_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model Autocorrelation_Pipeline_Autocorrelation_label2 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_Pipeline_Autocorrelation_label2_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model Autocorrelation_Pipeline_Autocorrelation_label2 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model Autocorrelation_Pipeline_Autocorrelation_label2 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2.adb 
Execute         db_write -model Autocorrelation_Pipeline_Autocorrelation_label2 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Autocorrelation_Pipeline_Autocorrelation_label2 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autocorrelation_Pipeline_Autocorrelation_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Autocorrelation_Pipeline_Autocorrelation_label3 -top_prefix Gsm_LPC_Analysis_ -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Autocorrelation_Pipeline_Autocorrelation_label3' pipeline 'Autocorrelation_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autocorrelation_Pipeline_Autocorrelation_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 378.852 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl Autocorrelation_Pipeline_Autocorrelation_label3 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label3 
Execute         gen_rtl Autocorrelation_Pipeline_Autocorrelation_label3 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label3 
Execute         syn_report -csynth -model Autocorrelation_Pipeline_Autocorrelation_label3 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_Pipeline_Autocorrelation_label3_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model Autocorrelation_Pipeline_Autocorrelation_label3 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_Pipeline_Autocorrelation_label3_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model Autocorrelation_Pipeline_Autocorrelation_label3 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model Autocorrelation_Pipeline_Autocorrelation_label3 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3.adb 
Execute         db_write -model Autocorrelation_Pipeline_Autocorrelation_label3 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Autocorrelation_Pipeline_Autocorrelation_label3 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autocorrelation_Pipeline_Autocorrelation_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Autocorrelation_Pipeline_Autocorrelation_label4 -top_prefix Gsm_LPC_Analysis_ -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Autocorrelation_Pipeline_Autocorrelation_label4' pipeline 'Autocorrelation_label4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autocorrelation_Pipeline_Autocorrelation_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 381.355 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl Autocorrelation_Pipeline_Autocorrelation_label4 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label4 
Execute         gen_rtl Autocorrelation_Pipeline_Autocorrelation_label4 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label4 
Execute         syn_report -csynth -model Autocorrelation_Pipeline_Autocorrelation_label4 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_Pipeline_Autocorrelation_label4_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model Autocorrelation_Pipeline_Autocorrelation_label4 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_Pipeline_Autocorrelation_label4_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model Autocorrelation_Pipeline_Autocorrelation_label4 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model Autocorrelation_Pipeline_Autocorrelation_label4 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4.adb 
Execute         db_write -model Autocorrelation_Pipeline_Autocorrelation_label4 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Autocorrelation_Pipeline_Autocorrelation_label4 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autocorrelation_Pipeline_Autocorrelation_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Autocorrelation_Pipeline_Autocorrelation_label5 -top_prefix Gsm_LPC_Analysis_ -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Autocorrelation_Pipeline_Autocorrelation_label5' pipeline 'Autocorrelation_label5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autocorrelation_Pipeline_Autocorrelation_label5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 382.008 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl Autocorrelation_Pipeline_Autocorrelation_label5 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label5 
Execute         gen_rtl Autocorrelation_Pipeline_Autocorrelation_label5 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label5 
Execute         syn_report -csynth -model Autocorrelation_Pipeline_Autocorrelation_label5 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_Pipeline_Autocorrelation_label5_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model Autocorrelation_Pipeline_Autocorrelation_label5 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_Pipeline_Autocorrelation_label5_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model Autocorrelation_Pipeline_Autocorrelation_label5 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model Autocorrelation_Pipeline_Autocorrelation_label5 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5.adb 
Execute         db_write -model Autocorrelation_Pipeline_Autocorrelation_label5 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Autocorrelation_Pipeline_Autocorrelation_label5 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autocorrelation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Autocorrelation -top_prefix Gsm_LPC_Analysis_ -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_16s_33_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_16s_32s_33_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_16s_33s_34_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32s_33_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_33s_33_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autocorrelation'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 384.535 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl Autocorrelation -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis_Autocorrelation 
Execute         gen_rtl Autocorrelation -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis_Autocorrelation 
Execute         syn_report -csynth -model Autocorrelation -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model Autocorrelation -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Autocorrelation_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model Autocorrelation -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model Autocorrelation -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation.adb 
Execute         db_write -model Autocorrelation -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Autocorrelation -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gsm_div_Pipeline_gsm_div_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gsm_div_Pipeline_gsm_div_label0 -top_prefix Gsm_LPC_Analysis_ -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gsm_div_Pipeline_gsm_div_label0' pipeline 'gsm_div_label0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gsm_div_Pipeline_gsm_div_label0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 388.762 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl gsm_div_Pipeline_gsm_div_label0 -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis_gsm_div_Pipeline_gsm_div_label0 
Execute         gen_rtl gsm_div_Pipeline_gsm_div_label0 -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis_gsm_div_Pipeline_gsm_div_label0 
Execute         syn_report -csynth -model gsm_div_Pipeline_gsm_div_label0 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/gsm_div_Pipeline_gsm_div_label0_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model gsm_div_Pipeline_gsm_div_label0 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/gsm_div_Pipeline_gsm_div_label0_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model gsm_div_Pipeline_gsm_div_label0 -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model gsm_div_Pipeline_gsm_div_label0 -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0.adb 
Execute         db_write -model gsm_div_Pipeline_gsm_div_label0 -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gsm_div_Pipeline_gsm_div_label0 -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gsm_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gsm_div -top_prefix Gsm_LPC_Analysis_ -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'gsm_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 389.652 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl gsm_div -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis_gsm_div 
Execute         gen_rtl gsm_div -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis_gsm_div 
Execute         syn_report -csynth -model gsm_div -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/gsm_div_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model gsm_div -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/gsm_div_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model gsm_div -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model gsm_div -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div.adb 
Execute         db_write -model gsm_div -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gsm_div -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reflection_coefficients' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Reflection_coefficients -top_prefix Gsm_LPC_Analysis_ -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_15ns_31_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reflection_coefficients'.
INFO: [RTMG 210-278] Implementing memory 'Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 391.480 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl Reflection_coefficients -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis_Reflection_coefficients 
Execute         gen_rtl Reflection_coefficients -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis_Reflection_coefficients 
Execute         syn_report -csynth -model Reflection_coefficients -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Reflection_coefficients_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model Reflection_coefficients -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Reflection_coefficients_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model Reflection_coefficients -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model Reflection_coefficients -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients.adb 
Execute         db_write -model Reflection_coefficients -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Reflection_coefficients -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Quantization_and_coding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Quantization_and_coding -top_prefix Gsm_LPC_Analysis_ -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Quantization_and_coding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 396.414 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl Quantization_and_coding -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis_Quantization_and_coding 
Execute         gen_rtl Quantization_and_coding -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis_Quantization_and_coding 
Execute         syn_report -csynth -model Quantization_and_coding -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Quantization_and_coding_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model Quantization_and_coding -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Quantization_and_coding_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model Quantization_and_coding -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model Quantization_and_coding -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding.adb 
Execute         db_write -model Quantization_and_coding -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Quantization_and_coding -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gsm_LPC_Analysis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Gsm_LPC_Analysis -top_prefix  -sub_prefix Gsm_LPC_Analysis_ -mg_file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Gsm_LPC_Analysis/indata' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gsm_LPC_Analysis/LARc' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Gsm_LPC_Analysis' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gsm_LPC_Analysis'.
INFO: [RTMG 210-278] Implementing memory 'Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 400.781 MB.
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         gen_rtl Gsm_LPC_Analysis -istop -style xilinx -f -lang vhdl -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/vhdl/Gsm_LPC_Analysis 
Execute         gen_rtl Gsm_LPC_Analysis -istop -style xilinx -f -lang vlog -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/verilog/Gsm_LPC_Analysis 
Execute         syn_report -csynth -model Gsm_LPC_Analysis -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Gsm_LPC_Analysis_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model Gsm_LPC_Analysis -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/Gsm_LPC_Analysis_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model Gsm_LPC_Analysis -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model Gsm_LPC_Analysis -f -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.adb 
Execute         db_write -model Gsm_LPC_Analysis -bindview -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Gsm_LPC_Analysis -p /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis 
Execute         export_constraint_db -f -tool general -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.constraint.tcl 
Execute         syn_report -designview -model Gsm_LPC_Analysis -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.design.xml 
Execute         syn_report -csynthDesign -model Gsm_LPC_Analysis -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth.rpt -MHOut /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -wcfg -model Gsm_LPC_Analysis -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Gsm_LPC_Analysis -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.protoinst 
Execute         sc_get_clocks Gsm_LPC_Analysis 
Execute         sc_get_portdomain Gsm_LPC_Analysis 
INFO-FLOW: Model list for RTL component generation: gsm_norm Autocorrelation_Pipeline_VITIS_LOOP_65_1 Autocorrelation_Pipeline_Autocorrelation_label2 Autocorrelation_Pipeline_Autocorrelation_label3 Autocorrelation_Pipeline_Autocorrelation_label4 Autocorrelation_Pipeline_Autocorrelation_label5 Autocorrelation gsm_div_Pipeline_gsm_div_label0 gsm_div Reflection_coefficients Quantization_and_coding Gsm_LPC_Analysis
INFO-FLOW: Handling components in module [gsm_norm] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm.compgen.tcl 
INFO-FLOW: Found component Gsm_LPC_Analysis_gsm_norm_bitoff_ROM_AUTO_1R.
INFO-FLOW: Append model Gsm_LPC_Analysis_gsm_norm_bitoff_ROM_AUTO_1R
INFO-FLOW: Handling components in module [Autocorrelation_Pipeline_VITIS_LOOP_65_1] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1.compgen.tcl 
INFO-FLOW: Found component Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1.
INFO-FLOW: Append model Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1
INFO-FLOW: Found component Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Autocorrelation_Pipeline_Autocorrelation_label2] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2.compgen.tcl 
INFO-FLOW: Found component Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Autocorrelation_Pipeline_Autocorrelation_label3] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3.compgen.tcl 
INFO-FLOW: Found component Gsm_LPC_Analysis_mul_16s_16s_32_1_1.
INFO-FLOW: Append model Gsm_LPC_Analysis_mul_16s_16s_32_1_1
INFO-FLOW: Found component Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Autocorrelation_Pipeline_Autocorrelation_label4] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4.compgen.tcl 
INFO-FLOW: Found component Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Autocorrelation_Pipeline_Autocorrelation_label5] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5.compgen.tcl 
INFO-FLOW: Found component Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Autocorrelation] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation.compgen.tcl 
INFO-FLOW: Found component Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1.
INFO-FLOW: Append model Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
INFO-FLOW: Found component Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1.
INFO-FLOW: Append model Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
INFO-FLOW: Found component Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.
INFO-FLOW: Append model Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
INFO-FLOW: Found component Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1.
INFO-FLOW: Append model Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
INFO-FLOW: Found component Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.
INFO-FLOW: Append model Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
INFO-FLOW: Handling components in module [gsm_div_Pipeline_gsm_div_label0] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0.compgen.tcl 
INFO-FLOW: Found component Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [gsm_div] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div.compgen.tcl 
INFO-FLOW: Handling components in module [Reflection_coefficients] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients.compgen.tcl 
INFO-FLOW: Found component Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.
INFO-FLOW: Append model Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
INFO-FLOW: Found component Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W.
INFO-FLOW: Append model Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Quantization_and_coding] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding.compgen.tcl 
INFO-FLOW: Found component Gsm_LPC_Analysis_mul_16s_15ns_31_1_1.
INFO-FLOW: Append model Gsm_LPC_Analysis_mul_16s_15ns_31_1_1
INFO-FLOW: Handling components in module [Gsm_LPC_Analysis] ... 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.compgen.tcl 
INFO-FLOW: Found component Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W.
INFO-FLOW: Append model Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W
INFO-FLOW: Append model gsm_norm
INFO-FLOW: Append model Autocorrelation_Pipeline_VITIS_LOOP_65_1
INFO-FLOW: Append model Autocorrelation_Pipeline_Autocorrelation_label2
INFO-FLOW: Append model Autocorrelation_Pipeline_Autocorrelation_label3
INFO-FLOW: Append model Autocorrelation_Pipeline_Autocorrelation_label4
INFO-FLOW: Append model Autocorrelation_Pipeline_Autocorrelation_label5
INFO-FLOW: Append model Autocorrelation
INFO-FLOW: Append model gsm_div_Pipeline_gsm_div_label0
INFO-FLOW: Append model gsm_div
INFO-FLOW: Append model Reflection_coefficients
INFO-FLOW: Append model Quantization_and_coding
INFO-FLOW: Append model Gsm_LPC_Analysis
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Gsm_LPC_Analysis_gsm_norm_bitoff_ROM_AUTO_1R Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1 Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init Gsm_LPC_Analysis_mul_16s_16s_32_1_1 Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W gsm_norm Autocorrelation_Pipeline_VITIS_LOOP_65_1 Autocorrelation_Pipeline_Autocorrelation_label2 Autocorrelation_Pipeline_Autocorrelation_label3 Autocorrelation_Pipeline_Autocorrelation_label4 Autocorrelation_Pipeline_Autocorrelation_label5 Autocorrelation gsm_div_Pipeline_gsm_div_label0 gsm_div Reflection_coefficients Quantization_and_coding Gsm_LPC_Analysis
INFO-FLOW: Generating /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Gsm_LPC_Analysis_gsm_norm_bitoff_ROM_AUTO_1R
INFO-FLOW: To file: write model Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1
INFO-FLOW: To file: write model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Gsm_LPC_Analysis_mul_16s_16s_32_1_1
INFO-FLOW: To file: write model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
INFO-FLOW: To file: write model Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
INFO-FLOW: To file: write model Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
INFO-FLOW: To file: write model Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
INFO-FLOW: To file: write model Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
INFO-FLOW: To file: write model Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
INFO-FLOW: To file: write model Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Gsm_LPC_Analysis_mul_16s_15ns_31_1_1
INFO-FLOW: To file: write model Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W
INFO-FLOW: To file: write model gsm_norm
INFO-FLOW: To file: write model Autocorrelation_Pipeline_VITIS_LOOP_65_1
INFO-FLOW: To file: write model Autocorrelation_Pipeline_Autocorrelation_label2
INFO-FLOW: To file: write model Autocorrelation_Pipeline_Autocorrelation_label3
INFO-FLOW: To file: write model Autocorrelation_Pipeline_Autocorrelation_label4
INFO-FLOW: To file: write model Autocorrelation_Pipeline_Autocorrelation_label5
INFO-FLOW: To file: write model Autocorrelation
INFO-FLOW: To file: write model gsm_div_Pipeline_gsm_div_label0
INFO-FLOW: To file: write model gsm_div
INFO-FLOW: To file: write model Reflection_coefficients
INFO-FLOW: To file: write model Quantization_and_coding
INFO-FLOW: To file: write model Gsm_LPC_Analysis
INFO-FLOW: Generating /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/vhdl' dstVlogDir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/vlog' tclDir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db' modelList='Gsm_LPC_Analysis_gsm_norm_bitoff_ROM_AUTO_1R
Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_mul_16s_16s_32_1_1
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
Gsm_LPC_Analysis_mul_16s_15ns_31_1_1
Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W
gsm_norm
Autocorrelation_Pipeline_VITIS_LOOP_65_1
Autocorrelation_Pipeline_Autocorrelation_label2
Autocorrelation_Pipeline_Autocorrelation_label3
Autocorrelation_Pipeline_Autocorrelation_label4
Autocorrelation_Pipeline_Autocorrelation_label5
Autocorrelation
gsm_div_Pipeline_gsm_div_label0
gsm_div
Reflection_coefficients
Quantization_and_coding
Gsm_LPC_Analysis
' expOnly='0'
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding.compgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 404.004 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Gsm_LPC_Analysis_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name gsm_div
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Gsm_LPC_Analysis_gsm_norm_bitoff_ROM_AUTO_1R
Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_mul_16s_16s_32_1_1
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
Gsm_LPC_Analysis_mul_16s_15ns_31_1_1
Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W
gsm_norm
Autocorrelation_Pipeline_VITIS_LOOP_65_1
Autocorrelation_Pipeline_Autocorrelation_label2
Autocorrelation_Pipeline_Autocorrelation_label3
Autocorrelation_Pipeline_Autocorrelation_label4
Autocorrelation_Pipeline_Autocorrelation_label5
Autocorrelation
gsm_div_Pipeline_gsm_div_label0
gsm_div
Reflection_coefficients
Quantization_and_coding
Gsm_LPC_Analysis
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/top-io-be.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.compgen.dataonly.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.constraint.tcl 
Execute         sc_get_clocks Gsm_LPC_Analysis 
Execute         source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST Gsm_LPC_Analysis MODULE2INSTS {Gsm_LPC_Analysis Gsm_LPC_Analysis Autocorrelation grp_Autocorrelation_fu_103 gsm_norm {grp_gsm_norm_fu_326 grp_gsm_norm_fu_298} Autocorrelation_Pipeline_VITIS_LOOP_65_1 grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333 Autocorrelation_Pipeline_Autocorrelation_label2 grp_Autocorrelation_Pipeline_Autocorrelation_label2_fu_342 Autocorrelation_Pipeline_Autocorrelation_label3 grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348 Autocorrelation_Pipeline_Autocorrelation_label4 grp_Autocorrelation_Pipeline_Autocorrelation_label4_fu_373 Autocorrelation_Pipeline_Autocorrelation_label5 grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379 Reflection_coefficients grp_Reflection_coefficients_fu_113 gsm_div grp_gsm_div_fu_306 gsm_div_Pipeline_gsm_div_label0 grp_gsm_div_Pipeline_gsm_div_label0_fu_39 Quantization_and_coding grp_Quantization_and_coding_fu_122} INST2MODULE {Gsm_LPC_Analysis Gsm_LPC_Analysis grp_Autocorrelation_fu_103 Autocorrelation grp_gsm_norm_fu_326 gsm_norm grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333 Autocorrelation_Pipeline_VITIS_LOOP_65_1 grp_Autocorrelation_Pipeline_Autocorrelation_label2_fu_342 Autocorrelation_Pipeline_Autocorrelation_label2 grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348 Autocorrelation_Pipeline_Autocorrelation_label3 grp_Autocorrelation_Pipeline_Autocorrelation_label4_fu_373 Autocorrelation_Pipeline_Autocorrelation_label4 grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379 Autocorrelation_Pipeline_Autocorrelation_label5 grp_Reflection_coefficients_fu_113 Reflection_coefficients grp_gsm_norm_fu_298 gsm_norm grp_gsm_div_fu_306 gsm_div grp_gsm_div_Pipeline_gsm_div_label0_fu_39 gsm_div_Pipeline_gsm_div_label0 grp_Quantization_and_coding_fu_122 Quantization_and_coding} INSTDATA {Gsm_LPC_Analysis {DEPTH 1 CHILDREN {grp_Autocorrelation_fu_103 grp_Reflection_coefficients_fu_113 grp_Quantization_and_coding_fu_122}} grp_Autocorrelation_fu_103 {DEPTH 2 CHILDREN {grp_gsm_norm_fu_326 grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333 grp_Autocorrelation_Pipeline_Autocorrelation_label2_fu_342 grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348 grp_Autocorrelation_Pipeline_Autocorrelation_label4_fu_373 grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379}} grp_gsm_norm_fu_326 {DEPTH 3 CHILDREN {}} grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333 {DEPTH 3 CHILDREN {}} grp_Autocorrelation_Pipeline_Autocorrelation_label2_fu_342 {DEPTH 3 CHILDREN {}} grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348 {DEPTH 3 CHILDREN {}} grp_Autocorrelation_Pipeline_Autocorrelation_label4_fu_373 {DEPTH 3 CHILDREN {}} grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379 {DEPTH 3 CHILDREN {}} grp_Reflection_coefficients_fu_113 {DEPTH 2 CHILDREN {grp_gsm_norm_fu_298 grp_gsm_div_fu_306}} grp_gsm_norm_fu_298 {DEPTH 3 CHILDREN {}} grp_gsm_div_fu_306 {DEPTH 3 CHILDREN grp_gsm_div_Pipeline_gsm_div_label0_fu_39} grp_gsm_div_Pipeline_gsm_div_label0_fu_39 {DEPTH 4 CHILDREN {}} grp_Quantization_and_coding_fu_122 {DEPTH 2 CHILDREN {}}} MODULEDATA {gsm_norm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_351_p2 SOURCE data/benchmarks/gsm/gsm_add.c:112 VARIABLE add_ln112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_361_p2 SOURCE data/benchmarks/gsm/gsm_add.c:112 VARIABLE add_ln112_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_2_fu_367_p2 SOURCE data/benchmarks/gsm/gsm_add.c:112 VARIABLE add_ln112_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_3_fu_377_p2 SOURCE data/benchmarks/gsm/gsm_add.c:112 VARIABLE add_ln112_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME bitoff_U SOURCE {} VARIABLE bitoff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 256 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 0 URAM 0}} Autocorrelation_Pipeline_VITIS_LOOP_65_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_103_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:65 VARIABLE add_ln65 LOOP VITIS_LOOP_65_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_15ns_31_4_1_U3 SOURCE data/benchmarks/gsm/gsm_add.c:59 VARIABLE mul_ln59 LOOP VITIS_LOOP_65_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_15ns_31_4_1_U3 SOURCE data/benchmarks/gsm/gsm_add.c:59 VARIABLE prod LOOP VITIS_LOOP_65_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Autocorrelation_Pipeline_Autocorrelation_label2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_69_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:79 VARIABLE add_ln79 LOOP Autocorrelation_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Autocorrelation_Pipeline_Autocorrelation_label3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_578_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:139 VARIABLE add_ln139 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_395_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:43 VARIABLE add_ln43 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_406_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:131 VARIABLE add_ln131 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U9 SOURCE data/benchmarks/gsm/gsm_lpc.c:132 VARIABLE mul_ln132 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_448_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:132 VARIABLE add_ln132 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U10 SOURCE data/benchmarks/gsm/gsm_lpc.c:133 VARIABLE mul_ln133 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_468_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:133 VARIABLE add_ln133 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_474_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:134 VARIABLE add_ln134 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U11 SOURCE data/benchmarks/gsm/gsm_lpc.c:134 VARIABLE mul_ln134 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_523_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:134 VARIABLE add_ln134_1 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_484_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:135 VARIABLE add_ln135 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U12 SOURCE data/benchmarks/gsm/gsm_lpc.c:135 VARIABLE mul_ln135 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_1_fu_542_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:135 VARIABLE add_ln135_1 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_548_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:136 VARIABLE add_ln136 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U13 SOURCE data/benchmarks/gsm/gsm_lpc.c:136 VARIABLE mul_ln136 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_602_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:136 VARIABLE add_ln136_1 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_558_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:137 VARIABLE add_ln137 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U14 SOURCE data/benchmarks/gsm/gsm_lpc.c:137 VARIABLE mul_ln137 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_621_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:137 VARIABLE add_ln137_1 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_627_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:138 VARIABLE add_ln138 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U15 SOURCE data/benchmarks/gsm/gsm_lpc.c:138 VARIABLE mul_ln138 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_1_fu_680_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:138 VARIABLE add_ln138_1 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U16 SOURCE data/benchmarks/gsm/gsm_lpc.c:139 VARIABLE mul_ln139 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_1_fu_699_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:139 VARIABLE add_ln139_1 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U17 SOURCE data/benchmarks/gsm/gsm_lpc.c:140 VARIABLE mul_ln140 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_731_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:140 VARIABLE add_ln140 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_11_fu_417_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:129 VARIABLE i_11 LOOP Autocorrelation_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} Autocorrelation_Pipeline_Autocorrelation_label4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_74_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:144 VARIABLE add_ln144 LOOP Autocorrelation_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Autocorrelation_Pipeline_Autocorrelation_label5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_77_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:152 VARIABLE add_ln152 LOOP Autocorrelation_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Autocorrelation {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_424_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:49 VARIABLE add_ln49 LOOP Autocorrelation_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln67_fu_473_p2 SOURCE data/benchmarks/gsm/gsm_add.c:67 VARIABLE sub_ln67 LOOP Autocorrelation_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME scalauto_fu_518_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:60 VARIABLE scalauto LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_531_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:62 VARIABLE add_ln62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U46 SOURCE data/benchmarks/gsm/gsm_lpc.c:84 VARIABLE mul_ln84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U47 SOURCE data/benchmarks/gsm/gsm_lpc.c:86 VARIABLE mul_ln86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U61 SOURCE data/benchmarks/gsm/gsm_lpc.c:89 VARIABLE mul_ln89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U48 SOURCE data/benchmarks/gsm/gsm_lpc.c:91 VARIABLE mul_ln91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U49 SOURCE data/benchmarks/gsm/gsm_lpc.c:93 VARIABLE mul_ln93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U62 SOURCE data/benchmarks/gsm/gsm_lpc.c:98 VARIABLE mul_ln98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U50 SOURCE data/benchmarks/gsm/gsm_lpc.c:102 VARIABLE mul_ln102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_4_1_U63 SOURCE data/benchmarks/gsm/gsm_lpc.c:104 VARIABLE mul_ln104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U51 SOURCE data/benchmarks/gsm/gsm_lpc.c:107 VARIABLE mul_ln107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_4_1_U64 SOURCE data/benchmarks/gsm/gsm_lpc.c:108 VARIABLE mul_ln108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U52 SOURCE data/benchmarks/gsm/gsm_lpc.c:109 VARIABLE mul_ln109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U41 SOURCE data/benchmarks/gsm/gsm_lpc.c:111 VARIABLE mul_ln111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_32s_33_4_1_U55 SOURCE data/benchmarks/gsm/gsm_lpc.c:111 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_32s_33_4_1_U55 SOURCE data/benchmarks/gsm/gsm_lpc.c:111 VARIABLE tmp18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_33s_34_4_1_U65 SOURCE data/benchmarks/gsm/gsm_lpc.c:98 VARIABLE tmp19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_33s_34_4_1_U65 SOURCE data/benchmarks/gsm/gsm_lpc.c:98 VARIABLE tmp20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_16s_33_4_1_U66 SOURCE data/benchmarks/gsm/gsm_lpc.c:89 VARIABLE tmp21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_16s_33_4_1_U66 SOURCE data/benchmarks/gsm/gsm_lpc.c:89 VARIABLE tmp22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_32s_33_4_1_U56 SOURCE data/benchmarks/gsm/gsm_lpc.c:111 VARIABLE tmp23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_32s_33_4_1_U56 SOURCE data/benchmarks/gsm/gsm_lpc.c:111 VARIABLE tmp24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_33s_34_4_1_U67 SOURCE data/benchmarks/gsm/gsm_lpc.c:104 VARIABLE tmp25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_33s_34_4_1_U67 SOURCE data/benchmarks/gsm/gsm_lpc.c:104 VARIABLE tmp26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_16s_33_4_1_U57 SOURCE data/benchmarks/gsm/gsm_lpc.c:111 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_16s_33_4_1_U57 SOURCE data/benchmarks/gsm/gsm_lpc.c:111 VARIABLE tmp28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U42 SOURCE data/benchmarks/gsm/gsm_lpc.c:115 VARIABLE mul_ln115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U43 SOURCE data/benchmarks/gsm/gsm_lpc.c:116 VARIABLE mul_ln116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U53 SOURCE data/benchmarks/gsm/gsm_lpc.c:117 VARIABLE mul_ln117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U58 SOURCE data/benchmarks/gsm/gsm_lpc.c:119 VARIABLE mul_ln119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_742_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:119 VARIABLE add_ln119_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U61 SOURCE data/benchmarks/gsm/gsm_lpc.c:119 VARIABLE add_ln119_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U62 SOURCE data/benchmarks/gsm/gsm_lpc.c:119 VARIABLE add_ln119_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U58 SOURCE data/benchmarks/gsm/gsm_lpc.c:119 VARIABLE add_ln119_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_4_1_U63 SOURCE data/benchmarks/gsm/gsm_lpc.c:119 VARIABLE add_ln119_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_7_fu_800_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:119 VARIABLE add_ln119_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U44 SOURCE data/benchmarks/gsm/gsm_lpc.c:120 VARIABLE mul_ln120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_32s_33_4_1_U55 SOURCE data/benchmarks/gsm/gsm_lpc.c:120 VARIABLE add_ln120_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_33s_34_4_1_U65 SOURCE data/benchmarks/gsm/gsm_lpc.c:120 VARIABLE add_ln120_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U45 SOURCE data/benchmarks/gsm/gsm_lpc.c:121 VARIABLE mul_ln121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_32s_33_4_1_U56 SOURCE data/benchmarks/gsm/gsm_lpc.c:121 VARIABLE add_ln121_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_33s_34_4_1_U67 SOURCE data/benchmarks/gsm/gsm_lpc.c:121 VARIABLE add_ln121_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_33s_34_4_1_U68 SOURCE data/benchmarks/gsm/gsm_lpc.c:119 VARIABLE tmp29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_33s_34_4_1_U68 SOURCE data/benchmarks/gsm/gsm_lpc.c:119 VARIABLE tmp30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_16s_33s_34_4_1_U68 SOURCE data/benchmarks/gsm/gsm_lpc.c:122 VARIABLE add_ln122_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U59 SOURCE data/benchmarks/gsm/gsm_lpc.c:123 VARIABLE mul_ln123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U59 SOURCE data/benchmarks/gsm/gsm_lpc.c:123 VARIABLE add_ln123_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_4_1_U64 SOURCE data/benchmarks/gsm/gsm_lpc.c:123 VARIABLE add_ln123_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U60 SOURCE data/benchmarks/gsm/gsm_lpc.c:124 VARIABLE mul_ln124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U60 SOURCE data/benchmarks/gsm/gsm_lpc.c:124 VARIABLE add_ln124_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U69 SOURCE data/benchmarks/gsm/gsm_lpc.c:125 VARIABLE mul_ln125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U69 SOURCE data/benchmarks/gsm/gsm_lpc.c:125 VARIABLE add_ln125_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_880_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:125 VARIABLE add_ln125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U54 SOURCE data/benchmarks/gsm/gsm_lpc.c:126 VARIABLE mul_ln126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_890_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:126 VARIABLE add_ln126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 39 BRAM 0 URAM 0}} gsm_div_Pipeline_gsm_div_label0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME L_num_5_fu_156_p2 SOURCE data/benchmarks/gsm/gsm_add.c:146 VARIABLE L_num_5 LOOP gsm_div_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_3_fu_188_p2 SOURCE data/benchmarks/gsm/gsm_add.c:138 VARIABLE k_3 LOOP gsm_div_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Reflection_coefficients {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ACF_U SOURCE data/benchmarks/gsm/gsm_lpc.c:167 VARIABLE ACF LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME P_U SOURCE data/benchmarks/gsm/gsm_lpc.c:168 VARIABLE P LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME K_U SOURCE data/benchmarks/gsm/gsm_lpc.c:169 VARIABLE K LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_317_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:184 VARIABLE add_ln184 LOOP Reflection_coefficients_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_401_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:191 VARIABLE add_ln191 LOOP Reflection_coefficients_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_426_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:197 VARIABLE add_ln197 LOOP Reflection_coefficients_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_1_fu_474_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:204 VARIABLE add_ln204_1 LOOP Reflection_coefficients_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln67_fu_501_p2 SOURCE data/benchmarks/gsm/gsm_add.c:67 VARIABLE sub_ln67 LOOP Reflection_coefficients_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln220_fu_538_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:220 VARIABLE sub_ln220 LOOP Reflection_coefficients_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_15ns_31_4_1_U83 SOURCE data/benchmarks/gsm/gsm_add.c:59 VARIABLE mul_ln59 LOOP Reflection_coefficients_label4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_15ns_31_4_1_U83 SOURCE data/benchmarks/gsm/gsm_add.c:59 VARIABLE prod LOOP Reflection_coefficients_label4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_638_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE add_ln39 LOOP Reflection_coefficients_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_643_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum LOOP Reflection_coefficients_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_15ns_31_4_1_U84 SOURCE data/benchmarks/gsm/gsm_add.c:59 VARIABLE mul_ln59_1 LOOP Reflection_coefficients_label5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_15ns_31_4_1_U84 SOURCE data/benchmarks/gsm/gsm_add.c:59 VARIABLE prod_1 LOOP Reflection_coefficients_label5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_708_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:232 VARIABLE add_ln232 LOOP Reflection_coefficients_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_800_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE add_ln39_2 LOOP Reflection_coefficients_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_1_fu_805_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_1 LOOP Reflection_coefficients_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_15ns_31_4_1_U85 SOURCE data/benchmarks/gsm/gsm_add.c:59 VARIABLE mul_ln59_2 LOOP Reflection_coefficients_label5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_15ns_31_4_1_U85 SOURCE data/benchmarks/gsm/gsm_add.c:59 VARIABLE prod_2 LOOP Reflection_coefficients_label5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_4_fu_887_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE add_ln39_4 LOOP Reflection_coefficients_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_2_fu_892_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_2 LOOP Reflection_coefficients_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_719_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:204 VARIABLE add_ln204 LOOP Reflection_coefficients_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_2_fu_724_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:204 VARIABLE add_ln204_2 LOOP Reflection_coefficients_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_3_fu_730_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:204 VARIABLE add_ln204_3 LOOP Reflection_coefficients_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_585_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:210 VARIABLE add_ln210 LOOP Reflection_coefficients_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_595_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:165 VARIABLE add_ln165 LOOP Reflection_coefficients_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_317_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:174 VARIABLE add_ln174 LOOP Reflection_coefficients_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} Quantization_and_coding {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_237_p2 SOURCE data/benchmarks/gsm/gsm_add.c:48 VARIABLE add_ln48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_257_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln289_fu_319_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:289 VARIABLE add_ln289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_371_p2 SOURCE data/benchmarks/gsm/gsm_add.c:48 VARIABLE add_ln48_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_3_fu_391_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_453_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:290 VARIABLE add_ln290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_505_p2 SOURCE data/benchmarks/gsm/gsm_add.c:48 VARIABLE add_ln48_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_4_fu_525_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_5_fu_563_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_625_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:291 VARIABLE add_ln291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_3_fu_677_p2 SOURCE data/benchmarks/gsm/gsm_add.c:48 VARIABLE add_ln48_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_6_fu_697_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_7_fu_725_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_787_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:292 VARIABLE add_ln292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_31_1_1_U90 SOURCE data/benchmarks/gsm/gsm_add.c:48 VARIABLE mul_ln48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_8_fu_839_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_9_fu_877_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_1107_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:294 VARIABLE add_ln294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_fu_933_p2 SOURCE data/benchmarks/gsm/gsm_add.c:48 VARIABLE sub_ln48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_10_fu_953_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_11_fu_981_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_fu_1043_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:295 VARIABLE add_ln295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_31_1_1_U91 SOURCE data/benchmarks/gsm/gsm_add.c:48 VARIABLE mul_ln48_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_12_fu_1159_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_13_fu_1187_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_1339_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:296 VARIABLE add_ln296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_31_1_1_U92 SOURCE data/benchmarks/gsm/gsm_add.c:48 VARIABLE mul_ln48_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_14_fu_1243_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_15_fu_1271_p2 SOURCE data/benchmarks/gsm/gsm_add.c:39 VARIABLE sum_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_1395_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:297 VARIABLE add_ln297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} Gsm_LPC_Analysis {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_ACF_U SOURCE data/benchmarks/gsm/gsm.c:9 VARIABLE L_ACF LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 9 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_fu_150_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:248 VARIABLE add_ln248 LOOP Transformation_to_Log_Area_Ratios_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln67_fu_191_p2 SOURCE data/benchmarks/gsm/gsm_add.c:67 VARIABLE sub_ln67 LOOP Transformation_to_Log_Area_Ratios_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_29_fu_239_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:256 VARIABLE temp_29 LOOP Transformation_to_Log_Area_Ratios_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_30_fu_251_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:259 VARIABLE temp_30 LOOP Transformation_to_Log_Area_Ratios_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln262_fu_285_p2 SOURCE data/benchmarks/gsm/gsm_lpc.c:262 VARIABLE sub_ln262 LOOP Transformation_to_Log_Area_Ratios_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_gsm_norm_fu_323 SOURCE data/benchmarks/gsm/gsm_lpc.c:248 VARIABLE i_9 LOOP Transformation_to_Log_Area_Ratios_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 45 BRAM 0 URAM 0}} gsm_div {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 412.078 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Gsm_LPC_Analysis.
INFO: [VLOG 209-307] Generating Verilog RTL for Gsm_LPC_Analysis.
Execute         syn_report -model Gsm_LPC_Analysis -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 176.30 MHz
Command       autosyn done; 3.21 sec.
Command     csynth_design done; 11.71 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.78 seconds. CPU system time: 1.02 seconds. Elapsed time: 11.71 seconds; current allocated memory: 180.254 MB.
Execute     export_design -flow impl -format syn_dcp -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -flow impl -format syn_dcp -rtl verilog 
Execute       config_export -flow=impl -format=syn_dcp -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format syn_dcp -rtl verilog
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Gsm_LPC_Analysis xml_exists=0
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Gsm_LPC_Analysis
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=30 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Gsm_LPC_Analysis_gsm_norm_bitoff_ROM_AUTO_1R
Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_mul_16s_16s_32_1_1
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
Gsm_LPC_Analysis_mul_16s_15ns_31_1_1
Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W
gsm_norm
Autocorrelation_Pipeline_VITIS_LOOP_65_1
Autocorrelation_Pipeline_Autocorrelation_label2
Autocorrelation_Pipeline_Autocorrelation_label3
Autocorrelation_Pipeline_Autocorrelation_label4
Autocorrelation_Pipeline_Autocorrelation_label5
Autocorrelation
gsm_div_Pipeline_gsm_div_label0
gsm_div
Reflection_coefficients
Quantization_and_coding
Gsm_LPC_Analysis
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/top-io-be.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.compgen.dataonly.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_norm.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_VITIS_LOOP_65_1.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label2.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label3.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label4.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation_Pipeline_Autocorrelation_label5.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Autocorrelation.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div_Pipeline_gsm_div_label0.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/gsm_div.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Reflection_coefficients.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Quantization_and_coding.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.constraint.tcl 
Execute       sc_get_clocks Gsm_LPC_Analysis 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Gsm_LPC_Analysis
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=Gsm_LPC_Analysis
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.rtl_wrap.cfg.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.constraint.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-tool vivado -flow impl -rtl verilog'
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.constraint.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix Gsm_LPC_Analysis_ TopModuleNoPrefix Gsm_LPC_Analysis TopModuleWithPrefix Gsm_LPC_Analysis' export_design_flow='impl' impl_dir='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f5699b63288' export_design_flow='impl' export_rpt='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f5699c4cbe8' export_design_flow='syn' export_rpt='/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s data/base_instances/GSM/solution0/impl/export.dcp 
INFO: [HLS 200-802] Generated output file data/base_instances/GSM/solution0/impl/export.dcp
Execute       source /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/.autopilot/db/Gsm_LPC_Analysis.tbgen.tcl 
Execute       send_msg_by_id INFO @200-802@%s data/base_instances/GSM/solution0/impl/export.veo 
INFO: [HLS 200-802] Generated output file data/base_instances/GSM/solution0/impl/export.veo
Command     export_design done; 338.91 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 193.66 seconds. CPU system time: 8.5 seconds. Elapsed time: 338.91 seconds; current allocated memory: 7.422 MB.
Execute     cleanup_all 
