Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  9 12:57:11 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BCD_Counter_control_sets_placed.rpt
| Design       : BCD_Counter
| Device       : xc7z007s
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            1 |
| No           | No                    | Yes                    |              66 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------+--------------------------+------------------+----------------+
|   Clock Signal   |   Enable Signal   |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+-------------------+--------------------------+------------------+----------------+
|  Digit_1/o_Out   | digit/cathode_n_0 |                          |                1 |              2 |
|  Digit_1/o_Out   |                   |                          |                1 |              8 |
|  Digit_1/o_Out   | digit/cathode_n_0 | digit/cathode[6]_i_1_n_0 |                1 |             12 |
|  i_CLK_IBUF_BUFG |                   | i_RST_IBUF               |               16 |             66 |
+------------------+-------------------+--------------------------+------------------+----------------+


