=====
SETUP
2.372
9.029
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18
3.244
3.799
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14
4.726
5.179
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
5.697
6.246
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.247
6.802
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.718
8.267
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14
9.029
=====
SETUP
2.372
9.029
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18
3.244
3.799
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14
4.726
5.179
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
5.697
6.246
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.247
6.802
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.718
8.267
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16
9.029
=====
SETUP
2.389
9.012
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18
3.244
3.799
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14
4.726
5.179
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
5.697
6.246
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.247
6.802
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.718
8.267
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
9.012
=====
SETUP
2.389
9.012
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18
3.244
3.799
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14
4.726
5.179
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
5.697
6.246
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.247
6.802
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.718
8.267
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8
9.012
=====
SETUP
2.389
9.012
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18
3.244
3.799
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14
4.726
5.179
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
5.697
6.246
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.247
6.802
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.718
8.267
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
9.012
=====
SETUP
2.405
8.996
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18
3.244
3.799
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14
4.726
5.179
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
5.697
6.246
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.247
6.802
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.718
8.267
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4
8.996
=====
SETUP
2.585
8.816
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18
3.244
3.799
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14
4.726
5.179
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
5.697
6.246
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.247
6.802
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.718
8.267
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12
8.816
=====
SETUP
2.620
8.781
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18
3.244
3.799
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14
4.726
5.179
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
5.697
6.246
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.247
6.802
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.718
8.267
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
8.781
=====
SETUP
3.284
8.117
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18
3.244
3.799
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14
4.726
5.179
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
5.697
6.246
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.247
6.802
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18
7.568
8.117
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0
8.117
=====
SETUP
3.512
7.854
11.366
frm_len_8_s0
1.030
1.262
controller/n267_s31
2.098
2.551
controller/n267_s35
2.986
3.503
controller/n267_s16
3.920
4.475
controller/n288_s12
4.903
5.458
controller/n285_s11
5.902
6.419
controller/nextByte_s4
7.140
7.710
controller/nextByte_s2
7.854
=====
SETUP
3.520
7.846
11.366
frm_len_8_s0
1.030
1.262
controller/n267_s31
2.098
2.551
controller/n267_s35
2.986
3.503
controller/n267_s16
3.920
4.475
controller/n288_s12
4.903
5.458
controller/n285_s11
5.902
6.419
controller/n309_s9
7.297
7.846
controller/tx_data_o_0_s2
7.846
=====
SETUP
3.550
7.816
11.366
frm_len_13_s0
1.030
1.262
controller/last_byte_s15
2.058
2.575
controller/n288_s27
3.468
4.017
controller/n288_s18
4.018
4.535
controller/n288_s11
4.938
5.455
controller/n273_s13
6.380
6.833
controller/n273_s12
7.246
7.816
controller/pointer_10_s0
7.816
=====
SETUP
3.604
7.763
11.366
frm_len_8_s0
1.030
1.262
controller/n267_s31
2.098
2.551
controller/n267_s35
2.986
3.503
controller/n267_s16
3.920
4.475
controller/n288_s12
4.903
5.458
controller/n285_s11
5.902
6.419
controller/n291_s9
7.301
7.763
controller/tx_data_o_6_s2
7.763
=====
SETUP
3.607
7.759
11.366
frm_len_8_s0
1.030
1.262
controller/n267_s31
2.098
2.551
controller/n267_s35
2.986
3.503
controller/n267_s16
3.920
4.475
controller/n288_s12
4.903
5.458
controller/n285_s11
5.902
6.419
controller/n297_s9
7.297
7.759
controller/tx_data_o_4_s2
7.759
=====
SETUP
3.614
7.752
11.366
frm_len_8_s0
1.030
1.262
controller/n267_s31
2.098
2.551
controller/n267_s35
2.986
3.503
controller/n267_s16
3.920
4.475
controller/n288_s12
4.903
5.458
controller/n285_s11
5.902
6.419
controller/n311_s14
7.290
7.752
controller/nextByte_s2
7.752
=====
SETUP
3.633
7.733
11.366
frm_len_8_s0
1.030
1.262
controller/n267_s31
2.098
2.551
controller/n267_s35
2.986
3.503
controller/n267_s16
3.920
4.475
controller/n288_s12
4.903
5.458
controller/n285_s11
5.902
6.419
controller/n268_s12
7.184
7.733
controller/pointer_15_s0
7.733
=====
SETUP
3.645
7.721
11.366
frm_len_8_s0
1.030
1.262
controller/n267_s31
2.098
2.551
controller/n267_s35
2.986
3.503
controller/n267_s16
3.920
4.475
controller/n288_s12
4.903
5.458
controller/n285_s11
5.902
6.419
controller/n294_s9
7.151
7.721
controller/tx_data_o_5_s2
7.721
=====
SETUP
3.667
7.699
11.366
frm_len_8_s0
1.030
1.262
controller/n267_s31
2.098
2.551
controller/n267_s35
2.986
3.503
controller/n267_s16
3.920
4.475
controller/n288_s12
4.903
5.458
controller/n285_s11
5.902
6.419
controller/n275_s12
7.328
7.699
controller/pointer_8_s0
7.699
=====
SETUP
3.694
7.672
11.366
frm_len_3_s0
1.030
1.262
controller/n267_s30
1.962
2.517
controller/n269_s16
3.225
3.774
controller/n269_s15
3.919
4.290
controller/last_byte_s13
4.541
5.096
controller/n288_s14
5.527
6.082
controller/n303_s9
7.102
7.672
controller/tx_data_o_2_s2
7.672
=====
SETUP
3.705
7.661
11.366
frm_len_8_s0
1.030
1.262
controller/n267_s31
2.098
2.551
controller/n267_s35
2.986
3.503
controller/n267_s16
3.920
4.475
controller/n288_s12
4.903
5.458
controller/n285_s11
5.902
6.419
controller/n282_s12
7.091
7.661
controller/pointer_1_s0
7.661
=====
SETUP
3.715
7.651
11.366
frm_len_3_s0
1.030
1.262
controller/n267_s30
1.962
2.517
controller/n269_s16
3.225
3.774
controller/n269_s15
3.919
4.290
controller/last_byte_s13
4.541
5.096
controller/n288_s14
5.527
6.082
controller/n300_s9
7.102
7.651
controller/tx_data_o_3_s2
7.651
=====
SETUP
3.715
7.651
11.366
frm_len_3_s0
1.030
1.262
controller/n267_s30
1.962
2.517
controller/n269_s16
3.225
3.774
controller/n269_s15
3.919
4.290
controller/last_byte_s13
4.541
5.096
controller/n288_s14
5.527
6.082
controller/n288_s10
7.102
7.651
controller/tx_data_o_7_s2
7.651
=====
SETUP
3.808
7.559
11.366
frm_len_3_s0
1.030
1.262
controller/n267_s30
1.962
2.517
controller/n269_s16
3.225
3.774
controller/n269_s15
3.919
4.290
controller/last_byte_s13
4.541
5.096
controller/n288_s14
5.527
6.082
controller/n306_s9
7.010
7.559
controller/tx_data_o_1_s2
7.559
=====
SETUP
3.813
7.553
11.366
frm_len_8_s0
1.030
1.262
controller/n267_s31
2.098
2.551
controller/n267_s35
2.986
3.503
controller/n267_s16
3.920
4.475
controller/n288_s12
4.903
5.458
controller/n285_s11
5.902
6.419
controller/n270_s12
7.091
7.553
controller/pointer_13_s0
7.553
=====
SETUP
3.828
7.538
11.366
frm_len_8_s0
1.030
1.262
controller/n267_s31
2.098
2.551
controller/n267_s35
2.986
3.503
controller/n267_s16
3.920
4.475
controller/n288_s12
4.903
5.458
controller/n285_s11
5.902
6.419
controller/n274_s12
6.968
7.538
controller/pointer_9_s0
7.538
=====
HOLD
0.311
1.580
1.269
phy_rx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s1
1.257
1.458
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10
1.580
=====
HOLD
0.311
1.580
1.269
phy_rx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_6_s1
1.257
1.458
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10
1.580
=====
HOLD
0.343
1.585
1.242
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s2
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s20
1.585
=====
HOLD
0.374
1.749
1.375
phy_rx_clk_ibuf
0.000
0.675
rxfifo/wr_ptr_0_s0
1.257
1.459
rxfifo/ram_ram_0_0_s
1.749
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/rd_ptr_2_s0
1.257
1.459
rxfifo/n84_s
1.461
1.693
rxfifo/rd_ptr_2_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/rd_ptr_6_s0
1.257
1.459
rxfifo/n80_s
1.461
1.693
rxfifo/rd_ptr_6_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/wr_ptr_2_s0
1.257
1.459
rxfifo/n16_s
1.461
1.693
rxfifo/wr_ptr_2_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/wr_ptr_6_s0
1.257
1.459
rxfifo/n12_s
1.461
1.693
rxfifo/wr_ptr_6_s0
1.693
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s1
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1513_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1512_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1510_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s5
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1155_s5
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s5
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1113_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n895_s2
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1316_s1
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n543_s1
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0
1.666
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1
1.257
1.459
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/n621_s3
1.461
1.693
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1
1.257
1.459
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/n611_s1
1.461
1.693
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1
1.693
=====
HOLD
0.425
2.015
1.590
clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0
1.579
1.781
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_s3
1.783
2.015
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0
2.015
=====
HOLD
0.425
2.015
1.590
clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0
1.579
1.781
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s1
1.783
2.015
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0
2.015
=====
HOLD
0.425
2.015
1.590
clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4
1.579
1.781
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s7
1.783
2.015
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4
2.015
=====
HOLD
0.427
1.667
1.241
phy_tx_clk_ibuf
0.000
0.675
controller/tx_data_o_2_s2
1.230
1.432
controller/n303_s9
1.435
1.667
controller/tx_data_o_2_s2
1.667
