
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.95

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.27 source latency bapg.w_ptr_r[1]$_SDFFE_PP0P_/CLK ^
  -0.27 target latency bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: w_inc_token_i (input port clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v w_inc_token_i (in)
                                         w_inc_token_i (net)
                  0.00    0.00    0.20 v input5/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     6    0.09    0.16    0.22    0.42 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net5 (net)
                  0.16    0.00    0.42 v _32_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.20    0.62 v _32_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _10_ (net)
                  0.08    0.00    0.62 v _33_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15    0.76 v _33_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _00_ (net)
                  0.05    0.00    0.76 v bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.09    0.13    0.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_w_clk_i (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     3    0.02    0.08    0.14    0.27 ^ clkbuf_1_1__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_w_clk_i (net)
                  0.08    0.00    0.27 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.27   clock reconvergence pessimism
                          0.09    0.36   library hold time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.09    0.13    0.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_w_clk_i (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     3    0.02    0.08    0.14    0.27 ^ clkbuf_1_0__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_w_clk_i (net)
                  0.08    0.00    0.27 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.39    0.66 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         bapg.w_ptr_binary_r_o[0] (net)
                  0.07    0.00    0.66 v _58_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.10    0.20    0.86 v _58_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _27_ (net)
                  0.10    0.00    0.86 v _59_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.26    0.43    1.29 ^ _59_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         bapg.w_ptr_n[1] (net)
                  0.26    0.00    1.29 ^ _34_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.08    0.59    1.88 v _34_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _11_ (net)
                  0.08    0.00    1.88 v _35_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    2.10 v _35_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _12_ (net)
                  0.08    0.00    2.10 v _36_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15    2.24 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _01_ (net)
                  0.05    0.00    2.24 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.24   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_0_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.09    0.13   10.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_w_clk_i (net)
                  0.09    0.00   10.13 ^ clkbuf_1_1__f_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     3    0.02    0.08    0.14   10.27 ^ clkbuf_1_1__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_w_clk_i (net)
                  0.08    0.00   10.27 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   10.27   clock reconvergence pessimism
                         -0.08   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                  7.95   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.09    0.13    0.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_w_clk_i (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     3    0.02    0.08    0.14    0.27 ^ clkbuf_1_0__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_w_clk_i (net)
                  0.08    0.00    0.27 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.39    0.66 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         bapg.w_ptr_binary_r_o[0] (net)
                  0.07    0.00    0.66 v _58_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.10    0.20    0.86 v _58_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _27_ (net)
                  0.10    0.00    0.86 v _59_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.26    0.43    1.29 ^ _59_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         bapg.w_ptr_n[1] (net)
                  0.26    0.00    1.29 ^ _34_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.08    0.59    1.88 v _34_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _11_ (net)
                  0.08    0.00    1.88 v _35_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    2.10 v _35_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _12_ (net)
                  0.08    0.00    2.10 v _36_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15    2.24 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _01_ (net)
                  0.05    0.00    2.24 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.24   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_0_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.09    0.13   10.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_w_clk_i (net)
                  0.09    0.00   10.13 ^ clkbuf_1_1__f_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     3    0.02    0.08    0.14   10.27 ^ clkbuf_1_1__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_w_clk_i (net)
                  0.08    0.00   10.27 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   10.27   clock reconvergence pessimism
                         -0.08   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                  7.95   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.520106554031372

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9000

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.34362781047821045

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.37540000677108765

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9154

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.13    0.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.14    0.27 ^ clkbuf_1_0__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.27 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.39    0.66 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.20    0.86 v _58_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.43    1.29 ^ _59_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.59    1.88 v _34_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
   0.22    2.10 v _35_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.15    2.24 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    2.24 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.24   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ w_clk_i (in)
   0.13   10.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.14   10.27 ^ clkbuf_1_1__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.27 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.27   clock reconvergence pessimism
  -0.08   10.19   library setup time
          10.19   data required time
---------------------------------------------------------
          10.19   data required time
          -2.24   data arrival time
---------------------------------------------------------
           7.95   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.13    0.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.14    0.27 ^ clkbuf_1_1__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.27 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    0.63 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.16    0.79 ^ _32_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.13    0.93 ^ _33_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    0.93 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.93   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.13    0.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.14    0.27 ^ clkbuf_1_1__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.27 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.27   clock reconvergence pessimism
   0.02    0.29   library hold time
           0.29   data required time
---------------------------------------------------------
           0.29   data required time
          -0.93   data arrival time
---------------------------------------------------------
           0.64   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2700

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2701

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.2437

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.9501

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
354.329902

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.98e-04   4.01e-05   8.29e-09   6.38e-04  39.7%
Combinational          3.06e-04   1.09e-04   8.24e-09   4.15e-04  25.9%
Clock                  3.41e-04   2.11e-04   4.35e-09   5.52e-04  34.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.24e-03   3.61e-04   2.09e-08   1.61e-03 100.0%
                          77.5%      22.5%       0.0%
