# Task 2 - RAM Design (CodTech Internship)

## Objective
Design a simple synchronous RAM module with read and write operations.

## Included Files
- `src/ram.v` – RAM module in Verilog
- `testbench/ram_tb.v` – Testbench for testing read/write
- `reports/simulation_report.pdf` – Simulation waveform and output report

## Tools UsED
- Verilog HDL
- ModelSim / Vivado / Icarus Verilog for simulation

## Author
CHANDU
