$date
	Sun Oct  8 21:33:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 4 ! Output [3:0] $end
$var wire 7 " Display [6:0] $end
$var reg 4 # Input [3:0] $end
$var reg 1 $ Ready $end
$var reg 1 % Reset $end
$var integer 32 & Count [31:0] $end
$scope module UUT_Codificador $end
$var wire 4 ' Input [3:0] $end
$var wire 1 $ Ready $end
$var wire 1 % Reset $end
$var wire 4 ( Output [3:0] $end
$upscope $end
$scope module UUT_Display $end
$var wire 4 ) Output [3:0] $end
$var wire 7 * Display [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001111 *
b1110 )
b1110 (
b0 '
b0 &
0%
1$
b0 #
b1001111 "
b1110 !
$end
#10
b1110111 "
b1110111 *
b1010 !
b1010 (
b1010 )
b1 #
b1 '
b1 &
#20
b110011 "
b110011 *
b100 !
b100 (
b100 )
b10 #
b10 '
b10 &
#30
b111101 "
b111101 *
b1101 !
b1101 (
b1101 )
b11 #
b11 '
b11 &
#40
b1011111 "
b1011111 *
b110 !
b110 (
b110 )
b100 #
b100 '
b100 &
#50
b110000 "
b110000 *
b1 !
b1 (
b1 )
b101 #
b101 '
b101 &
#60
b1110000 "
b1110000 *
b111 !
b111 (
b111 )
b110 #
b110 '
b110 &
#70
b1000111 "
b1000111 *
b1111 !
b1111 (
b1111 )
b111 #
b111 '
b111 &
#80
b1111110 "
b1111110 *
b0 !
b0 (
b0 )
b1000 #
b1000 '
b1000 &
#90
b11111 "
b11111 *
b1011 !
b1011 (
b1011 )
b1001 #
b1001 '
b1001 &
#100
b1101101 "
b1101101 *
b10 !
b10 (
b10 )
b1010 #
b1010 '
b1010 &
#110
b1111111 "
b1111111 *
b1000 !
b1000 (
b1000 )
b1011 #
b1011 '
b1011 &
#120
b1111011 "
b1111011 *
b1001 !
b1001 (
b1001 )
b1100 #
b1100 '
b1100 &
#130
b1111001 "
b1111001 *
b11 !
b11 (
b11 )
b1101 #
b1101 '
b1101 &
#140
b1001110 "
b1001110 *
b1100 !
b1100 (
b1100 )
b1110 #
b1110 '
b1110 &
#150
b1011011 "
b1011011 *
b101 !
b101 (
b101 )
b1111 #
b1111 '
b1111 &
#160
b10000 &
