{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 00:19:10 2020 " "Info: Processing started: Thu Jul 16 00:19:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off elevator -c elevator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off elevator -c elevator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[0\] " "Warning: Node \"translater:inst9\|outled\[0\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[1\] " "Warning: Node \"translater:inst9\|outled\[1\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[2\] " "Warning: Node \"translater:inst9\|outled\[2\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[3\] " "Warning: Node \"translater:inst9\|outled\[3\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[4\] " "Warning: Node \"translater:inst9\|outled\[4\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[5\] " "Warning: Node \"translater:inst9\|outled\[5\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[6\] " "Warning: Node \"translater:inst9\|outled\[6\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "translater:inst9\|Mux7~0 " "Info: Detected gated clock \"translater:inst9\|Mux7~0\" as buffer" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "translater:inst9\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|sl_reg\[1\] " "Info: Detected ripple clock \"counter:inst4\|sl_reg\[1\]\" as buffer" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|sl_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|sl_reg\[2\] " "Info: Detected ripple clock \"counter:inst4\|sl_reg\[2\]\" as buffer" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|sl_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|sl_reg\[3\] " "Info: Detected ripple clock \"counter:inst4\|sl_reg\[3\]\" as buffer" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|sl_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fenPin:inst5\|timeclk\[12\] " "Info: Detected ripple clock \"fenPin:inst5\|timeclk\[12\]\" as buffer" {  } { { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenPin:inst5\|timeclk\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:inst4\|sl_reg\[0\] register counter:inst4\|sl_reg\[3\] 98.12 MHz 10.192 ns Internal " "Info: Clock \"clk\" has Internal fmax of 98.12 MHz between source register \"counter:inst4\|sl_reg\[0\]\" and destination register \"counter:inst4\|sl_reg\[3\]\" (period= 10.192 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.706 ns + Longest register register " "Info: + Longest register to register delay is 8.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst4\|sl_reg\[0\] 1 REG LCFF_X17_Y12_N31 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N31; Fanout = 23; REG Node = 'counter:inst4\|sl_reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.206 ns) 0.667 ns FSM:inst3\|Mux0~8 2 COMB LCCOMB_X17_Y12_N24 1 " "Info: 2: + IC(0.461 ns) + CELL(0.206 ns) = 0.667 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 1; COMB Node = 'FSM:inst3\|Mux0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { counter:inst4|sl_reg[0] FSM:inst3|Mux0~8 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 1.407 ns FSM:inst3\|Mux0~9 3 COMB LCCOMB_X17_Y12_N28 1 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 1.407 ns; Loc. = LCCOMB_X17_Y12_N28; Fanout = 1; COMB Node = 'FSM:inst3\|Mux0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { FSM:inst3|Mux0~8 FSM:inst3|Mux0~9 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.370 ns) 2.484 ns FSM:inst3\|Mux0~10 4 COMB LCCOMB_X17_Y12_N2 1 " "Info: 4: + IC(0.707 ns) + CELL(0.370 ns) = 2.484 ns; Loc. = LCCOMB_X17_Y12_N2; Fanout = 1; COMB Node = 'FSM:inst3\|Mux0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { FSM:inst3|Mux0~9 FSM:inst3|Mux0~10 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 3.059 ns FSM:inst3\|Mux0~11 5 COMB LCCOMB_X17_Y12_N4 8 " "Info: 5: + IC(0.369 ns) + CELL(0.206 ns) = 3.059 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 8; COMB Node = 'FSM:inst3\|Mux0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { FSM:inst3|Mux0~10 FSM:inst3|Mux0~11 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.370 ns) 5.580 ns transcoderDirect:inst8\|led_out~11 6 COMB LCCOMB_X3_Y9_N30 3 " "Info: 6: + IC(2.151 ns) + CELL(0.370 ns) = 5.580 ns; Loc. = LCCOMB_X3_Y9_N30; Fanout = 3; COMB Node = 'transcoderDirect:inst8\|led_out~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { FSM:inst3|Mux0~11 transcoderDirect:inst8|led_out~11 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(0.855 ns) 8.706 ns counter:inst4\|sl_reg\[3\] 7 REG LCFF_X17_Y12_N17 19 " "Info: 7: + IC(2.271 ns) + CELL(0.855 ns) = 8.706 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 19; REG Node = 'counter:inst4\|sl_reg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.126 ns" { transcoderDirect:inst8|led_out~11 counter:inst4|sl_reg[3] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.377 ns ( 27.30 % ) " "Info: Total cell delay = 2.377 ns ( 27.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.329 ns ( 72.70 % ) " "Info: Total interconnect delay = 6.329 ns ( 72.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.706 ns" { counter:inst4|sl_reg[0] FSM:inst3|Mux0~8 FSM:inst3|Mux0~9 FSM:inst3|Mux0~10 FSM:inst3|Mux0~11 transcoderDirect:inst8|led_out~11 counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.706 ns" { counter:inst4|sl_reg[0] {} FSM:inst3|Mux0~8 {} FSM:inst3|Mux0~9 {} FSM:inst3|Mux0~10 {} FSM:inst3|Mux0~11 {} transcoderDirect:inst8|led_out~11 {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.461ns 0.370ns 0.707ns 0.369ns 2.151ns 2.271ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.222 ns - Smallest " "Info: - Smallest clock skew is -1.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.667 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.970 ns) 3.522 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X15_Y10_N25 5 " "Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X15_Y10_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.666 ns) 5.667 ns counter:inst4\|sl_reg\[3\] 3 REG LCFF_X17_Y12_N17 19 " "Info: 3: + IC(1.479 ns) + CELL(0.666 ns) = 5.667 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 19; REG Node = 'counter:inst4\|sl_reg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 48.10 % ) " "Info: Total cell delay = 2.726 ns ( 48.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.941 ns ( 51.90 % ) " "Info: Total interconnect delay = 2.941 ns ( 51.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.667 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 1.462ns 1.479ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.889 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.970 ns) 3.522 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X15_Y10_N25 5 " "Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X15_Y10_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.000 ns) 5.316 ns fenPin:inst5\|timeclk\[12\]~clkctrl 3 COMB CLKCTRL_G6 5 " "Info: 3: + IC(1.794 ns) + CELL(0.000 ns) = 5.316 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'fenPin:inst5\|timeclk\[12\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 6.889 ns counter:inst4\|sl_reg\[0\] 4 REG LCFF_X17_Y12_N31 23 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 6.889 ns; Loc. = LCFF_X17_Y12_N31; Fanout = 23; REG Node = 'counter:inst4\|sl_reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 39.57 % ) " "Info: Total cell delay = 2.726 ns ( 39.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 60.43 % ) " "Info: Total interconnect delay = 4.163 ns ( 60.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.889 ns" { clk fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.889 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} fenPin:inst5|timeclk[12]~clkctrl {} counter:inst4|sl_reg[0] {} } { 0.000ns 0.000ns 1.462ns 1.794ns 0.907ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.667 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 1.462ns 1.479ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.889 ns" { clk fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.889 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} fenPin:inst5|timeclk[12]~clkctrl {} counter:inst4|sl_reg[0] {} } { 0.000ns 0.000ns 1.462ns 1.794ns 0.907ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.706 ns" { counter:inst4|sl_reg[0] FSM:inst3|Mux0~8 FSM:inst3|Mux0~9 FSM:inst3|Mux0~10 FSM:inst3|Mux0~11 transcoderDirect:inst8|led_out~11 counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.706 ns" { counter:inst4|sl_reg[0] {} FSM:inst3|Mux0~8 {} FSM:inst3|Mux0~9 {} FSM:inst3|Mux0~10 {} FSM:inst3|Mux0~11 {} transcoderDirect:inst8|led_out~11 {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.461ns 0.370ns 0.707ns 0.369ns 2.151ns 2.271ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.855ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.667 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 1.462ns 1.479ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.889 ns" { clk fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.889 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} fenPin:inst5|timeclk[12]~clkctrl {} counter:inst4|sl_reg[0] {} } { 0.000ns 0.000ns 1.462ns 1.794ns 0.907ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 31 " "Warning: Circuit may not operate. Detected 31 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:inst4\|sl_reg\[1\] translater:inst9\|outled\[0\] clk 1.976 ns " "Info: Found hold time violation between source  pin or register \"counter:inst4\|sl_reg\[1\]\" and destination pin or register \"translater:inst9\|outled\[0\]\" for clock \"clk\" (Hold time is 1.976 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.500 ns + Largest " "Info: + Largest clock skew is 6.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.167 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.970 ns) 3.522 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X15_Y10_N25 5 " "Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X15_Y10_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.970 ns) 5.971 ns counter:inst4\|sl_reg\[1\] 3 REG LCFF_X17_Y12_N13 26 " "Info: 3: + IC(1.479 ns) + CELL(0.970 ns) = 5.971 ns; Loc. = LCFF_X17_Y12_N13; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.623 ns) 8.175 ns translater:inst9\|Mux7~0 4 COMB LCCOMB_X15_Y9_N22 1 " "Info: 4: + IC(1.581 ns) + CELL(0.623 ns) = 8.175 ns; Loc. = LCCOMB_X15_Y9_N22; Fanout = 1; COMB Node = 'translater:inst9\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { counter:inst4|sl_reg[1] translater:inst9|Mux7~0 } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.000 ns) 10.325 ns translater:inst9\|Mux7~0clkctrl 5 COMB CLKCTRL_G3 7 " "Info: 5: + IC(2.150 ns) + CELL(0.000 ns) = 10.325 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'translater:inst9\|Mux7~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.366 ns) 12.167 ns translater:inst9\|outled\[0\] 6 REG LCCOMB_X10_Y2_N24 1 " "Info: 6: + IC(1.476 ns) + CELL(0.366 ns) = 12.167 ns; Loc. = LCCOMB_X10_Y2_N24; Fanout = 1; REG Node = 'translater:inst9\|outled\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { translater:inst9|Mux7~0clkctrl translater:inst9|outled[0] } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.019 ns ( 33.03 % ) " "Info: Total cell delay = 4.019 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.148 ns ( 66.97 % ) " "Info: Total interconnect delay = 8.148 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.167 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl translater:inst9|outled[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.167 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} translater:inst9|Mux7~0 {} translater:inst9|Mux7~0clkctrl {} translater:inst9|outled[0] {} } { 0.000ns 0.000ns 1.462ns 1.479ns 1.581ns 2.150ns 1.476ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.623ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.667 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.970 ns) 3.522 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X15_Y10_N25 5 " "Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X15_Y10_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.666 ns) 5.667 ns counter:inst4\|sl_reg\[1\] 3 REG LCFF_X17_Y12_N13 26 " "Info: 3: + IC(1.479 ns) + CELL(0.666 ns) = 5.667 ns; Loc. = LCFF_X17_Y12_N13; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 48.10 % ) " "Info: Total cell delay = 2.726 ns ( 48.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.941 ns ( 51.90 % ) " "Info: Total interconnect delay = 2.941 ns ( 51.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.667 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 1.462ns 1.479ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.167 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl translater:inst9|outled[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.167 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} translater:inst9|Mux7~0 {} translater:inst9|Mux7~0clkctrl {} translater:inst9|outled[0] {} } { 0.000ns 0.000ns 1.462ns 1.479ns 1.581ns 2.150ns 1.476ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.623ns 0.000ns 0.366ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.667 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 1.462ns 1.479ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.220 ns - Shortest register register " "Info: - Shortest register to register delay is 4.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst4\|sl_reg\[1\] 1 REG LCFF_X17_Y12_N13 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N13; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(0.370 ns) 2.139 ns translater:inst9\|Mux0~6 2 COMB LCCOMB_X15_Y9_N18 1 " "Info: 2: + IC(1.769 ns) + CELL(0.370 ns) = 2.139 ns; Loc. = LCCOMB_X15_Y9_N18; Fanout = 1; COMB Node = 'translater:inst9\|Mux0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { counter:inst4|sl_reg[1] translater:inst9|Mux0~6 } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.206 ns) 4.220 ns translater:inst9\|outled\[0\] 3 REG LCCOMB_X10_Y2_N24 1 " "Info: 3: + IC(1.875 ns) + CELL(0.206 ns) = 4.220 ns; Loc. = LCCOMB_X10_Y2_N24; Fanout = 1; REG Node = 'translater:inst9\|outled\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { translater:inst9|Mux0~6 translater:inst9|outled[0] } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.576 ns ( 13.65 % ) " "Info: Total cell delay = 0.576 ns ( 13.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.644 ns ( 86.35 % ) " "Info: Total interconnect delay = 3.644 ns ( 86.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.220 ns" { counter:inst4|sl_reg[1] translater:inst9|Mux0~6 translater:inst9|outled[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.220 ns" { counter:inst4|sl_reg[1] {} translater:inst9|Mux0~6 {} translater:inst9|outled[0] {} } { 0.000ns 1.769ns 1.875ns } { 0.000ns 0.370ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.167 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl translater:inst9|outled[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.167 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} translater:inst9|Mux7~0 {} translater:inst9|Mux7~0clkctrl {} translater:inst9|outled[0] {} } { 0.000ns 0.000ns 1.462ns 1.479ns 1.581ns 2.150ns 1.476ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.623ns 0.000ns 0.366ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.667 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 1.462ns 1.479ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.220 ns" { counter:inst4|sl_reg[1] translater:inst9|Mux0~6 translater:inst9|outled[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.220 ns" { counter:inst4|sl_reg[1] {} translater:inst9|Mux0~6 {} translater:inst9|outled[0] {} } { 0.000ns 1.769ns 1.875ns } { 0.000ns 0.370ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pulse2level:inst2\|signalOut\[5\] upin6 clk 8.166 ns register " "Info: tsu for register \"pulse2level:inst2\|signalOut\[5\]\" (data pin = \"upin6\", clock pin = \"clk\") is 8.166 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.004 ns + Longest pin register " "Info: + Longest pin to register delay is 11.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns upin6 1 PIN PIN_142 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_142; Fanout = 1; PIN Node = 'upin6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { upin6 } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -40 -320 -152 -24 "upin6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.892 ns) + CELL(0.651 ns) 8.487 ns pulse2level:inst2\|saver~24 2 COMB LCCOMB_X25_Y13_N16 1 " "Info: 2: + IC(6.892 ns) + CELL(0.651 ns) = 8.487 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 1; COMB Node = 'pulse2level:inst2\|saver~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.543 ns" { upin6 pulse2level:inst2|saver~24 } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(0.651 ns) 10.896 ns pulse2level:inst2\|saver~25 3 COMB LCCOMB_X16_Y12_N16 1 " "Info: 3: + IC(1.758 ns) + CELL(0.651 ns) = 10.896 ns; Loc. = LCCOMB_X16_Y12_N16; Fanout = 1; COMB Node = 'pulse2level:inst2\|saver~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { pulse2level:inst2|saver~24 pulse2level:inst2|saver~25 } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.004 ns pulse2level:inst2\|signalOut\[5\] 4 REG LCFF_X16_Y12_N17 7 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.004 ns; Loc. = LCFF_X16_Y12_N17; Fanout = 7; REG Node = 'pulse2level:inst2\|signalOut\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pulse2level:inst2|saver~25 pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.354 ns ( 21.39 % ) " "Info: Total cell delay = 2.354 ns ( 21.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.650 ns ( 78.61 % ) " "Info: Total interconnect delay = 8.650 ns ( 78.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.004 ns" { upin6 pulse2level:inst2|saver~24 pulse2level:inst2|saver~25 pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.004 ns" { upin6 {} upin6~combout {} pulse2level:inst2|saver~24 {} pulse2level:inst2|saver~25 {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 6.892ns 1.758ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.798 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.226 ns clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.226 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.798 ns pulse2level:inst2\|signalOut\[5\] 3 REG LCFF_X16_Y12_N17 7 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.798 ns; Loc. = LCFF_X16_Y12_N17; Fanout = 7; REG Node = 'pulse2level:inst2\|signalOut\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.76 % ) " "Info: Total cell delay = 1.756 ns ( 62.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 37.24 % ) " "Info: Total interconnect delay = 1.042 ns ( 37.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.798 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 0.136ns 0.906ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.004 ns" { upin6 pulse2level:inst2|saver~24 pulse2level:inst2|saver~25 pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.004 ns" { upin6 {} upin6~combout {} pulse2level:inst2|saver~24 {} pulse2level:inst2|saver~25 {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 6.892ns 1.758ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.651ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.798 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 0.136ns 0.906ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk cu6 translater:inst9\|outled\[6\] 19.546 ns register " "Info: tco from clock \"clk\" to destination pin \"cu6\" through register \"translater:inst9\|outled\[6\]\" is 19.546 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.007 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.970 ns) 3.522 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X15_Y10_N25 5 " "Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X15_Y10_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.970 ns) 5.971 ns counter:inst4\|sl_reg\[1\] 3 REG LCFF_X17_Y12_N13 26 " "Info: 3: + IC(1.479 ns) + CELL(0.970 ns) = 5.971 ns; Loc. = LCFF_X17_Y12_N13; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.623 ns) 8.175 ns translater:inst9\|Mux7~0 4 COMB LCCOMB_X15_Y9_N22 1 " "Info: 4: + IC(1.581 ns) + CELL(0.623 ns) = 8.175 ns; Loc. = LCCOMB_X15_Y9_N22; Fanout = 1; COMB Node = 'translater:inst9\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { counter:inst4|sl_reg[1] translater:inst9|Mux7~0 } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.000 ns) 10.325 ns translater:inst9\|Mux7~0clkctrl 5 COMB CLKCTRL_G3 7 " "Info: 5: + IC(2.150 ns) + CELL(0.000 ns) = 10.325 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'translater:inst9\|Mux7~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.206 ns) 12.007 ns translater:inst9\|outled\[6\] 6 REG LCCOMB_X10_Y2_N10 1 " "Info: 6: + IC(1.476 ns) + CELL(0.206 ns) = 12.007 ns; Loc. = LCCOMB_X10_Y2_N10; Fanout = 1; REG Node = 'translater:inst9\|outled\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { translater:inst9|Mux7~0clkctrl translater:inst9|outled[6] } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.859 ns ( 32.14 % ) " "Info: Total cell delay = 3.859 ns ( 32.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.148 ns ( 67.86 % ) " "Info: Total interconnect delay = 8.148 ns ( 67.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.007 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl translater:inst9|outled[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.007 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} translater:inst9|Mux7~0 {} translater:inst9|Mux7~0clkctrl {} translater:inst9|outled[6] {} } { 0.000ns 0.000ns 1.462ns 1.479ns 1.581ns 2.150ns 1.476ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.623ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.539 ns + Longest register pin " "Info: + Longest register to pin delay is 7.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns translater:inst9\|outled\[6\] 1 REG LCCOMB_X10_Y2_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y2_N10; Fanout = 1; REG Node = 'translater:inst9\|outled\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { translater:inst9|outled[6] } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.313 ns) + CELL(3.226 ns) 7.539 ns cu6 2 PIN PIN_121 0 " "Info: 2: + IC(4.313 ns) + CELL(3.226 ns) = 7.539 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'cu6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.539 ns" { translater:inst9|outled[6] cu6 } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 536 1392 1568 552 "cu6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 42.79 % ) " "Info: Total cell delay = 3.226 ns ( 42.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.313 ns ( 57.21 % ) " "Info: Total interconnect delay = 4.313 ns ( 57.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.539 ns" { translater:inst9|outled[6] cu6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.539 ns" { translater:inst9|outled[6] {} cu6 {} } { 0.000ns 4.313ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.007 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl translater:inst9|outled[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.007 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} translater:inst9|Mux7~0 {} translater:inst9|Mux7~0clkctrl {} translater:inst9|outled[6] {} } { 0.000ns 0.000ns 1.462ns 1.479ns 1.581ns 2.150ns 1.476ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.623ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.539 ns" { translater:inst9|outled[6] cu6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.539 ns" { translater:inst9|outled[6] {} cu6 {} } { 0.000ns 4.313ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "switch dr1 14.040 ns Longest " "Info: Longest tpd from source pin \"switch\" to destination pin \"dr1\" is 14.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns switch 1 PIN PIN_75 10 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 10; PIN Node = 'switch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 352 -320 -152 368 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.338 ns) + CELL(0.370 ns) 8.663 ns transcoderDirect:inst8\|led_out\[1\]~9 2 COMB LCCOMB_X3_Y9_N18 3 " "Info: 2: + IC(7.338 ns) + CELL(0.370 ns) = 8.663 ns; Loc. = LCCOMB_X3_Y9_N18; Fanout = 3; COMB Node = 'transcoderDirect:inst8\|led_out\[1\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.708 ns" { switch transcoderDirect:inst8|led_out[1]~9 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(3.230 ns) 14.040 ns dr1 3 PIN PIN_31 0 " "Info: 3: + IC(2.147 ns) + CELL(3.230 ns) = 14.040 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'dr1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.377 ns" { transcoderDirect:inst8|led_out[1]~9 dr1 } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -168 1392 1568 -152 "dr1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.555 ns ( 32.44 % ) " "Info: Total cell delay = 4.555 ns ( 32.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.485 ns ( 67.56 % ) " "Info: Total interconnect delay = 9.485 ns ( 67.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.040 ns" { switch transcoderDirect:inst8|led_out[1]~9 dr1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.040 ns" { switch {} switch~combout {} transcoderDirect:inst8|led_out[1]~9 {} dr1 {} } { 0.000ns 0.000ns 7.338ns 2.147ns } { 0.000ns 0.955ns 0.370ns 3.230ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pulse2level:inst2\|signalOut\[6\] reset clk -5.252 ns register " "Info: th for register \"pulse2level:inst2\|signalOut\[6\]\" (data pin = \"reset\", clock pin = \"clk\") is -5.252 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.798 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.226 ns clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.226 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.798 ns pulse2level:inst2\|signalOut\[6\] 3 REG LCFF_X16_Y12_N21 7 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.798 ns; Loc. = LCFF_X16_Y12_N21; Fanout = 7; REG Node = 'pulse2level:inst2\|signalOut\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl pulse2level:inst2|signalOut[6] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.76 % ) " "Info: Total cell delay = 1.756 ns ( 62.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 37.24 % ) " "Info: Total interconnect delay = 1.042 ns ( 37.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.798 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[6] {} } { 0.000ns 0.000ns 0.136ns 0.906ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.356 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns reset 1 PIN PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 8; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 336 -320 -152 352 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(0.624 ns) 8.248 ns pulse2level:inst2\|saver~29 2 COMB LCCOMB_X16_Y12_N20 1 " "Info: 2: + IC(6.700 ns) + CELL(0.624 ns) = 8.248 ns; Loc. = LCCOMB_X16_Y12_N20; Fanout = 1; COMB Node = 'pulse2level:inst2\|saver~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.324 ns" { reset pulse2level:inst2|saver~29 } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.356 ns pulse2level:inst2\|signalOut\[6\] 3 REG LCFF_X16_Y12_N21 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.356 ns; Loc. = LCFF_X16_Y12_N21; Fanout = 7; REG Node = 'pulse2level:inst2\|signalOut\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pulse2level:inst2|saver~29 pulse2level:inst2|signalOut[6] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.656 ns ( 19.82 % ) " "Info: Total cell delay = 1.656 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 80.18 % ) " "Info: Total interconnect delay = 6.700 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.356 ns" { reset pulse2level:inst2|saver~29 pulse2level:inst2|signalOut[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.356 ns" { reset {} reset~combout {} pulse2level:inst2|saver~29 {} pulse2level:inst2|signalOut[6] {} } { 0.000ns 0.000ns 6.700ns 0.000ns } { 0.000ns 0.924ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.798 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[6] {} } { 0.000ns 0.000ns 0.136ns 0.906ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.356 ns" { reset pulse2level:inst2|saver~29 pulse2level:inst2|signalOut[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.356 ns" { reset {} reset~combout {} pulse2level:inst2|saver~29 {} pulse2level:inst2|signalOut[6] {} } { 0.000ns 0.000ns 6.700ns 0.000ns } { 0.000ns 0.924ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 00:19:11 2020 " "Info: Processing ended: Thu Jul 16 00:19:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
