## Source files for the HW design

These files are intended to be used in the HW design in Vivado.

| Source file                                                  | Description                                                  |
| ------------------------------------------------------------ | ------------------------------------------------------------ |
| [Cora-Z7-07S-Master.xdc](https://github.com/viktor-nikolov/Zynq-XADC-DMA-lwIP/blob/main/sources/HDL/Cora-Z7-07S-Master.xdc) | The constraints file.  <br />See details in the chapter [Constraints](https://github.com/viktor-nikolov/Zynq-XADC-DMA-lwIP/tree/main#constraints). |
| [stream_tlaster.v](https://github.com/viktor-nikolov/Zynq-XADC-DMA-lwIP/blob/main/sources/HDL/stream_tlaster.v) | Helper module for DMA data flow.  <br />See details in the chapter [DMA](https://github.com/viktor-nikolov/Zynq-XADC-DMA-lwIP/tree/main#dma-direct-memory-access). |