
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.59

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
     5    7.48    0.01    0.09    0.09 v counter_reg[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net4 (net)
                  0.01    0.00    0.09 v _50_/A (INV_X1)
     1    1.79    0.01    0.01    0.10 ^ _50_/ZN (INV_X1)
                                         _22_ (net)
                  0.01    0.00    0.10 ^ _51_/C2 (AOI221_X1)
     1    1.32    0.01    0.01    0.12 v _51_/ZN (AOI221_X1)
                                         _02_ (net)
                  0.01    0.00    0.12 v counter_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    4.36    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _33_/A (BUF_X4)
     5   13.07    0.01    0.02    0.22 ^ _33_/Z (BUF_X4)
                                         _07_ (net)
                  0.01    0.00    0.22 ^ _38_/A (INV_X4)
     3    4.18    0.00    0.01    0.23 v _38_/ZN (INV_X4)
                                         _12_ (net)
                  0.00    0.00    0.23 v _43_/A4 (OR4_X1)
     1    1.53    0.02    0.11    0.34 v _43_/ZN (OR4_X1)
                                         _16_ (net)
                  0.02    0.00    0.34 v _44_/B2 (AOI21_X1)
     1    1.71    0.02    0.03    0.38 ^ _44_/ZN (AOI21_X1)
                                         _01_ (net)
                  0.02    0.00    0.38 ^ counter_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.38   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    4.36    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _33_/A (BUF_X4)
     5   13.07    0.01    0.02    0.22 ^ _33_/Z (BUF_X4)
                                         _07_ (net)
                  0.01    0.00    0.22 ^ _38_/A (INV_X4)
     3    4.18    0.00    0.01    0.23 v _38_/ZN (INV_X4)
                                         _12_ (net)
                  0.00    0.00    0.23 v _43_/A4 (OR4_X1)
     1    1.53    0.02    0.11    0.34 v _43_/ZN (OR4_X1)
                                         _16_ (net)
                  0.02    0.00    0.34 v _44_/B2 (AOI21_X1)
     1    1.71    0.02    0.03    0.38 ^ _44_/ZN (AOI21_X1)
                                         _01_ (net)
                  0.02    0.00    0.38 ^ counter_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.38   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.15928632020950317

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8023

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
12.412102699279785

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8988

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v counter_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.11 v _31_/Z (BUF_X2)
   0.03    0.14 v _45_/ZN (AND2_X1)
   0.05    0.19 v _46_/ZN (OR2_X1)
   0.07    0.26 ^ _51_/ZN (AOI221_X1)
   0.00    0.26 ^ counter_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.26   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.26   data arrival time
---------------------------------------------------------
           0.70   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 v counter_reg[2]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.10 ^ _50_/ZN (INV_X1)
   0.01    0.12 v _51_/ZN (AOI221_X1)
   0.00    0.12 v counter_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3758

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.5893

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
156.812134

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.69e-05   8.60e-07   3.08e-07   2.81e-05  71.5%
Combinational          5.95e-06   4.39e-06   8.61e-07   1.12e-05  28.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.29e-05   5.25e-06   1.17e-06   3.93e-05 100.0%
                          83.7%      13.4%       3.0%
