Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Running on host :mmx
Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"/nfs/opt/microsemi/Libero_v11.7/Synplify/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ns
@N:"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd":25:7:25:23|Top entity is set to Top_Fabric_Master.
@N: CD895 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sdp_ram.vhd":33:18:33:20|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD895 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":253:18:253:21|Setting attribute syn_ramstyle to "no_rw_check" on shared variable fifo
@N: CD895 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad_ram_xil.vhd":49:18:49:20|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
VHDL syntax check successful!
@N: CD231 :"/nfs/opt/microsemi/Libero_v11.7/Synplify/lib/vhd/std_logic_textio.vhd":79:15:79:16|Using onehot encoding for type mvl9plus ('U'="1000000000")
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd":25:7:25:23|Synthesizing work.top_fabric_master.rtl 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":18:7:18:20|Synthesizing work.vectorblox_mxp.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":23:21:23:22|Using sequential encoding for type min_size_type
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@W: CD326 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":366:2:366:11|Port m_axi_awuser of entity work.dma_controller_axi is unconnected
@W: CD326 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":366:2:366:11|Port m_axi_aruser of entity work.dma_controller_axi is unconnected
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":215:9:215:20|Signal vci_data_out is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":216:9:216:20|Signal vci_flag_out is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":217:9:217:22|Signal vci_byteenable is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":218:9:218:25|Signal vci_dest_addr_out is undriven 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vblox1_core.vhd":14:7:14:17|Synthesizing work.vblox1_core.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":23:21:23:22|Using sequential encoding for type min_size_type
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/out_shifter.vhd":14:7:14:17|Synthesizing work.out_shifter.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/barrel_shifter.vhd":14:7:14:20|Synthesizing work.barrel_shifter.rtl 
Post processing for work.barrel_shifter.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/barrel_shifter.vhd":14:7:14:20|Synthesizing work.barrel_shifter.rtl 
Post processing for work.barrel_shifter.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/size_down.vhd":14:7:14:15|Synthesizing work.size_down.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/size_down.vhd":46:24:46:25|Using sequential encoding for type conv_down_type
Post processing for work.size_down.rtl
Post processing for work.out_shifter.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/accum_unit.vhd":14:7:14:16|Synthesizing work.accum_unit.rtl 
@W: CD454 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/accum_unit.vhd":163:17:163:93|Storing to null range (31 downto 32) of variable adder_tree_in 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/adder_tree_clk.vhd":14:7:14:20|Synthesizing work.adder_tree_clk.rtl 
Post processing for work.adder_tree_clk.rtl
Post processing for work.accum_unit.rtl
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/accum_unit.vhd":170:4:170:5|Pruning register start_signed_d1_2  
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/exec_unit.vhd":14:7:14:15|Synthesizing work.exec_unit.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":23:21:23:22|Using sequential encoding for type min_size_type
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":14:7:14:14|Synthesizing work.alu_unit.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/isa_pkg.vhd":122:25:122:26|Using sequential encoding for type alu_function_type
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":14:7:14:15|Synthesizing work.absv_unit.rtl 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Signal half1_in_1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Signal byte1_in_3 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Signal byte1_in_2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Signal byte1_in_1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Signal byte3_in_3 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Signal byte3_in_2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Signal byte3_in_1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Signal half1_result_1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Signal byte1_result_3 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Signal byte1_result_2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Signal byte1_result_1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Signal byte3_result_3 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Signal byte3_result_2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Signal byte3_result_1 is undriven 
Post processing for work.absv_unit.rtl
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 0 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 1 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 2 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 3 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 4 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 5 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 6 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 7 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 0 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 1 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 2 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 3 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 4 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 5 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 6 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 7 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 0 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 1 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 2 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 3 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 4 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 5 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 6 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 7 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 0 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 1 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 2 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 3 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 4 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 5 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 6 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 7 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 0 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 1 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 2 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 3 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 4 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 5 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 6 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 7 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 0 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 1 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 2 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 3 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 4 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 5 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 6 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 7 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 0 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 1 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 2 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 3 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 4 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 5 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 6 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 7 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 8 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 9 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 10 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 11 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 12 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 13 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 14 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 15 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 0 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 1 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 2 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 3 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 4 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 5 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 6 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 7 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 0 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 1 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 2 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 3 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 4 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 5 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 6 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 7 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 0 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 1 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 2 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 3 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 4 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 5 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 6 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 7 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 0 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 1 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 2 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 3 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 4 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 5 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 6 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 7 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 0 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 1 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 2 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 3 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 4 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 5 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 6 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 7 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 0 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 1 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 2 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 3 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 4 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 5 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 6 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 7 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 0 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 1 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 2 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 3 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 4 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 5 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 6 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 7 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 8 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 9 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 10 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 11 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 12 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 13 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 14 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 15 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":60:4:60:5|Pruning register size_byte_2  
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/cmov_unit.vhd":14:7:14:15|Synthesizing work.cmov_unit.rtl 
Post processing for work.cmov_unit.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":14:7:14:16|Synthesizing work.arith_unit.rtl 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Signal half1_a_1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Signal half1_b_1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Signal byte1_a_3 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Signal byte1_a_2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Signal byte1_a_1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Signal byte1_b_3 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Signal byte1_b_2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Signal byte1_b_1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Signal byte3_a_3 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Signal byte3_a_2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Signal byte3_a_1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Signal byte3_b_3 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Signal byte3_b_2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Signal byte3_b_1 is undriven 
Post processing for work.arith_unit.rtl
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 0 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 1 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 2 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 3 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 4 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 5 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 6 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 7 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 0 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 1 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 2 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 3 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 4 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 5 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 6 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 7 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 0 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 1 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 2 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 3 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 4 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 5 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 6 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 7 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 0 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 1 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 2 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 3 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 4 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 5 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 6 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 7 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 0 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 1 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 2 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 3 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 4 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 5 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 6 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 7 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 0 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 1 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 2 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 3 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 4 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 5 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 6 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 7 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 0 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 1 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 2 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 3 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 4 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 5 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 6 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 7 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 0 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 1 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 2 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 3 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 4 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 5 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 6 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 7 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 0 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 1 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 2 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 3 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 4 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 5 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 6 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 7 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 0 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 1 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 2 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 3 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 4 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 5 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 6 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 7 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 0 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 1 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 2 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 3 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 4 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 5 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 6 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 7 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 0 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 1 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 2 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 3 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 4 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 5 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 6 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 7 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 0 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 1 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 2 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 3 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 4 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 5 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 6 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 7 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 8 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 9 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 10 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 11 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 12 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 13 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 14 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 15 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 0 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 1 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 2 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 3 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 4 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 5 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 6 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 7 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 8 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 9 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 10 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 11 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 12 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 13 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 14 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 15 of signal half1_a_1 is floating -- simulation mismatch possible.
Post processing for work.alu_unit.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":14:7:14:14|Synthesizing work.mul_unit.byte 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":188:18:188:19|Using sequential encoding for type mul_type
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/hardware_mult_behav.vhd":12:7:12:19|Synthesizing work.hardware_mult.rtl 
Post processing for work.hardware_mult.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/hardware_mult_behav.vhd":12:7:12:19|Synthesizing work.hardware_mult.rtl 
Post processing for work.hardware_mult.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/hardware_mult_behav.vhd":12:7:12:19|Synthesizing work.hardware_mult.rtl 
Post processing for work.hardware_mult.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/shamt_roms.vhd":14:7:14:20|Synthesizing work.byte_shamt_rom.syn 
Post processing for work.byte_shamt_rom.syn
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/shamt_roms.vhd":61:7:61:20|Synthesizing work.half_shamt_rom.syn 
Post processing for work.half_shamt_rom.syn
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/shamt_roms.vhd":125:7:125:20|Synthesizing work.word_shamt_rom.syn 
Post processing for work.word_shamt_rom.syn
Post processing for work.mul_unit.byte
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":207:4:207:5|Pruning register start_mulhi_2  
Post processing for work.exec_unit.rtl
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/exec_unit.vhd":340:4:340:5|Pruning register last_cooldown_cycle_shifter_3(4 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/exec_unit.vhd":340:4:340:5|Pruning register last_cycle_shifter_3(4 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/exec_unit.vhd":340:4:340:5|Pruning register first_cycle_shifter_3(4 downto 0)  
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/in_shifter.vhd":14:7:14:16|Synthesizing work.in_shifter.rtl 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/size_up.vhd":14:7:14:13|Synthesizing work.size_up.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/size_up.vhd":38:22:38:23|Using sequential encoding for type conv_up_type
Post processing for work.size_up.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/barrel_shifter.vhd":14:7:14:20|Synthesizing work.barrel_shifter.rtl 
Post processing for work.barrel_shifter.rtl
Post processing for work.in_shifter.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":14:7:14:14|Synthesizing work.addr_gen.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_hazard_detect.vhd":14:7:14:23|Synthesizing work.dma_hazard_detect.rtl 
Post processing for work.dma_hazard_detect.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":13:7:13:25|Synthesizing work.instr_hazard_detect.rtl 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Signal diff_a_13 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Signal diff_b_13 is undriven 
Post processing for work.instr_hazard_detect.rtl
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 0 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 1 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 2 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 3 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 4 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 5 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 6 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 7 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 8 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 9 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 10 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 11 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 12 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 0 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 1 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 2 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 3 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 4 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 5 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 6 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 7 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 8 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 9 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 10 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 11 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 12 of signal diff_a_13 is floating -- simulation mismatch possible.
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/masked_unit.vhd":14:7:14:17|Synthesizing work.masked_unit.whole_waves 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/wave_expander.vhd":14:7:14:19|Synthesizing work.wave_expander.rtl 
Post processing for work.wave_expander.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/wave_expander.vhd":14:7:14:19|Synthesizing work.wave_expander.rtl 
Post processing for work.wave_expander.rtl
Post processing for work.masked_unit.whole_waves
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/masked_unit.vhd":179:4:179:5|Pruning register prev_write_address_7(6 downto 0)  
@N: CL134 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/masked_unit.vhd":51:9:51:18|Found RAM masked_ram, depth=128, width=11
Post processing for work.addr_gen.rtl
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_13_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_12_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_11_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_10_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_9_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_8_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_7_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_6_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_5_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_b_shifter_2_2(1 downto 0)  
@W: CL265 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning bit 13 of instr_hazard_shifter_6(13 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 12 to 5 of we_shifter_21(12 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 6 to 5 of mask_set_shifter_18(6 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 12 to 5 of first_column_shifter_18(12 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 12 to 5 of last_cooldown_cycle_shifter_16(12 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 12 to 5 of last_cycle_shifter_16(12 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 12 to 5 of read_shifter_21(12 downto 1) -- not in use ... 
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":605:8:605:9|Register bit last_cooldown_cycle_shifter(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(13) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(14) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(15) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(16) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(17) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(18) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(19) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(20) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(21) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(22) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(23) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(24) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(25) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(26) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(27) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(28) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(29) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(30) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(31) is always 0, optimizing ...
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Pruning register bits 31 to 13 of dest_addr_shifter_0(31 downto 0)  
Post processing for work.vblox1_core.rtl
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Pruning bits 13 to 6 of first_pipeline_23(13 downto 1) -- not in use ... 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":13:7:13:23|Synthesizing work.axi4lite_sp_slave.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":125:18:125:19|Using sequential encoding for type state_type
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":241:24:241:35|Signal s_axi_awaddr in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":286:21:286:33|Signal readdata_addr in the sensitivity list is not used in the process
Post processing for work.axi4lite_sp_slave.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_controller_axi.vhd":16:7:16:24|Synthesizing work.dma_controller_axi.rtl 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_queue.vhd":13:7:13:15|Synthesizing work.dma_queue.rtl 
Post processing for work.dma_queue.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":46:7:46:20|Synthesizing work.dma_engine_axi.rtl 
@N: CD231 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":278:21:278:22|Using onehot encoding for type sp_state_type (s_sp_idle="10000")
@N: CD231 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":302:21:302:22|Using onehot encoding for type ax_state_type (s_ax_idle="10000")
@N: CD231 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":338:20:338:21|Using onehot encoding for type w_state_type (s_w_idle="10000")
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":361:20:361:21|Using sequential encoding for type b_state_type
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":366:20:366:21|Using sequential encoding for type r_state_type
Post processing for work.dma_engine_axi.rtl
@N: CL134 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":253:18:253:21|Found RAM fifo, depth=256, width=32
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":1813:4:1813:5|Register bit assert_sig13 is always 1, optimizing ...
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Pruning register bits 31 to 2 of w_next_row_end(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Pruning register bits 31 to 14 of w_next_row_start(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Pruning register bits 31 to 5 of w_addr(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":674:4:674:5|Pruning register bits 31 to 2 of sp_next_ext_row_end(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":674:4:674:5|Pruning register bits 31 to 13 of sp_next_ext_row_start(31 downto 0)  
Post processing for work.dma_controller_axi.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad_arbiter.vhd":14:7:14:24|Synthesizing work.scratchpad_arbiter.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
Post processing for work.scratchpad_arbiter.rtl
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Pruning bits 5 to 2 of we_d_3(5 downto 1) -- not in use ... 
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad_arbiter.vhd":308:8:308:9|Pruning register bit 1 of data_shift_amount_1(1 downto 0)  
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":13:7:13:16|Synthesizing work.scratchpad.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad_ram_xil.vhd":24:7:24:24|Synthesizing work.scratchpad_ram_xil.rtl 
@N: CD711 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad_ram_xil.vhd":49:18:49:20|Allowing multiple process write for multi-port RAM ram
Post processing for work.scratchpad_ram_xil.rtl
@N: CL214 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad_ram_xil.vhd":101:15:101:17|Found multi-write port RAM ram, number of write ports=2, depth=2048, width=9
@N: CL214 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad_ram_xil.vhd":89:15:89:17|Found multi-write port RAM ram, number of write ports=2, depth=2048, width=9
Post processing for work.scratchpad.rtl
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":411:8:411:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_b_0_26(0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":402:8:402:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_a_0_26(0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":411:8:411:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_b_0_19(1)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":402:8:402:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_a_0_19(1)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":411:8:411:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_b_0_12(2)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":402:8:402:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_a_0_12(2)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":411:8:411:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_b_0_5(3)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":402:8:402:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_a_0_5(3)  
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":192:6:192:7|Pruning bits 1 to 0 of addr_d_4(12 downto 0) -- not in use ... 
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":192:6:192:7|Pruning bits 1 to 0 of addr_c_4(12 downto 0) -- not in use ... 
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":192:6:192:7|Pruning bits 1 to 0 of addr_b_4(12 downto 0) -- not in use ... 
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad.vhd":192:6:192:7|Pruning bits 1 to 0 of addr_a_5(12 downto 0) -- not in use ... 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":16:7:16:17|Synthesizing work.fsl_handler.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":23:21:23:22|Using sequential encoding for type min_size_type
@N: CD231 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":150:18:150:19|Using onehot encoding for type state_type (s_idle="100000000")
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":433:23:433:32|Signal param_addr in the sensitivity list is not used in the process
@W: CG296 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":433:2:433:8|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":442:7:442:11|Referenced variable get_i is not in sensitivity list
@W: CG290 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":439:7:439:11|Referenced variable get_v is not in sensitivity list
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fifo_sync_behav.vhd":13:7:13:15|Synthesizing work.fifo_sync.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
Post processing for work.fifo_sync.rtl
@N: CL134 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fifo_sync_behav.vhd":35:10:35:17|Found RAM data_ram, depth=16, width=76
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sdp_ram.vhd":11:7:11:13|Synthesizing work.sdp_ram.rtl 
Post processing for work.sdp_ram.rtl
@N: CL134 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sdp_ram.vhd":33:18:33:20|Found RAM ram, depth=32, width=32
Post processing for work.fsl_handler.rtl
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Pruning register instr.size_3(1 downto 0)  
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(13) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(14) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(15) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(16) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(17) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(18) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(19) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(20) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(21) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(22) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(23) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(24) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(25) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(26) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(27) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(28) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(29) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(30) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(31) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(14) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(15) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(16) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(17) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(18) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(19) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(20) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(21) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(22) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(23) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(24) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(25) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(26) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(27) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(28) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(29) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(30) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(31) is always 0, optimizing ...
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Pruning register bits 31 to 13 of instr.b(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Pruning register bits 31 to 14 of instr.dest(31 downto 0)  
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_instr_slave.vhd":17:7:17:21|Synthesizing work.axi_instr_slave.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_instr_slave.vhd":146:20:146:21|Using sequential encoding for type r_state_type
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_instr_slave.vhd":149:20:149:21|Using sequential encoding for type w_state_type
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_instr_slave.vhd":152:20:152:21|Using sequential encoding for type b_state_type
Post processing for work.axi_instr_slave.rtl
Post processing for work.vectorblox_mxp.rtl
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":217:9:217:22|Bit 0 of signal vci_byteenable is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":217:9:217:22|Bit 1 of signal vci_byteenable is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":217:9:217:22|Bit 2 of signal vci_byteenable is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":217:9:217:22|Bit 3 of signal vci_byteenable is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":216:9:216:20|Bit 0 of signal vci_flag_out is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":216:9:216:20|Bit 1 of signal vci_flag_out is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":216:9:216:20|Bit 2 of signal vci_flag_out is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":216:9:216:20|Bit 3 of signal vci_flag_out is floating -- simulation mismatch possible.
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 0 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 1 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 2 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 3 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 4 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 5 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 6 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 7 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 8 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 9 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 10 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 11 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 12 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 13 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 14 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 15 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 16 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 17 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 18 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 19 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 20 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 21 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 22 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 23 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 24 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 25 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 26 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 27 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 28 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 29 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 30 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 31 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 0 of input vci_flag_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 1 of input vci_flag_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 2 of input vci_flag_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 3 of input vci_flag_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 0 of input vci_byteenable of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 1 of input vci_byteenable of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 2 of input vci_byteenable of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 3 of input vci_byteenable of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 0 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 1 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 2 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 3 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 4 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 5 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 6 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 7 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 8 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 9 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 10 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 11 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 12 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 13 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 14 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 15 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 16 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 17 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 18 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 19 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 20 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 21 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 22 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 23 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 24 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 25 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 26 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 27 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 28 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 29 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 30 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 31 of input vci_dest_addr_out of instance core is floating
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":7:7:7:15|Synthesizing work.riscv_axi.rtl 
@W: CG296 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":341:18:341:24|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":389:10:389:22|Referenced variable data_sel_prev is not in sensitivity list
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":129:9:129:32|Signal avm_instruction_response is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":143:9:143:29|Signal user_instruction_lock is undriven 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":7:7:7:16|Synthesizing work.axi_master.rtl 
@N: CD231 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":73:17:73:18|Using onehot encoding for type w_state_t (idle_0="100000")
@N: CD231 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":80:17:80:18|Using onehot encoding for type r_state_t (read_0="10000")
Post processing for work.axi_master.rtl
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":127:4:127:5|Register bit AWSIZE(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":127:4:127:5|Register bit AWSIZE(2) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":261:4:261:5|Register bit ARSIZE(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":261:4:261:5|Register bit ARSIZE(2) is always 0, optimizing ...
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":261:4:261:5|Pruning register bit 2 of ARSIZE(2 downto 0)  
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":261:4:261:5|Pruning register bit 0 of ARSIZE(2 downto 0)  
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":127:4:127:5|Pruning register bit 2 of AWSIZE(2 downto 0)  
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":127:4:127:5|Pruning register bit 0 of AWSIZE(2 downto 0)  
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/iram.vhd":8:7:8:10|Synthesizing work.iram.rtl 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":8:7:8:20|Synthesizing work.bram_microsemi.rtl 
Post processing for work.bram_microsemi.rtl
@N: CL214 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":141:19:141:22|Found multi-write port RAM ram3, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":142:19:142:22|Found multi-write port RAM ram2, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":143:19:143:22|Found multi-write port RAM ram1, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":144:19:144:22|Found multi-write port RAM ram0, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":137:14:137:17|Found multi-write port RAM ram3, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":138:14:138:17|Found multi-write port RAM ram2, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":139:14:139:17|Found multi-write port RAM ram1, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":140:14:140:17|Found multi-write port RAM ram0, number of write ports=2, depth=2048, width=8
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":90:4:90:5|Sharing sequential element reg_address2.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":90:4:90:5|Sharing sequential element reg_data_address2.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":107:4:107:5|Sharing sequential element reg_address1.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":107:4:107:5|Sharing sequential element reg_data_address1.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":124:4:124:5|Sharing sequential element reg_address0.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/bram.vhd":124:4:124:5|Sharing sequential element reg_data_address0.
Post processing for work.iram.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/apb_to_ram.vhd":8:7:8:16|Synthesizing work.apb_to_ram.rtl 
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/apb_to_ram.vhd":108:10:108:23|OTHERS clause is not synthesized 
Post processing for work.apb_to_ram.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/ram_mux.vhd":7:7:7:13|Synthesizing work.ram_mux.rtl 
Post processing for work.ram_mux.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/orca.vhd":8:7:8:10|Synthesizing work.orca.rtl 
@W: CD277 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/components.vhd":150:6:150:13|Port direction mismatch between component and entity
@W: CD277 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/components.vhd":84:6:84:14|Port direction mismatch between component and entity
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":14:7:14:13|Synthesizing work.execute.behavioural 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":119:17:119:18|Using sequential encoding for type fwd_mux_t
@W: CD276 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/load_store_unit.vhd":24:4:24:9|Map for port wb_sel of component load_store_unit not found
@W: CD730 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":321:2:321:8|Component declaration has 18 ports but entity declares 19 ports
@W: CD326 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":321:2:321:8|Port wb_sel of entity work.load_store_unit is unconnected
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":346:10:346:12|Signal clk in the sensitivity list is not used in the process
@W: CD277 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/components.vhd":412:6:412:15|Port direction mismatch between component and entity
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":81:9:81:20|Signal upp_data_out is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":87:9:87:19|Signal upp_data_en is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":105:9:105:15|Signal fwd_sel is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":107:9:107:14|Signal fwd_en is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":108:9:108:15|Signal fwd_mux is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":112:9:112:19|Signal ld_latch_en is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":113:9:113:20|Signal ld_latch_out is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":114:9:114:13|Signal ld_rd is undriven 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":39:7:39:18|Synthesizing work.system_calls.rtl 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":93:9:93:29|Signal use_after_load_stalls is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":94:9:94:24|Signal jal_instructions is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":95:9:95:25|Signal jalr_instructions is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":96:9:96:26|Signal branch_mispredicts is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":97:9:97:19|Signal other_flush is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":98:9:98:19|Signal load_stalls is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":106:9:106:11|Signal mip is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":107:9:107:11|Signal mie is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":108:9:108:16|Signal mip_msip is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":109:9:109:16|Signal mip_mtip is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":110:9:110:16|Signal mie_msie is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":111:9:111:16|Signal mie_mtie is undriven 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":4:7:4:23|Synthesizing work.instruction_legal.rtl 
Post processing for work.instruction_legal.rtl
Post processing for work.system_calls.rtl
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":363:4:363:5|Register bit mstatus_ie is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":363:4:363:5|Register bit mcause_i is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":363:4:363:5|Register bit mcause_ex(2) is always 0, optimizing ...
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":363:4:363:5|Pruning register bit 2 of mcause_ex(3 downto 0)  
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/load_store_unit.vhd":7:7:7:21|Synthesizing work.load_store_unit.rtl 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/load_store_unit.vhd":57:9:57:23|Signal latched_address is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/load_store_unit.vhd":71:9:71:20|Signal latched_data is undriven 
Post processing for work.load_store_unit.rtl
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/load_store_unit.vhd":24:4:24:9|wb_sel is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/branch_unit.vhd":6:7:6:17|Synthesizing work.branch_unit.latch_middle 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/branch_unit.vhd":84:9:84:21|Signal data_en_latch is undriven 
Post processing for work.branch_unit.latch_middle
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":382:7:382:21|Synthesizing work.arithmetic_unit.rtl 
@W: CD277 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":542:6:542:10|Port direction mismatch between component and entity
@W: CD277 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":543:6:543:10|Port direction mismatch between component and entity
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":449:9:449:19|Signal data_result is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":460:9:460:19|Signal upp_imm_sel is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":461:9:461:24|Signal upper_immediate1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Signal mult_dest is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":469:9:469:14|Signal mul_en is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":471:9:471:17|Signal mul_stall is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":473:9:473:15|Signal div_op1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":474:9:474:15|Signal div_op2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":477:9:477:16|Signal quotient is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":478:9:478:17|Signal remainder is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":481:9:481:13|Signal min_s is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":483:9:483:12|Signal zero is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":484:9:484:12|Signal neg1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":486:9:486:15|Signal div_neg is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":487:9:487:19|Signal div_neg_op1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":488:9:488:19|Signal div_neg_op2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":489:9:489:16|Signal div_done is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":492:9:492:14|Signal div_en is undriven 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":8:7:8:13|Synthesizing work.shifter.rtl 
Post processing for work.shifter.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":151:7:151:22|Synthesizing work.operand_creation.rtl 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":185:9:185:17|Signal mult_dest is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":187:9:187:20|Signal unsigned_div is undriven 
Post processing for work.operand_creation.rtl
Post processing for work.arithmetic_unit.rtl
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 0 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 1 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 2 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 3 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 4 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 5 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 6 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 7 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 8 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 9 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 10 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 11 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 12 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 13 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 14 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 15 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 16 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 17 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 18 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 19 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 20 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 21 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 22 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 23 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 24 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 25 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 26 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 27 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 28 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 29 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 30 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 31 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 0 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 1 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 2 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 3 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 4 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 5 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 6 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 7 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 8 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 9 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 10 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 11 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 12 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 13 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 14 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 15 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 16 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 17 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 18 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 19 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 20 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 21 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 22 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 23 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 24 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 25 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 26 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 27 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 28 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 29 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 30 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 31 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 0 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 1 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 2 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 3 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 4 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 5 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 6 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 7 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 8 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 9 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 10 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 11 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 12 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 13 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 14 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 15 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 16 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 17 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 18 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 19 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 20 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 21 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 22 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 23 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 24 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 25 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 26 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 27 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 28 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 29 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 30 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 31 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 32 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 33 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 34 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 35 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 36 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 37 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 38 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 39 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 40 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 41 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 42 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 43 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 44 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 45 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 46 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 47 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 48 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 49 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 50 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 51 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 52 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 53 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 54 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 55 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 56 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 57 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 58 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 59 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 60 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 61 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 62 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 63 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 64 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 65 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":624:4:624:5|Pruning register mul_result_6(31 downto 0)  
Post processing for work.execute.behavioural
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/decode.vhd":8:7:8:12|Synthesizing work.decode.rtl 
@W: CD277 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/components.vhd":335:6:335:13|Port direction mismatch between component and entity
@W: CD277 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/components.vhd":336:6:336:13|Port direction mismatch between component and entity
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/decode.vhd":57:9:57:21|Signal pc_next_latch is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/decode.vhd":63:9:63:12|Signal i_rd is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/decode.vhd":64:9:64:13|Signal i_rs1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/decode.vhd":65:9:65:13|Signal i_rs2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/decode.vhd":67:9:67:13|Signal il_rd is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/decode.vhd":68:9:68:14|Signal il_rs1 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/decode.vhd":69:9:69:14|Signal il_rs2 is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/decode.vhd":70:9:70:17|Signal il_opcode is undriven 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/register_file.vhd":6:7:6:19|Synthesizing work.register_file.rtl 
Post processing for work.register_file.rtl
@N: CL134 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/register_file.vhd":31:9:31:17|Found RAM registers, depth=32, width=32
@N: CL134 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/register_file.vhd":31:9:31:17|Found RAM registers, depth=32, width=32
Post processing for work.decode.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instruction_fetch.vhd":12:7:12:23|Synthesizing work.instruction_fetch.rtl 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instruction_fetch.vhd":41:9:41:18|Signal correction is undriven 
Post processing for work.instruction_fetch.rtl
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instruction_fetch.vhd":123:6:123:7|Register bit br_taken is always 0, optimizing ...
Post processing for work.orca.rtl
Post processing for work.riscv_axi.rtl
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":143:9:143:29|user_instruction_lock is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":129:9:129:32|Bit 0 of signal avm_instruction_response is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":129:9:129:32|Bit 1 of signal avm_instruction_response is floating -- simulation mismatch possible.
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":69:8:69:18|data_ARPROT is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":68:8:68:19|data_ARCACHE is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":43:8:43:18|data_AWPROT is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":42:8:42:19|data_AWCACHE is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL167 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":243:15:243:26|Input user_instruction_lock of instance mux is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":198:14:198:22|Bit 0 of input avm_instruction_response of instance rv is floating
@W: CL245 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_wrapper.vhd":198:14:198:22|Bit 1 of input avm_instruction_response of instance rv is floating
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/my_mss_top/my_mss_top.vhd":17:7:17:16|Synthesizing work.my_mss_top.rtl 
@N: CD630 :"/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/my_mss/my_mss.vhd":26:7:26:12|Synthesizing work.my_mss.rtl 
@N: CD630 :"/nfs/opt/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/my_mss_MSS/my_mss_MSS.vhd":17:7:17:16|Synthesizing work.my_mss_mss.rtl 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/my_mss_MSS/my_mss_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_060.def_arch 
Post processing for work.mss_060.def_arch
Post processing for work.my_mss_mss.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":8:7:8:25|Synthesizing work.my_mss_fabosc_0_osc.def_arch 
@N: CD630 :"/nfs/opt/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.my_mss_fabosc_0_osc.def_arch
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":16:10:16:19|XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":15:10:15:19|XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":14:10:14:23|RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":13:10:13:23|RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":25:7:25:19|Synthesizing work.coresf2config.rtl 
Post processing for work.coresf2config.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl 
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process
Post processing for work.coreresetp.rtl
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1519:8:1519:9|Pruning register count_ddr_2(13 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1495:8:1495:9|Pruning register count_sdif3_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1471:8:1471:9|Pruning register count_sdif2_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1447:8:1447:9|Pruning register count_sdif1_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1423:8:1423:9|Pruning register count_sdif0_2(12 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_ddr_enable_rcosc_2  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_ddr_enable_q1_2  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif3_enable_rcosc_2  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif2_enable_rcosc_2  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif1_enable_rcosc_2  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif0_enable_rcosc_2  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif3_enable_q1_2  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif2_enable_q1_2  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif1_enable_q1_2  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif0_enable_q1_2  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1311:8:1311:9|Pruning register count_sdif3_enable_3  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1252:8:1252:9|Pruning register count_sdif2_enable_3  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1193:8:1193:9|Pruning register count_sdif1_enable_3  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1134:8:1134:9|Pruning register count_sdif0_enable_3  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1059:8:1059:9|Pruning register count_ddr_enable_3  
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1331:8:1331:9|Sharing sequential element M3_RESET_N_int.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q1.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q1.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q1.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q1.
@W: CL190 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1376:8:1376:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1059:8:1059:9|Pruning register release_ext_reset  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1376:8:1376:9|Pruning register EXT_RESET_OUT_int  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1376:8:1376:9|Pruning register sm2_state(2 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":792:8:792:9|Pruning register sm2_areset_n_q1  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":792:8:792:9|Pruning register sm2_areset_n_clk_base  
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch 
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch 
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd":29:7:29:19|Synthesizing coreahbtoapb3_lib.coreahbtoapb3.trans 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":29:7:29:31|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans 
Post processing for coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_penablescheduler.vhd":28:7:28:36|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans 
Post processing for coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd":28:7:28:30|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans 
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd":342:15:342:28|OTHERS clause is not synthesized 
Post processing for coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans
Post processing for coreahbtoapb3_lib.coreahbtoapb3.trans
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":27:7:27:17|Synthesizing coreahblite_lib.coreahblite.coreahblite_arch 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":25:7:25:28|Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd":24:7:24:28|Synthesizing coreahblite_lib.coreahblite_slavestage.trans 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":22:7:22:30|Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch 
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":391:12:391:25|OTHERS clause is not synthesized 
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Post processing for coreahblite_lib.coreahblite_slavestage.trans
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":339:8:339:17|Signal sdataready in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":340:8:340:13|Signal shresp in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":341:8:341:16|Signal hrdata_s0 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":341:20:341:31|Signal hreadyout_s0 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":342:8:342:16|Signal hrdata_s1 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":342:20:342:31|Signal hreadyout_s1 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":351:8:351:17|Signal hrdata_s10 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":351:20:351:32|Signal hreadyout_s10 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":353:8:353:17|Signal hrdata_s12 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":353:20:353:32|Signal hreadyout_s12 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":357:8:357:17|Signal hrdata_s16 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":357:20:357:32|Signal hreadyout_s16 in the sensitivity list is not used in the process
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd":22:7:22:32|Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch 
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd":63:12:63:25|OTHERS clause is not synthesized 
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState.
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":341:8:341:16|Signal hrdata_s0 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":341:20:341:31|Signal hreadyout_s0 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":351:8:351:17|Signal hrdata_s10 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":351:20:351:32|Signal hreadyout_s10 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":353:8:353:17|Signal hrdata_s12 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":353:20:353:32|Signal hreadyout_s12 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState.
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Post processing for coreahblite_lib.coreahblite.coreahblite_arch
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.vhd":8:7:8:23|Synthesizing work.my_mss_ccc_0_fccc.def_arch 
@N: CD630 :"/nfs/opt/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"/nfs/opt/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"/nfs/opt/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.my_mss_ccc_0_fccc.def_arch
Post processing for work.my_mss.rtl
Post processing for work.my_mss_top.rtl
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_apb.vhd":16:7:16:13|Synthesizing work.i2s_apb.rtl 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_apb.vhd":76:15:76:16|Using sequential encoding for type state_t
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_apb.vhd":149:8:149:12|Removed redundant assignment
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_apb.vhd":187:10:187:23|OTHERS clause is not synthesized 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_apb.vhd":73:9:73:15|Signal do_read is undriven 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_decode.vhd":7:7:7:22|Synthesizing work.i2s_decode_slave.rtl 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_decode.vhd":27:9:27:21|Signal internal_data is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_decode.vhd":31:9:31:18|Signal bit_select is undriven 
Post processing for work.i2s_decode_slave.rtl
Post processing for work.i2s_apb.rtl
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_apb.vhd":32:4:32:11|rx_int_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":8:7:8:19|Synthesizing work.fabric_master.rtl 
@N: CD232 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":76:15:76:16|Using gray code encoding for type state_t
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":184:8:184:12|Removed redundant assignment
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":186:8:186:16|Removed redundant assignment
Post processing for work.fabric_master.rtl
@W: CL240 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":69:4:69:11|RESP_err is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit ram_init_done is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RRESP(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RRESP(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit BID(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit BID(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit BID(2) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit BID(3) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RID(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RID(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RID(2) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RID(3) is always 0, optimizing ...
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd":62:7:62:49|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_coreuartapb.translated 
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd":305:16:305:26|Removed redundant assignment
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd":333:15:333:25|Removed redundant assignment
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd":364:15:364:25|Removed redundant assignment
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":34:7:34:46|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_coreuart.translated 
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":265:21:265:31|Signal rx_dout_reg in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":265:34:265:49|Signal parity_err_xhdl1 in the sensitivity list is not used in the process
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":392:9:392:22|OTHERS clause is not synthesized 
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":450:13:450:24|Removed redundant assignment
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":35:7:35:48|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_fifo_256x8.translated 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":72:10:72:15|Signal aempty is undriven 
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":73:10:73:14|Signal afull is undriven 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":122:7:122:51|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_fifo_ctrl_128.translated 
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":279:15:279:28|Removed redundant assignment
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":303:7:303:50|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_ram128x8_pa4.translated 
@N: CD630 :"/nfs/opt/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":627:10:627:17|Synthesizing smartfusion2.ram64x18.syn_black_box 
Post processing for smartfusion2.ram64x18.syn_black_box
@W: CD638 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":373:10:373:16|Signal inv_1_y is undriven 
@N: CD630 :"/nfs/opt/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":342:10:342:12|Synthesizing smartfusion2.inv.syn_black_box 
Post processing for smartfusion2.inv.syn_black_box
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_ram128x8_pa4.translated
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_fifo_ctrl_128.translated
@A: CL282 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":269:6:269:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_fifo_256x8.translated
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":33:7:33:46|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_rx_async.translated 
@N: CD233 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":233:15:233:29|Removed redundant assignment
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":253:21:253:34|OTHERS clause is not synthesized 
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":256:19:256:26|Removed redundant assignment
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":318:19:318:33|OTHERS clause is not synthesized 
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":423:18:423:32|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_rx_async.translated
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":443:6:443:7|Sharing sequential element clear_framing_error_en_i.
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":33:7:33:46|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_tx_async.translated 
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":311:12:311:20|Removed redundant assignment
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_tx_async.translated
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":35:7:35:47|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_clock_gen.rtl 
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":109:43:109:51|Removed redundant assignment
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":122:42:122:50|Removed redundant assignment
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":135:42:135:50|Removed redundant assignment
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":148:42:148:50|Removed redundant assignment
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":161:42:161:50|Removed redundant assignment
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":174:42:174:50|Removed redundant assignment
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":187:42:187:50|Removed redundant assignment
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":198:24:198:37|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_clock_gen.rtl
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_coreuart.translated
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":439:7:439:8|Pruning register overflow_reg_3  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":414:7:414:8|Pruning register rx_dout_reg_empty_5  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":399:6:399:7|Pruning register rx_dout_reg_5(7 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":367:6:367:7|Pruning register rx_state_4(1 downto 0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":350:6:350:7|Pruning register clear_framing_error_reg0_3  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":350:6:350:7|Pruning register clear_framing_error_reg_3  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":333:6:333:7|Pruning register clear_parity_reg0_3  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":333:6:333:7|Pruning register clear_parity_reg_3  
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_coreuartapb.translated
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/corespi.vhd":28:7:28:13|Synthesizing corespi_lib.corespi.trans 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi.vhd":29:7:29:9|Synthesizing corespi_lib.spi.trans 
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":33:7:33:18|Synthesizing corespi_lib.spi_chanctrl.trans 
@W: CG296 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":553:4:553:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":556:33:556:45|Referenced variable cfg_clk_idle1 is not in sensitivity list
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":795:84:795:91|Signal stxs_oen in the sensitivity list is not used in the process
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_clockmux.vhd":27:7:27:18|Synthesizing corespi_lib.spi_clockmux.trans 
@W: CD604 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_clockmux.vhd":46:9:46:22|OTHERS clause is not synthesized 
Post processing for corespi_lib.spi_clockmux.trans
Post processing for corespi_lib.spi_chanctrl.trans
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":680:8:680:9|Pruning register stxs_oen_10  
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":1059:8:1059:9|Pruning bits 5 to 3 of msrxp_frames_5(5 downto 0) -- not in use ... 
@W: CL271 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":270:8:270:9|Pruning bits 15 to 8 of spi_clk_count_6(15 downto 0) -- not in use ... 
@W: CL190 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":371:8:371:9|Optimizing register bit mtx_holdsel to a constant 0
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":371:8:371:9|Pruning register mtx_holdsel  
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":29:7:29:14|Synthesizing corespi_lib.spi_fifo.trans 
Post processing for corespi_lib.spi_fifo.trans
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_control.vhd":36:7:36:17|Synthesizing corespi_lib.spi_control.trans 
Post processing for corespi_lib.spi_control.trans
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":29:7:29:12|Synthesizing corespi_lib.spi_rf.trans 
Post processing for corespi_lib.spi_rf.trans
@W: CL190 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":98:8:98:9|Optimizing register bit control2(3) to a constant 0
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":98:8:98:9|Pruning register bit 3 of control2(7 downto 0)  
Post processing for corespi_lib.spi.trans
Post processing for corespi_lib.corespi.trans
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":29:7:29:14|Synthesizing coregpio_lib.coregpio.rtl 
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":666:18:666:26|Removed redundant assignment
@N: CD364 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":669:14:669:22|Removed redundant assignment
@W: CD434 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":968:23:968:27|Signal paddr in the sensitivity list is not used in the process
Post processing for coregpio_lib.coregpio.rtl
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":605:8:605:9|Pruning register edge_both_2(0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":578:8:578:9|Pruning register edge_neg_2(0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":551:8:551:9|Pruning register edge_pos_2(0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":437:6:437:7|Pruning register gpin3_3(0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":421:6:421:7|Pruning register gpin2_3(0)  
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":421:6:421:7|Pruning register gpin1_3(0)  
@W: CL190 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":635:10:635:11|Optimizing register bit INTR_reg(0) to a constant 0
@W: CL169 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":635:10:635:11|Pruning register INTR_reg(0)  
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":5:7:5:16|Synthesizing work.axi_to_apb.rtl 
@N: CD231 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":63:15:63:16|Using onehot encoding for type state_t (idle="1000000")
Post processing for work.axi_to_apb.rtl
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RLAST is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BID(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BID(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BID(2) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BID(3) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RID(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RID(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RID(2) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RID(3) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BRESP(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BRESP(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RRESP(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RRESP(1) is always 0, optimizing ...
@N: CD630 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":5:7:5:18|Synthesizing work.axi_splitter.rtl 
@W: CG296 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":663:2:663:8|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":919:22:919:30|Referenced variable s5_rvalid is not in sensitivity list
@W: CG290 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":918:22:918:29|Referenced variable s5_rlast is not in sensitivity list
@W: CG290 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":917:22:917:29|Referenced variable s5_rresp is not in sensitivity list
@W: CG290 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":916:22:916:29|Referenced variable s5_rdata is not in sensitivity list
@W: CG290 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":915:22:915:27|Referenced variable s5_rid is not in sensitivity list
@W: CG290 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":913:22:913:31|Referenced variable s5_arready is not in sensitivity list
Post processing for work.axi_splitter.rtl
@W: CL117 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":802:4:802:7|Latch generated from process for signal M_RDATA(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":802:4:802:7|Latch generated from process for signal M_RID(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":802:4:802:7|Latch generated from process for signal M_RRESP(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":802:4:802:7|Latch generated from process for signal M_RVALID; possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":802:4:802:7|Latch generated from process for signal M_RLAST; possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":802:4:802:7|Latch generated from process for signal M_ARREADY; possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":504:4:504:7|Latch generated from process for signal M_BID(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":504:4:504:7|Latch generated from process for signal M_BRESP(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":504:4:504:7|Latch generated from process for signal M_WREADY; possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":504:4:504:7|Latch generated from process for signal M_BVALID; possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_splitter.vhd":504:4:504:7|Latch generated from process for signal M_AWREADY; possible missing assignment in an if or case statement.
Post processing for work.top_fabric_master.rtl
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":14:4:14:7|Input AWID is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":16:4:16:8|Input AWLEN is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":17:4:17:9|Input AWSIZE is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":18:4:18:10|Input AWBURST is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":19:4:19:9|Input AWLOCK is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":23:4:23:6|Input WID is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":24:4:24:8|Input WSTRB is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":25:4:25:8|Input WLAST is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":35:4:35:7|Input ARID is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":37:4:37:8|Input ARLEN is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":38:4:38:9|Input ARSIZE is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":39:4:39:9|Input ARLOCK is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_to_apb.vhd":40:4:40:10|Input ARBURST is unused
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":174:4:174:9|Input port bits 31 to 1 of pwdata(31 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vhdl/core/coregpio.vhd":178:4:178:10|Input GPIO_IN is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":49:6:49:17|Input tx_fifo_read is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":51:6:51:17|Input rx_fifo_full is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":52:6:52:22|Input rx_fifo_full_next is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":54:6:54:23|Input rx_fifo_empty_next is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":56:6:56:22|Input tx_fifo_full_next is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":57:6:57:18|Input tx_fifo_empty is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":58:6:58:23|Input tx_fifo_empty_next is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_control.vhd":46:6:46:15|Input cfg_master is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_control.vhd":47:6:47:18|Input rx_fifo_empty is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_control.vhd":48:6:48:18|Input tx_fifo_empty is unused
@N: CL134 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":80:8:80:9|Found RAM fifo_mem_q, depth=4, width=1
@N: CL134 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":80:8:80:9|Found RAM fifo_mem_q, depth=4, width=8
@W: CL190 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":680:8:680:9|Optimizing register bit stxs_bitsel(4) to a constant 0
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":680:8:680:9|Pruning register bit 4 of stxs_bitsel(4 downto 0)  
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":888:8:888:9|Sharing sequential element msrx_async_reset_ok.
@W: CL190 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":680:8:680:9|Optimizing register bit stxs_bitsel(3) to a constant 0
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":680:8:680:9|Pruning register bit 3 of stxs_bitsel(3 downto 0)  
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":371:8:371:9|Trying to extract state machine for register mtx_state
Extracted state machine for register mtx_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0111
   1000
   1001
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":57:6:57:17|Input txfifo_count is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":62:6:62:17|Input rxfifo_count is unused
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi.vhd":46:6:46:10|Input port bits 1 to 0 of paddr(6 downto 0) are unused 
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":134:4:134:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":264:6:264:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":310:6:310:12|Input reset_n is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":39:6:39:11|Input RCLOCK is unused
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd":83:6:83:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RAM_ADDR(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RAM_ADDR(1) is always 0, optimizing ...
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Pruning register bits 1 to 0 of RAM_ADDR(31 downto 0)  
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Pruning register bit 2 of HSIZE(2 downto 0)  
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit HSIZE(1) is always 1, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit HSIZE(0) is always 0, optimizing ...
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Sharing sequential element WREADY.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Sharing sequential element BVALID.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Sharing sequential element RVALID.
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 39 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010110
   011000
   011001
   110000
   110001
   110010
   110011
   110100
   110101
   110110
   110111
   111000
   111001
   111010
   111011
   111100
   111101
   111110
   111111
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":37:4:37:9|Input port bits 31 to 28 of araddr(31 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":15:4:15:7|Input AWID is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":16:4:16:9|Input AWADDR is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":17:4:17:8|Input AWLEN is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":18:4:18:9|Input AWSIZE is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":19:4:19:10|Input AWBURST is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":20:4:20:9|Input AWLOCK is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":21:4:21:10|Input AWVALID is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":24:4:24:6|Input WID is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":25:4:25:8|Input WSTRB is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":26:4:26:8|Input WLAST is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":27:4:27:9|Input WVALID is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":28:4:28:8|Input WDATA is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":34:4:34:9|Input BREADY is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":36:4:36:7|Input ARID is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":38:4:38:8|Input ARLEN is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":39:4:39:9|Input ARSIZE is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":40:4:40:9|Input ARLOCK is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":41:4:41:10|Input ARBURST is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fabric_master.vhd":57:4:57:8|Input HRESP is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_decode.vhd":11:4:11:8|Input reset is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_decode.vhd":17:4:17:14|Input clk_divider is unused
@N: CL134 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_apb.vhd":127:4:127:5|Found RAM fifo, depth=32, width=32
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_apb.vhd":142:4:142:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_apb.vhd":23:4:23:8|Input port bits 31 to 4 of paddr(31 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_apb.vhd":27:4:27:9|Input PWDATA is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/i2s_apb.vhd":29:4:29:7|Input PSEL is unused
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":45:8:45:17|Input port bits 15 to 2 of sdataready(16 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":45:8:45:17|Input port bit 0 of sdataready(16 downto 0) is unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":46:8:46:13|Input port bits 15 to 2 of shresp(16 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":46:8:46:13|Input port bit 0 of shresp(16 downto 0) is unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":55:8:55:16|Input HRDATA_S0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":56:8:56:19|Input HREADYOUT_S0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":75:8:75:17|Input HRDATA_S10 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":76:8:76:20|Input HREADYOUT_S10 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":45:8:45:17|Input SDATAREADY is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":46:8:46:13|Input SHRESP is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":55:8:55:16|Input HRDATA_S0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":56:8:56:19|Input HREADYOUT_S0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S1 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S1 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":75:8:75:17|Input HRDATA_S10 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":76:8:76:20|Input HREADYOUT_S10 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S16 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S16 is unused
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Trying to extract state machine for register arbRegSMCurrentState
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":54:8:54:16|Input HWDATA_M1 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":63:8:63:16|Input HWDATA_M2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":72:8:72:16|Input HWDATA_M3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":76:8:76:16|Input HRDATA_S0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":77:8:77:19|Input HREADYOUT_S0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":78:8:78:15|Input HRESP_S0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":98:8:98:16|Input HRDATA_S2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":99:8:99:19|Input HREADYOUT_S2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":100:8:100:15|Input HRESP_S2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":109:8:109:16|Input HRDATA_S3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":110:8:110:19|Input HREADYOUT_S3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":111:8:111:15|Input HRESP_S3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":120:8:120:16|Input HRDATA_S4 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":121:8:121:19|Input HREADYOUT_S4 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":122:8:122:15|Input HRESP_S4 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":131:8:131:16|Input HRDATA_S5 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":132:8:132:19|Input HREADYOUT_S5 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":133:8:133:15|Input HRESP_S5 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":142:8:142:16|Input HRDATA_S6 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":143:8:143:19|Input HREADYOUT_S6 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":144:8:144:15|Input HRESP_S6 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":153:8:153:16|Input HRDATA_S7 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":154:8:154:19|Input HREADYOUT_S7 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":155:8:155:15|Input HRESP_S7 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":164:8:164:16|Input HRDATA_S8 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":165:8:165:19|Input HREADYOUT_S8 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":166:8:166:15|Input HRESP_S8 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":175:8:175:16|Input HRDATA_S9 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":176:8:176:19|Input HREADYOUT_S9 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":177:8:177:15|Input HRESP_S9 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":186:8:186:17|Input HRDATA_S10 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":187:8:187:20|Input HREADYOUT_S10 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":188:8:188:16|Input HRESP_S10 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":197:8:197:17|Input HRDATA_S11 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":198:8:198:20|Input HREADYOUT_S11 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":199:8:199:16|Input HRESP_S11 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":208:8:208:17|Input HRDATA_S12 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":209:8:209:20|Input HREADYOUT_S12 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":210:8:210:16|Input HRESP_S12 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":219:8:219:17|Input HRDATA_S13 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":220:8:220:20|Input HREADYOUT_S13 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":221:8:221:16|Input HRESP_S13 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":230:8:230:17|Input HRDATA_S14 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":231:8:231:20|Input HREADYOUT_S14 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":232:8:232:16|Input HRESP_S14 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":241:8:241:17|Input HRDATA_S15 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":242:8:242:20|Input HREADYOUT_S15 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":243:8:243:16|Input HRESP_S15 is unused
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":124:0:124:8|Input port bit 0 of htrans_m0(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":135:0:135:8|Input port bit 0 of htrans_m1(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":146:0:146:8|Input port bit 0 of htrans_m2(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":157:0:157:8|Input port bit 0 of htrans_m3(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":167:0:167:7|Input port bit 1 of hresp_s0(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":180:0:180:7|Input port bit 1 of hresp_s1(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":193:0:193:7|Input port bit 1 of hresp_s2(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":206:0:206:7|Input port bit 1 of hresp_s3(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":219:0:219:7|Input port bit 1 of hresp_s4(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":232:0:232:7|Input port bit 1 of hresp_s5(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":245:0:245:7|Input port bit 1 of hresp_s6(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":258:0:258:7|Input port bit 1 of hresp_s7(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":271:0:271:7|Input port bit 1 of hresp_s8(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":284:0:284:7|Input port bit 1 of hresp_s9(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":297:0:297:8|Input port bit 1 of hresp_s10(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":310:0:310:8|Input port bit 1 of hresp_s11(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":323:0:323:8|Input port bit 1 of hresp_s12(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":336:0:336:8|Input port bit 1 of hresp_s13(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":349:0:349:8|Input port bit 1 of hresp_s14(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":362:0:362:8|Input port bit 1 of hresp_s15(1 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":375:0:375:8|Input port bit 1 of hresp_s16(1 downto 0) is unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":127:0:127:8|Input HBURST_M0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":128:0:128:7|Input HPROT_M0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":138:0:138:8|Input HBURST_M1 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":139:0:139:7|Input HPROT_M1 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":149:0:149:8|Input HBURST_M2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":150:0:150:7|Input HPROT_M2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":160:0:160:8|Input HBURST_M3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":161:0:161:7|Input HPROT_M3 is unused
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd":257:6:257:7|Trying to extract state machine for register ahbToApbSMState
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_penablescheduler.vhd":130:6:130:7|Trying to extract state machine for register penableSchedulerState
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd":46:6:46:11|Input port bit 0 of htrans(1 downto 0) is unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":75:0:75:4|Input IADDR is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":76:0:76:6|Input PRESETN is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":77:0:77:3|Input PCLK is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":107:0:107:7|Input PRDATAS0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":109:0:109:7|Input PRDATAS2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":110:0:110:7|Input PRDATAS3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":111:0:111:7|Input PRDATAS4 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":112:0:112:7|Input PRDATAS5 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":113:0:113:7|Input PRDATAS6 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":114:0:114:7|Input PRDATAS7 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":115:0:115:7|Input PRDATAS8 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":116:0:116:7|Input PRDATAS9 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":117:0:117:8|Input PRDATAS10 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":118:0:118:8|Input PRDATAS11 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":119:0:119:8|Input PRDATAS12 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":120:0:120:8|Input PRDATAS13 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":124:0:124:7|Input PREADYS0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":126:0:126:7|Input PREADYS2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":127:0:127:7|Input PREADYS3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":128:0:128:7|Input PREADYS4 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":129:0:129:7|Input PREADYS5 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":130:0:130:7|Input PREADYS6 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":131:0:131:7|Input PREADYS7 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":132:0:132:7|Input PREADYS8 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":133:0:133:7|Input PREADYS9 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":134:0:134:8|Input PREADYS10 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":135:0:135:8|Input PREADYS11 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":136:0:136:8|Input PREADYS12 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":137:0:137:8|Input PREADYS13 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":141:0:141:8|Input PSLVERRS0 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":143:0:143:8|Input PSLVERRS2 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":144:0:144:8|Input PSLVERRS3 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":145:0:145:8|Input PSLVERRS4 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":146:0:146:8|Input PSLVERRS5 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":147:0:147:8|Input PSLVERRS6 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":148:0:148:8|Input PSLVERRS7 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":149:0:149:8|Input PSLVERRS8 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":150:0:150:8|Input PSLVERRS9 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":151:0:151:9|Input PSLVERRS10 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":152:0:152:9|Input PSLVERRS11 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":153:0:153:9|Input PSLVERRS12 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":154:0:154:9|Input PSLVERRS13 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q2.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q2.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q2.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q2.
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1311:8:1311:9|Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1252:8:1252:9|Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1193:8:1193:9|Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1134:8:1134:9|Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1059:8:1059:9|Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":96:4:96:12|Input CLK_LTSSM is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":123:4:123:12|Input FPLL_LOCK is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":126:4:126:18|Input SDIF0_SPLL_LOCK is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":135:4:135:18|Input SDIF1_SPLL_LOCK is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":139:4:139:18|Input SDIF2_SPLL_LOCK is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":143:4:143:18|Input SDIF3_SPLL_LOCK is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":157:4:157:13|Input SDIF0_PSEL is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":158:4:158:15|Input SDIF0_PWRITE is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":159:4:159:15|Input SDIF0_PRDATA is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":160:4:160:13|Input SDIF1_PSEL is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":161:4:161:15|Input SDIF1_PWRITE is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":162:4:162:15|Input SDIF1_PRDATA is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":163:4:163:13|Input SDIF2_PSEL is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":164:4:164:15|Input SDIF2_PWRITE is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":165:4:165:15|Input SDIF2_PRDATA is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":166:4:166:13|Input SDIF3_PSEL is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":167:4:167:15|Input SDIF3_PWRITE is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":168:4:168:15|Input SDIF3_PRDATA is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":174:4:174:21|Input SOFT_EXT_RESET_OUT is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":175:4:175:17|Input SOFT_RESET_F2M is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":176:4:176:16|Input SOFT_M3_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":177:4:177:33|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":178:4:178:23|Input SOFT_FDDR_CORE_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":179:4:179:23|Input SOFT_SDIF0_PHY_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":180:4:180:24|Input SOFT_SDIF0_CORE_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":181:4:181:23|Input SOFT_SDIF1_PHY_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":182:4:182:24|Input SOFT_SDIF1_CORE_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":183:4:183:23|Input SOFT_SDIF2_PHY_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":184:4:184:24|Input SOFT_SDIF2_CORE_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":185:4:185:23|Input SOFT_SDIF3_PHY_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":186:4:186:24|Input SOFT_SDIF3_CORE_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":190:4:190:26|Input SOFT_SDIF0_0_CORE_RESET is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":191:4:191:26|Input SOFT_SDIF0_1_CORE_RESET is unused
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":396:8:396:9|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":10:10:10:12|Input XTL is unused
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/component/work/my_mss_MSS/my_mss_MSS.vhd":26:8:26:25|Input port bit 0 of fic_0_ahb_s_htrans(1 downto 0) is unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instruction_fetch.vhd":23:4:23:14|Input port bits 66 to 35 of branch_pred(66 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instruction_fetch.vhd":23:4:23:14|Input port bit 2 of branch_pred(66 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instruction_fetch.vhd":23:4:23:14|Input port bit 0 of branch_pred(66 downto 0) is unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/register_file.vhd":13:4:13:8|Input stall is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/register_file.vhd":14:4:14:14|Input valid_input is unused
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/decode.vhd":110:6:110:7|Pruning register bits 19 to 1 of sign_extension(19 downto 0)  
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":161:4:161:14|Input port bits 19 to 15 of instruction(31 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":161:4:161:14|Input port bits 11 to 7 of instruction(31 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":161:4:161:14|Input port bits 4 to 0 of instruction(31 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":15:4:15:6|Input clk is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu.vhd":20:4:20:9|Input enable is unused
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/load_store_unit.vhd":19:4:19:14|Input port bits 19 to 15 of instruction(31 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":9:4:9:14|Input port bits 27 to 20 of instruction(31 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":60:4:60:12|Input from_host is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":67:4:67:23|Input use_after_load_stall is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":68:4:68:15|Input predict_corr is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/sys_call.vhd":69:4:69:13|Input load_stall is unused
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":212:4:212:5|Pruning register bit 1 of rs2_mux(1 downto 0)  
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":212:4:212:5|Pruning register bit 1 of rs1_mux(1 downto 0)  
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":34:4:34:15|Input port bits 31 to 25 of subseq_instr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/execute.vhd":34:4:34:15|Input port bits 14 to 0 of subseq_instr(31 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/orca.vhd":34:7:34:23|Input avm_data_response is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/orca.vhd":45:7:45:30|Input avm_instruction_response is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/ram_mux.vhd":30:4:30:24|Input user_instruction_lock is unused
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/apb_to_ram.vhd":51:4:51:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/apb_to_ram.vhd":51:4:51:5|Pruning register bits 3 to 1 of nvm_byte_sel(3 downto 0)  
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/apb_to_ram.vhd":19:4:19:12|Input port bits 31 to 16 of nvm_paddr(31 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/apb_to_ram.vhd":20:4:20:14|Input nvm_PENABLE is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/apb_to_ram.vhd":33:4:33:10|Input nvm_ack is unused
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/iram.vhd":17:4:17:7|Input port bits 31 to 13 of addr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/iram.vhd":17:4:17:7|Input port bits 1 to 0 of addr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/iram.vhd":25:4:25:12|Input port bits 31 to 13 of data_addr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/iram.vhd":25:4:25:12|Input port bits 1 to 0 of data_addr(31 downto 0) are unused 
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":261:4:261:5|Trying to extract state machine for register read_state
Extracted state machine for register read_state
State machine has 4 reachable states with original encodings of:
   00001
   00100
   01000
   10000
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":127:4:127:5|Trying to extract state machine for register write_state
Extracted state machine for register write_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":24:4:24:16|Input avm_data_lock is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":45:4:45:6|Input BID is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":59:4:59:6|Input RID is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_master.vhd":62:4:62:8|Input RLAST is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_instr_slave.vhd":27:4:27:15|Input s_axi_awaddr is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_instr_slave.vhd":31:4:31:14|Input s_axi_awlen is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_instr_slave.vhd":32:4:32:15|Input s_axi_awsize is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_instr_slave.vhd":33:4:33:16|Input s_axi_awburst is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_instr_slave.vhd":46:4:46:15|Input s_axi_araddr is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_instr_slave.vhd":51:4:51:15|Input s_axi_arsize is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi_instr_slave.vhd":52:4:52:16|Input s_axi_arburst is unused
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/fsl_handler.vhd":43:4:43:6|Input clk is unused
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Found seqShift read_valid_d, depth=3, width=2
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Pruning register bit 0 of return_shift_amount(1 downto 0)  
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Register bit w_addr(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Register bit w_addr(1) is always 0, optimizing ...
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Pruning register bits 1 to 0 of w_addr(4 downto 0)  
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":674:4:674:5|Trying to extract state machine for register sp_state
Extracted state machine for register sp_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Trying to extract state machine for register w_state
Extracted state machine for register w_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Trying to extract state machine for register ax_state
Extracted state machine for register ax_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":1654:4:1654:5|Trying to extract state machine for register r_state
Extracted state machine for register r_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":76:4:76:18|Input port bits 50 to 37 of dma_request_out(50 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":76:4:76:18|Input port bit 28 of dma_request_out(50 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":76:4:76:18|Input port bit 19 of dma_request_out(50 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":76:4:76:18|Input port bit 10 of dma_request_out(50 downto 0) is unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":80:4:80:14|Input port bits 29 to 16 of current_dma(133 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":80:4:80:14|Input port bit 1 of current_dma(133 downto 0) is unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":97:4:97:14|Input m_axi_rresp is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_engine_axi.vhd":118:4:118:14|Input m_axi_bresp is unused
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_queue.vhd":21:4:21:18|Input port bits 114 to 97 of dma_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_queue.vhd":21:4:21:18|Input port bits 82 to 65 of dma_instruction(114 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_queue.vhd":21:4:21:18|Input port bit 18 of dma_instruction(114 downto 0) is unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_queue.vhd":21:4:21:18|Input port bits 16 to 6 of dma_instruction(114 downto 0) are unused 
@N: CL201 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":139:4:139:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":33:4:33:15|Input port bits 31 to 13 of s_axi_awaddr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":33:4:33:15|Input port bits 1 to 0 of s_axi_awaddr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":46:4:46:15|Input port bits 31 to 13 of s_axi_araddr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":46:4:46:15|Input port bits 1 to 0 of s_axi_araddr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":55:4:55:20|Input port bits 50 to 37 of slave_request_out(50 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":55:4:55:20|Input port bit 28 of slave_request_out(50 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":55:4:55:20|Input port bit 19 of slave_request_out(50 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/axi4lite_sp_slave.vhd":55:4:55:20|Input port bit 10 of slave_request_out(50 downto 0) is unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/masked_unit.vhd":30:4:30:24|Input port bits 12 to 11 of mask_writedata_offset(12 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/masked_unit.vhd":30:4:30:24|Input port bits 1 to 0 of mask_writedata_offset(12 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 447 to 397 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 383 to 365 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 351 to 333 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 319 to 301 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 287 to 269 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 255 to 237 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 223 to 205 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 191 to 173 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 159 to 141 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 127 to 109 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 95 to 77 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 63 to 45 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 31 to 13 of dest_addrs(447 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":23:4:23:6|Input clk is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/instr_hazard_detect.vhd":24:4:24:8|Input reset is unused
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_hazard_detect.vhd":24:4:24:13|Input port bits 267 to 164 of dma_status(267 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_hazard_detect.vhd":24:4:24:13|Input port bit 135 of dma_status(267 downto 0) is unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_hazard_detect.vhd":24:4:24:13|Input port bits 133 to 30 of dma_status(267 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_hazard_detect.vhd":24:4:24:13|Input port bit 1 of dma_status(267 downto 0) is unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/dma_hazard_detect.vhd":22:4:22:8|Input reset is unused
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Found seqShift exec_byteena_shifter, depth=3, width=4
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(13) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(14) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(15) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(16) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(17) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(18) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(19) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(20) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(21) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(22) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(23) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(24) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(25) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(26) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(27) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(28) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(29) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(30) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(31) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit last_cooldown_cycle_shifter(1) is always 0, optimizing ...
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning register bit 1 of last_cooldown_cycle_shifter(4 downto 1)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning register bits 31 to 13 of dest_addr_shifter_1(31 downto 0)  
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit last_cooldown_cycle_shifter(2) is always 0, optimizing ...
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning register bit 2 of last_cooldown_cycle_shifter(4 downto 2)  
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(13) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(14) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(15) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(16) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(17) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(18) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(19) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(20) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(21) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(22) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(23) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(24) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(25) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(26) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(27) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(28) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(29) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(30) is always 0, optimizing ...
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(31) is always 0, optimizing ...
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning register bits 31 to 13 of dest_addr_shifter_2(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_3(31 downto 0)  
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Register bit dest_addr_shifter_3(13) is always 0, optimizing ...
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_4(31 downto 0)  
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bit 13 of dest_addr_shifter_3(13 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_5(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_6(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_7(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_8(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_9(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_10(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_11(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_12(31 downto 0)  
@W: CL279 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_13(31 downto 0)  
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Register bit dest_addr_shifter_4(13) is always 0, optimizing ...
@W: CL260 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bit 13 of dest_addr_shifter_4(13 downto 0)  
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":40:4:40:23|Input port bits 1609 to 586 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":40:4:40:23|Input port bits 583 to 96 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":40:4:40:23|Input port bits 82 to 64 of instruction_pipeline(1609 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/addr_gen.vhd":40:4:40:23|Input port bit 6 of instruction_pipeline(1609 downto 0) is unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/size_up.vhd":21:4:21:19|Input port bits 114 to 11 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/size_up.vhd":21:4:21:19|Input port bits 5 to 0 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/in_shifter.vhd":29:4:29:23|Input port bits 1609 to 476 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/in_shifter.vhd":29:4:29:23|Input port bits 473 to 460 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/in_shifter.vhd":29:4:29:23|Input port bits 344 to 0 of instruction_pipeline(1609 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/in_shifter.vhd":27:4:27:8|Input reset is unused
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":207:4:207:5|Sharing sequential element start_half.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":207:4:207:5|Sharing sequential element start_word.
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":32:4:32:23|Input port bits 1609 to 1046 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":32:4:32:23|Input port bits 1043 to 1042 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":32:4:32:23|Input port bits 1034 to 471 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":32:4:32:23|Input port bits 468 to 467 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":32:4:32:23|Input port bits 459 to 0 of instruction_pipeline(1609 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":34:4:34:9|Input port bit 35 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":34:4:34:9|Input port bit 26 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":34:4:34:9|Input port bit 17 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":34:4:34:9|Input port bit 8 of data_a(35 downto 0) is unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/mul_unit.vhd":30:4:30:8|Input reset is unused
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":98:4:98:5|Sharing sequential element size_half.
@N: CL177 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":98:4:98:5|Sharing sequential element size_word.
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":22:4:22:19|Input port bits 114 to 11 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":22:4:22:19|Input port bits 8 to 7 of next_instruction(114 downto 0) are unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":25:4:25:9|Input port bit 35 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":25:4:25:9|Input port bit 26 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":25:4:25:9|Input port bit 17 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":25:4:25:9|Input port bit 8 of data_a(35 downto 0) is unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":20:4:20:8|Input reset is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/arith_unit.vhd":23:4:23:14|Input instruction is unused
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/cmov_unit.vhd":22:4:22:14|Input port bits 114 to 11 of instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/cmov_unit.vhd":22:4:22:14|Input port bits 8 to 7 of instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/cmov_unit.vhd":22:4:22:14|Input port bits 5 to 3 of instruction(114 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/cmov_unit.vhd":19:4:19:6|Input clk is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/cmov_unit.vhd":20:4:20:8|Input reset is unused
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":22:4:22:19|Input port bits 114 to 11 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":22:4:22:19|Input port bits 8 to 7 of next_instruction(114 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/absv_unit.vhd":23:4:23:14|Input instruction is unused
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=8
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=1
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=8
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=1
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=8
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=1
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=8
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=1
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift byteena_shifter, depth=4, width=4
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":28:4:28:23|Input port bits 1609 to 805 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/alu_unit.vhd":28:4:28:23|Input port bits 459 to 0 of instruction_pipeline(1609 downto 0) are unused 
@N: CL135 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/exec_unit.vhd":340:4:340:5|Found seqShift accum_dest_addr, depth=6, width=13
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/exec_unit.vhd":40:4:40:27|Input exec_last_cooldown_cycle is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/exec_unit.vhd":77:4:77:20|Input vci_dest_addr_out is unused
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/adder_tree_clk.vhd":20:4:20:6|Input clk is unused
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/accum_unit.vhd":34:4:34:23|Input port bits 1609 to 1397 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/accum_unit.vhd":34:4:34:23|Input port bits 1395 to 1387 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/accum_unit.vhd":34:4:34:23|Input port bits 1385 to 1276 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/accum_unit.vhd":34:4:34:23|Input port bits 1273 to 1272 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/accum_unit.vhd":34:4:34:23|Input port bits 1270 to 0 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/size_down.vhd":23:4:23:19|Input port bits 114 to 17 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/size_down.vhd":23:4:23:19|Input port bits 15 to 13 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/size_down.vhd":23:4:23:19|Input port bits 8 to 0 of next_instruction(114 downto 0) are unused 
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/size_down.vhd":22:4:22:14|Input instruction is unused
@W: CL189 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vblox1_core.vhd":193:8:193:9|Register bit flush is always 0, optimizing ...
@W: CL159 :"/nfs/home/ryan/orca_new_60/sf2plus/hdl/vblox1_core.vhd":36:4:36:9|Input clk_2x is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 214MB peak: 226MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime
# Sat Jul  9 11:15:43 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jul  9 11:15:44 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:12s realtime, 0h:00m:11s cputime
# Sat Jul  9 11:15:44 2016

###########################################################]
