<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element delay_nosig
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element delay_sig
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element delay_t1
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element echoes_per_scan
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element init_delay
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element pulse_180deg
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element pulse_90deg
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element pulse_t1
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element samples_per_echo
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="delay_nosig_external_connection"
   internal="delay_nosig.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="delay_nosig_s1"
   internal="delay_nosig.s1"
   type="avalon"
   dir="end" />
 <interface
   name="delay_sig_external_connection"
   internal="delay_sig.external_connection"
   type="conduit"
   dir="end" />
 <interface name="delay_sig_s1" internal="delay_sig.s1" type="avalon" dir="end" />
 <interface
   name="delay_t1_external_connection"
   internal="delay_t1.external_connection"
   type="conduit"
   dir="end" />
 <interface name="delay_t1_s1" internal="delay_t1.s1" type="avalon" dir="end" />
 <interface
   name="echoes_per_scan_external_connection"
   internal="echoes_per_scan.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="echoes_per_scan_s1"
   internal="echoes_per_scan.s1"
   type="avalon"
   dir="end" />
 <interface
   name="init_delay_external_connection"
   internal="init_delay.external_connection"
   type="conduit"
   dir="end" />
 <interface name="init_delay_s1" internal="init_delay.s1" type="avalon" dir="end" />
 <interface
   name="pulse_180deg_external_connection"
   internal="pulse_180deg.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pulse_180deg_s1"
   internal="pulse_180deg.s1"
   type="avalon"
   dir="end" />
 <interface
   name="pulse_90deg_external_connection"
   internal="pulse_90deg.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pulse_90deg_s1"
   internal="pulse_90deg.s1"
   type="avalon"
   dir="end" />
 <interface
   name="pulse_t1_external_connection"
   internal="pulse_t1.external_connection"
   type="conduit"
   dir="end" />
 <interface name="pulse_t1_s1" internal="pulse_t1.s1" type="avalon" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="samples_per_echo_external_connection"
   internal="samples_per_echo.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="samples_per_echo_s1"
   internal="samples_per_echo.s1"
   type="avalon"
   dir="end" />
 <module name="clk_0" kind="clock_source" version="17.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="delay_nosig"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="16" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="delay_sig" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="16" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="delay_t1" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="echoes_per_scan"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="init_delay" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="pulse_180deg"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="16" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="pulse_90deg"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="16" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="pulse_t1" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="samples_per_echo"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="255" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <connection kind="clock" version="17.1" start="clk_0.clk" end="pulse_t1.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="delay_t1.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="pulse_90deg.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="delay_nosig.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="pulse_180deg.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="delay_sig.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="echoes_per_scan.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="samples_per_echo.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="init_delay.clk" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="pulse_t1.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="delay_t1.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="pulse_90deg.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="delay_nosig.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="pulse_180deg.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="delay_sig.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="echoes_per_scan.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="samples_per_echo.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="init_delay.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
