
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000144bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001128  08014650  08014650  00015650  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015778  08015778  00017200  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015778  08015778  00016778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015780  08015780  00017200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015780  08015780  00016780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015784  08015784  00016784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  08015788  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00017200  2**0
                  CONTENTS
 10 .bss          00005630  20000200  20000200  00017200  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005830  20005830  00017200  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00017200  2**0
                  CONTENTS, READONLY
 13 .debug_info   000246f8  00000000  00000000  00017230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000054f7  00000000  00000000  0003b928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f68  00000000  00000000  00040e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000018db  00000000  00000000  00042d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000286d2  00000000  00000000  00044663  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000251a2  00000000  00000000  0006cd35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f00c7  00000000  00000000  00091ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00181f9e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009890  00000000  00000000  00181fe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000096  00000000  00000000  0018b874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08014634 	.word	0x08014634

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	08014634 	.word	0x08014634

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <_ICM20948_SelectUserBank>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param userBankNum User bank number (0-3)
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, int userBankNum) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	@ 0x28
 8001044:	af04      	add	r7, sp, #16
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	460b      	mov	r3, r1
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status = HAL_OK;
 800104e:	2300      	movs	r3, #0
 8001050:	75fb      	strb	r3, [r7, #23]
    uint8_t writeData = userBankNum << 4; // Shift to bits 4-7
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	b2db      	uxtb	r3, r3
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	b2db      	uxtb	r3, r3
 800105a:	757b      	strb	r3, [r7, #21]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800105c:	7afb      	ldrb	r3, [r7, #11]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d101      	bne.n	8001066 <_ICM20948_SelectUserBank+0x26>
 8001062:	2368      	movs	r3, #104	@ 0x68
 8001064:	e000      	b.n	8001068 <_ICM20948_SelectUserBank+0x28>
 8001066:	2369      	movs	r3, #105	@ 0x69
 8001068:	75bb      	strb	r3, [r7, #22]

    status = HAL_I2C_Mem_Write(
 800106a:	7dbb      	ldrb	r3, [r7, #22]
 800106c:	b29b      	uxth	r3, r3
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	b299      	uxth	r1, r3
 8001072:	230a      	movs	r3, #10
 8001074:	9302      	str	r3, [sp, #8]
 8001076:	2301      	movs	r3, #1
 8001078:	9301      	str	r3, [sp, #4]
 800107a:	f107 0315 	add.w	r3, r7, #21
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2301      	movs	r3, #1
 8001082:	227f      	movs	r2, #127	@ 0x7f
 8001084:	68f8      	ldr	r0, [r7, #12]
 8001086:	f007 fbb9 	bl	80087fc <HAL_I2C_Mem_Write>
 800108a:	4603      	mov	r3, r0
 800108c:	75fb      	strb	r3, [r7, #23]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 800108e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001090:	4618      	mov	r0, r3
 8001092:	3718      	adds	r7, #24
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <_ICM20948_WriteByte>:
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param registerAddress Register address to write to
 * @param writeData Data to write
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t registerAddress, uint8_t writeData) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af04      	add	r7, sp, #16
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	4608      	mov	r0, r1
 80010a2:	4611      	mov	r1, r2
 80010a4:	461a      	mov	r2, r3
 80010a6:	4603      	mov	r3, r0
 80010a8:	70fb      	strb	r3, [r7, #3]
 80010aa:	460b      	mov	r3, r1
 80010ac:	70bb      	strb	r3, [r7, #2]
 80010ae:	4613      	mov	r3, r2
 80010b0:	707b      	strb	r3, [r7, #1]
    HAL_StatusTypeDef status = HAL_OK;
 80010b2:	2300      	movs	r3, #0
 80010b4:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 80010b6:	78fb      	ldrb	r3, [r7, #3]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d101      	bne.n	80010c0 <_ICM20948_WriteByte+0x28>
 80010bc:	2368      	movs	r3, #104	@ 0x68
 80010be:	e000      	b.n	80010c2 <_ICM20948_WriteByte+0x2a>
 80010c0:	2369      	movs	r3, #105	@ 0x69
 80010c2:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Write(
 80010c4:	7bbb      	ldrb	r3, [r7, #14]
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	b299      	uxth	r1, r3
 80010cc:	78bb      	ldrb	r3, [r7, #2]
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	230a      	movs	r3, #10
 80010d2:	9302      	str	r3, [sp, #8]
 80010d4:	2301      	movs	r3, #1
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	1c7b      	adds	r3, r7, #1
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2301      	movs	r3, #1
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f007 fb8c 	bl	80087fc <HAL_I2C_Mem_Write>
 80010e4:	4603      	mov	r3, r0
 80010e6:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <_ICM20948_BurstRead>:
 * @param startAddress Starting register address
 * @param amountOfRegistersToRead Number of registers to read
 * @param readData Buffer to store read data
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_BurstRead(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t startAddress, uint16_t amountOfRegistersToRead, uint8_t *readData) {
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b088      	sub	sp, #32
 80010f6:	af04      	add	r7, sp, #16
 80010f8:	6078      	str	r0, [r7, #4]
 80010fa:	4608      	mov	r0, r1
 80010fc:	4611      	mov	r1, r2
 80010fe:	461a      	mov	r2, r3
 8001100:	4603      	mov	r3, r0
 8001102:	70fb      	strb	r3, [r7, #3]
 8001104:	460b      	mov	r3, r1
 8001106:	70bb      	strb	r3, [r7, #2]
 8001108:	4613      	mov	r3, r2
 800110a:	803b      	strh	r3, [r7, #0]
    HAL_StatusTypeDef status = HAL_OK;
 800110c:	2300      	movs	r3, #0
 800110e:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8001110:	78fb      	ldrb	r3, [r7, #3]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d101      	bne.n	800111a <_ICM20948_BurstRead+0x28>
 8001116:	2368      	movs	r3, #104	@ 0x68
 8001118:	e000      	b.n	800111c <_ICM20948_BurstRead+0x2a>
 800111a:	2369      	movs	r3, #105	@ 0x69
 800111c:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Read(
 800111e:	7bbb      	ldrb	r3, [r7, #14]
 8001120:	b29b      	uxth	r3, r3
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	b299      	uxth	r1, r3
 8001126:	78bb      	ldrb	r3, [r7, #2]
 8001128:	b29a      	uxth	r2, r3
 800112a:	230a      	movs	r3, #10
 800112c:	9302      	str	r3, [sp, #8]
 800112e:	883b      	ldrh	r3, [r7, #0]
 8001130:	9301      	str	r3, [sp, #4]
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2301      	movs	r3, #1
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f007 fc59 	bl	80089f0 <HAL_I2C_Mem_Read>
 800113e:	4603      	mov	r3, r0
 8001140:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        readData,
        amountOfRegistersToRead,
        10);

    return status;
 8001142:	7bfb      	ldrb	r3, [r7, #15]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <ICM20948_isI2cAddress1>:
/**
 * @brief Check if ICM20948 is available at I2C address 1 (0x68)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress1(I2C_HandleTypeDef *hi2c) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_1 << 1, 5, 50);
 8001154:	2332      	movs	r3, #50	@ 0x32
 8001156:	2205      	movs	r2, #5
 8001158:	21d0      	movs	r1, #208	@ 0xd0
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f007 fe7a 	bl	8008e54 <HAL_I2C_IsDeviceReady>
 8001160:	4603      	mov	r3, r0
 8001162:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	2b00      	cmp	r3, #0
 8001168:	bf0c      	ite	eq
 800116a:	2301      	moveq	r3, #1
 800116c:	2300      	movne	r3, #0
 800116e:	b2db      	uxtb	r3, r3
}
 8001170:	4618      	mov	r0, r3
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <ICM20948_isI2cAddress2>:
/**
 * @brief Check if ICM20948 is available at I2C address 2 (0x69)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress2(I2C_HandleTypeDef *hi2c) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_2 << 1, 5, 50);
 8001180:	2332      	movs	r3, #50	@ 0x32
 8001182:	2205      	movs	r2, #5
 8001184:	21d2      	movs	r1, #210	@ 0xd2
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f007 fe64 	bl	8008e54 <HAL_I2C_IsDeviceReady>
 800118c:	4603      	mov	r3, r0
 800118e:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8001190:	7bfb      	ldrb	r3, [r7, #15]
 8001192:	2b00      	cmp	r3, #0
 8001194:	bf0c      	ite	eq
 8001196:	2301      	moveq	r3, #1
 8001198:	2300      	movne	r3, #0
 800119a:	b2db      	uxtb	r3, r3
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <ICM20948_init>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param selectGyroSensitivity Gyroscope sensitivity setting
 * @retval None
 */
void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t selectGyroSensitivity) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	460b      	mov	r3, r1
 80011ae:	70fb      	strb	r3, [r7, #3]
 80011b0:	4613      	mov	r3, r2
 80011b2:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status = HAL_OK;
 80011b4:	2300      	movs	r3, #0
 80011b6:	73fb      	strb	r3, [r7, #15]

    // Select User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 80011b8:	78fb      	ldrb	r3, [r7, #3]
 80011ba:	2200      	movs	r2, #0
 80011bc:	4619      	mov	r1, r3
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f7ff ff3e 	bl	8001040 <_ICM20948_SelectUserBank>
 80011c4:	4603      	mov	r3, r0
 80011c6:	73fb      	strb	r3, [r7, #15]

    // Reset the device
    status = _ICM20948_WriteByte(
 80011c8:	78f9      	ldrb	r1, [r7, #3]
 80011ca:	2380      	movs	r3, #128	@ 0x80
 80011cc:	2206      	movs	r2, #6
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f7ff ff62 	bl	8001098 <_ICM20948_WriteByte>
 80011d4:	4603      	mov	r3, r0
 80011d6:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_RESET);

    HAL_Delay(200); // Wait for reset to complete
 80011d8:	20c8      	movs	r0, #200	@ 0xc8
 80011da:	f006 fa35 	bl	8007648 <HAL_Delay>

    // Set clock source to auto-select
    status = _ICM20948_WriteByte(
 80011de:	78f9      	ldrb	r1, [r7, #3]
 80011e0:	2301      	movs	r3, #1
 80011e2:	2206      	movs	r2, #6
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff ff57 	bl	8001098 <_ICM20948_WriteByte>
 80011ea:	4603      	mov	r3, r0
 80011ec:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_AUTO_SELECT_CLOCK);

    // Configure power management 2 (enable gyro and accel)
    status = _ICM20948_WriteByte(
 80011ee:	78f9      	ldrb	r1, [r7, #3]
 80011f0:	2300      	movs	r3, #0
 80011f2:	2207      	movs	r2, #7
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff ff4f 	bl	8001098 <_ICM20948_WriteByte>
 80011fa:	4603      	mov	r3, r0
 80011fc:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
        0x00); // Enable all sensors

    // Select User Bank 2 for gyro configuration
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 80011fe:	78fb      	ldrb	r3, [r7, #3]
 8001200:	2202      	movs	r2, #2
 8001202:	4619      	mov	r1, r3
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff ff1b 	bl	8001040 <_ICM20948_SelectUserBank>
 800120a:	4603      	mov	r3, r0
 800120c:	73fb      	strb	r3, [r7, #15]

    // Configure gyroscope
    // Note: selectGyroSensitivity constants are already pre-shifted to bits [2:1].
    // Do NOT shift again here.
    status = _ICM20948_WriteByte(
 800120e:	78bb      	ldrb	r3, [r7, #2]
 8001210:	f043 0318 	orr.w	r3, r3, #24
 8001214:	b2db      	uxtb	r3, r3
 8001216:	78f9      	ldrb	r1, [r7, #3]
 8001218:	2201      	movs	r2, #1
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff ff3c 	bl	8001098 <_ICM20948_WriteByte>
 8001220:	4603      	mov	r3, r0
 8001222:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
        (3 << GYRO_DLPFCFG_BIT) | (selectGyroSensitivity) | (EN_GRYO_DLPF << GYRO_FCHOICE_BIT));

    // Configure accelerometer (enable and set sensitivity)
    status = _ICM20948_WriteByte(
 8001224:	78f9      	ldrb	r1, [r7, #3]
 8001226:	2319      	movs	r3, #25
 8001228:	2214      	movs	r2, #20
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ff34 	bl	8001098 <_ICM20948_WriteByte>
 8001230:	4603      	mov	r3, r0
 8001232:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
        3 << BIT_3 | ACCEL_FULL_SCALE_2G << BIT_1 | 0x01 << BIT_0);

    // Set sample rate divider
    status = _ICM20948_WriteByte(
 8001234:	78f9      	ldrb	r1, [r7, #3]
 8001236:	2316      	movs	r3, #22
 8001238:	2200      	movs	r2, #0
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff ff2c 	bl	8001098 <_ICM20948_WriteByte>
 8001240:	4603      	mov	r3, r0
 8001242:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_SMPLRT_DIV__REGISTER,
        0x16); // Sample rate  1.125 kHz / (1 + 0x16)  51 Hz

    // Return to User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 8001244:	78fb      	ldrb	r3, [r7, #3]
 8001246:	2200      	movs	r2, #0
 8001248:	4619      	mov	r1, r3
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f7ff fef8 	bl	8001040 <_ICM20948_SelectUserBank>
 8001250:	4603      	mov	r3, r0
 8001252:	73fb      	strb	r3, [r7, #15]

    // Disable internal I2C master to allow direct bypass access to AK09916
    status = _ICM20948_WriteByte(
 8001254:	78f9      	ldrb	r1, [r7, #3]
 8001256:	2300      	movs	r3, #0
 8001258:	2203      	movs	r2, #3
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ff1c 	bl	8001098 <_ICM20948_WriteByte>
 8001260:	4603      	mov	r3, r0
 8001262:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__USER_CTRL__REGISTER,
        0x00);

    // Configure interrupt pin
    status = _ICM20948_WriteByte(
 8001264:	78f9      	ldrb	r1, [r7, #3]
 8001266:	2302      	movs	r3, #2
 8001268:	220f      	movs	r2, #15
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ff14 	bl	8001098 <_ICM20948_WriteByte>
 8001270:	4603      	mov	r3, r0
 8001272:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
        0x02);
}
 8001274:	bf00      	nop
 8001276:	3710      	adds	r7, #16
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <ICM20948_readGyroscope_Z>:
 */
 void ICM20948_readGyroscope_Z(I2C_HandleTypeDef * hi2c,
    uint8_t const selectI2cAddress,
    uint8_t const selectGyroSensitivity,
    int16_t *gyroZ)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af02      	add	r7, sp, #8
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	607b      	str	r3, [r7, #4]
 8001286:	460b      	mov	r3, r1
 8001288:	72fb      	strb	r3, [r7, #11]
 800128a:	4613      	mov	r3, r2
 800128c:	72bb      	strb	r3, [r7, #10]
// Read 2 bytes starting from GYRO_ZOUT_H
_ICM20948_BurstRead(hi2c, selectI2cAddress,
 800128e:	7af9      	ldrb	r1, [r7, #11]
 8001290:	4b0b      	ldr	r3, [pc, #44]	@ (80012c0 <ICM20948_readGyroscope_Z+0x44>)
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2302      	movs	r3, #2
 8001296:	2237      	movs	r2, #55	@ 0x37
 8001298:	68f8      	ldr	r0, [r7, #12]
 800129a:	f7ff ff2a 	bl	80010f2 <_ICM20948_BurstRead>
ICM20948__USER_BANK_0__GYRO_ZOUT_H__REGISTER,
2, readGyroDataZ);

// Return RAW counts (signed 16-bit). Scale in float at the IMU layer.
*gyroZ = (int16_t)((readGyroDataZ[0] << 8) | readGyroDataZ[1]);
 800129e:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <ICM20948_readGyroscope_Z+0x44>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	b21a      	sxth	r2, r3
 80012a8:	4b05      	ldr	r3, [pc, #20]	@ (80012c0 <ICM20948_readGyroscope_Z+0x44>)
 80012aa:	785b      	ldrb	r3, [r3, #1]
 80012ac:	b21b      	sxth	r3, r3
 80012ae:	4313      	orrs	r3, r2
 80012b0:	b21a      	sxth	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	801a      	strh	r2, [r3, #0]
}
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	2000021c 	.word	0x2000021c

080012c4 <icm_enable_bypass_>:
#define AK09916_MODE_POWER_DOWN   0x00
#define AK09916_MODE_SINGLE       0x01
#define AK09916_CONT_MODE_2       0x08  /* Continuous measurement mode 2 (100 Hz) */

// Helper: enable pass-through (BYPASS) so MCU can talk directly to AK09916.
static int icm_enable_bypass_(I2C_HandleTypeDef *hi2c, uint8_t sel){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	70fb      	strb	r3, [r7, #3]
    // Select bank 0
    if (_ICM20948_SelectUserBank(hi2c, sel, USER_BANK_0) != HAL_OK) return -1;
 80012d0:	78fb      	ldrb	r3, [r7, #3]
 80012d2:	2200      	movs	r2, #0
 80012d4:	4619      	mov	r1, r3
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f7ff feb2 	bl	8001040 <_ICM20948_SelectUserBank>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d002      	beq.n	80012e8 <icm_enable_bypass_+0x24>
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012e6:	e01d      	b.n	8001324 <icm_enable_bypass_+0x60>
    // Ensure internal I2C master is disabled so host can talk directly to AK09916
    if (_ICM20948_WriteByte(hi2c, sel, ICM20948__USER_BANK_0__USER_CTRL__REGISTER, 0x00) != HAL_OK) return -1;
 80012e8:	78f9      	ldrb	r1, [r7, #3]
 80012ea:	2300      	movs	r3, #0
 80012ec:	2203      	movs	r2, #3
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff fed2 	bl	8001098 <_ICM20948_WriteByte>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d002      	beq.n	8001300 <icm_enable_bypass_+0x3c>
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012fe:	e011      	b.n	8001324 <icm_enable_bypass_+0x60>
    HAL_Delay(1);
 8001300:	2001      	movs	r0, #1
 8001302:	f006 f9a1 	bl	8007648 <HAL_Delay>
    // INT_PIN_CFG: set BYPASS_EN bit (bit 1)
    uint8_t cfg = 0x02; // BYPASS_EN=1, others default
 8001306:	2302      	movs	r3, #2
 8001308:	73fb      	strb	r3, [r7, #15]
    if (_ICM20948_WriteByte(hi2c, sel, ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER, cfg) != HAL_OK) return -1;
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	78f9      	ldrb	r1, [r7, #3]
 800130e:	220f      	movs	r2, #15
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff fec1 	bl	8001098 <_ICM20948_WriteByte>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d002      	beq.n	8001322 <icm_enable_bypass_+0x5e>
 800131c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001320:	e000      	b.n	8001324 <icm_enable_bypass_+0x60>
    return 0;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <ICM20948_mag_enable>:

int ICM20948_mag_enable(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress){
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af04      	add	r7, sp, #16
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	460b      	mov	r3, r1
 8001336:	70fb      	strb	r3, [r7, #3]
    if (mag_enabled) return 0;
 8001338:	4b34      	ldr	r3, [pc, #208]	@ (800140c <ICM20948_mag_enable+0xe0>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <ICM20948_mag_enable+0x18>
 8001340:	2300      	movs	r3, #0
 8001342:	e05f      	b.n	8001404 <ICM20948_mag_enable+0xd8>
    if (icm_enable_bypass_(hi2c, selectI2cAddress) != 0) return -1;
 8001344:	78fb      	ldrb	r3, [r7, #3]
 8001346:	4619      	mov	r1, r3
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f7ff ffbb 	bl	80012c4 <icm_enable_bypass_>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d002      	beq.n	800135a <ICM20948_mag_enable+0x2e>
 8001354:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001358:	e054      	b.n	8001404 <ICM20948_mag_enable+0xd8>
    HAL_Delay(5);
 800135a:	2005      	movs	r0, #5
 800135c:	f006 f974 	bl	8007648 <HAL_Delay>
    // Check WHO_AM_I (WIA1/WIA2) optionally (not enforced here)
    uint8_t wia1=0,wia2=0;
 8001360:	2300      	movs	r3, #0
 8001362:	73fb      	strb	r3, [r7, #15]
 8001364:	2300      	movs	r3, #0
 8001366:	73bb      	strb	r3, [r7, #14]
    HAL_I2C_Mem_Read(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_WIA1, I2C_MEMADD_SIZE_8BIT, &wia1, 1, 20);
 8001368:	2314      	movs	r3, #20
 800136a:	9302      	str	r3, [sp, #8]
 800136c:	2301      	movs	r3, #1
 800136e:	9301      	str	r3, [sp, #4]
 8001370:	f107 030f 	add.w	r3, r7, #15
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	2301      	movs	r3, #1
 8001378:	2200      	movs	r2, #0
 800137a:	2118      	movs	r1, #24
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f007 fb37 	bl	80089f0 <HAL_I2C_Mem_Read>
    HAL_I2C_Mem_Read(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_WIA2, I2C_MEMADD_SIZE_8BIT, &wia2, 1, 20);
 8001382:	2314      	movs	r3, #20
 8001384:	9302      	str	r3, [sp, #8]
 8001386:	2301      	movs	r3, #1
 8001388:	9301      	str	r3, [sp, #4]
 800138a:	f107 030e 	add.w	r3, r7, #14
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	2301      	movs	r3, #1
 8001392:	2201      	movs	r2, #1
 8001394:	2118      	movs	r1, #24
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f007 fb2a 	bl	80089f0 <HAL_I2C_Mem_Read>
    // Soft reset to ensure a clean start
    uint8_t cmd = AK09916_CMD_SOFT_RESET;
 800139c:	2301      	movs	r3, #1
 800139e:	737b      	strb	r3, [r7, #13]
    if (HAL_I2C_Mem_Write(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_CNTL3, I2C_MEMADD_SIZE_8BIT, &cmd, 1, 20) != HAL_OK) return -1;
 80013a0:	2314      	movs	r3, #20
 80013a2:	9302      	str	r3, [sp, #8]
 80013a4:	2301      	movs	r3, #1
 80013a6:	9301      	str	r3, [sp, #4]
 80013a8:	f107 030d 	add.w	r3, r7, #13
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	2301      	movs	r3, #1
 80013b0:	2232      	movs	r2, #50	@ 0x32
 80013b2:	2118      	movs	r1, #24
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f007 fa21 	bl	80087fc <HAL_I2C_Mem_Write>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d002      	beq.n	80013c6 <ICM20948_mag_enable+0x9a>
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013c4:	e01e      	b.n	8001404 <ICM20948_mag_enable+0xd8>
    HAL_Delay(1);
 80013c6:	2001      	movs	r0, #1
 80013c8:	f006 f93e 	bl	8007648 <HAL_Delay>

    // Leave device in power-down; we'll request single measurements on demand.
    cmd = AK09916_MODE_POWER_DOWN;
 80013cc:	2300      	movs	r3, #0
 80013ce:	737b      	strb	r3, [r7, #13]
    if (HAL_I2C_Mem_Write(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_CNTL2, I2C_MEMADD_SIZE_8BIT, &cmd, 1, 20) != HAL_OK) return -1;
 80013d0:	2314      	movs	r3, #20
 80013d2:	9302      	str	r3, [sp, #8]
 80013d4:	2301      	movs	r3, #1
 80013d6:	9301      	str	r3, [sp, #4]
 80013d8:	f107 030d 	add.w	r3, r7, #13
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	2301      	movs	r3, #1
 80013e0:	2231      	movs	r2, #49	@ 0x31
 80013e2:	2118      	movs	r1, #24
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f007 fa09 	bl	80087fc <HAL_I2C_Mem_Write>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d002      	beq.n	80013f6 <ICM20948_mag_enable+0xca>
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013f4:	e006      	b.n	8001404 <ICM20948_mag_enable+0xd8>
    HAL_Delay(2);
 80013f6:	2002      	movs	r0, #2
 80013f8:	f006 f926 	bl	8007648 <HAL_Delay>
    mag_enabled = 1;
 80013fc:	4b03      	ldr	r3, [pc, #12]	@ (800140c <ICM20948_mag_enable+0xe0>)
 80013fe:	2201      	movs	r2, #1
 8001400:	701a      	strb	r2, [r3, #0]
    return 0;
 8001402:	2300      	movs	r3, #0
}
 8001404:	4618      	mov	r0, r3
 8001406:	3710      	adds	r7, #16
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	2000021e 	.word	0x2000021e

08001410 <commands_init>:
static uint16_t parse_uint16(const char *text);
static float parse_float(const char *text);
static uint8_t parse_snap_command(Command *cmd, const char *text);

void commands_init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
    Command *node = s_head;
 8001416:	4b0f      	ldr	r3, [pc, #60]	@ (8001454 <commands_init+0x44>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	607b      	str	r3, [r7, #4]
    while (node) {
 800141c:	e00c      	b.n	8001438 <commands_init+0x28>
        Command *next = node->next;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	603b      	str	r3, [r7, #0]
        free(node->str);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	691b      	ldr	r3, [r3, #16]
 8001428:	4618      	mov	r0, r3
 800142a:	f00f f9cf 	bl	80107cc <free>
        free(node);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f00f f9cc 	bl	80107cc <free>
        node = next;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	607b      	str	r3, [r7, #4]
    while (node) {
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1ef      	bne.n	800141e <commands_init+0xe>
    }
    s_head = NULL;
 800143e:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <commands_init+0x44>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
    s_tail = NULL;
 8001444:	4b04      	ldr	r3, [pc, #16]	@ (8001458 <commands_init+0x48>)
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000220 	.word	0x20000220
 8001458:	20000224 	.word	0x20000224

0800145c <commands_process>:

void commands_process(UART_HandleTypeDef *uart, const uint8_t *buf, uint16_t size)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b0ac      	sub	sp, #176	@ 0xb0
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	4613      	mov	r3, r2
 8001468:	80fb      	strh	r3, [r7, #6]
    if (uart == NULL || buf == NULL || size == 0U) {
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	2b00      	cmp	r3, #0
 800146e:	f000 8187 	beq.w	8001780 <commands_process+0x324>
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	2b00      	cmp	r3, #0
 8001476:	f000 8183 	beq.w	8001780 <commands_process+0x324>
 800147a:	88fb      	ldrh	r3, [r7, #6]
 800147c:	2b00      	cmp	r3, #0
 800147e:	f000 817f 	beq.w	8001780 <commands_process+0x324>
        return;
    }

    if (size > COMMAND_MAX_STRING_LEN) {
 8001482:	88fb      	ldrh	r3, [r7, #6]
 8001484:	2b80      	cmp	r3, #128	@ 0x80
 8001486:	f200 817d 	bhi.w	8001784 <commands_process+0x328>
        return;
    }

    char parse_buffer[COMMAND_MAX_STRING_LEN + 1U];
    memcpy(parse_buffer, buf, size);
 800148a:	88fa      	ldrh	r2, [r7, #6]
 800148c:	f107 0314 	add.w	r3, r7, #20
 8001490:	68b9      	ldr	r1, [r7, #8]
 8001492:	4618      	mov	r0, r3
 8001494:	f010 fc1a 	bl	8011ccc <memcpy>
    parse_buffer[size] = '\0';
 8001498:	88fb      	ldrh	r3, [r7, #6]
 800149a:	33b0      	adds	r3, #176	@ 0xb0
 800149c:	443b      	add	r3, r7
 800149e:	2200      	movs	r2, #0
 80014a0:	f803 2c9c 	strb.w	r2, [r3, #-156]

    if (parse_buffer[size - 1U] == CMD_END) {
 80014a4:	88fb      	ldrh	r3, [r7, #6]
 80014a6:	3b01      	subs	r3, #1
 80014a8:	33b0      	adds	r3, #176	@ 0xb0
 80014aa:	443b      	add	r3, r7
 80014ac:	f813 3c9c 	ldrb.w	r3, [r3, #-156]
 80014b0:	2b0a      	cmp	r3, #10
 80014b2:	d106      	bne.n	80014c2 <commands_process+0x66>
        parse_buffer[size - 1U] = '\0';
 80014b4:	88fb      	ldrh	r3, [r7, #6]
 80014b6:	3b01      	subs	r3, #1
 80014b8:	33b0      	adds	r3, #176	@ 0xb0
 80014ba:	443b      	add	r3, r7
 80014bc:	2200      	movs	r2, #0
 80014be:	f803 2c9c 	strb.w	r2, [r3, #-156]
    }

    char flag = parse_buffer[0];
 80014c2:	7d3b      	ldrb	r3, [r7, #20]
 80014c4:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    if (flag == '\0' || flag == CMD_TURN_IN_PLACE) {
 80014c8:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	f000 815b 	beq.w	8001788 <commands_process+0x32c>
 80014d2:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80014d6:	2b50      	cmp	r3, #80	@ 0x50
 80014d8:	f000 8156 	beq.w	8001788 <commands_process+0x32c>
        return;
    }

    Command *cmd = get_new_cmd();
 80014dc:	f000 f9a9 	bl	8001832 <get_new_cmd>
 80014e0:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    if (cmd == NULL) {
 80014e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	f000 814f 	beq.w	800178c <commands_process+0x330>
        return;
    }

    cmd->str_size = (uint8_t)size;
 80014ee:	88fb      	ldrh	r3, [r7, #6]
 80014f0:	b2da      	uxtb	r2, r3
 80014f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80014f6:	751a      	strb	r2, [r3, #20]
    cmd->str = (uint8_t *)malloc(size);
 80014f8:	88fb      	ldrh	r3, [r7, #6]
 80014fa:	4618      	mov	r0, r3
 80014fc:	f00f f95e 	bl	80107bc <malloc>
 8001500:	4603      	mov	r3, r0
 8001502:	461a      	mov	r2, r3
 8001504:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001508:	611a      	str	r2, [r3, #16]
    if (cmd->str == NULL) {
 800150a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800150e:	691b      	ldr	r3, [r3, #16]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d104      	bne.n	800151e <commands_process+0xc2>
        free(cmd);
 8001514:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8001518:	f00f f958 	bl	80107cc <free>
        return;
 800151c:	e137      	b.n	800178e <commands_process+0x332>
    }
    memcpy(cmd->str, buf, size);
 800151e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001522:	691b      	ldr	r3, [r3, #16]
 8001524:	88fa      	ldrh	r2, [r7, #6]
 8001526:	68b9      	ldr	r1, [r7, #8]
 8001528:	4618      	mov	r0, r3
 800152a:	f010 fbcf 	bl	8011ccc <memcpy>

    // Defaults
    cmd->speed = 0U;
 800152e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001532:	2200      	movs	r2, #0
 8001534:	805a      	strh	r2, [r3, #2]
    cmd->angleToSteer = 0.0f;
 8001536:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	605a      	str	r2, [r3, #4]
    cmd->val = 0.0f;
 8001540:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001544:	f04f 0200 	mov.w	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
    cmd->shouldSend = 1U;
 800154a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800154e:	2201      	movs	r2, #1
 8001550:	735a      	strb	r2, [r3, #13]

    cmd->opType = COMMAND_OP_DRIVE;
 8001552:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001556:	2201      	movs	r2, #1
 8001558:	701a      	strb	r2, [r3, #0]
    cmd->dir = 0;
 800155a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800155e:	2200      	movs	r2, #0
 8001560:	705a      	strb	r2, [r3, #1]
    cmd->distType = COMMAND_DIST_TARGET;
 8001562:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001566:	2200      	movs	r2, #0
 8001568:	731a      	strb	r2, [r3, #12]

    if (parse_snap_command(cmd, parse_buffer)) {
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4619      	mov	r1, r3
 8001570:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8001574:	f000 f9e8 	bl	8001948 <parse_snap_command>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	f040 80da 	bne.w	8001734 <commands_process+0x2d8>
        // SNAP command handled
    } else {
        char flag = parse_buffer[0];
 8001580:	7d3b      	ldrb	r3, [r7, #20]
 8001582:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
        if (flag == '\0' || flag == CMD_TURN_IN_PLACE) {
 8001586:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800158a:	2b00      	cmp	r3, #0
 800158c:	d003      	beq.n	8001596 <commands_process+0x13a>
 800158e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001592:	2b50      	cmp	r3, #80	@ 0x50
 8001594:	d10a      	bne.n	80015ac <commands_process+0x150>
            free(cmd->str);
 8001596:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	4618      	mov	r0, r3
 800159e:	f00f f915 	bl	80107cc <free>
            free(cmd);
 80015a2:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 80015a6:	f00f f911 	bl	80107cc <free>
            return;
 80015aa:	e0f0      	b.n	800178e <commands_process+0x332>
        }

        // Formats supported: <cmd><param> or legacy <cmd>|<param>
        const char *param_text = NULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        if (parse_buffer[1] != '\0') {
 80015b2:	7d7b      	ldrb	r3, [r7, #21]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d02d      	beq.n	8001614 <commands_process+0x1b8>
            const char *p = &parse_buffer[1];
 80015b8:	f107 0314 	add.w	r3, r7, #20
 80015bc:	3301      	adds	r3, #1
 80015be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
            if (*p == CMD_SEP) {
 80015c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	2b7c      	cmp	r3, #124	@ 0x7c
 80015ca:	d10a      	bne.n	80015e2 <commands_process+0x186>
                ++p;
 80015cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015d0:	3301      	adds	r3, #1
 80015d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
            }
            while (*p != '\0' && isspace((unsigned char)*p)) {
 80015d6:	e004      	b.n	80015e2 <commands_process+0x186>
                ++p;
 80015d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015dc:	3301      	adds	r3, #1
 80015de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
            while (*p != '\0' && isspace((unsigned char)*p)) {
 80015e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d00a      	beq.n	8001602 <commands_process+0x1a6>
 80015ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	3301      	adds	r3, #1
 80015f4:	4a67      	ldr	r2, [pc, #412]	@ (8001794 <commands_process+0x338>)
 80015f6:	4413      	add	r3, r2
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	f003 0308 	and.w	r3, r3, #8
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d1ea      	bne.n	80015d8 <commands_process+0x17c>
            }
            if (*p != '\0') {
 8001602:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d003      	beq.n	8001614 <commands_process+0x1b8>
                param_text = p;
 800160c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001610:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
            }
        }

        float param_val = parse_float(param_text);
 8001614:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8001618:	f000 f97a 	bl	8001910 <parse_float>
 800161c:	ed87 0a26 	vstr	s0, [r7, #152]	@ 0x98

        // External reference to navigation direction variable
        extern volatile char g_rpi_direction;
        extern volatile uint32_t g_rpi_direction_seq;

        switch (flag) {
 8001620:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001624:	3b41      	subs	r3, #65	@ 0x41
 8001626:	2b16      	cmp	r3, #22
 8001628:	d879      	bhi.n	800171e <commands_process+0x2c2>
 800162a:	a201      	add	r2, pc, #4	@ (adr r2, 8001630 <commands_process+0x1d4>)
 800162c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001630:	080016d3 	.word	0x080016d3
 8001634:	080016f9 	.word	0x080016f9
 8001638:	0800171f 	.word	0x0800171f
 800163c:	0800171f 	.word	0x0800171f
 8001640:	0800171f 	.word	0x0800171f
 8001644:	0800171f 	.word	0x0800171f
 8001648:	0800171f 	.word	0x0800171f
 800164c:	0800171f 	.word	0x0800171f
 8001650:	0800171f 	.word	0x0800171f
 8001654:	0800171f 	.word	0x0800171f
 8001658:	0800171f 	.word	0x0800171f
 800165c:	080016d3 	.word	0x080016d3
 8001660:	0800171f 	.word	0x0800171f
 8001664:	0800171f 	.word	0x0800171f
 8001668:	0800171f 	.word	0x0800171f
 800166c:	0800171f 	.word	0x0800171f
 8001670:	0800171f 	.word	0x0800171f
 8001674:	080016f9 	.word	0x080016f9
 8001678:	0800168d 	.word	0x0800168d
 800167c:	0800171f 	.word	0x0800171f
 8001680:	0800171f 	.word	0x0800171f
 8001684:	0800171f 	.word	0x0800171f
 8001688:	080016a9 	.word	0x080016a9
        case CMD_FULL_STOP: // 'S' - trigger default routine instead of queuing
        {
            extern volatile uint8_t g_start_default_requested;
            g_start_default_requested = 1U;
 800168c:	4b42      	ldr	r3, [pc, #264]	@ (8001798 <commands_process+0x33c>)
 800168e:	2201      	movs	r2, #1
 8001690:	701a      	strb	r2, [r3, #0]
            free(cmd->str);
 8001692:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001696:	691b      	ldr	r3, [r3, #16]
 8001698:	4618      	mov	r0, r3
 800169a:	f00f f897 	bl	80107cc <free>
            free(cmd);
 800169e:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 80016a2:	f00f f893 	bl	80107cc <free>
            return;
 80016a6:	e072      	b.n	800178e <commands_process+0x332>
        }
        case 'W': // forward move with obstacle avoidance (deprecated, kept for compatibility)
            cmd->opType = COMMAND_OP_DRIVE;
 80016a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016ac:	2201      	movs	r2, #1
 80016ae:	701a      	strb	r2, [r3, #0]
            cmd->dir = 1;
 80016b0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016b4:	2201      	movs	r2, #1
 80016b6:	705a      	strb	r2, [r3, #1]
            cmd->distType = COMMAND_DIST_STOP_AWAY;
 80016b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016bc:	2201      	movs	r2, #1
 80016be:	731a      	strb	r2, [r3, #12]
            cmd->val = fabsf(param_val);
 80016c0:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80016c4:	eef0 7ae7 	vabs.f32	s15, s15
 80016c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016cc:	edc3 7a02 	vstr	s15, [r3, #8]
            break;
 80016d0:	e030      	b.n	8001734 <commands_process+0x2d8>
        case 'A': // Legacy: Set navigation direction to LEFT
        case 'L': // New: Set navigation direction to LEFT
            g_rpi_direction = 'A';
 80016d2:	4b32      	ldr	r3, [pc, #200]	@ (800179c <commands_process+0x340>)
 80016d4:	2241      	movs	r2, #65	@ 0x41
 80016d6:	701a      	strb	r2, [r3, #0]
            g_rpi_direction_seq++;
 80016d8:	4b31      	ldr	r3, [pc, #196]	@ (80017a0 <commands_process+0x344>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	3301      	adds	r3, #1
 80016de:	4a30      	ldr	r2, [pc, #192]	@ (80017a0 <commands_process+0x344>)
 80016e0:	6013      	str	r3, [r2, #0]
            free(cmd->str);
 80016e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016e6:	691b      	ldr	r3, [r3, #16]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f00f f86f 	bl	80107cc <free>
            free(cmd);
 80016ee:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 80016f2:	f00f f86b 	bl	80107cc <free>
            return; // Don't queue this command
 80016f6:	e04a      	b.n	800178e <commands_process+0x332>
        case 'B': // Legacy: Set navigation direction to RIGHT
        case 'R': // New: Set navigation direction to RIGHT
            g_rpi_direction = 'B';
 80016f8:	4b28      	ldr	r3, [pc, #160]	@ (800179c <commands_process+0x340>)
 80016fa:	2242      	movs	r2, #66	@ 0x42
 80016fc:	701a      	strb	r2, [r3, #0]
            g_rpi_direction_seq++;
 80016fe:	4b28      	ldr	r3, [pc, #160]	@ (80017a0 <commands_process+0x344>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	3301      	adds	r3, #1
 8001704:	4a26      	ldr	r2, [pc, #152]	@ (80017a0 <commands_process+0x344>)
 8001706:	6013      	str	r3, [r2, #0]
            free(cmd->str);
 8001708:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800170c:	691b      	ldr	r3, [r3, #16]
 800170e:	4618      	mov	r0, r3
 8001710:	f00f f85c 	bl	80107cc <free>
            free(cmd);
 8001714:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8001718:	f00f f858 	bl	80107cc <free>
            return; // Don't queue this command
 800171c:	e037      	b.n	800178e <commands_process+0x332>
        default:
            free(cmd->str);
 800171e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001722:	691b      	ldr	r3, [r3, #16]
 8001724:	4618      	mov	r0, r3
 8001726:	f00f f851 	bl	80107cc <free>
            free(cmd);
 800172a:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 800172e:	f00f f84d 	bl	80107cc <free>
            return;
 8001732:	e02c      	b.n	800178e <commands_process+0x332>
    }

    }


    if (s_head == NULL) {
 8001734:	4b1b      	ldr	r3, [pc, #108]	@ (80017a4 <commands_process+0x348>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d108      	bne.n	800174e <commands_process+0x2f2>
        s_head = cmd;
 800173c:	4a19      	ldr	r2, [pc, #100]	@ (80017a4 <commands_process+0x348>)
 800173e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001742:	6013      	str	r3, [r2, #0]
        s_tail = cmd;
 8001744:	4a18      	ldr	r2, [pc, #96]	@ (80017a8 <commands_process+0x34c>)
 8001746:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800174a:	6013      	str	r3, [r2, #0]
 800174c:	e008      	b.n	8001760 <commands_process+0x304>
    } else {
        s_tail->next = cmd;
 800174e:	4b16      	ldr	r3, [pc, #88]	@ (80017a8 <commands_process+0x34c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001756:	619a      	str	r2, [r3, #24]
        s_tail = cmd;
 8001758:	4a13      	ldr	r2, [pc, #76]	@ (80017a8 <commands_process+0x34c>)
 800175a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800175e:	6013      	str	r3, [r2, #0]
    }

    // For SNAP commands, delay acknowledgment to allow robot to stop
    // This prevents camera from snapping while robot is still moving
    if (cmd->opType == COMMAND_OP_IMU_CALIBRATE) {
 8001760:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b06      	cmp	r3, #6
 8001768:	d103      	bne.n	8001772 <commands_process+0x316>
        // Give time for any ongoing movement to complete and robot to settle
        HAL_Delay(500);  // 500ms settling time
 800176a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800176e:	f005 ff6b 	bl	8007648 <HAL_Delay>
    }

    commands_ack(uart, cmd, CMD_RCV);
 8001772:	2272      	movs	r2, #114	@ 0x72
 8001774:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8001778:	68f8      	ldr	r0, [r7, #12]
 800177a:	f000 f88a 	bl	8001892 <commands_ack>
 800177e:	e006      	b.n	800178e <commands_process+0x332>
        return;
 8001780:	bf00      	nop
 8001782:	e004      	b.n	800178e <commands_process+0x332>
        return;
 8001784:	bf00      	nop
 8001786:	e002      	b.n	800178e <commands_process+0x332>
        return;
 8001788:	bf00      	nop
 800178a:	e000      	b.n	800178e <commands_process+0x332>
        return;
 800178c:	bf00      	nop
}
 800178e:	37b0      	adds	r7, #176	@ 0xb0
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	08015578 	.word	0x08015578
 8001798:	20000648 	.word	0x20000648
 800179c:	2000000d 	.word	0x2000000d
 80017a0:	20000644 	.word	0x20000644
 80017a4:	20000220 	.word	0x20000220
 80017a8:	20000224 	.word	0x20000224

080017ac <commands_pop>:
    }
    return NULL;
}

Command *commands_pop(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
    Command *node = s_head;
 80017b2:	4b0d      	ldr	r3, [pc, #52]	@ (80017e8 <commands_pop+0x3c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	607b      	str	r3, [r7, #4]
    if (node) {
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d00d      	beq.n	80017da <commands_pop+0x2e>
        s_head = node->next;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	4a09      	ldr	r2, [pc, #36]	@ (80017e8 <commands_pop+0x3c>)
 80017c4:	6013      	str	r3, [r2, #0]
        if (s_head == NULL) {
 80017c6:	4b08      	ldr	r3, [pc, #32]	@ (80017e8 <commands_pop+0x3c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d102      	bne.n	80017d4 <commands_pop+0x28>
            s_tail = NULL;
 80017ce:	4b07      	ldr	r3, [pc, #28]	@ (80017ec <commands_pop+0x40>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
        }
        node->next = NULL;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	619a      	str	r2, [r3, #24]
    }
    return node;
 80017da:	687b      	ldr	r3, [r7, #4]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	20000220 	.word	0x20000220
 80017ec:	20000224 	.word	0x20000224

080017f0 <commands_end>:

void commands_end(UART_HandleTypeDef *uart, Command *cmd)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
    if (cmd == NULL) {
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d014      	beq.n	800182a <commands_end+0x3a>
        return;
    }
    if (uart && cmd->shouldSend) {
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d008      	beq.n	8001818 <commands_end+0x28>
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	7b5b      	ldrb	r3, [r3, #13]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d004      	beq.n	8001818 <commands_end+0x28>
        commands_ack(uart, cmd, CMD_FIN);
 800180e:	2266      	movs	r2, #102	@ 0x66
 8001810:	6839      	ldr	r1, [r7, #0]
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f000 f83d 	bl	8001892 <commands_ack>
    }
    free(cmd->str);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	691b      	ldr	r3, [r3, #16]
 800181c:	4618      	mov	r0, r3
 800181e:	f00e ffd5 	bl	80107cc <free>
    free(cmd);
 8001822:	6838      	ldr	r0, [r7, #0]
 8001824:	f00e ffd2 	bl	80107cc <free>
 8001828:	e000      	b.n	800182c <commands_end+0x3c>
        return;
 800182a:	bf00      	nop
}
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <get_new_cmd>:
        node = commands_pop();
    }
}

static Command *get_new_cmd(void)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
    Command *cmd = (Command *)malloc(sizeof(Command));
 8001838:	201c      	movs	r0, #28
 800183a:	f00e ffbf 	bl	80107bc <malloc>
 800183e:	4603      	mov	r3, r0
 8001840:	607b      	str	r3, [r7, #4]
    if (cmd) {
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d01f      	beq.n	8001888 <get_new_cmd+0x56>
        cmd->opType = COMMAND_OP_DRIVE;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2201      	movs	r2, #1
 800184c:	701a      	strb	r2, [r3, #0]
        cmd->dir = 0;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2200      	movs	r2, #0
 8001852:	705a      	strb	r2, [r3, #1]
        cmd->speed = 0U;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2200      	movs	r2, #0
 8001858:	805a      	strh	r2, [r3, #2]
        cmd->angleToSteer = 0.0f;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f04f 0200 	mov.w	r2, #0
 8001860:	605a      	str	r2, [r3, #4]
        cmd->val = 0.0f;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f04f 0200 	mov.w	r2, #0
 8001868:	609a      	str	r2, [r3, #8]
        cmd->distType = COMMAND_DIST_TARGET;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	731a      	strb	r2, [r3, #12]
        cmd->shouldSend = 1U;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2201      	movs	r2, #1
 8001874:	735a      	strb	r2, [r3, #13]
        cmd->str = NULL;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2200      	movs	r2, #0
 800187a:	611a      	str	r2, [r3, #16]
        cmd->str_size = 0U;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2200      	movs	r2, #0
 8001880:	751a      	strb	r2, [r3, #20]
        cmd->next = NULL;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	619a      	str	r2, [r3, #24]
    }
    return cmd;
 8001888:	687b      	ldr	r3, [r7, #4]
}
 800188a:	4618      	mov	r0, r3
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <commands_ack>:

static void commands_ack(UART_HandleTypeDef *uart, const Command *cmd, uint8_t indicator)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	b086      	sub	sp, #24
 8001896:	af00      	add	r7, sp, #0
 8001898:	60f8      	str	r0, [r7, #12]
 800189a:	60b9      	str	r1, [r7, #8]
 800189c:	4613      	mov	r3, r2
 800189e:	71fb      	strb	r3, [r7, #7]
    if (uart == NULL || cmd == NULL || cmd->str == NULL || cmd->str_size <= 1U) {
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d02e      	beq.n	8001904 <commands_ack+0x72>
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d02b      	beq.n	8001904 <commands_ack+0x72>
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	691b      	ldr	r3, [r3, #16]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d027      	beq.n	8001904 <commands_ack+0x72>
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	7d1b      	ldrb	r3, [r3, #20]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d923      	bls.n	8001904 <commands_ack+0x72>
        return;
    }

    uint16_t buf_size = (uint16_t)(cmd->str_size + 1U);
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	7d1b      	ldrb	r3, [r3, #20]
 80018c0:	3301      	adds	r3, #1
 80018c2:	82fb      	strh	r3, [r7, #22]
    uint8_t *tx = (uint8_t *)malloc(buf_size);
 80018c4:	8afb      	ldrh	r3, [r7, #22]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f00e ff78 	bl	80107bc <malloc>
 80018cc:	4603      	mov	r3, r0
 80018ce:	613b      	str	r3, [r7, #16]
    if (tx == NULL) {
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d018      	beq.n	8001908 <commands_ack+0x76>
        return;
    }

    tx[0] = indicator;
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	79fa      	ldrb	r2, [r7, #7]
 80018da:	701a      	strb	r2, [r3, #0]
    memcpy(&tx[1], cmd->str, cmd->str_size);
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	1c58      	adds	r0, r3, #1
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	6919      	ldr	r1, [r3, #16]
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	7d1b      	ldrb	r3, [r3, #20]
 80018e8:	461a      	mov	r2, r3
 80018ea:	f010 f9ef 	bl	8011ccc <memcpy>
    (void)HAL_UART_Transmit(uart, tx, buf_size, HAL_MAX_DELAY);
 80018ee:	8afa      	ldrh	r2, [r7, #22]
 80018f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018f4:	6939      	ldr	r1, [r7, #16]
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	f00a fa70 	bl	800bddc <HAL_UART_Transmit>
    free(tx);
 80018fc:	6938      	ldr	r0, [r7, #16]
 80018fe:	f00e ff65 	bl	80107cc <free>
 8001902:	e002      	b.n	800190a <commands_ack+0x78>
        return;
 8001904:	bf00      	nop
 8001906:	e000      	b.n	800190a <commands_ack+0x78>
        return;
 8001908:	bf00      	nop
}
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <parse_float>:
    }
    return (uint16_t)value;
}

static float parse_float(const char *text)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
    if (text == NULL || *text == '\0') {
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d003      	beq.n	8001926 <parse_float+0x16>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d102      	bne.n	800192c <parse_float+0x1c>
        return 0.0f;
 8001926:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8001944 <parse_float+0x34>
 800192a:	e005      	b.n	8001938 <parse_float+0x28>
    }
    return strtof(text, NULL);
 800192c:	2100      	movs	r1, #0
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f010 f86a 	bl	8011a08 <strtof>
 8001934:	eef0 7a40 	vmov.f32	s15, s0
}
 8001938:	eeb0 0a67 	vmov.f32	s0, s15
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	00000000 	.word	0x00000000

08001948 <parse_snap_command>:

static uint8_t parse_snap_command(Command *cmd, const char *text)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
    if (cmd == NULL || text == NULL) {
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d002      	beq.n	800195e <parse_snap_command+0x16>
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d101      	bne.n	8001962 <parse_snap_command+0x1a>
        return 0U;
 800195e:	2300      	movs	r3, #0
 8001960:	e055      	b.n	8001a0e <parse_snap_command+0xc6>
    }

    if (strncmp(text, "SNAP", 4) != 0) {
 8001962:	2204      	movs	r2, #4
 8001964:	492c      	ldr	r1, [pc, #176]	@ (8001a18 <parse_snap_command+0xd0>)
 8001966:	6838      	ldr	r0, [r7, #0]
 8001968:	f010 f95c 	bl	8011c24 <strncmp>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <parse_snap_command+0x2e>
        return 0U;
 8001972:	2300      	movs	r3, #0
 8001974:	e04b      	b.n	8001a0e <parse_snap_command+0xc6>
    }

    const char *digits = text + 4;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	3304      	adds	r3, #4
 800197a:	613b      	str	r3, [r7, #16]
    char *suffix = NULL;
 800197c:	2300      	movs	r3, #0
 800197e:	60fb      	str	r3, [r7, #12]
    long seq = strtol(digits, &suffix, 10);
 8001980:	f107 030c 	add.w	r3, r7, #12
 8001984:	220a      	movs	r2, #10
 8001986:	4619      	mov	r1, r3
 8001988:	6938      	ldr	r0, [r7, #16]
 800198a:	f010 f91b 	bl	8011bc4 <strtol>
 800198e:	6178      	str	r0, [r7, #20]

    if (suffix == NULL) {
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d101      	bne.n	800199a <parse_snap_command+0x52>
        return 0U;
 8001996:	2300      	movs	r3, #0
 8001998:	e039      	b.n	8001a0e <parse_snap_command+0xc6>
    }

    // Accept _C, _L, or _R suffixes
    if (strcmp(suffix, "_C") != 0 && strcmp(suffix, "_L") != 0 && strcmp(suffix, "_R") != 0) {
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	491f      	ldr	r1, [pc, #124]	@ (8001a1c <parse_snap_command+0xd4>)
 800199e:	4618      	mov	r0, r3
 80019a0:	f7fe fc16 	bl	80001d0 <strcmp>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d011      	beq.n	80019ce <parse_snap_command+0x86>
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	491c      	ldr	r1, [pc, #112]	@ (8001a20 <parse_snap_command+0xd8>)
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7fe fc0e 	bl	80001d0 <strcmp>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d009      	beq.n	80019ce <parse_snap_command+0x86>
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	4919      	ldr	r1, [pc, #100]	@ (8001a24 <parse_snap_command+0xdc>)
 80019be:	4618      	mov	r0, r3
 80019c0:	f7fe fc06 	bl	80001d0 <strcmp>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <parse_snap_command+0x86>
        return 0U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	e01f      	b.n	8001a0e <parse_snap_command+0xc6>
    }

    if (seq < 0L) {
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	da01      	bge.n	80019d8 <parse_snap_command+0x90>
        seq = 0L;
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]
    }

    // Clamp to reasonable range to avoid huge floats
    if (seq > 1000000L) {
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	4a13      	ldr	r2, [pc, #76]	@ (8001a28 <parse_snap_command+0xe0>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	dd01      	ble.n	80019e4 <parse_snap_command+0x9c>
        seq = 1000000L;
 80019e0:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <parse_snap_command+0xe0>)
 80019e2:	617b      	str	r3, [r7, #20]
    }

    cmd->opType = COMMAND_OP_IMU_CALIBRATE;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2206      	movs	r2, #6
 80019e8:	701a      	strb	r2, [r3, #0]
    cmd->shouldSend = 0U; // suppress FIN acknowledgement; only send initial receipt
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	735a      	strb	r2, [r3, #13]
    cmd->val = (float)seq;
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	ee07 3a90 	vmov	s15, r3
 80019f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	edc3 7a02 	vstr	s15, [r3, #8]
    cmd->dir = 0;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	705a      	strb	r2, [r3, #1]
    cmd->distType = COMMAND_DIST_TARGET;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	731a      	strb	r2, [r3, #12]
    return 1U;
 8001a0c:	2301      	movs	r3, #1
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3718      	adds	r7, #24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	08014650 	.word	0x08014650
 8001a1c:	08014658 	.word	0x08014658
 8001a20:	0801465c 	.word	0x0801465c
 8001a24:	08014660 	.word	0x08014660
 8001a28:	000f4240 	.word	0x000f4240

08001a2c <control_is_due>:
static uint8_t first_sample = 1;

// Foreground scheduling flag: set by TIM5 ISR, consumed in main loop/task
static volatile uint8_t control_due = 0;

uint8_t control_is_due(void) { return control_due; }
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	4b03      	ldr	r3, [pc, #12]	@ (8001a40 <control_is_due+0x14>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	4618      	mov	r0, r3
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	200002dc 	.word	0x200002dc

08001a44 <control_clear_due>:
void control_clear_due(void) { control_due = 0; }
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	4b03      	ldr	r3, [pc, #12]	@ (8001a58 <control_clear_due+0x14>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
 8001a4e:	bf00      	nop
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	200002dc 	.word	0x200002dc

08001a5c <control_init>:

void control_init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
    const fp32 gains[3] = { PID_KP, PID_KI, PID_KD };
 8001a62:	4a19      	ldr	r2, [pc, #100]	@ (8001ac8 <control_init+0x6c>)
 8001a64:	1d3b      	adds	r3, r7, #4
 8001a66:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a68:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    PID_init_with_dt(&pid_left, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 8001a6c:	1d3b      	adds	r3, r7, #4
 8001a6e:	eddf 1a17 	vldr	s3, [pc, #92]	@ 8001acc <control_init+0x70>
 8001a72:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 8001ad0 <control_init+0x74>
 8001a76:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8001ad0 <control_init+0x74>
 8001a7a:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8001ad4 <control_init+0x78>
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4815      	ldr	r0, [pc, #84]	@ (8001ad8 <control_init+0x7c>)
 8001a82:	f004 fc23 	bl	80062cc <PID_init_with_dt>
    PID_init_with_dt(&pid_right, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 8001a86:	1d3b      	adds	r3, r7, #4
 8001a88:	eddf 1a10 	vldr	s3, [pc, #64]	@ 8001acc <control_init+0x70>
 8001a8c:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 8001ad0 <control_init+0x74>
 8001a90:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8001ad0 <control_init+0x74>
 8001a94:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8001ad4 <control_init+0x78>
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4810      	ldr	r0, [pc, #64]	@ (8001adc <control_init+0x80>)
 8001a9c:	f004 fc16 	bl	80062cc <PID_init_with_dt>

    // Initialize encoder baselines
    last_left_counts = motor_get_left_encoder_counts();
 8001aa0:	f002 fa38 	bl	8003f14 <motor_get_left_encoder_counts>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8001ae0 <control_init+0x84>)
 8001aa8:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 8001aaa:	f002 fa41 	bl	8003f30 <motor_get_right_encoder_counts>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	4a0c      	ldr	r2, [pc, #48]	@ (8001ae4 <control_init+0x88>)
 8001ab2:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 8001ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae8 <control_init+0x8c>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	701a      	strb	r2, [r3, #0]

    // Start TIM5 at 100 Hz in interrupt mode
    HAL_TIM_Base_Start_IT(&htim5);
 8001aba:	480c      	ldr	r0, [pc, #48]	@ (8001aec <control_init+0x90>)
 8001abc:	f008 fbae 	bl	800a21c <HAL_TIM_Base_Start_IT>
}
 8001ac0:	bf00      	nop
 8001ac2:	3710      	adds	r7, #16
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	08014664 	.word	0x08014664
 8001acc:	3c23d70a 	.word	0x3c23d70a
 8001ad0:	42200000 	.word	0x42200000
 8001ad4:	42c80000 	.word	0x42c80000
 8001ad8:	20000228 	.word	0x20000228
 8001adc:	20000274 	.word	0x20000274
 8001ae0:	200002d4 	.word	0x200002d4
 8001ae4:	200002d8 	.word	0x200002d8
 8001ae8:	20000000 	.word	0x20000000
 8001aec:	20000484 	.word	0x20000484

08001af0 <control_set_target_ticks_per_dt>:

void control_set_target_ticks_per_dt(int32_t left_ticks, int32_t right_ticks)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
    // If direction flips (sign change), clear integrators to avoid fighting previous windup
    if ((left_ticks == 0 || target_left_ticks_dt == 0) ? 0 : ((left_ticks > 0) != (target_left_ticks_dt > 0))) {
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d005      	beq.n	8001b0c <control_set_target_ticks_per_dt+0x1c>
 8001b00:	4b30      	ldr	r3, [pc, #192]	@ (8001bc4 <control_set_target_ticks_per_dt+0xd4>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <control_set_target_ticks_per_dt+0x1c>
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e000      	b.n	8001b0e <control_set_target_ticks_per_dt+0x1e>
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d013      	beq.n	8001b40 <control_set_target_ticks_per_dt+0x50>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	bfcc      	ite	gt
 8001b1e:	2301      	movgt	r3, #1
 8001b20:	2300      	movle	r3, #0
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	4b27      	ldr	r3, [pc, #156]	@ (8001bc4 <control_set_target_ticks_per_dt+0xd4>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	bfcc      	ite	gt
 8001b2c:	2301      	movgt	r3, #1
 8001b2e:	2300      	movle	r3, #0
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	4053      	eors	r3, r2
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d002      	beq.n	8001b40 <control_set_target_ticks_per_dt+0x50>
        PID_clear(&pid_left);
 8001b3a:	4823      	ldr	r0, [pc, #140]	@ (8001bc8 <control_set_target_ticks_per_dt+0xd8>)
 8001b3c:	f004 fd27 	bl	800658e <PID_clear>
    }
    if ((right_ticks == 0 || target_right_ticks_dt == 0) ? 0 : ((right_ticks > 0) != (target_right_ticks_dt > 0))) {
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d005      	beq.n	8001b52 <control_set_target_ticks_per_dt+0x62>
 8001b46:	4b21      	ldr	r3, [pc, #132]	@ (8001bcc <control_set_target_ticks_per_dt+0xdc>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <control_set_target_ticks_per_dt+0x62>
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e000      	b.n	8001b54 <control_set_target_ticks_per_dt+0x64>
 8001b52:	2300      	movs	r3, #0
 8001b54:	f003 0301 	and.w	r3, r3, #1
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d013      	beq.n	8001b86 <control_set_target_ticks_per_dt+0x96>
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	bfcc      	ite	gt
 8001b64:	2301      	movgt	r3, #1
 8001b66:	2300      	movle	r3, #0
 8001b68:	b2da      	uxtb	r2, r3
 8001b6a:	4b18      	ldr	r3, [pc, #96]	@ (8001bcc <control_set_target_ticks_per_dt+0xdc>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	bfcc      	ite	gt
 8001b72:	2301      	movgt	r3, #1
 8001b74:	2300      	movle	r3, #0
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	4053      	eors	r3, r2
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d002      	beq.n	8001b86 <control_set_target_ticks_per_dt+0x96>
        PID_clear(&pid_right);
 8001b80:	4813      	ldr	r0, [pc, #76]	@ (8001bd0 <control_set_target_ticks_per_dt+0xe0>)
 8001b82:	f004 fd04 	bl	800658e <PID_clear>
    }

    // If transitioning to zero target from non-zero, clear integrators to prevent residual drive
    if (left_ticks == 0 && target_left_ticks_dt != 0) {
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d106      	bne.n	8001b9a <control_set_target_ticks_per_dt+0xaa>
 8001b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc4 <control_set_target_ticks_per_dt+0xd4>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d002      	beq.n	8001b9a <control_set_target_ticks_per_dt+0xaa>
        PID_clear(&pid_left);
 8001b94:	480c      	ldr	r0, [pc, #48]	@ (8001bc8 <control_set_target_ticks_per_dt+0xd8>)
 8001b96:	f004 fcfa 	bl	800658e <PID_clear>
    }
    if (right_ticks == 0 && target_right_ticks_dt != 0) {
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d106      	bne.n	8001bae <control_set_target_ticks_per_dt+0xbe>
 8001ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8001bcc <control_set_target_ticks_per_dt+0xdc>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d002      	beq.n	8001bae <control_set_target_ticks_per_dt+0xbe>
        PID_clear(&pid_right);
 8001ba8:	4809      	ldr	r0, [pc, #36]	@ (8001bd0 <control_set_target_ticks_per_dt+0xe0>)
 8001baa:	f004 fcf0 	bl	800658e <PID_clear>
    }
    target_left_ticks_dt = left_ticks;
 8001bae:	4a05      	ldr	r2, [pc, #20]	@ (8001bc4 <control_set_target_ticks_per_dt+0xd4>)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6013      	str	r3, [r2, #0]
    target_right_ticks_dt = right_ticks;
 8001bb4:	4a05      	ldr	r2, [pc, #20]	@ (8001bcc <control_set_target_ticks_per_dt+0xdc>)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	6013      	str	r3, [r2, #0]
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	200002c0 	.word	0x200002c0
 8001bc8:	20000228 	.word	0x20000228
 8001bcc:	200002c4 	.word	0x200002c4
 8001bd0:	20000274 	.word	0x20000274

08001bd4 <control_reset_integrators>:

void control_reset_integrators(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
    PID_clear(&pid_left);
 8001bd8:	4803      	ldr	r0, [pc, #12]	@ (8001be8 <control_reset_integrators+0x14>)
 8001bda:	f004 fcd8 	bl	800658e <PID_clear>
    PID_clear(&pid_right);
 8001bde:	4803      	ldr	r0, [pc, #12]	@ (8001bec <control_reset_integrators+0x18>)
 8001be0:	f004 fcd5 	bl	800658e <PID_clear>
}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000228 	.word	0x20000228
 8001bec:	20000274 	.word	0x20000274

08001bf0 <control_sync_encoders>:

void control_sync_encoders(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
    // When another module resets encoder counters, realign our baselines
    // and skip one sample to avoid a large spurious delta fighting the PID.
    last_left_counts = motor_get_left_encoder_counts();
 8001bf4:	f002 f98e 	bl	8003f14 <motor_get_left_encoder_counts>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	4a06      	ldr	r2, [pc, #24]	@ (8001c14 <control_sync_encoders+0x24>)
 8001bfc:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 8001bfe:	f002 f997 	bl	8003f30 <motor_get_right_encoder_counts>
 8001c02:	4603      	mov	r3, r0
 8001c04:	4a04      	ldr	r2, [pc, #16]	@ (8001c18 <control_sync_encoders+0x28>)
 8001c06:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 8001c08:	4b04      	ldr	r3, [pc, #16]	@ (8001c1c <control_sync_encoders+0x2c>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	701a      	strb	r2, [r3, #0]
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	200002d4 	.word	0x200002d4
 8001c18:	200002d8 	.word	0x200002d8
 8001c1c:	20000000 	.word	0x20000000

08001c20 <control_step>:

// Runs at 100 Hz from TIM5 ISR
void control_step(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08a      	sub	sp, #40	@ 0x28
 8001c24:	af00      	add	r7, sp, #0
    // Measure delta counts every 10 ms
    int32_t cur_left = motor_get_left_encoder_counts();
 8001c26:	f002 f975 	bl	8003f14 <motor_get_left_encoder_counts>
 8001c2a:	6238      	str	r0, [r7, #32]
    int32_t cur_right = motor_get_right_encoder_counts();
 8001c2c:	f002 f980 	bl	8003f30 <motor_get_right_encoder_counts>
 8001c30:	61f8      	str	r0, [r7, #28]

    int32_t dl = cur_left - last_left_counts;
 8001c32:	4b52      	ldr	r3, [pc, #328]	@ (8001d7c <control_step+0x15c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	6a3a      	ldr	r2, [r7, #32]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	61bb      	str	r3, [r7, #24]
    int32_t dr = cur_right - last_right_counts;
 8001c3c:	4b50      	ldr	r3, [pc, #320]	@ (8001d80 <control_step+0x160>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	69fa      	ldr	r2, [r7, #28]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	617b      	str	r3, [r7, #20]

    last_left_counts = cur_left;
 8001c46:	4a4d      	ldr	r2, [pc, #308]	@ (8001d7c <control_step+0x15c>)
 8001c48:	6a3b      	ldr	r3, [r7, #32]
 8001c4a:	6013      	str	r3, [r2, #0]
    last_right_counts = cur_right;
 8001c4c:	4a4c      	ldr	r2, [pc, #304]	@ (8001d80 <control_step+0x160>)
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	6013      	str	r3, [r2, #0]

    if (first_sample) {
 8001c52:	4b4c      	ldr	r3, [pc, #304]	@ (8001d84 <control_step+0x164>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d003      	beq.n	8001c62 <control_step+0x42>
        // Skip control on first sample (no valid speed yet)
        first_sample = 0;
 8001c5a:	4b4a      	ldr	r3, [pc, #296]	@ (8001d84 <control_step+0x164>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	701a      	strb	r2, [r3, #0]
        return;
 8001c60:	e088      	b.n	8001d74 <control_step+0x154>
    }

    // Latch measured values for diagnostics/UI
    meas_left_ticks_dt = dl;
 8001c62:	4a49      	ldr	r2, [pc, #292]	@ (8001d88 <control_step+0x168>)
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	6013      	str	r3, [r2, #0]
    meas_right_ticks_dt = dr;
 8001c68:	4a48      	ldr	r2, [pc, #288]	@ (8001d8c <control_step+0x16c>)
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	6013      	str	r3, [r2, #0]

    // If targets are zero, unconditionally stop and clear integrators to avoid creep
    if (target_left_ticks_dt == 0 && target_right_ticks_dt == 0) {
 8001c6e:	4b48      	ldr	r3, [pc, #288]	@ (8001d90 <control_step+0x170>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d112      	bne.n	8001c9c <control_step+0x7c>
 8001c76:	4b47      	ldr	r3, [pc, #284]	@ (8001d94 <control_step+0x174>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d10e      	bne.n	8001c9c <control_step+0x7c>
        PID_clear(&pid_left);
 8001c7e:	4846      	ldr	r0, [pc, #280]	@ (8001d98 <control_step+0x178>)
 8001c80:	f004 fc85 	bl	800658e <PID_clear>
        PID_clear(&pid_right);
 8001c84:	4845      	ldr	r0, [pc, #276]	@ (8001d9c <control_step+0x17c>)
 8001c86:	f004 fc82 	bl	800658e <PID_clear>
        last_cmd_left = 0;
 8001c8a:	4b45      	ldr	r3, [pc, #276]	@ (8001da0 <control_step+0x180>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	701a      	strb	r2, [r3, #0]
        last_cmd_right = 0;
 8001c90:	4b44      	ldr	r3, [pc, #272]	@ (8001da4 <control_step+0x184>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
        motor_stop();
 8001c96:	f002 f89d 	bl	8003dd4 <motor_stop>
        return;
 8001c9a:	e06b      	b.n	8001d74 <control_step+0x154>
    }

    // Compute PID outputs (PWM percent)
    float out_l = PID_calc_with_dt(&pid_left, (float)dl, (float)target_left_ticks_dt);
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	ee07 3a90 	vmov	s15, r3
 8001ca2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca6:	4b3a      	ldr	r3, [pc, #232]	@ (8001d90 <control_step+0x170>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	ee07 3a10 	vmov	s14, r3
 8001cae:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001cb2:	eef0 0a47 	vmov.f32	s1, s14
 8001cb6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cba:	4837      	ldr	r0, [pc, #220]	@ (8001d98 <control_step+0x178>)
 8001cbc:	f004 fb6a 	bl	8006394 <PID_calc_with_dt>
 8001cc0:	ed87 0a04 	vstr	s0, [r7, #16]
    float out_r = PID_calc_with_dt(&pid_right, (float)dr, (float)target_right_ticks_dt);
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	ee07 3a90 	vmov	s15, r3
 8001cca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cce:	4b31      	ldr	r3, [pc, #196]	@ (8001d94 <control_step+0x174>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	ee07 3a10 	vmov	s14, r3
 8001cd6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001cda:	eef0 0a47 	vmov.f32	s1, s14
 8001cde:	eeb0 0a67 	vmov.f32	s0, s15
 8001ce2:	482e      	ldr	r0, [pc, #184]	@ (8001d9c <control_step+0x17c>)
 8001ce4:	f004 fb56 	bl	8006394 <PID_calc_with_dt>
 8001ce8:	ed87 0a03 	vstr	s0, [r7, #12]

    // Apply a small deadband so tiny outputs don't map to 54% PWM minimum
    int8_t cmd_l = (int8_t)(out_l);
 8001cec:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cf0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cf4:	edc7 7a01 	vstr	s15, [r7, #4]
 8001cf8:	793b      	ldrb	r3, [r7, #4]
 8001cfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int8_t cmd_r = (int8_t)(out_r);
 8001cfe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d06:	edc7 7a01 	vstr	s15, [r7, #4]
 8001d0a:	793b      	ldrb	r3, [r7, #4]
 8001d0c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const int8_t pwm_deadband = 5; // percent
 8001d10:	2305      	movs	r3, #5
 8001d12:	72fb      	strb	r3, [r7, #11]
    if (cmd_l < pwm_deadband && cmd_l > -pwm_deadband) cmd_l = 0;
 8001d14:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001d18:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	da09      	bge.n	8001d34 <control_step+0x114>
 8001d20:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001d24:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001d28:	425b      	negs	r3, r3
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	dd02      	ble.n	8001d34 <control_step+0x114>
 8001d2e:	2300      	movs	r3, #0
 8001d30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (cmd_r < pwm_deadband && cmd_r > -pwm_deadband) cmd_r = 0;
 8001d34:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 8001d38:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	da09      	bge.n	8001d54 <control_step+0x134>
 8001d40:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 8001d44:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001d48:	425b      	negs	r3, r3
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	dd02      	ble.n	8001d54 <control_step+0x134>
 8001d4e:	2300      	movs	r3, #0
 8001d50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    last_cmd_left = cmd_l;
 8001d54:	4a12      	ldr	r2, [pc, #72]	@ (8001da0 <control_step+0x180>)
 8001d56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d5a:	7013      	strb	r3, [r2, #0]
    last_cmd_right = cmd_r;
 8001d5c:	4a11      	ldr	r2, [pc, #68]	@ (8001da4 <control_step+0x184>)
 8001d5e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d62:	7013      	strb	r3, [r2, #0]
    motor_set_speeds(cmd_l, cmd_r);
 8001d64:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 8001d68:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001d6c:	4611      	mov	r1, r2
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f001 ff60 	bl	8003c34 <motor_set_speeds>
}
 8001d74:	3728      	adds	r7, #40	@ 0x28
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	200002d4 	.word	0x200002d4
 8001d80:	200002d8 	.word	0x200002d8
 8001d84:	20000000 	.word	0x20000000
 8001d88:	200002c8 	.word	0x200002c8
 8001d8c:	200002cc 	.word	0x200002cc
 8001d90:	200002c0 	.word	0x200002c0
 8001d94:	200002c4 	.word	0x200002c4
 8001d98:	20000228 	.word	0x20000228
 8001d9c:	20000274 	.word	0x20000274
 8001da0:	200002d0 	.word	0x200002d0
 8001da4:	200002d1 	.word	0x200002d1

08001da8 <HAL_TIM_PeriodElapsedCallback>:

// HAL weak callback override: dispatch TIM5 @ 100 Hz
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a05      	ldr	r2, [pc, #20]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d102      	bne.n	8001dc0 <HAL_TIM_PeriodElapsedCallback+0x18>
        control_due = 1;   // signal foreground to run control_step() at 100 Hz
 8001dba:	4b05      	ldr	r3, [pc, #20]	@ (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	701a      	strb	r2, [r3, #0]
    }
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	40000c00 	.word	0x40000c00
 8001dd0:	200002dc 	.word	0x200002dc

08001dd4 <imu_i2c_lock>:

// Optional runtime protection for shared I2C2 bus
static osMutexId_t s_i2c_mutex = NULL;

static void imu_i2c_lock(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
    // Lazy-create after scheduler starts; safe to call if mutex already exists
    if (s_i2c_mutex == NULL) {
 8001dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e08 <imu_i2c_lock+0x34>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d105      	bne.n	8001dec <imu_i2c_lock+0x18>
        s_i2c_mutex = osMutexNew(NULL);
 8001de0:	2000      	movs	r0, #0
 8001de2:	f00b f94d 	bl	800d080 <osMutexNew>
 8001de6:	4603      	mov	r3, r0
 8001de8:	4a07      	ldr	r2, [pc, #28]	@ (8001e08 <imu_i2c_lock+0x34>)
 8001dea:	6013      	str	r3, [r2, #0]
    }
    if (s_i2c_mutex) {
 8001dec:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <imu_i2c_lock+0x34>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d006      	beq.n	8001e02 <imu_i2c_lock+0x2e>
        (void)osMutexAcquire(s_i2c_mutex, osWaitForever);
 8001df4:	4b04      	ldr	r3, [pc, #16]	@ (8001e08 <imu_i2c_lock+0x34>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f00b f9c5 	bl	800d18c <osMutexAcquire>
    }
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000308 	.word	0x20000308

08001e0c <imu_i2c_unlock>:

static void imu_i2c_unlock(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
    if (s_i2c_mutex) {
 8001e10:	4b05      	ldr	r3, [pc, #20]	@ (8001e28 <imu_i2c_unlock+0x1c>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d004      	beq.n	8001e22 <imu_i2c_unlock+0x16>
        (void)osMutexRelease(s_i2c_mutex);
 8001e18:	4b03      	ldr	r3, [pc, #12]	@ (8001e28 <imu_i2c_unlock+0x1c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f00b fa00 	bl	800d222 <osMutexRelease>
    }
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000308 	.word	0x20000308

08001e2c <mag_cal_reset_>:

static void mag_cal_reset_(void){
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
    s_mag_cal.min_x = FLT_MAX;
 8001e30:	4b0a      	ldr	r3, [pc, #40]	@ (8001e5c <mag_cal_reset_+0x30>)
 8001e32:	4a0b      	ldr	r2, [pc, #44]	@ (8001e60 <mag_cal_reset_+0x34>)
 8001e34:	601a      	str	r2, [r3, #0]
    s_mag_cal.max_x = -FLT_MAX;
 8001e36:	4b09      	ldr	r3, [pc, #36]	@ (8001e5c <mag_cal_reset_+0x30>)
 8001e38:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8001e3c:	605a      	str	r2, [r3, #4]
    s_mag_cal.min_y = FLT_MAX;
 8001e3e:	4b07      	ldr	r3, [pc, #28]	@ (8001e5c <mag_cal_reset_+0x30>)
 8001e40:	4a07      	ldr	r2, [pc, #28]	@ (8001e60 <mag_cal_reset_+0x34>)
 8001e42:	609a      	str	r2, [r3, #8]
    s_mag_cal.max_y = -FLT_MAX;
 8001e44:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <mag_cal_reset_+0x30>)
 8001e46:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8001e4a:	60da      	str	r2, [r3, #12]
    s_mag_cal.have_range = 0;
 8001e4c:	4b03      	ldr	r3, [pc, #12]	@ (8001e5c <mag_cal_reset_+0x30>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	741a      	strb	r2, [r3, #16]
}
 8001e52:	bf00      	nop
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	200002f4 	.word	0x200002f4
 8001e60:	7f7fffff 	.word	0x7f7fffff

08001e64 <wrap180>:

// Small deadband to squash tiny noise (in deg/s) when robot is still
#define GZ_DEADBAND_DPS  0.4f

// Wrap to [-180, 180]
static inline float wrap180(float a){
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (a >  180.0f) a -= 360.0f;
 8001e6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e72:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001ec8 <wrap180+0x64>
 8001e76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7e:	dd07      	ble.n	8001e90 <wrap180+0x2c>
 8001e80:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e84:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001ecc <wrap180+0x68>
 8001e88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e8c:	edc7 7a01 	vstr	s15, [r7, #4]
    if (a < -180.0f) a += 360.0f;
 8001e90:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e94:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001ed0 <wrap180+0x6c>
 8001e98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea0:	d507      	bpl.n	8001eb2 <wrap180+0x4e>
 8001ea2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ea6:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001ecc <wrap180+0x68>
 8001eaa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001eae:	edc7 7a01 	vstr	s15, [r7, #4]
    return a;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	ee07 3a90 	vmov	s15, r3
}
 8001eb8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	43340000 	.word	0x43340000
 8001ecc:	43b40000 	.word	0x43b40000
 8001ed0:	c3340000 	.word	0xc3340000

08001ed4 <imu_calibrate_bias_>:
// 4. Calculates average: bias = sum_of_readings / N
// 5. Result: The gyro's drift rate in deg/s
//
// NOTE: This automatic calibration may not be as accurate as manually
// measured drift values, which is why we use a fixed optimized value (0.43)
static void imu_calibrate_bias_(int sample_count){
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
    if (!s_imu_i2c || sample_count <= 0) {
 8001edc:	4b26      	ldr	r3, [pc, #152]	@ (8001f78 <imu_calibrate_bias_+0xa4>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d044      	beq.n	8001f6e <imu_calibrate_bias_+0x9a>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	dd41      	ble.n	8001f6e <imu_calibrate_bias_+0x9a>
        return;
    }

    float sum_dps = 0.0f;
 8001eea:	f04f 0300 	mov.w	r3, #0
 8001eee:	617b      	str	r3, [r7, #20]
    imu_i2c_lock();
 8001ef0:	f7ff ff70 	bl	8001dd4 <imu_i2c_lock>
    for (int i = 0; i < sample_count; i++){
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	e026      	b.n	8001f48 <imu_calibrate_bias_+0x74>
        int16_t gz_raw = 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	817b      	strh	r3, [r7, #10]
        // Read raw counts using the active full-scale setting
        ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, s_gyro_fs_setting, &gz_raw);
 8001efe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f78 <imu_calibrate_bias_+0xa4>)
 8001f00:	6818      	ldr	r0, [r3, #0]
 8001f02:	4b1e      	ldr	r3, [pc, #120]	@ (8001f7c <imu_calibrate_bias_+0xa8>)
 8001f04:	7819      	ldrb	r1, [r3, #0]
 8001f06:	4b1e      	ldr	r3, [pc, #120]	@ (8001f80 <imu_calibrate_bias_+0xac>)
 8001f08:	781a      	ldrb	r2, [r3, #0]
 8001f0a:	f107 030a 	add.w	r3, r7, #10
 8001f0e:	f7ff f9b5 	bl	800127c <ICM20948_readGyroscope_Z>

        // Convert raw -> deg/s using the matching scale factor
        float gz_dps = ((float)gz_raw) / s_gyro_lsb_per_dps;
 8001f12:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001f16:	ee07 3a90 	vmov	s15, r3
 8001f1a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f1e:	4b19      	ldr	r3, [pc, #100]	@ (8001f84 <imu_calibrate_bias_+0xb0>)
 8001f20:	ed93 7a00 	vldr	s14, [r3]
 8001f24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f28:	edc7 7a03 	vstr	s15, [r7, #12]

        sum_dps += gz_dps;
 8001f2c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f30:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f38:	edc7 7a05 	vstr	s15, [r7, #20]
        HAL_Delay(2);
 8001f3c:	2002      	movs	r0, #2
 8001f3e:	f005 fb83 	bl	8007648 <HAL_Delay>
    for (int i = 0; i < sample_count; i++){
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	3301      	adds	r3, #1
 8001f46:	613b      	str	r3, [r7, #16]
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	dbd4      	blt.n	8001efa <imu_calibrate_bias_+0x26>
    }
    imu_i2c_unlock();
 8001f50:	f7ff ff5c 	bl	8001e0c <imu_i2c_unlock>
    s_gyro_bias_z = sum_dps / (float)sample_count; // average bias (deg/s)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	ee07 3a90 	vmov	s15, r3
 8001f5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f5e:	edd7 6a05 	vldr	s13, [r7, #20]
 8001f62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f66:	4b08      	ldr	r3, [pc, #32]	@ (8001f88 <imu_calibrate_bias_+0xb4>)
 8001f68:	edc3 7a00 	vstr	s15, [r3]
 8001f6c:	e000      	b.n	8001f70 <imu_calibrate_bias_+0x9c>
        return;
 8001f6e:	bf00      	nop
}
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	200002e0 	.word	0x200002e0
 8001f7c:	200002e4 	.word	0x200002e4
 8001f80:	2000000c 	.word	0x2000000c
 8001f84:	20000008 	.word	0x20000008
 8001f88:	200002ec 	.word	0x200002ec

08001f8c <imu_init>:

// =======================
// Public API
// =======================

void imu_init(I2C_HandleTypeDef *hi2c, uint8_t *out_addrSel){
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
    s_imu_i2c = hi2c;
 8001f96:	4a26      	ldr	r2, [pc, #152]	@ (8002030 <imu_init+0xa4>)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6013      	str	r3, [r2, #0]

    if (ICM20948_isI2cAddress1(hi2c))      s_addrSel = 0;
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f7ff f8d5 	bl	800114c <ICM20948_isI2cAddress1>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d003      	beq.n	8001fb0 <imu_init+0x24>
 8001fa8:	4b22      	ldr	r3, [pc, #136]	@ (8002034 <imu_init+0xa8>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	701a      	strb	r2, [r3, #0]
 8001fae:	e00b      	b.n	8001fc8 <imu_init+0x3c>
    else if (ICM20948_isI2cAddress2(hi2c)) s_addrSel = 1;
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f7ff f8e1 	bl	8001178 <ICM20948_isI2cAddress2>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d003      	beq.n	8001fc4 <imu_init+0x38>
 8001fbc:	4b1d      	ldr	r3, [pc, #116]	@ (8002034 <imu_init+0xa8>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	701a      	strb	r2, [r3, #0]
 8001fc2:	e001      	b.n	8001fc8 <imu_init+0x3c>
    else                                   Error_Handler();
 8001fc4:	f001 fe0a 	bl	8003bdc <Error_Handler>

    if (out_addrSel) *out_addrSel = s_addrSel;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d003      	beq.n	8001fd6 <imu_init+0x4a>
 8001fce:	4b19      	ldr	r3, [pc, #100]	@ (8002034 <imu_init+0xa8>)
 8001fd0:	781a      	ldrb	r2, [r3, #0]
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	701a      	strb	r2, [r3, #0]

    // Configure IMU with 500 dps full-scale (higher resolution, lower noise)
    const uint8_t fs_setting = GYRO_FULL_SCALE_500DPS;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	73fb      	strb	r3, [r7, #15]
    ICM20948_init(hi2c, s_addrSel, fs_setting);
 8001fda:	4b16      	ldr	r3, [pc, #88]	@ (8002034 <imu_init+0xa8>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	7bfa      	ldrb	r2, [r7, #15]
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff f8de 	bl	80011a4 <ICM20948_init>
    s_gyro_fs_setting = fs_setting;
 8001fe8:	4a13      	ldr	r2, [pc, #76]	@ (8002038 <imu_init+0xac>)
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
 8001fec:	7013      	strb	r3, [r2, #0]
    s_gyro_lsb_per_dps = GRYO_SENSITIVITY_SCALE_FACTOR_500DPS;
 8001fee:	4b13      	ldr	r3, [pc, #76]	@ (800203c <imu_init+0xb0>)
 8001ff0:	4a13      	ldr	r2, [pc, #76]	@ (8002040 <imu_init+0xb4>)
 8001ff2:	601a      	str	r2, [r3, #0]

    // Set optimized gyro bias based on measured drift performance
    // This eliminates the need for manual calibration during startup
    s_gyro_bias_z = 1.5f;  // Manual bias for minimal drift (deg/s)
 8001ff4:	4b13      	ldr	r3, [pc, #76]	@ (8002044 <imu_init+0xb8>)
 8001ff6:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 8001ffa:	601a      	str	r2, [r3, #0]
    s_yaw_deg = 0.0f;
 8001ffc:	4b12      	ldr	r3, [pc, #72]	@ (8002048 <imu_init+0xbc>)
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	601a      	str	r2, [r3, #0]

    // Enable magnetometer (non-fatal if fails)
    if (ICM20948_mag_enable(hi2c, s_addrSel) == 0) {
 8002004:	4b0b      	ldr	r3, [pc, #44]	@ (8002034 <imu_init+0xa8>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	4619      	mov	r1, r3
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff f98e 	bl	800132c <ICM20948_mag_enable>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d105      	bne.n	8002022 <imu_init+0x96>
        s_mag_ready = 1;
 8002016:	4b0d      	ldr	r3, [pc, #52]	@ (800204c <imu_init+0xc0>)
 8002018:	2201      	movs	r2, #1
 800201a:	701a      	strb	r2, [r3, #0]
        mag_cal_reset_();
 800201c:	f7ff ff06 	bl	8001e2c <mag_cal_reset_>
    } else {
        s_mag_ready = 0;
    }
}
 8002020:	e002      	b.n	8002028 <imu_init+0x9c>
        s_mag_ready = 0;
 8002022:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <imu_init+0xc0>)
 8002024:	2200      	movs	r2, #0
 8002026:	701a      	strb	r2, [r3, #0]
}
 8002028:	bf00      	nop
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	200002e0 	.word	0x200002e0
 8002034:	200002e4 	.word	0x200002e4
 8002038:	2000000c 	.word	0x2000000c
 800203c:	20000008 	.word	0x20000008
 8002040:	42830000 	.word	0x42830000
 8002044:	200002ec 	.word	0x200002ec
 8002048:	200002e8 	.word	0x200002e8
 800204c:	200002f0 	.word	0x200002f0

08002050 <imu_calibrate_bias_blocking>:

void imu_calibrate_bias_blocking(int sample_count){
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
    if (!s_imu_i2c) {
 8002058:	4b16      	ldr	r3, [pc, #88]	@ (80020b4 <imu_calibrate_bias_blocking+0x64>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d024      	beq.n	80020aa <imu_calibrate_bias_blocking+0x5a>
        return;
    }

    imu_calibrate_bias_(sample_count);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f7ff ff37 	bl	8001ed4 <imu_calibrate_bias_>
    const float bias_seed = -0.357f; // -0.357
 8002066:	4b14      	ldr	r3, [pc, #80]	@ (80020b8 <imu_calibrate_bias_blocking+0x68>)
 8002068:	617b      	str	r3, [r7, #20]
    const float alpha = 1.0f;
 800206a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800206e:	613b      	str	r3, [r7, #16]
    float measured_bias = s_gyro_bias_z;
 8002070:	4b12      	ldr	r3, [pc, #72]	@ (80020bc <imu_calibrate_bias_blocking+0x6c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	60fb      	str	r3, [r7, #12]
    s_gyro_bias_z = (alpha * measured_bias) + ((1.0f - alpha) * bias_seed);
 8002076:	ed97 7a04 	vldr	s14, [r7, #16]
 800207a:	edd7 7a03 	vldr	s15, [r7, #12]
 800207e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002082:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002086:	edd7 7a04 	vldr	s15, [r7, #16]
 800208a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800208e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002092:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002096:	ee77 7a27 	vadd.f32	s15, s14, s15
 800209a:	4b08      	ldr	r3, [pc, #32]	@ (80020bc <imu_calibrate_bias_blocking+0x6c>)
 800209c:	edc3 7a00 	vstr	s15, [r3]
    // After calibration we know the current orientation should be treated as
    // the zero reference for subsequent motion planning.
    s_yaw_deg = 0.0f;
 80020a0:	4b07      	ldr	r3, [pc, #28]	@ (80020c0 <imu_calibrate_bias_blocking+0x70>)
 80020a2:	f04f 0200 	mov.w	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	e000      	b.n	80020ac <imu_calibrate_bias_blocking+0x5c>
        return;
 80020aa:	bf00      	nop
}
 80020ac:	3718      	adds	r7, #24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	200002e0 	.word	0x200002e0
 80020b8:	beb6c8b4 	.word	0xbeb6c8b4
 80020bc:	200002ec 	.word	0x200002ec
 80020c0:	200002e8 	.word	0x200002e8

080020c4 <imu_get_yaw>:

float imu_get_yaw(void){
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
    return s_yaw_deg;
 80020c8:	4b04      	ldr	r3, [pc, #16]	@ (80020dc <imu_get_yaw+0x18>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	ee07 3a90 	vmov	s15, r3
}
 80020d0:	eeb0 0a67 	vmov.f32	s0, s15
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	200002e8 	.word	0x200002e8

080020e0 <imu_zero_yaw>:

// Optional helper: zero current yaw (e.g., when you want "forward" to be current heading)
void imu_zero_yaw(void){
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
    s_yaw_deg = 0.0f;
 80020e4:	4b04      	ldr	r3, [pc, #16]	@ (80020f8 <imu_zero_yaw+0x18>)
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	200002e8 	.word	0x200002e8

080020fc <imu_update_yaw_100Hz>:

    *gyroZ_dps = gz_dps;
}

// Caller runs at 100 Hz, but we decimate to 50 Hz samples for integration
void imu_update_yaw_100Hz(void){
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
    static uint8_t sample_toggle = 0U; // ensure 50 Hz sampling cadence

    sample_toggle ^= 1U;
 8002102:	4b31      	ldr	r3, [pc, #196]	@ (80021c8 <imu_update_yaw_100Hz+0xcc>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	f083 0301 	eor.w	r3, r3, #1
 800210a:	b2da      	uxtb	r2, r3
 800210c:	4b2e      	ldr	r3, [pc, #184]	@ (80021c8 <imu_update_yaw_100Hz+0xcc>)
 800210e:	701a      	strb	r2, [r3, #0]
    if (sample_toggle == 0U) {
 8002110:	4b2d      	ldr	r3, [pc, #180]	@ (80021c8 <imu_update_yaw_100Hz+0xcc>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d053      	beq.n	80021c0 <imu_update_yaw_100Hz+0xc4>
        return;
    }

    int16_t gz_raw = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	807b      	strh	r3, [r7, #2]
    // Read raw Z at the configured full-scale
    imu_i2c_lock();
 800211c:	f7ff fe5a 	bl	8001dd4 <imu_i2c_lock>
    ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, s_gyro_fs_setting, &gz_raw);
 8002120:	4b2a      	ldr	r3, [pc, #168]	@ (80021cc <imu_update_yaw_100Hz+0xd0>)
 8002122:	6818      	ldr	r0, [r3, #0]
 8002124:	4b2a      	ldr	r3, [pc, #168]	@ (80021d0 <imu_update_yaw_100Hz+0xd4>)
 8002126:	7819      	ldrb	r1, [r3, #0]
 8002128:	4b2a      	ldr	r3, [pc, #168]	@ (80021d4 <imu_update_yaw_100Hz+0xd8>)
 800212a:	781a      	ldrb	r2, [r3, #0]
 800212c:	1cbb      	adds	r3, r7, #2
 800212e:	f7ff f8a5 	bl	800127c <ICM20948_readGyroscope_Z>
    imu_i2c_unlock();
 8002132:	f7ff fe6b 	bl	8001e0c <imu_i2c_unlock>

    // Convert raw -> deg/s using the active scale factor
    float yaw_rate_dps = ((float)gz_raw) / s_gyro_lsb_per_dps;
 8002136:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800213a:	ee07 3a90 	vmov	s15, r3
 800213e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002142:	4b25      	ldr	r3, [pc, #148]	@ (80021d8 <imu_update_yaw_100Hz+0xdc>)
 8002144:	ed93 7a00 	vldr	s14, [r3]
 8002148:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800214c:	edc7 7a01 	vstr	s15, [r7, #4]

    // Remove bias
    yaw_rate_dps -= s_gyro_bias_z;
 8002150:	4b22      	ldr	r3, [pc, #136]	@ (80021dc <imu_update_yaw_100Hz+0xe0>)
 8002152:	edd3 7a00 	vldr	s15, [r3]
 8002156:	ed97 7a01 	vldr	s14, [r7, #4]
 800215a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800215e:	edc7 7a01 	vstr	s15, [r7, #4]

    // Deadband
    if (yaw_rate_dps > -GZ_DEADBAND_DPS && yaw_rate_dps < GZ_DEADBAND_DPS) {
 8002162:	edd7 7a01 	vldr	s15, [r7, #4]
 8002166:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80021e0 <imu_update_yaw_100Hz+0xe4>
 800216a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800216e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002172:	dd0b      	ble.n	800218c <imu_update_yaw_100Hz+0x90>
 8002174:	edd7 7a01 	vldr	s15, [r7, #4]
 8002178:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80021e4 <imu_update_yaw_100Hz+0xe8>
 800217c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002184:	d502      	bpl.n	800218c <imu_update_yaw_100Hz+0x90>
        yaw_rate_dps = 0.0f;
 8002186:	f04f 0300 	mov.w	r3, #0
 800218a:	607b      	str	r3, [r7, #4]
    }

    // Integrate: yaw[k+1] = yaw[k] + rate * dt * scale_factor
    s_yaw_deg = wrap180(s_yaw_deg + yaw_rate_dps * IMU_DT_S * s_scale_factor);
 800218c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002190:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80021e8 <imu_update_yaw_100Hz+0xec>
 8002194:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002198:	4b14      	ldr	r3, [pc, #80]	@ (80021ec <imu_update_yaw_100Hz+0xf0>)
 800219a:	edd3 7a00 	vldr	s15, [r3]
 800219e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021a2:	4b13      	ldr	r3, [pc, #76]	@ (80021f0 <imu_update_yaw_100Hz+0xf4>)
 80021a4:	edd3 7a00 	vldr	s15, [r3]
 80021a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021ac:	eeb0 0a67 	vmov.f32	s0, s15
 80021b0:	f7ff fe58 	bl	8001e64 <wrap180>
 80021b4:	eef0 7a40 	vmov.f32	s15, s0
 80021b8:	4b0d      	ldr	r3, [pc, #52]	@ (80021f0 <imu_update_yaw_100Hz+0xf4>)
 80021ba:	edc3 7a00 	vstr	s15, [r3]
 80021be:	e000      	b.n	80021c2 <imu_update_yaw_100Hz+0xc6>
        return;
 80021c0:	bf00      	nop
}
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	2000030c 	.word	0x2000030c
 80021cc:	200002e0 	.word	0x200002e0
 80021d0:	200002e4 	.word	0x200002e4
 80021d4:	2000000c 	.word	0x2000000c
 80021d8:	20000008 	.word	0x20000008
 80021dc:	200002ec 	.word	0x200002ec
 80021e0:	becccccd 	.word	0xbecccccd
 80021e4:	3ecccccd 	.word	0x3ecccccd
 80021e8:	3ca3d70a 	.word	0x3ca3d70a
 80021ec:	20000004 	.word	0x20000004
 80021f0:	200002e8 	.word	0x200002e8

080021f4 <Servo_Center>:

/** Write servo angle (100 to +100  maps to min..max around center) */
void Servo_WriteAngle(Servo *s, float deg);

/** Reset servo to center position */
static inline void Servo_Center(Servo *s) { Servo_WriteUS(s, s->center_us); }
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	8a5b      	ldrh	r3, [r3, #18]
 8002200:	4619      	mov	r1, r3
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f004 fcb9 	bl	8006b7a <Servo_WriteUS>
 8002208:	bf00      	nop
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <HAL_UART_RxCpltCallback>:
static uint8_t uart3_rx_byte = 0;

static void uart_send_response(const char *msg);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a1f      	ldr	r2, [pc, #124]	@ (800229c <HAL_UART_RxCpltCallback+0x8c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d138      	bne.n	8002294 <HAL_UART_RxCpltCallback+0x84>
  {
    uint16_t next = ring_advance(uart_ring_head);
 8002222:	4b1f      	ldr	r3, [pc, #124]	@ (80022a0 <HAL_UART_RxCpltCallback+0x90>)
 8002224:	881b      	ldrh	r3, [r3, #0]
 8002226:	b29b      	uxth	r3, r3
 8002228:	4618      	mov	r0, r3
 800222a:	f001 f825 	bl	8003278 <ring_advance>
 800222e:	4603      	mov	r3, r0
 8002230:	81fb      	strh	r3, [r7, #14]
    if (next == uart_ring_tail) {
 8002232:	4b1c      	ldr	r3, [pc, #112]	@ (80022a4 <HAL_UART_RxCpltCallback+0x94>)
 8002234:	881b      	ldrh	r3, [r3, #0]
 8002236:	b29b      	uxth	r3, r3
 8002238:	89fa      	ldrh	r2, [r7, #14]
 800223a:	429a      	cmp	r2, r3
 800223c:	d109      	bne.n	8002252 <HAL_UART_RxCpltCallback+0x42>
      uart_ring_tail = ring_advance(uart_ring_tail);
 800223e:	4b19      	ldr	r3, [pc, #100]	@ (80022a4 <HAL_UART_RxCpltCallback+0x94>)
 8002240:	881b      	ldrh	r3, [r3, #0]
 8002242:	b29b      	uxth	r3, r3
 8002244:	4618      	mov	r0, r3
 8002246:	f001 f817 	bl	8003278 <ring_advance>
 800224a:	4603      	mov	r3, r0
 800224c:	461a      	mov	r2, r3
 800224e:	4b15      	ldr	r3, [pc, #84]	@ (80022a4 <HAL_UART_RxCpltCallback+0x94>)
 8002250:	801a      	strh	r2, [r3, #0]
    }

    uart_ring_buffer[uart_ring_head] = uart3_rx_byte;
 8002252:	4b13      	ldr	r3, [pc, #76]	@ (80022a0 <HAL_UART_RxCpltCallback+0x90>)
 8002254:	881b      	ldrh	r3, [r3, #0]
 8002256:	b29b      	uxth	r3, r3
 8002258:	461a      	mov	r2, r3
 800225a:	4b13      	ldr	r3, [pc, #76]	@ (80022a8 <HAL_UART_RxCpltCallback+0x98>)
 800225c:	7819      	ldrb	r1, [r3, #0]
 800225e:	4b13      	ldr	r3, [pc, #76]	@ (80022ac <HAL_UART_RxCpltCallback+0x9c>)
 8002260:	5499      	strb	r1, [r3, r2]
    uart_ring_head = next;
 8002262:	4a0f      	ldr	r2, [pc, #60]	@ (80022a0 <HAL_UART_RxCpltCallback+0x90>)
 8002264:	89fb      	ldrh	r3, [r7, #14]
 8002266:	8013      	strh	r3, [r2, #0]

    if (isprint((unsigned char)uart3_rx_byte)) {
 8002268:	4b0f      	ldr	r3, [pc, #60]	@ (80022a8 <HAL_UART_RxCpltCallback+0x98>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	3301      	adds	r3, #1
 800226e:	4a10      	ldr	r2, [pc, #64]	@ (80022b0 <HAL_UART_RxCpltCallback+0xa0>)
 8002270:	4413      	add	r3, r2
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	f003 0397 	and.w	r3, r3, #151	@ 0x97
 8002278:	2b00      	cmp	r3, #0
 800227a:	d006      	beq.n	800228a <HAL_UART_RxCpltCallback+0x7a>
      g_uart_last_char = (uint8_t)uart3_rx_byte;
 800227c:	4b0a      	ldr	r3, [pc, #40]	@ (80022a8 <HAL_UART_RxCpltCallback+0x98>)
 800227e:	781a      	ldrb	r2, [r3, #0]
 8002280:	4b0c      	ldr	r3, [pc, #48]	@ (80022b4 <HAL_UART_RxCpltCallback+0xa4>)
 8002282:	701a      	strb	r2, [r3, #0]
      g_uart_char_valid = 1U;
 8002284:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <HAL_UART_RxCpltCallback+0xa8>)
 8002286:	2201      	movs	r2, #1
 8002288:	701a      	strb	r2, [r3, #0]
    }

    HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);
 800228a:	2201      	movs	r2, #1
 800228c:	4906      	ldr	r1, [pc, #24]	@ (80022a8 <HAL_UART_RxCpltCallback+0x98>)
 800228e:	480b      	ldr	r0, [pc, #44]	@ (80022bc <HAL_UART_RxCpltCallback+0xac>)
 8002290:	f009 fe2f 	bl	800bef2 <HAL_UART_Receive_IT>
  }
}
 8002294:	bf00      	nop
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40004800 	.word	0x40004800
 80022a0:	2000084c 	.word	0x2000084c
 80022a4:	2000084e 	.word	0x2000084e
 80022a8:	200008e4 	.word	0x200008e4
 80022ac:	2000064c 	.word	0x2000064c
 80022b0:	08015578 	.word	0x08015578
 80022b4:	20000629 	.word	0x20000629
 80022b8:	2000062a 	.word	0x2000062a
 80022bc:	200005a4 	.word	0x200005a4

080022c0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3) {
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a07      	ldr	r2, [pc, #28]	@ (80022ec <HAL_UART_ErrorCallback+0x2c>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d107      	bne.n	80022e2 <HAL_UART_ErrorCallback+0x22>
    uart_cmd_length = 0U;
 80022d2:	4b07      	ldr	r3, [pc, #28]	@ (80022f0 <HAL_UART_ErrorCallback+0x30>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	801a      	strh	r2, [r3, #0]
    (void)HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);
 80022d8:	2201      	movs	r2, #1
 80022da:	4906      	ldr	r1, [pc, #24]	@ (80022f4 <HAL_UART_ErrorCallback+0x34>)
 80022dc:	4806      	ldr	r0, [pc, #24]	@ (80022f8 <HAL_UART_ErrorCallback+0x38>)
 80022de:	f009 fe08 	bl	800bef2 <HAL_UART_Receive_IT>
  }
}
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	40004800 	.word	0x40004800
 80022f0:	200008d0 	.word	0x200008d0
 80022f4:	200008e4 	.word	0x200008e4
 80022f8:	200005a4 	.word	0x200005a4

080022fc <configure_servo_for_motion>:

static void configure_servo_for_motion(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af02      	add	r7, sp, #8
  uint32_t pclk2 = HAL_RCC_GetPCLK2Freq();
 8002302:	f007 fef5 	bl	800a0f0 <HAL_RCC_GetPCLK2Freq>
 8002306:	60f8      	str	r0, [r7, #12]
  uint32_t timclk = pclk2; // APB2 prescaler = 1
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	60bb      	str	r3, [r7, #8]
  float tick_us = ((float)(htim8.Init.Prescaler + 1U)) * (1000000.0f / (float)timclk);
 800230c:	4b1a      	ldr	r3, [pc, #104]	@ (8002378 <configure_servo_for_motion+0x7c>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	3301      	adds	r3, #1
 8002312:	ee07 3a90 	vmov	s15, r3
 8002316:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	ee07 3a90 	vmov	s15, r3
 8002320:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002324:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800237c <configure_servo_for_motion+0x80>
 8002328:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800232c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002330:	edc7 7a01 	vstr	s15, [r7, #4]

  Servo_Attach(&global_steer, &htim8, TIM_CHANNEL_1, tick_us,
 8002334:	f640 137e 	movw	r3, #2430	@ 0x97e
 8002338:	9301      	str	r3, [sp, #4]
 800233a:	f240 53e2 	movw	r3, #1506	@ 0x5e2
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8002344:	ed97 0a01 	vldr	s0, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	490b      	ldr	r1, [pc, #44]	@ (8002378 <configure_servo_for_motion+0x7c>)
 800234c:	480c      	ldr	r0, [pc, #48]	@ (8002380 <configure_servo_for_motion+0x84>)
 800234e:	f004 fbc7 	bl	8006ae0 <Servo_Attach>
               SERVO_LEFT_LIMIT_US, SERVO_CENTER_US, SERVO_RIGHT_LIMIT_US);

  if (Servo_Start(&global_steer) != HAL_OK) {
 8002352:	480b      	ldr	r0, [pc, #44]	@ (8002380 <configure_servo_for_motion+0x84>)
 8002354:	f004 fbed 	bl	8006b32 <Servo_Start>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d004      	beq.n	8002368 <configure_servo_for_motion+0x6c>
    for(;;) { osDelay(1000); }
 800235e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002362:	f00a fe72 	bl	800d04a <osDelay>
 8002366:	e7fa      	b.n	800235e <configure_servo_for_motion+0x62>
  }

  Servo_Center(&global_steer);
 8002368:	4805      	ldr	r0, [pc, #20]	@ (8002380 <configure_servo_for_motion+0x84>)
 800236a:	f7ff ff43 	bl	80021f4 <Servo_Center>
}
 800236e:	bf00      	nop
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	200004cc 	.word	0x200004cc
 800237c:	49742400 	.word	0x49742400
 8002380:	20000604 	.word	0x20000604

08002384 <perform_initial_calibration>:

static void perform_initial_calibration(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
  g_is_calibrating = 1U;
 800238a:	4b0f      	ldr	r3, [pc, #60]	@ (80023c8 <perform_initial_calibration+0x44>)
 800238c:	2201      	movs	r2, #1
 800238e:	701a      	strb	r2, [r3, #0]
  motor_stop();
 8002390:	f001 fd20 	bl	8003dd4 <motor_stop>

  const int sample_count = 20000; // ~45 s @ 2 ms per sample
 8002394:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8002398:	607b      	str	r3, [r7, #4]
  imu_calibrate_bias_blocking(sample_count);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f7ff fe58 	bl	8002050 <imu_calibrate_bias_blocking>

  imu_zero_yaw();
 80023a0:	f7ff fe9e 	bl	80020e0 <imu_zero_yaw>
  g_is_calibrating = 0U;
 80023a4:	4b08      	ldr	r3, [pc, #32]	@ (80023c8 <perform_initial_calibration+0x44>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	701a      	strb	r2, [r3, #0]

  g_gyro_log.yaw_unwrapped_deg = 0.0f;
 80023aa:	4b08      	ldr	r3, [pc, #32]	@ (80023cc <perform_initial_calibration+0x48>)
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	605a      	str	r2, [r3, #4]
  g_gyro_log.prev_yaw_deg = 0.0f;
 80023b2:	4b06      	ldr	r3, [pc, #24]	@ (80023cc <perform_initial_calibration+0x48>)
 80023b4:	f04f 0200 	mov.w	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
  g_gyro_log.have_prev_sample = 0U;
 80023ba:	4b04      	ldr	r3, [pc, #16]	@ (80023cc <perform_initial_calibration+0x48>)
 80023bc:	2200      	movs	r2, #0
 80023be:	701a      	strb	r2, [r3, #0]
}
 80023c0:	bf00      	nop
 80023c2:	3708      	adds	r7, #8
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	2000061d 	.word	0x2000061d
 80023cc:	200008d4 	.word	0x200008d4

080023d0 <reset_motion_state>:
  g_gyro_log.prev_yaw_deg = 0.0f;
  g_gyro_log.have_prev_sample = 0U;
}

static void reset_motion_state(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  Servo_Center(&global_steer);
 80023d4:	4806      	ldr	r0, [pc, #24]	@ (80023f0 <reset_motion_state+0x20>)
 80023d6:	f7ff ff0d 	bl	80021f4 <Servo_Center>
  control_set_target_ticks_per_dt(0, 0);
 80023da:	2100      	movs	r1, #0
 80023dc:	2000      	movs	r0, #0
 80023de:	f7ff fb87 	bl	8001af0 <control_set_target_ticks_per_dt>
  motor_stop();
 80023e2:	f001 fcf7 	bl	8003dd4 <motor_stop>
  g_current_instr = 0;
 80023e6:	4b03      	ldr	r3, [pc, #12]	@ (80023f4 <reset_motion_state+0x24>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	701a      	strb	r2, [r3, #0]
}
 80023ec:	bf00      	nop
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	20000604 	.word	0x20000604
 80023f4:	2000061c 	.word	0x2000061c

080023f8 <wait_for_rpi_direction_update>:
  g_current_instr = 0;
  control_set_target_ticks_per_dt(0, 0);
}

static char wait_for_rpi_direction_update(uint32_t *last_seq)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  if (last_seq == NULL) {
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d103      	bne.n	800240e <wait_for_rpi_direction_update+0x16>
    return g_rpi_direction;
 8002406:	4b17      	ldr	r3, [pc, #92]	@ (8002464 <wait_for_rpi_direction_update+0x6c>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	b2db      	uxtb	r3, r3
 800240c:	e025      	b.n	800245a <wait_for_rpi_direction_update+0x62>
  }

  uint32_t observed = *last_seq;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	60fb      	str	r3, [r7, #12]
  uint32_t start_tick = osKernelGetTickCount();
 8002414:	f00a fd72 	bl	800cefc <osKernelGetTickCount>
 8002418:	60b8      	str	r0, [r7, #8]
  while (g_rpi_direction_seq == observed) {
 800241a:	e012      	b.n	8002442 <wait_for_rpi_direction_update+0x4a>
    process_serial_input();
 800241c:	f000 ff3e 	bl	800329c <process_serial_input>
    osDelay(10);
 8002420:	200a      	movs	r0, #10
 8002422:	f00a fe12 	bl	800d04a <osDelay>
    if ((osKernelGetTickCount() - start_tick) >= 2000U) {
 8002426:	f00a fd69 	bl	800cefc <osKernelGetTickCount>
 800242a:	4602      	mov	r2, r0
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002434:	d305      	bcc.n	8002442 <wait_for_rpi_direction_update+0x4a>
      *last_seq = g_rpi_direction_seq;
 8002436:	4b0c      	ldr	r3, [pc, #48]	@ (8002468 <wait_for_rpi_direction_update+0x70>)
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	601a      	str	r2, [r3, #0]
      return 'B';
 800243e:	2342      	movs	r3, #66	@ 0x42
 8002440:	e00b      	b.n	800245a <wait_for_rpi_direction_update+0x62>
  while (g_rpi_direction_seq == observed) {
 8002442:	4b09      	ldr	r3, [pc, #36]	@ (8002468 <wait_for_rpi_direction_update+0x70>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	429a      	cmp	r2, r3
 800244a:	d0e7      	beq.n	800241c <wait_for_rpi_direction_update+0x24>
    }
  }

  *last_seq = g_rpi_direction_seq;
 800244c:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <wait_for_rpi_direction_update+0x70>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	601a      	str	r2, [r3, #0]
  return g_rpi_direction;
 8002454:	4b03      	ldr	r3, [pc, #12]	@ (8002464 <wait_for_rpi_direction_update+0x6c>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	b2db      	uxtb	r3, r3
}
 800245a:	4618      	mov	r0, r3
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	2000000d 	.word	0x2000000d
 8002468:	20000644 	.word	0x20000644

0800246c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b08c      	sub	sp, #48	@ 0x30
 8002470:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002472:	f005 f877 	bl	8007564 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002476:	f000 f8df 	bl	8002638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800247a:	f000 fcc7 	bl	8002e0c <MX_GPIO_Init>
  MX_TIM4_Init();
 800247e:	f000 fa61 	bl	8002944 <MX_TIM4_Init>
  MX_TIM9_Init();
 8002482:	f000 fbcf 	bl	8002c24 <MX_TIM9_Init>
  MX_TIM2_Init();
 8002486:	f000 f9b5 	bl	80027f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800248a:	f000 fa07 	bl	800289c <MX_TIM3_Init>
  MX_TIM5_Init();
 800248e:	f000 fadb 	bl	8002a48 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002492:	f000 fb27 	bl	8002ae4 <MX_TIM8_Init>
  MX_I2C2_Init();
 8002496:	f000 f97f 	bl	8002798 <MX_I2C2_Init>
  MX_USART3_UART_Init();
 800249a:	f000 fc8d 	bl	8002db8 <MX_USART3_UART_Init>
  MX_TIM12_Init();
 800249e:	f000 fc2f 	bl	8002d00 <MX_TIM12_Init>
  MX_ADC1_Init();
 80024a2:	f000 f927 	bl	80026f4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
OLED_Init();
 80024a6:	f003 fe83 	bl	80061b0 <OLED_Init>
motor_init();          // Initialize motors (PWM + encoders)
 80024aa:	f001 fb9d 	bl	8003be8 <motor_init>
control_init();        // Start 100 Hz control loop
 80024ae:	f7ff fad5 	bl	8001a5c <control_init>
// Configure ultrasonic with accurate tick period for TIM12
{
  RCC_ClkInitTypeDef clk;
  uint32_t flashLatency;
  HAL_RCC_GetClockConfig(&clk, &flashLatency);
 80024b2:	1d3a      	adds	r2, r7, #4
 80024b4:	f107 0308 	add.w	r3, r7, #8
 80024b8:	4611      	mov	r1, r2
 80024ba:	4618      	mov	r0, r3
 80024bc:	f007 fe2c 	bl	800a118 <HAL_RCC_GetClockConfig>
  uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 80024c0:	f007 fe02 	bl	800a0c8 <HAL_RCC_GetPCLK1Freq>
 80024c4:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timclk = pclk1;
 80024c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (clk.APB1CLKDivider != RCC_HCLK_DIV1) {
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d002      	beq.n	80024d6 <main+0x6a>
    timclk *= 2U; // Timer clocks double when APB prescaler > 1
 80024d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  float tick_us = ((float)(htim12.Init.Prescaler + 1U)) * (1000000.0f / (float)timclk);
 80024d6:	4b3e      	ldr	r3, [pc, #248]	@ (80025d0 <main+0x164>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	3301      	adds	r3, #1
 80024dc:	ee07 3a90 	vmov	s15, r3
 80024e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e6:	ee07 3a90 	vmov	s15, r3
 80024ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024ee:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 80025d4 <main+0x168>
 80024f2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80024f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024fa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
  ultrasonic_init_ex(&htim12, TIM_CHANNEL_1, GPIOB, GPIO_PIN_15, tick_us);
 80024fe:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002502:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002506:	4a34      	ldr	r2, [pc, #208]	@ (80025d8 <main+0x16c>)
 8002508:	2100      	movs	r1, #0
 800250a:	4831      	ldr	r0, [pc, #196]	@ (80025d0 <main+0x164>)
 800250c:	f004 f8ba 	bl	8006684 <ultrasonic_init_ex>
}

// Initialize IMU (detects 0x68/0x69, sets 2000 dps; calibration happens later)
uint8_t icm_addrSel = 0;
 8002510:	2300      	movs	r3, #0
 8002512:	77fb      	strb	r3, [r7, #31]
imu_init(&hi2c2, &icm_addrSel);
 8002514:	f107 031f 	add.w	r3, r7, #31
 8002518:	4619      	mov	r1, r3
 800251a:	4830      	ldr	r0, [pc, #192]	@ (80025dc <main+0x170>)
 800251c:	f7ff fd36 	bl	8001f8c <imu_init>
imu_zero_yaw();
 8002520:	f7ff fdde 	bl	80020e0 <imu_zero_yaw>

  g_gyro_log.yaw_unwrapped_deg = 0.0f;
 8002524:	4b2e      	ldr	r3, [pc, #184]	@ (80025e0 <main+0x174>)
 8002526:	f04f 0200 	mov.w	r2, #0
 800252a:	605a      	str	r2, [r3, #4]
  g_gyro_log.prev_yaw_deg = 0.0f;
 800252c:	4b2c      	ldr	r3, [pc, #176]	@ (80025e0 <main+0x174>)
 800252e:	f04f 0200 	mov.w	r2, #0
 8002532:	609a      	str	r2, [r3, #8]
  g_gyro_log.have_prev_sample = 0U;
 8002534:	4b2a      	ldr	r3, [pc, #168]	@ (80025e0 <main+0x174>)
 8002536:	2200      	movs	r2, #0
 8002538:	701a      	strb	r2, [r3, #0]

commands_init();
 800253a:	f7fe ff69 	bl	8001410 <commands_init>

// Arm first RX
HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);
 800253e:	2201      	movs	r2, #1
 8002540:	4928      	ldr	r1, [pc, #160]	@ (80025e4 <main+0x178>)
 8002542:	4829      	ldr	r0, [pc, #164]	@ (80025e8 <main+0x17c>)
 8002544:	f009 fcd5 	bl	800bef2 <HAL_UART_Receive_IT>

// Optional startup message
const char *hello = "STM32 UART ready\r\n";
 8002548:	4b28      	ldr	r3, [pc, #160]	@ (80025ec <main+0x180>)
 800254a:	623b      	str	r3, [r7, #32]
HAL_UART_Transmit(&huart3, (uint8_t*)hello, strlen(hello), HAL_MAX_DELAY);
 800254c:	6a38      	ldr	r0, [r7, #32]
 800254e:	f7fd fe9f 	bl	8000290 <strlen>
 8002552:	4603      	mov	r3, r0
 8002554:	b29a      	uxth	r2, r3
 8002556:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800255a:	6a39      	ldr	r1, [r7, #32]
 800255c:	4822      	ldr	r0, [pc, #136]	@ (80025e8 <main+0x17c>)
 800255e:	f009 fc3d 	bl	800bddc <HAL_UART_Transmit>
// (Optional) show which address was used on OLED/UART

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002562:	f00a fc81 	bl	800ce68 <osKernelInitialize>
  /* No RTOS queues used */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002566:	4a22      	ldr	r2, [pc, #136]	@ (80025f0 <main+0x184>)
 8002568:	2100      	movs	r1, #0
 800256a:	4822      	ldr	r0, [pc, #136]	@ (80025f4 <main+0x188>)
 800256c:	f00a fcdb 	bl	800cf26 <osThreadNew>
 8002570:	4603      	mov	r3, r0
 8002572:	4a21      	ldr	r2, [pc, #132]	@ (80025f8 <main+0x18c>)
 8002574:	6013      	str	r3, [r2, #0]

  /* creation of controlTask */
  controlTaskHandle = osThreadNew(control_task, NULL, &controlTask_attributes);
 8002576:	4a21      	ldr	r2, [pc, #132]	@ (80025fc <main+0x190>)
 8002578:	2100      	movs	r1, #0
 800257a:	4821      	ldr	r0, [pc, #132]	@ (8002600 <main+0x194>)
 800257c:	f00a fcd3 	bl	800cf26 <osThreadNew>
 8002580:	4603      	mov	r3, r0
 8002582:	4a20      	ldr	r2, [pc, #128]	@ (8002604 <main+0x198>)
 8002584:	6013      	str	r3, [r2, #0]

  /* creation of oledTask */
  oledTaskHandle = osThreadNew(oled_task, NULL, &oledTask_attributes);
 8002586:	4a20      	ldr	r2, [pc, #128]	@ (8002608 <main+0x19c>)
 8002588:	2100      	movs	r1, #0
 800258a:	4820      	ldr	r0, [pc, #128]	@ (800260c <main+0x1a0>)
 800258c:	f00a fccb 	bl	800cf26 <osThreadNew>
 8002590:	4603      	mov	r3, r0
 8002592:	4a1f      	ldr	r2, [pc, #124]	@ (8002610 <main+0x1a4>)
 8002594:	6013      	str	r3, [r2, #0]

  /* creation of UART_task */
  UART_taskHandle = osThreadNew(uart_task, NULL, &UART_task_attributes);
 8002596:	4a1f      	ldr	r2, [pc, #124]	@ (8002614 <main+0x1a8>)
 8002598:	2100      	movs	r1, #0
 800259a:	481f      	ldr	r0, [pc, #124]	@ (8002618 <main+0x1ac>)
 800259c:	f00a fcc3 	bl	800cf26 <osThreadNew>
 80025a0:	4603      	mov	r3, r0
 80025a2:	4a1e      	ldr	r2, [pc, #120]	@ (800261c <main+0x1b0>)
 80025a4:	6013      	str	r3, [r2, #0]

  /* creation of irTask */
  irTaskHandle = osThreadNew(ir_task, NULL, &irTask_attributes);
 80025a6:	4a1e      	ldr	r2, [pc, #120]	@ (8002620 <main+0x1b4>)
 80025a8:	2100      	movs	r1, #0
 80025aa:	481e      	ldr	r0, [pc, #120]	@ (8002624 <main+0x1b8>)
 80025ac:	f00a fcbb 	bl	800cf26 <osThreadNew>
 80025b0:	4603      	mov	r3, r0
 80025b2:	4a1d      	ldr	r2, [pc, #116]	@ (8002628 <main+0x1bc>)
 80025b4:	6013      	str	r3, [r2, #0]

  /* creation of ultrasonicTask */
  ultrasonicTaskHandle = osThreadNew(ultrasonic_task, NULL, &ultrasonicTask_attributes);
 80025b6:	4a1d      	ldr	r2, [pc, #116]	@ (800262c <main+0x1c0>)
 80025b8:	2100      	movs	r1, #0
 80025ba:	481d      	ldr	r0, [pc, #116]	@ (8002630 <main+0x1c4>)
 80025bc:	f00a fcb3 	bl	800cf26 <osThreadNew>
 80025c0:	4603      	mov	r3, r0
 80025c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002634 <main+0x1c8>)
 80025c4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80025c6:	f00a fc73 	bl	800ceb0 <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 80025ca:	bf00      	nop
 80025cc:	e7fd      	b.n	80025ca <main+0x15e>
 80025ce:	bf00      	nop
 80025d0:	2000055c 	.word	0x2000055c
 80025d4:	49742400 	.word	0x49742400
 80025d8:	40020400 	.word	0x40020400
 80025dc:	20000358 	.word	0x20000358
 80025e0:	200008d4 	.word	0x200008d4
 80025e4:	200008e4 	.word	0x200008e4
 80025e8:	200005a4 	.word	0x200005a4
 80025ec:	080146b8 	.word	0x080146b8
 80025f0:	080147fc 	.word	0x080147fc
 80025f4:	0800338d 	.word	0x0800338d
 80025f8:	200005ec 	.word	0x200005ec
 80025fc:	08014820 	.word	0x08014820
 8002600:	080038c1 	.word	0x080038c1
 8002604:	200005f0 	.word	0x200005f0
 8002608:	08014844 	.word	0x08014844
 800260c:	080038e9 	.word	0x080038e9
 8002610:	200005f4 	.word	0x200005f4
 8002614:	08014868 	.word	0x08014868
 8002618:	08003add 	.word	0x08003add
 800261c:	200005f8 	.word	0x200005f8
 8002620:	0801488c 	.word	0x0801488c
 8002624:	08003b1d 	.word	0x08003b1d
 8002628:	200005fc 	.word	0x200005fc
 800262c:	080148b0 	.word	0x080148b0
 8002630:	08003b2d 	.word	0x08003b2d
 8002634:	20000600 	.word	0x20000600

08002638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b094      	sub	sp, #80	@ 0x50
 800263c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800263e:	f107 0320 	add.w	r3, r7, #32
 8002642:	2230      	movs	r2, #48	@ 0x30
 8002644:	2100      	movs	r1, #0
 8002646:	4618      	mov	r0, r3
 8002648:	f00f fae4 	bl	8011c14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800264c:	f107 030c 	add.w	r3, r7, #12
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800265c:	2300      	movs	r3, #0
 800265e:	60bb      	str	r3, [r7, #8]
 8002660:	4b22      	ldr	r3, [pc, #136]	@ (80026ec <SystemClock_Config+0xb4>)
 8002662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002664:	4a21      	ldr	r2, [pc, #132]	@ (80026ec <SystemClock_Config+0xb4>)
 8002666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800266a:	6413      	str	r3, [r2, #64]	@ 0x40
 800266c:	4b1f      	ldr	r3, [pc, #124]	@ (80026ec <SystemClock_Config+0xb4>)
 800266e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002674:	60bb      	str	r3, [r7, #8]
 8002676:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002678:	2300      	movs	r3, #0
 800267a:	607b      	str	r3, [r7, #4]
 800267c:	4b1c      	ldr	r3, [pc, #112]	@ (80026f0 <SystemClock_Config+0xb8>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a1b      	ldr	r2, [pc, #108]	@ (80026f0 <SystemClock_Config+0xb8>)
 8002682:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002686:	6013      	str	r3, [r2, #0]
 8002688:	4b19      	ldr	r3, [pc, #100]	@ (80026f0 <SystemClock_Config+0xb8>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002690:	607b      	str	r3, [r7, #4]
 8002692:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002694:	2302      	movs	r3, #2
 8002696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002698:	2301      	movs	r3, #1
 800269a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800269c:	2310      	movs	r3, #16
 800269e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80026a0:	2300      	movs	r3, #0
 80026a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026a4:	f107 0320 	add.w	r3, r7, #32
 80026a8:	4618      	mov	r0, r3
 80026aa:	f007 f8dd 	bl	8009868 <HAL_RCC_OscConfig>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80026b4:	f001 fa92 	bl	8003bdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026b8:	230f      	movs	r3, #15
 80026ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80026bc:	2300      	movs	r3, #0
 80026be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026c4:	2300      	movs	r3, #0
 80026c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026c8:	2300      	movs	r3, #0
 80026ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80026cc:	f107 030c 	add.w	r3, r7, #12
 80026d0:	2100      	movs	r1, #0
 80026d2:	4618      	mov	r0, r3
 80026d4:	f007 fb40 	bl	8009d58 <HAL_RCC_ClockConfig>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80026de:	f001 fa7d 	bl	8003bdc <Error_Handler>
  }
}
 80026e2:	bf00      	nop
 80026e4:	3750      	adds	r7, #80	@ 0x50
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40023800 	.word	0x40023800
 80026f0:	40007000 	.word	0x40007000

080026f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80026fa:	463b      	mov	r3, r7
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002706:	4b21      	ldr	r3, [pc, #132]	@ (800278c <MX_ADC1_Init+0x98>)
 8002708:	4a21      	ldr	r2, [pc, #132]	@ (8002790 <MX_ADC1_Init+0x9c>)
 800270a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800270c:	4b1f      	ldr	r3, [pc, #124]	@ (800278c <MX_ADC1_Init+0x98>)
 800270e:	2200      	movs	r2, #0
 8002710:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002712:	4b1e      	ldr	r3, [pc, #120]	@ (800278c <MX_ADC1_Init+0x98>)
 8002714:	2200      	movs	r2, #0
 8002716:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002718:	4b1c      	ldr	r3, [pc, #112]	@ (800278c <MX_ADC1_Init+0x98>)
 800271a:	2200      	movs	r2, #0
 800271c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800271e:	4b1b      	ldr	r3, [pc, #108]	@ (800278c <MX_ADC1_Init+0x98>)
 8002720:	2200      	movs	r2, #0
 8002722:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002724:	4b19      	ldr	r3, [pc, #100]	@ (800278c <MX_ADC1_Init+0x98>)
 8002726:	2200      	movs	r2, #0
 8002728:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800272c:	4b17      	ldr	r3, [pc, #92]	@ (800278c <MX_ADC1_Init+0x98>)
 800272e:	2200      	movs	r2, #0
 8002730:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002732:	4b16      	ldr	r3, [pc, #88]	@ (800278c <MX_ADC1_Init+0x98>)
 8002734:	4a17      	ldr	r2, [pc, #92]	@ (8002794 <MX_ADC1_Init+0xa0>)
 8002736:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002738:	4b14      	ldr	r3, [pc, #80]	@ (800278c <MX_ADC1_Init+0x98>)
 800273a:	2200      	movs	r2, #0
 800273c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800273e:	4b13      	ldr	r3, [pc, #76]	@ (800278c <MX_ADC1_Init+0x98>)
 8002740:	2201      	movs	r2, #1
 8002742:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002744:	4b11      	ldr	r3, [pc, #68]	@ (800278c <MX_ADC1_Init+0x98>)
 8002746:	2200      	movs	r2, #0
 8002748:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800274c:	4b0f      	ldr	r3, [pc, #60]	@ (800278c <MX_ADC1_Init+0x98>)
 800274e:	2201      	movs	r2, #1
 8002750:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002752:	480e      	ldr	r0, [pc, #56]	@ (800278c <MX_ADC1_Init+0x98>)
 8002754:	f004 ff9c 	bl	8007690 <HAL_ADC_Init>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800275e:	f001 fa3d 	bl	8003bdc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002762:	2302      	movs	r3, #2
 8002764:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002766:	2301      	movs	r3, #1
 8002768:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800276a:	2300      	movs	r3, #0
 800276c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800276e:	463b      	mov	r3, r7
 8002770:	4619      	mov	r1, r3
 8002772:	4806      	ldr	r0, [pc, #24]	@ (800278c <MX_ADC1_Init+0x98>)
 8002774:	f005 f96e 	bl	8007a54 <HAL_ADC_ConfigChannel>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800277e:	f001 fa2d 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002782:	bf00      	nop
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20000310 	.word	0x20000310
 8002790:	40012000 	.word	0x40012000
 8002794:	0f000001 	.word	0x0f000001

08002798 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800279c:	4b12      	ldr	r3, [pc, #72]	@ (80027e8 <MX_I2C2_Init+0x50>)
 800279e:	4a13      	ldr	r2, [pc, #76]	@ (80027ec <MX_I2C2_Init+0x54>)
 80027a0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80027a2:	4b11      	ldr	r3, [pc, #68]	@ (80027e8 <MX_I2C2_Init+0x50>)
 80027a4:	4a12      	ldr	r2, [pc, #72]	@ (80027f0 <MX_I2C2_Init+0x58>)
 80027a6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027a8:	4b0f      	ldr	r3, [pc, #60]	@ (80027e8 <MX_I2C2_Init+0x50>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80027ae:	4b0e      	ldr	r3, [pc, #56]	@ (80027e8 <MX_I2C2_Init+0x50>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027b4:	4b0c      	ldr	r3, [pc, #48]	@ (80027e8 <MX_I2C2_Init+0x50>)
 80027b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80027ba:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027bc:	4b0a      	ldr	r3, [pc, #40]	@ (80027e8 <MX_I2C2_Init+0x50>)
 80027be:	2200      	movs	r2, #0
 80027c0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80027c2:	4b09      	ldr	r3, [pc, #36]	@ (80027e8 <MX_I2C2_Init+0x50>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027c8:	4b07      	ldr	r3, [pc, #28]	@ (80027e8 <MX_I2C2_Init+0x50>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027ce:	4b06      	ldr	r3, [pc, #24]	@ (80027e8 <MX_I2C2_Init+0x50>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80027d4:	4804      	ldr	r0, [pc, #16]	@ (80027e8 <MX_I2C2_Init+0x50>)
 80027d6:	f005 fecd 	bl	8008574 <HAL_I2C_Init>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80027e0:	f001 f9fc 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80027e4:	bf00      	nop
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	20000358 	.word	0x20000358
 80027ec:	40005800 	.word	0x40005800
 80027f0:	000186a0 	.word	0x000186a0

080027f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08c      	sub	sp, #48	@ 0x30
 80027f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80027fa:	f107 030c 	add.w	r3, r7, #12
 80027fe:	2224      	movs	r2, #36	@ 0x24
 8002800:	2100      	movs	r1, #0
 8002802:	4618      	mov	r0, r3
 8002804:	f00f fa06 	bl	8011c14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002808:	1d3b      	adds	r3, r7, #4
 800280a:	2200      	movs	r2, #0
 800280c:	601a      	str	r2, [r3, #0]
 800280e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002810:	4b21      	ldr	r3, [pc, #132]	@ (8002898 <MX_TIM2_Init+0xa4>)
 8002812:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002816:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002818:	4b1f      	ldr	r3, [pc, #124]	@ (8002898 <MX_TIM2_Init+0xa4>)
 800281a:	2200      	movs	r2, #0
 800281c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800281e:	4b1e      	ldr	r3, [pc, #120]	@ (8002898 <MX_TIM2_Init+0xa4>)
 8002820:	2200      	movs	r2, #0
 8002822:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002824:	4b1c      	ldr	r3, [pc, #112]	@ (8002898 <MX_TIM2_Init+0xa4>)
 8002826:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800282a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800282c:	4b1a      	ldr	r3, [pc, #104]	@ (8002898 <MX_TIM2_Init+0xa4>)
 800282e:	2200      	movs	r2, #0
 8002830:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002832:	4b19      	ldr	r3, [pc, #100]	@ (8002898 <MX_TIM2_Init+0xa4>)
 8002834:	2200      	movs	r2, #0
 8002836:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002838:	2303      	movs	r3, #3
 800283a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800283c:	2300      	movs	r3, #0
 800283e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002840:	2301      	movs	r3, #1
 8002842:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002844:	2300      	movs	r3, #0
 8002846:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002848:	230a      	movs	r3, #10
 800284a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800284c:	2300      	movs	r3, #0
 800284e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002850:	2301      	movs	r3, #1
 8002852:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002854:	2300      	movs	r3, #0
 8002856:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002858:	230a      	movs	r3, #10
 800285a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800285c:	f107 030c 	add.w	r3, r7, #12
 8002860:	4619      	mov	r1, r3
 8002862:	480d      	ldr	r0, [pc, #52]	@ (8002898 <MX_TIM2_Init+0xa4>)
 8002864:	f008 f89c 	bl	800a9a0 <HAL_TIM_Encoder_Init>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800286e:	f001 f9b5 	bl	8003bdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002872:	2300      	movs	r3, #0
 8002874:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002876:	2300      	movs	r3, #0
 8002878:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800287a:	1d3b      	adds	r3, r7, #4
 800287c:	4619      	mov	r1, r3
 800287e:	4806      	ldr	r0, [pc, #24]	@ (8002898 <MX_TIM2_Init+0xa4>)
 8002880:	f009 f97a 	bl	800bb78 <HAL_TIMEx_MasterConfigSynchronization>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800288a:	f001 f9a7 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800288e:	bf00      	nop
 8002890:	3730      	adds	r7, #48	@ 0x30
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	200003ac 	.word	0x200003ac

0800289c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08c      	sub	sp, #48	@ 0x30
 80028a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80028a2:	f107 030c 	add.w	r3, r7, #12
 80028a6:	2224      	movs	r2, #36	@ 0x24
 80028a8:	2100      	movs	r1, #0
 80028aa:	4618      	mov	r0, r3
 80028ac:	f00f f9b2 	bl	8011c14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028b0:	1d3b      	adds	r3, r7, #4
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028b8:	4b20      	ldr	r3, [pc, #128]	@ (800293c <MX_TIM3_Init+0xa0>)
 80028ba:	4a21      	ldr	r2, [pc, #132]	@ (8002940 <MX_TIM3_Init+0xa4>)
 80028bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80028be:	4b1f      	ldr	r3, [pc, #124]	@ (800293c <MX_TIM3_Init+0xa0>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028c4:	4b1d      	ldr	r3, [pc, #116]	@ (800293c <MX_TIM3_Init+0xa0>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80028ca:	4b1c      	ldr	r3, [pc, #112]	@ (800293c <MX_TIM3_Init+0xa0>)
 80028cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028d2:	4b1a      	ldr	r3, [pc, #104]	@ (800293c <MX_TIM3_Init+0xa0>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028d8:	4b18      	ldr	r3, [pc, #96]	@ (800293c <MX_TIM3_Init+0xa0>)
 80028da:	2200      	movs	r2, #0
 80028dc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80028de:	2303      	movs	r3, #3
 80028e0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80028e2:	2300      	movs	r3, #0
 80028e4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80028e6:	2301      	movs	r3, #1
 80028e8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80028ee:	230a      	movs	r3, #10
 80028f0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80028f2:	2300      	movs	r3, #0
 80028f4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80028f6:	2301      	movs	r3, #1
 80028f8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80028fa:	2300      	movs	r3, #0
 80028fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80028fe:	230a      	movs	r3, #10
 8002900:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002902:	f107 030c 	add.w	r3, r7, #12
 8002906:	4619      	mov	r1, r3
 8002908:	480c      	ldr	r0, [pc, #48]	@ (800293c <MX_TIM3_Init+0xa0>)
 800290a:	f008 f849 	bl	800a9a0 <HAL_TIM_Encoder_Init>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002914:	f001 f962 	bl	8003bdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002918:	2300      	movs	r3, #0
 800291a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800291c:	2300      	movs	r3, #0
 800291e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002920:	1d3b      	adds	r3, r7, #4
 8002922:	4619      	mov	r1, r3
 8002924:	4805      	ldr	r0, [pc, #20]	@ (800293c <MX_TIM3_Init+0xa0>)
 8002926:	f009 f927 	bl	800bb78 <HAL_TIMEx_MasterConfigSynchronization>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002930:	f001 f954 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002934:	bf00      	nop
 8002936:	3730      	adds	r7, #48	@ 0x30
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	200003f4 	.word	0x200003f4
 8002940:	40000400 	.word	0x40000400

08002944 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b08e      	sub	sp, #56	@ 0x38
 8002948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800294a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800294e:	2200      	movs	r2, #0
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	605a      	str	r2, [r3, #4]
 8002954:	609a      	str	r2, [r3, #8]
 8002956:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002958:	f107 0320 	add.w	r3, r7, #32
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002962:	1d3b      	adds	r3, r7, #4
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	605a      	str	r2, [r3, #4]
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	60da      	str	r2, [r3, #12]
 800296e:	611a      	str	r2, [r3, #16]
 8002970:	615a      	str	r2, [r3, #20]
 8002972:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002974:	4b32      	ldr	r3, [pc, #200]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 8002976:	4a33      	ldr	r2, [pc, #204]	@ (8002a44 <MX_TIM4_Init+0x100>)
 8002978:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800297a:	4b31      	ldr	r3, [pc, #196]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 800297c:	2200      	movs	r2, #0
 800297e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002980:	4b2f      	ldr	r3, [pc, #188]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 8002982:	2200      	movs	r2, #0
 8002984:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 799;
 8002986:	4b2e      	ldr	r3, [pc, #184]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 8002988:	f240 321f 	movw	r2, #799	@ 0x31f
 800298c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800298e:	4b2c      	ldr	r3, [pc, #176]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 8002990:	2200      	movs	r2, #0
 8002992:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002994:	4b2a      	ldr	r3, [pc, #168]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 8002996:	2280      	movs	r2, #128	@ 0x80
 8002998:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800299a:	4829      	ldr	r0, [pc, #164]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 800299c:	f007 fbee 	bl	800a17c <HAL_TIM_Base_Init>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80029a6:	f001 f919 	bl	8003bdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80029b0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80029b4:	4619      	mov	r1, r3
 80029b6:	4822      	ldr	r0, [pc, #136]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 80029b8:	f008 fb74 	bl	800b0a4 <HAL_TIM_ConfigClockSource>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80029c2:	f001 f90b 	bl	8003bdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80029c6:	481e      	ldr	r0, [pc, #120]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 80029c8:	f007 fc98 	bl	800a2fc <HAL_TIM_PWM_Init>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80029d2:	f001 f903 	bl	8003bdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80029d6:	2320      	movs	r3, #32
 80029d8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029da:	2300      	movs	r3, #0
 80029dc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029de:	f107 0320 	add.w	r3, r7, #32
 80029e2:	4619      	mov	r1, r3
 80029e4:	4816      	ldr	r0, [pc, #88]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 80029e6:	f009 f8c7 	bl	800bb78 <HAL_TIMEx_MasterConfigSynchronization>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80029f0:	f001 f8f4 	bl	8003bdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029f4:	2360      	movs	r3, #96	@ 0x60
 80029f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80029f8:	2300      	movs	r3, #0
 80029fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029fc:	2300      	movs	r3, #0
 80029fe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002a04:	1d3b      	adds	r3, r7, #4
 8002a06:	2208      	movs	r2, #8
 8002a08:	4619      	mov	r1, r3
 8002a0a:	480d      	ldr	r0, [pc, #52]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 8002a0c:	f008 fa88 	bl	800af20 <HAL_TIM_PWM_ConfigChannel>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002a16:	f001 f8e1 	bl	8003bdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002a1a:	1d3b      	adds	r3, r7, #4
 8002a1c:	220c      	movs	r2, #12
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4807      	ldr	r0, [pc, #28]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 8002a22:	f008 fa7d 	bl	800af20 <HAL_TIM_PWM_ConfigChannel>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8002a2c:	f001 f8d6 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002a30:	4803      	ldr	r0, [pc, #12]	@ (8002a40 <MX_TIM4_Init+0xfc>)
 8002a32:	f004 fb61 	bl	80070f8 <HAL_TIM_MspPostInit>

}
 8002a36:	bf00      	nop
 8002a38:	3738      	adds	r7, #56	@ 0x38
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	2000043c 	.word	0x2000043c
 8002a44:	40000800 	.word	0x40000800

08002a48 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a4e:	f107 0308 	add.w	r3, r7, #8
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	605a      	str	r2, [r3, #4]
 8002a58:	609a      	str	r2, [r3, #8]
 8002a5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a5c:	463b      	mov	r3, r7
 8002a5e:	2200      	movs	r2, #0
 8002a60:	601a      	str	r2, [r3, #0]
 8002a62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002a64:	4b1d      	ldr	r3, [pc, #116]	@ (8002adc <MX_TIM5_Init+0x94>)
 8002a66:	4a1e      	ldr	r2, [pc, #120]	@ (8002ae0 <MX_TIM5_Init+0x98>)
 8002a68:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1599;
 8002a6a:	4b1c      	ldr	r3, [pc, #112]	@ (8002adc <MX_TIM5_Init+0x94>)
 8002a6c:	f240 623f 	movw	r2, #1599	@ 0x63f
 8002a70:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a72:	4b1a      	ldr	r3, [pc, #104]	@ (8002adc <MX_TIM5_Init+0x94>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99;
 8002a78:	4b18      	ldr	r3, [pc, #96]	@ (8002adc <MX_TIM5_Init+0x94>)
 8002a7a:	2263      	movs	r2, #99	@ 0x63
 8002a7c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a7e:	4b17      	ldr	r3, [pc, #92]	@ (8002adc <MX_TIM5_Init+0x94>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a84:	4b15      	ldr	r3, [pc, #84]	@ (8002adc <MX_TIM5_Init+0x94>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002a8a:	4814      	ldr	r0, [pc, #80]	@ (8002adc <MX_TIM5_Init+0x94>)
 8002a8c:	f007 fb76 	bl	800a17c <HAL_TIM_Base_Init>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002a96:	f001 f8a1 	bl	8003bdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002aa0:	f107 0308 	add.w	r3, r7, #8
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	480d      	ldr	r0, [pc, #52]	@ (8002adc <MX_TIM5_Init+0x94>)
 8002aa8:	f008 fafc 	bl	800b0a4 <HAL_TIM_ConfigClockSource>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002ab2:	f001 f893 	bl	8003bdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002aba:	2300      	movs	r3, #0
 8002abc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002abe:	463b      	mov	r3, r7
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4806      	ldr	r0, [pc, #24]	@ (8002adc <MX_TIM5_Init+0x94>)
 8002ac4:	f009 f858 	bl	800bb78 <HAL_TIMEx_MasterConfigSynchronization>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002ace:	f001 f885 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002ad2:	bf00      	nop
 8002ad4:	3718      	adds	r7, #24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	20000484 	.word	0x20000484
 8002ae0:	40000c00 	.word	0x40000c00

08002ae4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b096      	sub	sp, #88	@ 0x58
 8002ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002aea:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	609a      	str	r2, [r3, #8]
 8002af6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002af8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002afc:	2200      	movs	r2, #0
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]
 8002b0a:	605a      	str	r2, [r3, #4]
 8002b0c:	609a      	str	r2, [r3, #8]
 8002b0e:	60da      	str	r2, [r3, #12]
 8002b10:	611a      	str	r2, [r3, #16]
 8002b12:	615a      	str	r2, [r3, #20]
 8002b14:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002b16:	1d3b      	adds	r3, r7, #4
 8002b18:	2220      	movs	r2, #32
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f00f f879 	bl	8011c14 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002b22:	4b3e      	ldr	r3, [pc, #248]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002b24:	4a3e      	ldr	r2, [pc, #248]	@ (8002c20 <MX_TIM8_Init+0x13c>)
 8002b26:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 15;
 8002b28:	4b3c      	ldr	r3, [pc, #240]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002b2a:	220f      	movs	r2, #15
 8002b2c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b2e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8002b34:	4b39      	ldr	r3, [pc, #228]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002b36:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002b3a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b3c:	4b37      	ldr	r3, [pc, #220]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002b42:	4b36      	ldr	r3, [pc, #216]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002b48:	4b34      	ldr	r3, [pc, #208]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002b4a:	2280      	movs	r2, #128	@ 0x80
 8002b4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002b4e:	4833      	ldr	r0, [pc, #204]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002b50:	f007 fb14 	bl	800a17c <HAL_TIM_Base_Init>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8002b5a:	f001 f83f 	bl	8003bdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b62:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002b64:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002b68:	4619      	mov	r1, r3
 8002b6a:	482c      	ldr	r0, [pc, #176]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002b6c:	f008 fa9a 	bl	800b0a4 <HAL_TIM_ConfigClockSource>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002b76:	f001 f831 	bl	8003bdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002b7a:	4828      	ldr	r0, [pc, #160]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002b7c:	f007 fbbe 	bl	800a2fc <HAL_TIM_PWM_Init>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8002b86:	f001 f829 	bl	8003bdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002b92:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002b96:	4619      	mov	r1, r3
 8002b98:	4820      	ldr	r0, [pc, #128]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002b9a:	f008 ffed 	bl	800bb78 <HAL_TIMEx_MasterConfigSynchronization>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8002ba4:	f001 f81a 	bl	8003bdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ba8:	2360      	movs	r3, #96	@ 0x60
 8002baa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002bac:	2300      	movs	r3, #0
 8002bae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002bc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bc8:	2200      	movs	r2, #0
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4813      	ldr	r0, [pc, #76]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002bce:	f008 f9a7 	bl	800af20 <HAL_TIM_PWM_ConfigChannel>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8002bd8:	f001 f800 	bl	8003bdc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002be0:	2300      	movs	r3, #0
 8002be2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002be4:	2300      	movs	r3, #0
 8002be6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002be8:	2300      	movs	r3, #0
 8002bea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002bec:	2300      	movs	r3, #0
 8002bee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002bf0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002bf4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002bfa:	1d3b      	adds	r3, r7, #4
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4807      	ldr	r0, [pc, #28]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002c00:	f009 f836 	bl	800bc70 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8002c0a:	f000 ffe7 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002c0e:	4803      	ldr	r0, [pc, #12]	@ (8002c1c <MX_TIM8_Init+0x138>)
 8002c10:	f004 fa72 	bl	80070f8 <HAL_TIM_MspPostInit>

}
 8002c14:	bf00      	nop
 8002c16:	3758      	adds	r7, #88	@ 0x58
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	200004cc 	.word	0x200004cc
 8002c20:	40010400 	.word	0x40010400

08002c24 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b08c      	sub	sp, #48	@ 0x30
 8002c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c2a:	f107 0320 	add.w	r3, r7, #32
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]
 8002c32:	605a      	str	r2, [r3, #4]
 8002c34:	609a      	str	r2, [r3, #8]
 8002c36:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c38:	1d3b      	adds	r3, r7, #4
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	601a      	str	r2, [r3, #0]
 8002c3e:	605a      	str	r2, [r3, #4]
 8002c40:	609a      	str	r2, [r3, #8]
 8002c42:	60da      	str	r2, [r3, #12]
 8002c44:	611a      	str	r2, [r3, #16]
 8002c46:	615a      	str	r2, [r3, #20]
 8002c48:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002c4c:	4a2b      	ldr	r2, [pc, #172]	@ (8002cfc <MX_TIM9_Init+0xd8>)
 8002c4e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8002c50:	4b29      	ldr	r3, [pc, #164]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c56:	4b28      	ldr	r3, [pc, #160]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 799;
 8002c5c:	4b26      	ldr	r3, [pc, #152]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002c5e:	f240 321f 	movw	r2, #799	@ 0x31f
 8002c62:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c64:	4b24      	ldr	r3, [pc, #144]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c6a:	4b23      	ldr	r3, [pc, #140]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002c6c:	2280      	movs	r2, #128	@ 0x80
 8002c6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002c70:	4821      	ldr	r0, [pc, #132]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002c72:	f007 fa83 	bl	800a17c <HAL_TIM_Base_Init>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d001      	beq.n	8002c80 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8002c7c:	f000 ffae 	bl	8003bdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c84:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002c86:	f107 0320 	add.w	r3, r7, #32
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	481a      	ldr	r0, [pc, #104]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002c8e:	f008 fa09 	bl	800b0a4 <HAL_TIM_ConfigClockSource>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8002c98:	f000 ffa0 	bl	8003bdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002c9c:	4816      	ldr	r0, [pc, #88]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002c9e:	f007 fb2d 	bl	800a2fc <HAL_TIM_PWM_Init>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8002ca8:	f000 ff98 	bl	8003bdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002cac:	2360      	movs	r3, #96	@ 0x60
 8002cae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002cbc:	1d3b      	adds	r3, r7, #4
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	480d      	ldr	r0, [pc, #52]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002cc4:	f008 f92c 	bl	800af20 <HAL_TIM_PWM_ConfigChannel>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8002cce:	f000 ff85 	bl	8003bdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002cd2:	1d3b      	adds	r3, r7, #4
 8002cd4:	2204      	movs	r2, #4
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	4807      	ldr	r0, [pc, #28]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002cda:	f008 f921 	bl	800af20 <HAL_TIM_PWM_ConfigChannel>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8002ce4:	f000 ff7a 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002ce8:	4803      	ldr	r0, [pc, #12]	@ (8002cf8 <MX_TIM9_Init+0xd4>)
 8002cea:	f004 fa05 	bl	80070f8 <HAL_TIM_MspPostInit>

}
 8002cee:	bf00      	nop
 8002cf0:	3730      	adds	r7, #48	@ 0x30
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20000514 	.word	0x20000514
 8002cfc:	40014000 	.word	0x40014000

08002d00 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b088      	sub	sp, #32
 8002d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d06:	f107 0310 	add.w	r3, r7, #16
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	605a      	str	r2, [r3, #4]
 8002d10:	609a      	str	r2, [r3, #8]
 8002d12:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002d14:	463b      	mov	r3, r7
 8002d16:	2200      	movs	r2, #0
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	605a      	str	r2, [r3, #4]
 8002d1c:	609a      	str	r2, [r3, #8]
 8002d1e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002d20:	4b23      	ldr	r3, [pc, #140]	@ (8002db0 <MX_TIM12_Init+0xb0>)
 8002d22:	4a24      	ldr	r2, [pc, #144]	@ (8002db4 <MX_TIM12_Init+0xb4>)
 8002d24:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 15;
 8002d26:	4b22      	ldr	r3, [pc, #136]	@ (8002db0 <MX_TIM12_Init+0xb0>)
 8002d28:	220f      	movs	r2, #15
 8002d2a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d2c:	4b20      	ldr	r3, [pc, #128]	@ (8002db0 <MX_TIM12_Init+0xb0>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8002d32:	4b1f      	ldr	r3, [pc, #124]	@ (8002db0 <MX_TIM12_Init+0xb0>)
 8002d34:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d38:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002db0 <MX_TIM12_Init+0xb0>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d40:	4b1b      	ldr	r3, [pc, #108]	@ (8002db0 <MX_TIM12_Init+0xb0>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002d46:	481a      	ldr	r0, [pc, #104]	@ (8002db0 <MX_TIM12_Init+0xb0>)
 8002d48:	f007 fa18 	bl	800a17c <HAL_TIM_Base_Init>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <MX_TIM12_Init+0x56>
  {
    Error_Handler();
 8002d52:	f000 ff43 	bl	8003bdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d5a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002d5c:	f107 0310 	add.w	r3, r7, #16
 8002d60:	4619      	mov	r1, r3
 8002d62:	4813      	ldr	r0, [pc, #76]	@ (8002db0 <MX_TIM12_Init+0xb0>)
 8002d64:	f008 f99e 	bl	800b0a4 <HAL_TIM_ConfigClockSource>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 8002d6e:	f000 ff35 	bl	8003bdc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 8002d72:	480f      	ldr	r0, [pc, #60]	@ (8002db0 <MX_TIM12_Init+0xb0>)
 8002d74:	f007 fbe4 	bl	800a540 <HAL_TIM_IC_Init>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <MX_TIM12_Init+0x82>
  {
    Error_Handler();
 8002d7e:	f000 ff2d 	bl	8003bdc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002d82:	230a      	movs	r3, #10
 8002d84:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002d86:	2301      	movs	r3, #1
 8002d88:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 8; // basic digital filter against glitches on echo
 8002d8e:	2308      	movs	r3, #8
 8002d90:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002d92:	463b      	mov	r3, r7
 8002d94:	2200      	movs	r2, #0
 8002d96:	4619      	mov	r1, r3
 8002d98:	4805      	ldr	r0, [pc, #20]	@ (8002db0 <MX_TIM12_Init+0xb0>)
 8002d9a:	f008 f825 	bl	800ade8 <HAL_TIM_IC_ConfigChannel>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <MX_TIM12_Init+0xa8>
  {
    Error_Handler();
 8002da4:	f000 ff1a 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8002da8:	bf00      	nop
 8002daa:	3720      	adds	r7, #32
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	2000055c 	.word	0x2000055c
 8002db4:	40001800 	.word	0x40001800

08002db8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002dbc:	4b11      	ldr	r3, [pc, #68]	@ (8002e04 <MX_USART3_UART_Init+0x4c>)
 8002dbe:	4a12      	ldr	r2, [pc, #72]	@ (8002e08 <MX_USART3_UART_Init+0x50>)
 8002dc0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002dc2:	4b10      	ldr	r3, [pc, #64]	@ (8002e04 <MX_USART3_UART_Init+0x4c>)
 8002dc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002dc8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002dca:	4b0e      	ldr	r3, [pc, #56]	@ (8002e04 <MX_USART3_UART_Init+0x4c>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002e04 <MX_USART3_UART_Init+0x4c>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8002e04 <MX_USART3_UART_Init+0x4c>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002ddc:	4b09      	ldr	r3, [pc, #36]	@ (8002e04 <MX_USART3_UART_Init+0x4c>)
 8002dde:	220c      	movs	r2, #12
 8002de0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002de2:	4b08      	ldr	r3, [pc, #32]	@ (8002e04 <MX_USART3_UART_Init+0x4c>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002de8:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <MX_USART3_UART_Init+0x4c>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002dee:	4805      	ldr	r0, [pc, #20]	@ (8002e04 <MX_USART3_UART_Init+0x4c>)
 8002df0:	f008 ffa4 	bl	800bd3c <HAL_UART_Init>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002dfa:	f000 feef 	bl	8003bdc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	200005a4 	.word	0x200005a4
 8002e08:	40004800 	.word	0x40004800

08002e0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b08a      	sub	sp, #40	@ 0x28
 8002e10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e12:	f107 0314 	add.w	r3, r7, #20
 8002e16:	2200      	movs	r2, #0
 8002e18:	601a      	str	r2, [r3, #0]
 8002e1a:	605a      	str	r2, [r3, #4]
 8002e1c:	609a      	str	r2, [r3, #8]
 8002e1e:	60da      	str	r2, [r3, #12]
 8002e20:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	613b      	str	r3, [r7, #16]
 8002e26:	4b49      	ldr	r3, [pc, #292]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2a:	4a48      	ldr	r2, [pc, #288]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e2c:	f043 0310 	orr.w	r3, r3, #16
 8002e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e32:	4b46      	ldr	r3, [pc, #280]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e36:	f003 0310 	and.w	r3, r3, #16
 8002e3a:	613b      	str	r3, [r7, #16]
 8002e3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e3e:	2300      	movs	r3, #0
 8002e40:	60fb      	str	r3, [r7, #12]
 8002e42:	4b42      	ldr	r3, [pc, #264]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e46:	4a41      	ldr	r2, [pc, #260]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e4e:	4b3f      	ldr	r3, [pc, #252]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	60fb      	str	r3, [r7, #12]
 8002e58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	60bb      	str	r3, [r7, #8]
 8002e5e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e62:	4a3a      	ldr	r2, [pc, #232]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e64:	f043 0302 	orr.w	r3, r3, #2
 8002e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e6a:	4b38      	ldr	r3, [pc, #224]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	60bb      	str	r3, [r7, #8]
 8002e74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e76:	2300      	movs	r3, #0
 8002e78:	607b      	str	r3, [r7, #4]
 8002e7a:	4b34      	ldr	r3, [pc, #208]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7e:	4a33      	ldr	r2, [pc, #204]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e80:	f043 0308 	orr.w	r3, r3, #8
 8002e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e86:	4b31      	ldr	r3, [pc, #196]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e8a:	f003 0308 	and.w	r3, r3, #8
 8002e8e:	607b      	str	r3, [r7, #4]
 8002e90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e92:	2300      	movs	r3, #0
 8002e94:	603b      	str	r3, [r7, #0]
 8002e96:	4b2d      	ldr	r3, [pc, #180]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9a:	4a2c      	ldr	r2, [pc, #176]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002e9c:	f043 0304 	orr.w	r3, r3, #4
 8002ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ea2:	4b2a      	ldr	r3, [pc, #168]	@ (8002f4c <MX_GPIO_Init+0x140>)
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea6:	f003 0304 	and.w	r3, r3, #4
 8002eaa:	603b      	str	r3, [r7, #0]
 8002eac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002eb4:	4826      	ldr	r0, [pc, #152]	@ (8002f50 <MX_GPIO_Init+0x144>)
 8002eb6:	f005 fb43 	bl	8008540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(trigger_pin_GPIO_Port, trigger_pin_Pin, GPIO_PIN_RESET);
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ec0:	4824      	ldr	r0, [pc, #144]	@ (8002f54 <MX_GPIO_Init+0x148>)
 8002ec2:	f005 fb3d 	bl	8008540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_RESET);
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 8002ecc:	4822      	ldr	r0, [pc, #136]	@ (8002f58 <MX_GPIO_Init+0x14c>)
 8002ece:	f005 fb37 	bl	8008540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8002ed2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ed6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002edc:	2300      	movs	r3, #0
 8002ede:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8002ee4:	f107 0314 	add.w	r3, r7, #20
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4819      	ldr	r0, [pc, #100]	@ (8002f50 <MX_GPIO_Init+0x144>)
 8002eec:	f005 f974 	bl	80081d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : trigger_pin_Pin */
  GPIO_InitStruct.Pin = trigger_pin_Pin;
 8002ef0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ef4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002efe:	2300      	movs	r3, #0
 8002f00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(trigger_pin_GPIO_Port, &GPIO_InitStruct);
 8002f02:	f107 0314 	add.w	r3, r7, #20
 8002f06:	4619      	mov	r1, r3
 8002f08:	4812      	ldr	r0, [pc, #72]	@ (8002f54 <MX_GPIO_Init+0x148>)
 8002f0a:	f005 f965 	bl	80081d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin OLED_RES_Pin OLED_SDA_Pin OLED_SCL_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin;
 8002f0e:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8002f12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f14:	2301      	movs	r3, #1
 8002f16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f20:	f107 0314 	add.w	r3, r7, #20
 8002f24:	4619      	mov	r1, r3
 8002f26:	480c      	ldr	r0, [pc, #48]	@ (8002f58 <MX_GPIO_Init+0x14c>)
 8002f28:	f005 f956 	bl	80081d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f30:	2300      	movs	r3, #0
 8002f32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f34:	2300      	movs	r3, #0
 8002f36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002f38:	f107 0314 	add.w	r3, r7, #20
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4804      	ldr	r0, [pc, #16]	@ (8002f50 <MX_GPIO_Init+0x144>)
 8002f40:	f005 f94a 	bl	80081d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002f44:	bf00      	nop
 8002f46:	3728      	adds	r7, #40	@ 0x28
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40023800 	.word	0x40023800
 8002f50:	40021000 	.word	0x40021000
 8002f54:	40020400 	.word	0x40020400
 8002f58:	40020c00 	.word	0x40020c00

08002f5c <millis>:

/* USER CODE BEGIN 4 */
static inline uint32_t millis(void) { return osKernelGetTickCount(); }
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	f009 ffcc 	bl	800cefc <osKernelGetTickCount>
 8002f64:	4603      	mov	r3, r0
 8002f66:	4618      	mov	r0, r3
 8002f68:	bd80      	pop	{r7, pc}
	...

08002f6c <oled_draw_default_layout>:
/* USER CODE BEGIN PV */
// UI helpers for progress display
static void oled_draw_default_layout(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  OLED_Clear();
 8002f70:	f002 fffa 	bl	8005f68 <OLED_Clear>
  OLED_ShowString(0, 0,  (uint8_t*)"Dist(cm):");
 8002f74:	4a10      	ldr	r2, [pc, #64]	@ (8002fb8 <oled_draw_default_layout+0x4c>)
 8002f76:	2100      	movs	r1, #0
 8002f78:	2000      	movs	r0, #0
 8002f7a:	f003 f8e7 	bl	800614c <OLED_ShowString>
  OLED_ShowString(72, 0, (uint8_t*)"       ");
 8002f7e:	4a0f      	ldr	r2, [pc, #60]	@ (8002fbc <oled_draw_default_layout+0x50>)
 8002f80:	2100      	movs	r1, #0
 8002f82:	2048      	movs	r0, #72	@ 0x48
 8002f84:	f003 f8e2 	bl	800614c <OLED_ShowString>
  OLED_ShowString(0, 24, (uint8_t*)"RX char:");
 8002f88:	4a0d      	ldr	r2, [pc, #52]	@ (8002fc0 <oled_draw_default_layout+0x54>)
 8002f8a:	2118      	movs	r1, #24
 8002f8c:	2000      	movs	r0, #0
 8002f8e:	f003 f8dd 	bl	800614c <OLED_ShowString>
  OLED_ShowString(72, 24, (uint8_t*)"   ");
 8002f92:	4a0c      	ldr	r2, [pc, #48]	@ (8002fc4 <oled_draw_default_layout+0x58>)
 8002f94:	2118      	movs	r1, #24
 8002f96:	2048      	movs	r0, #72	@ 0x48
 8002f98:	f003 f8d8 	bl	800614c <OLED_ShowString>
  OLED_ShowString(0, 48, (uint8_t*)"Instr:");
 8002f9c:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc8 <oled_draw_default_layout+0x5c>)
 8002f9e:	2130      	movs	r1, #48	@ 0x30
 8002fa0:	2000      	movs	r0, #0
 8002fa2:	f003 f8d3 	bl	800614c <OLED_ShowString>
  OLED_ShowString(72, 48, (uint8_t*)"   ");
 8002fa6:	4a07      	ldr	r2, [pc, #28]	@ (8002fc4 <oled_draw_default_layout+0x58>)
 8002fa8:	2130      	movs	r1, #48	@ 0x30
 8002faa:	2048      	movs	r0, #72	@ 0x48
 8002fac:	f003 f8ce 	bl	800614c <OLED_ShowString>
  OLED_Refresh_Gram();
 8002fb0:	f002 ff54 	bl	8005e5c <OLED_Refresh_Gram>
}
 8002fb4:	bf00      	nop
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	080146cc 	.word	0x080146cc
 8002fbc:	080146d8 	.word	0x080146d8
 8002fc0:	080146e0 	.word	0x080146e0
 8002fc4:	080146ec 	.word	0x080146ec
 8002fc8:	080146f0 	.word	0x080146f0

08002fcc <format_rate_line>:

static void format_rate_line(char *out, size_t len, const char *label, float value)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b08c      	sub	sp, #48	@ 0x30
 8002fd0:	af04      	add	r7, sp, #16
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
 8002fd8:	ed87 0a00 	vstr	s0, [r7]
  int value10 = (int)(value * 10.0f + (value >= 0.0f ? 0.5f : -0.5f));
 8002fdc:	edd7 7a00 	vldr	s15, [r7]
 8002fe0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002fe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fe8:	ed97 7a00 	vldr	s14, [r7]
 8002fec:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff4:	db02      	blt.n	8002ffc <format_rate_line+0x30>
 8002ff6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002ffa:	e001      	b.n	8003000 <format_rate_line+0x34>
 8002ffc:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8003000:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003004:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003008:	ee17 3a90 	vmov	r3, s15
 800300c:	61fb      	str	r3, [r7, #28]
  int sign = (value10 < 0) ? -1 : 1;
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	2b00      	cmp	r3, #0
 8003012:	da02      	bge.n	800301a <format_rate_line+0x4e>
 8003014:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003018:	e000      	b.n	800301c <format_rate_line+0x50>
 800301a:	2301      	movs	r3, #1
 800301c:	61bb      	str	r3, [r7, #24]
  if (value10 < 0) value10 = -value10;
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	2b00      	cmp	r3, #0
 8003022:	da02      	bge.n	800302a <format_rate_line+0x5e>
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	425b      	negs	r3, r3
 8003028:	61fb      	str	r3, [r7, #28]
  int whole = value10 / 10;
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	4a14      	ldr	r2, [pc, #80]	@ (8003080 <format_rate_line+0xb4>)
 800302e:	fb82 1203 	smull	r1, r2, r2, r3
 8003032:	1092      	asrs	r2, r2, #2
 8003034:	17db      	asrs	r3, r3, #31
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	617b      	str	r3, [r7, #20]
  int tenth = value10 % 10;
 800303a:	69fa      	ldr	r2, [r7, #28]
 800303c:	4b10      	ldr	r3, [pc, #64]	@ (8003080 <format_rate_line+0xb4>)
 800303e:	fb83 1302 	smull	r1, r3, r3, r2
 8003042:	1099      	asrs	r1, r3, #2
 8003044:	17d3      	asrs	r3, r2, #31
 8003046:	1ac9      	subs	r1, r1, r3
 8003048:	460b      	mov	r3, r1
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	440b      	add	r3, r1
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	613b      	str	r3, [r7, #16]
  (void)snprintf(out, len, "%s:%c%d.%d dps", label, (sign < 0) ? '-' : ' ', whole, tenth);
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	2b00      	cmp	r3, #0
 8003058:	da01      	bge.n	800305e <format_rate_line+0x92>
 800305a:	232d      	movs	r3, #45	@ 0x2d
 800305c:	e000      	b.n	8003060 <format_rate_line+0x94>
 800305e:	2320      	movs	r3, #32
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	9202      	str	r2, [sp, #8]
 8003064:	697a      	ldr	r2, [r7, #20]
 8003066:	9201      	str	r2, [sp, #4]
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a05      	ldr	r2, [pc, #20]	@ (8003084 <format_rate_line+0xb8>)
 800306e:	68b9      	ldr	r1, [r7, #8]
 8003070:	68f8      	ldr	r0, [r7, #12]
 8003072:	f00d fde1 	bl	8010c38 <sniprintf>
}
 8003076:	bf00      	nop
 8003078:	3720      	adds	r7, #32
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	66666667 	.word	0x66666667
 8003084:	080146f8 	.word	0x080146f8

08003088 <oled_show_avg_screen>:

static void oled_show_avg_screen(float left_rate, float right_rate)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b08e      	sub	sp, #56	@ 0x38
 800308c:	af02      	add	r7, sp, #8
 800308e:	ed87 0a01 	vstr	s0, [r7, #4]
 8003092:	edc7 0a00 	vstr	s1, [r7]
  char line[21];

  OLED_Clear();
 8003096:	f002 ff67 	bl	8005f68 <OLED_Clear>
  OLED_ShowString(0, 0, (uint8_t*)"Servo Avg Rate");
 800309a:	4a5a      	ldr	r2, [pc, #360]	@ (8003204 <oled_show_avg_screen+0x17c>)
 800309c:	2100      	movs	r1, #0
 800309e:	2000      	movs	r0, #0
 80030a0:	f003 f854 	bl	800614c <OLED_ShowString>

  if (fabsf(left_rate) > 0.01f) {
 80030a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80030a8:	eef0 7ae7 	vabs.f32	s15, s15
 80030ac:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8003208 <oled_show_avg_screen+0x180>
 80030b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030b8:	dd09      	ble.n	80030ce <oled_show_avg_screen+0x46>
    format_rate_line(line, sizeof(line), "Left", left_rate);
 80030ba:	f107 0308 	add.w	r3, r7, #8
 80030be:	ed97 0a01 	vldr	s0, [r7, #4]
 80030c2:	4a52      	ldr	r2, [pc, #328]	@ (800320c <oled_show_avg_screen+0x184>)
 80030c4:	2115      	movs	r1, #21
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7ff ff80 	bl	8002fcc <format_rate_line>
 80030cc:	e006      	b.n	80030dc <oled_show_avg_screen+0x54>
  } else {
    (void)snprintf(line, sizeof(line), "Left:    ---");
 80030ce:	f107 0308 	add.w	r3, r7, #8
 80030d2:	4a4f      	ldr	r2, [pc, #316]	@ (8003210 <oled_show_avg_screen+0x188>)
 80030d4:	2115      	movs	r1, #21
 80030d6:	4618      	mov	r0, r3
 80030d8:	f00d fdae 	bl	8010c38 <sniprintf>
  }
  OLED_ShowString(0, 16, (uint8_t*)line);
 80030dc:	f107 0308 	add.w	r3, r7, #8
 80030e0:	461a      	mov	r2, r3
 80030e2:	2110      	movs	r1, #16
 80030e4:	2000      	movs	r0, #0
 80030e6:	f003 f831 	bl	800614c <OLED_ShowString>

  if (fabsf(right_rate) > 0.01f) {
 80030ea:	edd7 7a00 	vldr	s15, [r7]
 80030ee:	eef0 7ae7 	vabs.f32	s15, s15
 80030f2:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8003208 <oled_show_avg_screen+0x180>
 80030f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030fe:	dd09      	ble.n	8003114 <oled_show_avg_screen+0x8c>
    format_rate_line(line, sizeof(line), "Right", right_rate);
 8003100:	f107 0308 	add.w	r3, r7, #8
 8003104:	ed97 0a00 	vldr	s0, [r7]
 8003108:	4a42      	ldr	r2, [pc, #264]	@ (8003214 <oled_show_avg_screen+0x18c>)
 800310a:	2115      	movs	r1, #21
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff ff5d 	bl	8002fcc <format_rate_line>
 8003112:	e006      	b.n	8003122 <oled_show_avg_screen+0x9a>
  } else {
    (void)snprintf(line, sizeof(line), "Right:   ---");
 8003114:	f107 0308 	add.w	r3, r7, #8
 8003118:	4a3f      	ldr	r2, [pc, #252]	@ (8003218 <oled_show_avg_screen+0x190>)
 800311a:	2115      	movs	r1, #21
 800311c:	4618      	mov	r0, r3
 800311e:	f00d fd8b 	bl	8010c38 <sniprintf>
  }
  OLED_ShowString(0, 32, (uint8_t*)line);
 8003122:	f107 0308 	add.w	r3, r7, #8
 8003126:	461a      	mov	r2, r3
 8003128:	2120      	movs	r1, #32
 800312a:	2000      	movs	r0, #0
 800312c:	f003 f80e 	bl	800614c <OLED_ShowString>

  if (fabsf(left_rate) > 0.01f && fabsf(right_rate) > 0.01f) {
 8003130:	edd7 7a01 	vldr	s15, [r7, #4]
 8003134:	eef0 7ae7 	vabs.f32	s15, s15
 8003138:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8003208 <oled_show_avg_screen+0x180>
 800313c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003144:	dd49      	ble.n	80031da <oled_show_avg_screen+0x152>
 8003146:	edd7 7a00 	vldr	s15, [r7]
 800314a:	eef0 7ae7 	vabs.f32	s15, s15
 800314e:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8003208 <oled_show_avg_screen+0x180>
 8003152:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800315a:	dd3e      	ble.n	80031da <oled_show_avg_screen+0x152>
    float ratio = left_rate / right_rate;
 800315c:	edd7 6a01 	vldr	s13, [r7, #4]
 8003160:	ed97 7a00 	vldr	s14, [r7]
 8003164:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003168:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    int ratio100 = (int)(ratio * 100.0f + (ratio >= 0.0f ? 0.5f : -0.5f));
 800316c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003170:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800321c <oled_show_avg_screen+0x194>
 8003174:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003178:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800317c:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8003180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003184:	db02      	blt.n	800318c <oled_show_avg_screen+0x104>
 8003186:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800318a:	e001      	b.n	8003190 <oled_show_avg_screen+0x108>
 800318c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8003190:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003194:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003198:	ee17 3a90 	vmov	r3, s15
 800319c:	62bb      	str	r3, [r7, #40]	@ 0x28
    int ratio_int = ratio100 / 100;
 800319e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a0:	4a1f      	ldr	r2, [pc, #124]	@ (8003220 <oled_show_avg_screen+0x198>)
 80031a2:	fb82 1203 	smull	r1, r2, r2, r3
 80031a6:	1152      	asrs	r2, r2, #5
 80031a8:	17db      	asrs	r3, r3, #31
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	627b      	str	r3, [r7, #36]	@ 0x24
    int ratio_frac = ratio100 % 100;
 80031ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031b0:	4a1b      	ldr	r2, [pc, #108]	@ (8003220 <oled_show_avg_screen+0x198>)
 80031b2:	fb82 1203 	smull	r1, r2, r2, r3
 80031b6:	1151      	asrs	r1, r2, #5
 80031b8:	17da      	asrs	r2, r3, #31
 80031ba:	1a8a      	subs	r2, r1, r2
 80031bc:	2164      	movs	r1, #100	@ 0x64
 80031be:	fb01 f202 	mul.w	r2, r1, r2
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	623b      	str	r3, [r7, #32]
    (void)snprintf(line, sizeof(line), "Ratio: %d.%02d", ratio_int, ratio_frac);
 80031c6:	f107 0008 	add.w	r0, r7, #8
 80031ca:	6a3b      	ldr	r3, [r7, #32]
 80031cc:	9300      	str	r3, [sp, #0]
 80031ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d0:	4a14      	ldr	r2, [pc, #80]	@ (8003224 <oled_show_avg_screen+0x19c>)
 80031d2:	2115      	movs	r1, #21
 80031d4:	f00d fd30 	bl	8010c38 <sniprintf>
  if (fabsf(left_rate) > 0.01f && fabsf(right_rate) > 0.01f) {
 80031d8:	e006      	b.n	80031e8 <oled_show_avg_screen+0x160>
  } else {
    (void)snprintf(line, sizeof(line), "Ratio:   ---");
 80031da:	f107 0308 	add.w	r3, r7, #8
 80031de:	4a12      	ldr	r2, [pc, #72]	@ (8003228 <oled_show_avg_screen+0x1a0>)
 80031e0:	2115      	movs	r1, #21
 80031e2:	4618      	mov	r0, r3
 80031e4:	f00d fd28 	bl	8010c38 <sniprintf>
  }
  OLED_ShowString(0, 48, (uint8_t*)line);
 80031e8:	f107 0308 	add.w	r3, r7, #8
 80031ec:	461a      	mov	r2, r3
 80031ee:	2130      	movs	r1, #48	@ 0x30
 80031f0:	2000      	movs	r0, #0
 80031f2:	f002 ffab 	bl	800614c <OLED_ShowString>
  OLED_Refresh_Gram();
 80031f6:	f002 fe31 	bl	8005e5c <OLED_Refresh_Gram>
}
 80031fa:	bf00      	nop
 80031fc:	3730      	adds	r7, #48	@ 0x30
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	08014708 	.word	0x08014708
 8003208:	3c23d70a 	.word	0x3c23d70a
 800320c:	08014718 	.word	0x08014718
 8003210:	08014720 	.word	0x08014720
 8003214:	08014730 	.word	0x08014730
 8003218:	08014738 	.word	0x08014738
 800321c:	42c80000 	.word	0x42c80000
 8003220:	51eb851f 	.word	0x51eb851f
 8003224:	08014748 	.word	0x08014748
 8003228:	08014758 	.word	0x08014758

0800322c <uart_send_response>:

static void uart_send_response(const char *msg)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  if (msg == NULL) {
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d015      	beq.n	8003266 <uart_send_response+0x3a>
    return;
  }

  size_t len = strlen(msg);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f7fd f828 	bl	8000290 <strlen>
 8003240:	60f8      	str	r0, [r7, #12]
  if (len == 0U) {
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d010      	beq.n	800326a <uart_send_response+0x3e>
    return;
  }

  if (len > UINT16_MAX) {
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800324e:	d302      	bcc.n	8003256 <uart_send_response+0x2a>
    len = UINT16_MAX;
 8003250:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003254:	60fb      	str	r3, [r7, #12]
  }

  (void)HAL_UART_Transmit(&huart3, (uint8_t *)msg, (uint16_t)len, 100);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	b29a      	uxth	r2, r3
 800325a:	2364      	movs	r3, #100	@ 0x64
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	4805      	ldr	r0, [pc, #20]	@ (8003274 <uart_send_response+0x48>)
 8003260:	f008 fdbc 	bl	800bddc <HAL_UART_Transmit>
 8003264:	e002      	b.n	800326c <uart_send_response+0x40>
    return;
 8003266:	bf00      	nop
 8003268:	e000      	b.n	800326c <uart_send_response+0x40>
    return;
 800326a:	bf00      	nop
}
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	200005a4 	.word	0x200005a4

08003278 <ring_advance>:

static uint16_t ring_advance(uint16_t index)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	4603      	mov	r3, r0
 8003280:	80fb      	strh	r3, [r7, #6]
  return (uint16_t)((index + 1U) % UART_RING_BUFFER_SIZE);
 8003282:	88fb      	ldrh	r3, [r7, #6]
 8003284:	3301      	adds	r3, #1
 8003286:	b29b      	uxth	r3, r3
 8003288:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800328c:	b29b      	uxth	r3, r3
}
 800328e:	4618      	mov	r0, r3
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
	...

0800329c <process_serial_input>:

static void process_serial_input(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
  while (uart_ring_tail != uart_ring_head) {
 80032a2:	e048      	b.n	8003336 <process_serial_input+0x9a>
    uint8_t byte = uart_ring_buffer[uart_ring_tail];
 80032a4:	4b2a      	ldr	r3, [pc, #168]	@ (8003350 <process_serial_input+0xb4>)
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	461a      	mov	r2, r3
 80032ac:	4b29      	ldr	r3, [pc, #164]	@ (8003354 <process_serial_input+0xb8>)
 80032ae:	5c9b      	ldrb	r3, [r3, r2]
 80032b0:	71fb      	strb	r3, [r7, #7]
    uart_ring_tail = ring_advance(uart_ring_tail);
 80032b2:	4b27      	ldr	r3, [pc, #156]	@ (8003350 <process_serial_input+0xb4>)
 80032b4:	881b      	ldrh	r3, [r3, #0]
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7ff ffdd 	bl	8003278 <ring_advance>
 80032be:	4603      	mov	r3, r0
 80032c0:	461a      	mov	r2, r3
 80032c2:	4b23      	ldr	r3, [pc, #140]	@ (8003350 <process_serial_input+0xb4>)
 80032c4:	801a      	strh	r2, [r3, #0]

    if (byte == '\r') {
 80032c6:	79fb      	ldrb	r3, [r7, #7]
 80032c8:	2b0d      	cmp	r3, #13
 80032ca:	d031      	beq.n	8003330 <process_serial_input+0x94>
      continue;
    }

    // If we're in overflow discard mode, skip all bytes until CMD_END
    if (uart_overflow_discard) {
 80032cc:	4b22      	ldr	r3, [pc, #136]	@ (8003358 <process_serial_input+0xbc>)
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d009      	beq.n	80032e8 <process_serial_input+0x4c>
      if (byte == CMD_END) {
 80032d4:	79fb      	ldrb	r3, [r7, #7]
 80032d6:	2b0a      	cmp	r3, #10
 80032d8:	d12c      	bne.n	8003334 <process_serial_input+0x98>
        uart_overflow_discard = 0U; // Reset discard flag
 80032da:	4b1f      	ldr	r3, [pc, #124]	@ (8003358 <process_serial_input+0xbc>)
 80032dc:	2200      	movs	r2, #0
 80032de:	701a      	strb	r2, [r3, #0]
        uart_cmd_length = 0U;       // Ensure buffer is clear
 80032e0:	4b1e      	ldr	r3, [pc, #120]	@ (800335c <process_serial_input+0xc0>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	801a      	strh	r2, [r3, #0]
      }
      continue; // Discard this byte
 80032e6:	e025      	b.n	8003334 <process_serial_input+0x98>
    }

    if (uart_cmd_length < UART_CMD_BUF_SIZE) {
 80032e8:	4b1c      	ldr	r3, [pc, #112]	@ (800335c <process_serial_input+0xc0>)
 80032ea:	881b      	ldrh	r3, [r3, #0]
 80032ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80032ee:	d80d      	bhi.n	800330c <process_serial_input+0x70>
      uart_cmd_buffer[uart_cmd_length++] = byte;
 80032f0:	4b1a      	ldr	r3, [pc, #104]	@ (800335c <process_serial_input+0xc0>)
 80032f2:	881b      	ldrh	r3, [r3, #0]
 80032f4:	1c5a      	adds	r2, r3, #1
 80032f6:	b291      	uxth	r1, r2
 80032f8:	4a18      	ldr	r2, [pc, #96]	@ (800335c <process_serial_input+0xc0>)
 80032fa:	8011      	strh	r1, [r2, #0]
 80032fc:	4619      	mov	r1, r3
 80032fe:	4a18      	ldr	r2, [pc, #96]	@ (8003360 <process_serial_input+0xc4>)
 8003300:	79fb      	ldrb	r3, [r7, #7]
 8003302:	5453      	strb	r3, [r2, r1]
      uart_cmd_length = 0U;
      uart_overflow_discard = 1U;
      continue;
    }

    if (byte == CMD_END) {
 8003304:	79fb      	ldrb	r3, [r7, #7]
 8003306:	2b0a      	cmp	r3, #10
 8003308:	d115      	bne.n	8003336 <process_serial_input+0x9a>
 800330a:	e006      	b.n	800331a <process_serial_input+0x7e>
      uart_cmd_length = 0U;
 800330c:	4b13      	ldr	r3, [pc, #76]	@ (800335c <process_serial_input+0xc0>)
 800330e:	2200      	movs	r2, #0
 8003310:	801a      	strh	r2, [r3, #0]
      uart_overflow_discard = 1U;
 8003312:	4b11      	ldr	r3, [pc, #68]	@ (8003358 <process_serial_input+0xbc>)
 8003314:	2201      	movs	r2, #1
 8003316:	701a      	strb	r2, [r3, #0]
      continue;
 8003318:	e00d      	b.n	8003336 <process_serial_input+0x9a>
      commands_process(&huart3, uart_cmd_buffer, uart_cmd_length);
 800331a:	4b10      	ldr	r3, [pc, #64]	@ (800335c <process_serial_input+0xc0>)
 800331c:	881b      	ldrh	r3, [r3, #0]
 800331e:	461a      	mov	r2, r3
 8003320:	490f      	ldr	r1, [pc, #60]	@ (8003360 <process_serial_input+0xc4>)
 8003322:	4810      	ldr	r0, [pc, #64]	@ (8003364 <process_serial_input+0xc8>)
 8003324:	f7fe f89a 	bl	800145c <commands_process>
      uart_cmd_length = 0U;
 8003328:	4b0c      	ldr	r3, [pc, #48]	@ (800335c <process_serial_input+0xc0>)
 800332a:	2200      	movs	r2, #0
 800332c:	801a      	strh	r2, [r3, #0]
 800332e:	e002      	b.n	8003336 <process_serial_input+0x9a>
      continue;
 8003330:	bf00      	nop
 8003332:	e000      	b.n	8003336 <process_serial_input+0x9a>
      continue; // Discard this byte
 8003334:	bf00      	nop
  while (uart_ring_tail != uart_ring_head) {
 8003336:	4b06      	ldr	r3, [pc, #24]	@ (8003350 <process_serial_input+0xb4>)
 8003338:	881b      	ldrh	r3, [r3, #0]
 800333a:	b29a      	uxth	r2, r3
 800333c:	4b0a      	ldr	r3, [pc, #40]	@ (8003368 <process_serial_input+0xcc>)
 800333e:	881b      	ldrh	r3, [r3, #0]
 8003340:	b29b      	uxth	r3, r3
 8003342:	429a      	cmp	r2, r3
 8003344:	d1ae      	bne.n	80032a4 <process_serial_input+0x8>
    }
  }
}
 8003346:	bf00      	nop
 8003348:	bf00      	nop
 800334a:	3708      	adds	r7, #8
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	2000084e 	.word	0x2000084e
 8003354:	2000064c 	.word	0x2000064c
 8003358:	200008d2 	.word	0x200008d2
 800335c:	200008d0 	.word	0x200008d0
 8003360:	20000850 	.word	0x20000850
 8003364:	200005a4 	.word	0x200005a4
 8003368:	2000084c 	.word	0x2000084c

0800336c <wait_for_motion_completion>:

static void wait_for_motion_completion(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0
  while (move_is_active()) {
 8003370:	e004      	b.n	800337c <wait_for_motion_completion+0x10>
    osDelay(5);
 8003372:	2005      	movs	r0, #5
 8003374:	f009 fe69 	bl	800d04a <osDelay>
    process_serial_input();
 8003378:	f7ff ff90 	bl	800329c <process_serial_input>
  while (move_is_active()) {
 800337c:	f001 f86e 	bl	800445c <move_is_active>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1f5      	bne.n	8003372 <wait_for_motion_completion+0x6>
  }
}
 8003386:	bf00      	nop
 8003388:	bf00      	nop
 800338a:	bd80      	pop	{r7, pc}

0800338c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b08a      	sub	sp, #40	@ 0x28
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
configure_servo_for_motion();
 8003394:	f7fe ffb2 	bl	80022fc <configure_servo_for_motion>
reset_motion_state();
 8003398:	f7ff f81a 	bl	80023d0 <reset_motion_state>

perform_initial_calibration();
 800339c:	f7fe fff2 	bl	8002384 <perform_initial_calibration>

g_start_default_distance_a_cm = 0.0f;
 80033a0:	4bc7      	ldr	r3, [pc, #796]	@ (80036c0 <StartDefaultTask+0x334>)
 80033a2:	f04f 0200 	mov.w	r2, #0
 80033a6:	601a      	str	r2, [r3, #0]
g_start_default_distance_b_cm = 105.0f;
 80033a8:	4bc6      	ldr	r3, [pc, #792]	@ (80036c4 <StartDefaultTask+0x338>)
 80033aa:	4ac7      	ldr	r2, [pc, #796]	@ (80036c8 <StartDefaultTask+0x33c>)
 80033ac:	601a      	str	r2, [r3, #0]
g_start_default_distance_c_cm = 0.0f;
 80033ae:	4bc7      	ldr	r3, [pc, #796]	@ (80036cc <StartDefaultTask+0x340>)
 80033b0:	f04f 0200 	mov.w	r2, #0
 80033b4:	601a      	str	r2, [r3, #0]
g_start_default_distance_d_cm = 0.0f;
 80033b6:	4bc6      	ldr	r3, [pc, #792]	@ (80036d0 <StartDefaultTask+0x344>)
 80033b8:	f04f 0200 	mov.w	r2, #0
 80033bc:	601a      	str	r2, [r3, #0]

uint8_t prev_button_state = user_is_pressed();
 80033be:	f004 f897 	bl	80074f0 <user_is_pressed>
 80033c2:	4603      	mov	r3, r0
 80033c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
uint32_t direction_seq = g_rpi_direction_seq;
 80033c8:	4bc2      	ldr	r3, [pc, #776]	@ (80036d4 <StartDefaultTask+0x348>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	60bb      	str	r3, [r7, #8]

for(;;) {
process_serial_input();
 80033ce:	f7ff ff65 	bl	800329c <process_serial_input>

uint8_t button_state = user_is_pressed();
 80033d2:	f004 f88d 	bl	80074f0 <user_is_pressed>
 80033d6:	4603      	mov	r3, r0
 80033d8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
uint8_t start_command = g_start_default_requested;
 80033dc:	4bbe      	ldr	r3, [pc, #760]	@ (80036d8 <StartDefaultTask+0x34c>)
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
if (start_command) {
 80033e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d002      	beq.n	80033f2 <StartDefaultTask+0x66>
g_start_default_requested = 0U;
 80033ec:	4bba      	ldr	r3, [pc, #744]	@ (80036d8 <StartDefaultTask+0x34c>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	701a      	strb	r2, [r3, #0]
}

if ((!prev_button_state && button_state) || start_command) {
 80033f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d103      	bne.n	8003402 <StartDefaultTask+0x76>
 80033fa:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d104      	bne.n	800340c <StartDefaultTask+0x80>
 8003402:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003406:	2b00      	cmp	r3, #0
 8003408:	f000 8232 	beq.w	8003870 <StartDefaultTask+0x4e4>

// If this was a button press (not UART 'S'), check for double-press to run a left arc maneuver
if ((!prev_button_state && button_state) && !start_command) {
 800340c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003410:	2b00      	cmp	r3, #0
 8003412:	d147      	bne.n	80034a4 <StartDefaultTask+0x118>
 8003414:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003418:	2b00      	cmp	r3, #0
 800341a:	d043      	beq.n	80034a4 <StartDefaultTask+0x118>
 800341c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003420:	2b00      	cmp	r3, #0
 8003422:	d13f      	bne.n	80034a4 <StartDefaultTask+0x118>
  uint8_t double_press = 0U;
 8003424:	2300      	movs	r3, #0
 8003426:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  uint32_t t0 = HAL_GetTick();
 800342a:	f004 f901 	bl	8007630 <HAL_GetTick>
 800342e:	6238      	str	r0, [r7, #32]
  // Wait brief for release (debounce) up to 200 ms
  while ((HAL_GetTick() - t0) < 200U && user_is_pressed()) { osDelay(10); }
 8003430:	e002      	b.n	8003438 <StartDefaultTask+0xac>
 8003432:	200a      	movs	r0, #10
 8003434:	f009 fe09 	bl	800d04a <osDelay>
 8003438:	f004 f8fa 	bl	8007630 <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	6a3b      	ldr	r3, [r7, #32]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	2bc7      	cmp	r3, #199	@ 0xc7
 8003444:	d804      	bhi.n	8003450 <StartDefaultTask+0xc4>
 8003446:	f004 f853 	bl	80074f0 <user_is_pressed>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d1f0      	bne.n	8003432 <StartDefaultTask+0xa6>
  uint32_t t1 = HAL_GetTick();
 8003450:	f004 f8ee 	bl	8007630 <HAL_GetTick>
 8003454:	61f8      	str	r0, [r7, #28]
  // Wait up to 400 ms for a second press
  while ((HAL_GetTick() - t1) < 400U) {
 8003456:	e00b      	b.n	8003470 <StartDefaultTask+0xe4>
    if (user_is_pressed()) { double_press = 1U; break; }
 8003458:	f004 f84a 	bl	80074f0 <user_is_pressed>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <StartDefaultTask+0xde>
 8003462:	2301      	movs	r3, #1
 8003464:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003468:	e00a      	b.n	8003480 <StartDefaultTask+0xf4>
    osDelay(10);
 800346a:	200a      	movs	r0, #10
 800346c:	f009 fded 	bl	800d04a <osDelay>
  while ((HAL_GetTick() - t1) < 400U) {
 8003470:	f004 f8de 	bl	8007630 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800347e:	d3eb      	bcc.n	8003458 <StartDefaultTask+0xcc>
  }
  if (double_press) {
 8003480:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003484:	2b00      	cmp	r3, #0
 8003486:	d00d      	beq.n	80034a4 <StartDefaultTask+0x118>
    // Execute an arc with left side first
    move_start_arc(MOVE_ARC_SIDE_LEFT);
 8003488:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800348c:	f001 f9aa 	bl	80047e4 <move_start_arc>
    wait_for_motion_completion();
 8003490:	f7ff ff6c 	bl	800336c <wait_for_motion_completion>
    reset_motion_state();
 8003494:	f7fe ff9c 	bl	80023d0 <reset_motion_state>
    prev_button_state = user_is_pressed();
 8003498:	f004 f82a 	bl	80074f0 <user_is_pressed>
 800349c:	4603      	mov	r3, r0
 800349e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    continue; // skip default routine this cycle
 80034a2:	e1f6      	b.n	8003892 <StartDefaultTask+0x506>
  }
}

// Start demo timer window
g_demo_timer_running = 1U;
 80034a4:	4b8d      	ldr	r3, [pc, #564]	@ (80036dc <StartDefaultTask+0x350>)
 80034a6:	2201      	movs	r2, #1
 80034a8:	701a      	strb	r2, [r3, #0]
g_demo_timer_start_ms = HAL_GetTick();
 80034aa:	f004 f8c1 	bl	8007630 <HAL_GetTick>
 80034ae:	4603      	mov	r3, r0
 80034b0:	4a8b      	ldr	r2, [pc, #556]	@ (80036e0 <StartDefaultTask+0x354>)
 80034b2:	6013      	str	r3, [r2, #0]
g_demo_timer_elapsed_ms = 0U;
 80034b4:	4b8b      	ldr	r3, [pc, #556]	@ (80036e4 <StartDefaultTask+0x358>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]

// for first snap
uart_send_response("F\n");
 80034ba:	488b      	ldr	r0, [pc, #556]	@ (80036e8 <StartDefaultTask+0x35c>)
 80034bc:	f7ff feb6 	bl	800322c <uart_send_response>

// Drive to first obstacle and stop at 30cm
g_start_default_distance_a_cm = move_drive_until_obstacle(27.0f, process_serial_input);
 80034c0:	488a      	ldr	r0, [pc, #552]	@ (80036ec <StartDefaultTask+0x360>)
 80034c2:	eeb3 0a0b 	vmov.f32	s0, #59	@ 0x41d80000  27.0
 80034c6:	f001 fa37 	bl	8004938 <move_drive_until_obstacle>
 80034ca:	eef0 7a40 	vmov.f32	s15, s0
 80034ce:	4b7c      	ldr	r3, [pc, #496]	@ (80036c0 <StartDefaultTask+0x334>)
 80034d0:	edc3 7a00 	vstr	s15, [r3]
process_serial_input();
 80034d4:	f7ff fee2 	bl	800329c <process_serial_input>

// RPi sends first decision: Take left or right arc around first obstacle
char arc_choice = wait_for_rpi_direction_update(&direction_seq);
 80034d8:	f107 0308 	add.w	r3, r7, #8
 80034dc:	4618      	mov	r0, r3
 80034de:	f7fe ff8b 	bl	80023f8 <wait_for_rpi_direction_update>
 80034e2:	4603      	mov	r3, r0
 80034e4:	76fb      	strb	r3, [r7, #27]
move_arc_side_e arc_side = (arc_choice == 'A') ? MOVE_ARC_SIDE_LEFT : MOVE_ARC_SIDE_RIGHT;
 80034e6:	7efb      	ldrb	r3, [r7, #27]
 80034e8:	2b41      	cmp	r3, #65	@ 0x41
 80034ea:	d102      	bne.n	80034f2 <StartDefaultTask+0x166>
 80034ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034f0:	e000      	b.n	80034f4 <StartDefaultTask+0x168>
 80034f2:	2301      	movs	r3, #1
 80034f4:	76bb      	strb	r3, [r7, #26]
move_start_arc(arc_side);
 80034f6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f001 f972 	bl	80047e4 <move_start_arc>
osDelay(300);
 8003500:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003504:	f009 fda1 	bl	800d04a <osDelay>
wait_for_motion_completion();
 8003508:	f7ff ff30 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 800350c:	f7fe ff60 	bl	80023d0 <reset_motion_state>
uart_send_response("F\n");
 8003510:	4875      	ldr	r0, [pc, #468]	@ (80036e8 <StartDefaultTask+0x35c>)
 8003512:	f7ff fe8b 	bl	800322c <uart_send_response>

// Drive to second obstacle and stop at 35cm
g_start_default_distance_c_cm = move_drive_until_obstacle(35.0f, process_serial_input);
 8003516:	4875      	ldr	r0, [pc, #468]	@ (80036ec <StartDefaultTask+0x360>)
 8003518:	ed9f 0a75 	vldr	s0, [pc, #468]	@ 80036f0 <StartDefaultTask+0x364>
 800351c:	f001 fa0c 	bl	8004938 <move_drive_until_obstacle>
 8003520:	eef0 7a40 	vmov.f32	s15, s0
 8003524:	4b69      	ldr	r3, [pc, #420]	@ (80036cc <StartDefaultTask+0x340>)
 8003526:	edc3 7a00 	vstr	s15, [r3]
process_serial_input();
 800352a:	f7ff feb7 	bl	800329c <process_serial_input>

// RPi sends second decision: Turn left or right around second obstacle
uart_send_response("F\n");
 800352e:	486e      	ldr	r0, [pc, #440]	@ (80036e8 <StartDefaultTask+0x35c>)
 8003530:	f7ff fe7c 	bl	800322c <uart_send_response>
char second_choice = wait_for_rpi_direction_update(&direction_seq);
 8003534:	f107 0308 	add.w	r3, r7, #8
 8003538:	4618      	mov	r0, r3
 800353a:	f7fe ff5d 	bl	80023f8 <wait_for_rpi_direction_update>
 800353e:	4603      	mov	r3, r0
 8003540:	767b      	strb	r3, [r7, #25]

// Case 1: Turn LEFT around second obstacle (A = left)
if (second_choice == 'A') {
 8003542:	7e7b      	ldrb	r3, [r7, #25]
 8003544:	2b41      	cmp	r3, #65	@ 0x41
 8003546:	f040 80df 	bne.w	8003708 <StartDefaultTask+0x37c>
// Turn left first to position
move_turn('L', 89.0f);
 800354a:	ed9f 0a6c 	vldr	s0, [pc, #432]	@ 80036fc <StartDefaultTask+0x370>
 800354e:	204c      	movs	r0, #76	@ 0x4c
 8003550:	f001 f87c 	bl	800464c <move_turn>
wait_for_motion_completion();
 8003554:	f7ff ff0a 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003558:	f7fe ff3a 	bl	80023d0 <reset_motion_state>

// Brief settle to reduce drift before reversing
motor_brake_ms(80);
 800355c:	2050      	movs	r0, #80	@ 0x50
 800355e:	f000 fc55 	bl	8003e0c <motor_brake_ms>
control_set_target_ticks_per_dt(0, 0);
 8003562:	2100      	movs	r1, #0
 8003564:	2000      	movs	r0, #0
 8003566:	f7fe fac3 	bl	8001af0 <control_set_target_ticks_per_dt>
control_reset_integrators();
 800356a:	f7fe fb33 	bl	8001bd4 <control_reset_integrators>
osDelay(120);
 800356e:	2078      	movs	r0, #120	@ 0x78
 8003570:	f009 fd6b 	bl	800d04a <osDelay>

// Reverse back
if(move_get_ir_distance_cm('R') > 40.0f) {
 8003574:	2052      	movs	r0, #82	@ 0x52
 8003576:	f002 f81d 	bl	80055b4 <move_get_ir_distance_cm>
 800357a:	eef0 7a40 	vmov.f32	s15, s0
 800357e:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8003700 <StartDefaultTask+0x374>
 8003582:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800358a:	dd07      	ble.n	800359c <StartDefaultTask+0x210>
  move_start_straight(-27.0f);
 800358c:	eebb 0a0b 	vmov.f32	s0, #187	@ 0xc1d80000 -27.0
 8003590:	f000 ff9c 	bl	80044cc <move_start_straight>
  wait_for_motion_completion();
 8003594:	f7ff feea 	bl	800336c <wait_for_motion_completion>
  reset_motion_state();
 8003598:	f7fe ff1a 	bl	80023d0 <reset_motion_state>
}


// Drive forward until IR sensor detects edge (right IR sensor, since we turned left)
(void) move_until_ir('R');
 800359c:	2052      	movs	r0, #82	@ 0x52
 800359e:	f001 fce7 	bl	8004f70 <move_until_ir>
wait_for_motion_completion();
 80035a2:	f7ff fee3 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 80035a6:	f7fe ff13 	bl	80023d0 <reset_motion_state>

// Turn right to go around obstacle
move_turn('R', 180.0f);
 80035aa:	ed9f 0a56 	vldr	s0, [pc, #344]	@ 8003704 <StartDefaultTask+0x378>
 80035ae:	2052      	movs	r0, #82	@ 0x52
 80035b0:	f001 f84c 	bl	800464c <move_turn>
wait_for_motion_completion();
 80035b4:	f7ff feda 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 80035b8:	f7fe ff0a 	bl	80023d0 <reset_motion_state>



// Drive forward until IR detects edge again (right IR sensor)
float loop_distance_cm = move_until_ir('R');
 80035bc:	2052      	movs	r0, #82	@ 0x52
 80035be:	f001 fcd7 	bl	8004f70 <move_until_ir>
 80035c2:	ed87 0a04 	vstr	s0, [r7, #16]
wait_for_motion_completion();
 80035c6:	f7ff fed1 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 80035ca:	f7fe ff01 	bl	80023d0 <reset_motion_state>
g_start_default_distance_d_cm = 0.5f * loop_distance_cm;
 80035ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80035d2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80035d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035da:	4b3d      	ldr	r3, [pc, #244]	@ (80036d0 <StartDefaultTask+0x344>)
 80035dc:	edc3 7a00 	vstr	s15, [r3]

move_turn('R', 90.0f);
 80035e0:	ed9f 0a44 	vldr	s0, [pc, #272]	@ 80036f4 <StartDefaultTask+0x368>
 80035e4:	2052      	movs	r0, #82	@ 0x52
 80035e6:	f001 f831 	bl	800464c <move_turn>
wait_for_motion_completion();
 80035ea:	f7ff febf 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 80035ee:	f7fe feef 	bl	80023d0 <reset_motion_state>

// Drive to final position
move_start_straight(0.5f * g_start_default_distance_b_cm + g_start_default_distance_c_cm + 60.0f);
 80035f2:	4b34      	ldr	r3, [pc, #208]	@ (80036c4 <StartDefaultTask+0x338>)
 80035f4:	edd3 7a00 	vldr	s15, [r3]
 80035f8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80035fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003600:	4b32      	ldr	r3, [pc, #200]	@ (80036cc <StartDefaultTask+0x340>)
 8003602:	edd3 7a00 	vldr	s15, [r3]
 8003606:	ee77 7a27 	vadd.f32	s15, s14, s15
 800360a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80036f8 <StartDefaultTask+0x36c>
 800360e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003612:	eeb0 0a67 	vmov.f32	s0, s15
 8003616:	f000 ff59 	bl	80044cc <move_start_straight>
wait_for_motion_completion();
 800361a:	f7ff fea7 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 800361e:	f7fe fed7 	bl	80023d0 <reset_motion_state>

// returning back to the carpark (updated):
// 1) Turn right 90 deg
move_turn('R', 90.0f);
 8003622:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 80036f4 <StartDefaultTask+0x368>
 8003626:	2052      	movs	r0, #82	@ 0x52
 8003628:	f001 f810 	bl	800464c <move_turn>
wait_for_motion_completion();
 800362c:	f7ff fe9e 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003630:	f7fe fece 	bl	80023d0 <reset_motion_state>

// 2) Drive forward until RIGHT IR distance <= 30 cm
// If D distance is too small (< 20 cm), create space by reversing first
if (g_start_default_distance_d_cm < 40.0f) {
 8003634:	4b26      	ldr	r3, [pc, #152]	@ (80036d0 <StartDefaultTask+0x344>)
 8003636:	edd3 7a00 	vldr	s15, [r3]
 800363a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8003700 <StartDefaultTask+0x374>
 800363e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003646:	d507      	bpl.n	8003658 <StartDefaultTask+0x2cc>
  move_start_straight(-26.0f);
 8003648:	eebb 0a0a 	vmov.f32	s0, #186	@ 0xc1d00000 -26.0
 800364c:	f000 ff3e 	bl	80044cc <move_start_straight>
  wait_for_motion_completion();
 8003650:	f7ff fe8c 	bl	800336c <wait_for_motion_completion>
  reset_motion_state();
 8003654:	f7fe febc 	bl	80023d0 <reset_motion_state>
}
(void) move_until_ir_below('R');
 8003658:	2052      	movs	r0, #82	@ 0x52
 800365a:	f001 fdf1 	bl	8005240 <move_until_ir_below>
wait_for_motion_completion();
 800365e:	f7ff fe85 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003662:	f7fe feb5 	bl	80023d0 <reset_motion_state>

// 3) Reverse 10 cm
move_start_straight(-8.0f);
 8003666:	eeba 0a00 	vmov.f32	s0, #160	@ 0xc1000000 -8.0
 800366a:	f000 ff2f 	bl	80044cc <move_start_straight>
wait_for_motion_completion();
 800366e:	f7ff fe7d 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003672:	f7fe fead 	bl	80023d0 <reset_motion_state>

// 4) Turn left 90 deg
move_turn('L', 90.0f);
 8003676:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 80036f4 <StartDefaultTask+0x368>
 800367a:	204c      	movs	r0, #76	@ 0x4c
 800367c:	f000 ffe6 	bl	800464c <move_turn>
wait_for_motion_completion();
 8003680:	f7ff fe74 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003684:	f7fe fea4 	bl	80023d0 <reset_motion_state>

osDelay(300);
 8003688:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800368c:	f009 fcdd 	bl	800d04a <osDelay>

// 5) Proceed to drive until obstacle at 15 cm
(void) move_drive_until_obstacle(15.0f, process_serial_input);
 8003690:	4816      	ldr	r0, [pc, #88]	@ (80036ec <StartDefaultTask+0x360>)
 8003692:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 8003696:	f001 f94f 	bl	8004938 <move_drive_until_obstacle>

// Stop demo timer (end of case A path)
if (g_demo_timer_running) {
 800369a:	4b10      	ldr	r3, [pc, #64]	@ (80036dc <StartDefaultTask+0x350>)
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	f000 80e5 	beq.w	8003870 <StartDefaultTask+0x4e4>
g_demo_timer_elapsed_ms = HAL_GetTick() - g_demo_timer_start_ms;
 80036a6:	f003 ffc3 	bl	8007630 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	4b0c      	ldr	r3, [pc, #48]	@ (80036e0 <StartDefaultTask+0x354>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	4a0c      	ldr	r2, [pc, #48]	@ (80036e4 <StartDefaultTask+0x358>)
 80036b4:	6013      	str	r3, [r2, #0]
g_demo_timer_running = 0U;
 80036b6:	4b09      	ldr	r3, [pc, #36]	@ (80036dc <StartDefaultTask+0x350>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	701a      	strb	r2, [r3, #0]
 80036bc:	e0d8      	b.n	8003870 <StartDefaultTask+0x4e4>
 80036be:	bf00      	nop
 80036c0:	20000634 	.word	0x20000634
 80036c4:	20000638 	.word	0x20000638
 80036c8:	42d20000 	.word	0x42d20000
 80036cc:	2000063c 	.word	0x2000063c
 80036d0:	20000640 	.word	0x20000640
 80036d4:	20000644 	.word	0x20000644
 80036d8:	20000648 	.word	0x20000648
 80036dc:	2000062b 	.word	0x2000062b
 80036e0:	2000062c 	.word	0x2000062c
 80036e4:	20000630 	.word	0x20000630
 80036e8:	08014768 	.word	0x08014768
 80036ec:	0800329d 	.word	0x0800329d
 80036f0:	420c0000 	.word	0x420c0000
 80036f4:	42b40000 	.word	0x42b40000
 80036f8:	42700000 	.word	0x42700000
 80036fc:	42b20000 	.word	0x42b20000
 8003700:	42200000 	.word	0x42200000
 8003704:	43340000 	.word	0x43340000

}
// Case 2: Turn RIGHT around second obstacle
else {
// Turn right first to position
move_turn('R', 89.0f);
 8003708:	ed1f 0a04 	vldr	s0, [pc, #-16]	@ 80036fc <StartDefaultTask+0x370>
 800370c:	2052      	movs	r0, #82	@ 0x52
 800370e:	f000 ff9d 	bl	800464c <move_turn>
wait_for_motion_completion();
 8003712:	f7ff fe2b 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003716:	f7fe fe5b 	bl	80023d0 <reset_motion_state>

// Brief settle to reduce drift before reversing
motor_brake_ms(80);
 800371a:	2050      	movs	r0, #80	@ 0x50
 800371c:	f000 fb76 	bl	8003e0c <motor_brake_ms>
control_set_target_ticks_per_dt(0, 0);
 8003720:	2100      	movs	r1, #0
 8003722:	2000      	movs	r0, #0
 8003724:	f7fe f9e4 	bl	8001af0 <control_set_target_ticks_per_dt>
control_reset_integrators();
 8003728:	f7fe fa54 	bl	8001bd4 <control_reset_integrators>
osDelay(120);
 800372c:	2078      	movs	r0, #120	@ 0x78
 800372e:	f009 fc8c 	bl	800d04a <osDelay>

// Reverse back
if(move_get_ir_distance_cm('L') > 40.0f) {
 8003732:	204c      	movs	r0, #76	@ 0x4c
 8003734:	f001 ff3e 	bl	80055b4 <move_get_ir_distance_cm>
 8003738:	eef0 7a40 	vmov.f32	s15, s0
 800373c:	ed1f 7a10 	vldr	s14, [pc, #-64]	@ 8003700 <StartDefaultTask+0x374>
 8003740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003748:	dd07      	ble.n	800375a <StartDefaultTask+0x3ce>
  move_start_straight(-27.0f);
 800374a:	eebb 0a0b 	vmov.f32	s0, #187	@ 0xc1d80000 -27.0
 800374e:	f000 febd 	bl	80044cc <move_start_straight>
  wait_for_motion_completion();
 8003752:	f7ff fe0b 	bl	800336c <wait_for_motion_completion>
  reset_motion_state();
 8003756:	f7fe fe3b 	bl	80023d0 <reset_motion_state>
}


// Drive forward until IR sensor detects edge (left IR sensor, since we turned right)
(void) move_until_ir('L');
 800375a:	204c      	movs	r0, #76	@ 0x4c
 800375c:	f001 fc08 	bl	8004f70 <move_until_ir>
wait_for_motion_completion();
 8003760:	f7ff fe04 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003764:	f7fe fe34 	bl	80023d0 <reset_motion_state>

// Turn left to go around obstacle
move_turn('L', 180.0f);
 8003768:	ed1f 0a1a 	vldr	s0, [pc, #-104]	@ 8003704 <StartDefaultTask+0x378>
 800376c:	204c      	movs	r0, #76	@ 0x4c
 800376e:	f000 ff6d 	bl	800464c <move_turn>
wait_for_motion_completion();
 8003772:	f7ff fdfb 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003776:	f7fe fe2b 	bl	80023d0 <reset_motion_state>


// Drive forward until IR detects edge again (left IR sensor)
float loop_distance_cm = move_until_ir('L');
 800377a:	204c      	movs	r0, #76	@ 0x4c
 800377c:	f001 fbf8 	bl	8004f70 <move_until_ir>
 8003780:	ed87 0a05 	vstr	s0, [r7, #20]
wait_for_motion_completion();
 8003784:	f7ff fdf2 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003788:	f7fe fe22 	bl	80023d0 <reset_motion_state>
g_start_default_distance_d_cm = 0.5f * loop_distance_cm;
 800378c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003790:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003794:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003798:	4b3e      	ldr	r3, [pc, #248]	@ (8003894 <StartDefaultTask+0x508>)
 800379a:	edc3 7a00 	vstr	s15, [r3]

move_turn('L', 90.0f);
 800379e:	ed9f 0a3e 	vldr	s0, [pc, #248]	@ 8003898 <StartDefaultTask+0x50c>
 80037a2:	204c      	movs	r0, #76	@ 0x4c
 80037a4:	f000 ff52 	bl	800464c <move_turn>
wait_for_motion_completion();
 80037a8:	f7ff fde0 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 80037ac:	f7fe fe10 	bl	80023d0 <reset_motion_state>

// Drive to final position
move_start_straight(0.5f * g_start_default_distance_b_cm + g_start_default_distance_c_cm + 60.0f);
 80037b0:	4b3a      	ldr	r3, [pc, #232]	@ (800389c <StartDefaultTask+0x510>)
 80037b2:	edd3 7a00 	vldr	s15, [r3]
 80037b6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80037ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80037be:	4b38      	ldr	r3, [pc, #224]	@ (80038a0 <StartDefaultTask+0x514>)
 80037c0:	edd3 7a00 	vldr	s15, [r3]
 80037c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037c8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80038a4 <StartDefaultTask+0x518>
 80037cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037d0:	eeb0 0a67 	vmov.f32	s0, s15
 80037d4:	f000 fe7a 	bl	80044cc <move_start_straight>
wait_for_motion_completion();
 80037d8:	f7ff fdc8 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 80037dc:	f7fe fdf8 	bl	80023d0 <reset_motion_state>

// returning back to the carpark (updated):
// 1) Turn left 90 deg
move_turn('L', 90.0f);
 80037e0:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 8003898 <StartDefaultTask+0x50c>
 80037e4:	204c      	movs	r0, #76	@ 0x4c
 80037e6:	f000 ff31 	bl	800464c <move_turn>
wait_for_motion_completion();
 80037ea:	f7ff fdbf 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 80037ee:	f7fe fdef 	bl	80023d0 <reset_motion_state>

// 2) Drive forward until LEFT IR distance <= 30 cm
// If D distance is too small (< 20 cm), create space by reversing first
if (g_start_default_distance_d_cm < 40.0f) {
 80037f2:	4b28      	ldr	r3, [pc, #160]	@ (8003894 <StartDefaultTask+0x508>)
 80037f4:	edd3 7a00 	vldr	s15, [r3]
 80037f8:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80038a8 <StartDefaultTask+0x51c>
 80037fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003804:	d507      	bpl.n	8003816 <StartDefaultTask+0x48a>
  move_start_straight(-26.0f);
 8003806:	eebb 0a0a 	vmov.f32	s0, #186	@ 0xc1d00000 -26.0
 800380a:	f000 fe5f 	bl	80044cc <move_start_straight>
  wait_for_motion_completion();
 800380e:	f7ff fdad 	bl	800336c <wait_for_motion_completion>
  reset_motion_state();
 8003812:	f7fe fddd 	bl	80023d0 <reset_motion_state>
}
(void) move_until_ir_below('L');
 8003816:	204c      	movs	r0, #76	@ 0x4c
 8003818:	f001 fd12 	bl	8005240 <move_until_ir_below>
wait_for_motion_completion();
 800381c:	f7ff fda6 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003820:	f7fe fdd6 	bl	80023d0 <reset_motion_state>

// 3) Reverse 10 cm
move_start_straight(-8.0f);
 8003824:	eeba 0a00 	vmov.f32	s0, #160	@ 0xc1000000 -8.0
 8003828:	f000 fe50 	bl	80044cc <move_start_straight>
wait_for_motion_completion();
 800382c:	f7ff fd9e 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003830:	f7fe fdce 	bl	80023d0 <reset_motion_state>

// 4) Turn right 90 deg
move_turn('R', 90.0f);
 8003834:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8003898 <StartDefaultTask+0x50c>
 8003838:	2052      	movs	r0, #82	@ 0x52
 800383a:	f000 ff07 	bl	800464c <move_turn>
wait_for_motion_completion();
 800383e:	f7ff fd95 	bl	800336c <wait_for_motion_completion>
reset_motion_state();
 8003842:	f7fe fdc5 	bl	80023d0 <reset_motion_state>

// 5) Proceed to drive until obstacle at 15 cm
(void) move_drive_until_obstacle(15.0f, process_serial_input);
 8003846:	4819      	ldr	r0, [pc, #100]	@ (80038ac <StartDefaultTask+0x520>)
 8003848:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 800384c:	f001 f874 	bl	8004938 <move_drive_until_obstacle>

// Stop demo timer (end of case B path)
if (g_demo_timer_running) {
 8003850:	4b17      	ldr	r3, [pc, #92]	@ (80038b0 <StartDefaultTask+0x524>)
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00a      	beq.n	8003870 <StartDefaultTask+0x4e4>
g_demo_timer_elapsed_ms = HAL_GetTick() - g_demo_timer_start_ms;
 800385a:	f003 fee9 	bl	8007630 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	4b14      	ldr	r3, [pc, #80]	@ (80038b4 <StartDefaultTask+0x528>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	4a14      	ldr	r2, [pc, #80]	@ (80038b8 <StartDefaultTask+0x52c>)
 8003868:	6013      	str	r3, [r2, #0]
g_demo_timer_running = 0U;
 800386a:	4b11      	ldr	r3, [pc, #68]	@ (80038b0 <StartDefaultTask+0x524>)
 800386c:	2200      	movs	r2, #0
 800386e:	701a      	strb	r2, [r3, #0]
}

// (final maneuver variants left commented as in your original)
}

Command *cmd = commands_pop();
 8003870:	f7fd ff9c 	bl	80017ac <commands_pop>
 8003874:	60f8      	str	r0, [r7, #12]
if (cmd != NULL) {
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d003      	beq.n	8003884 <StartDefaultTask+0x4f8>
// Clear any queued commands to keep UART responsive during demo mode
commands_end(&huart3, cmd);
 800387c:	68f9      	ldr	r1, [r7, #12]
 800387e:	480f      	ldr	r0, [pc, #60]	@ (80038bc <StartDefaultTask+0x530>)
 8003880:	f7fd ffb6 	bl	80017f0 <commands_end>
}

prev_button_state = button_state;
 8003884:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003888:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
osDelay(10);
 800388c:	200a      	movs	r0, #10
 800388e:	f009 fbdc 	bl	800d04a <osDelay>
for(;;) {
 8003892:	e59c      	b.n	80033ce <StartDefaultTask+0x42>
 8003894:	20000640 	.word	0x20000640
 8003898:	42b40000 	.word	0x42b40000
 800389c:	20000638 	.word	0x20000638
 80038a0:	2000063c 	.word	0x2000063c
 80038a4:	42700000 	.word	0x42700000
 80038a8:	42200000 	.word	0x42200000
 80038ac:	0800329d 	.word	0x0800329d
 80038b0:	2000062b 	.word	0x2000062b
 80038b4:	2000062c 	.word	0x2000062c
 80038b8:	20000630 	.word	0x20000630
 80038bc:	200005a4 	.word	0x200005a4

080038c0 <control_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_control_task */
void control_task(void *argument)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN control_task */
  for(;;) {
    if (control_is_due()) {
 80038c8:	f7fe f8b0 	bl	8001a2c <control_is_due>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d005      	beq.n	80038de <control_task+0x1e>
      control_step();
 80038d2:	f7fe f9a5 	bl	8001c20 <control_step>
      move_tick_100Hz();
 80038d6:	f001 fe87 	bl	80055e8 <move_tick_100Hz>
      control_clear_due();
 80038da:	f7fe f8b3 	bl	8001a44 <control_clear_due>
    }
    osDelay(1);
 80038de:	2001      	movs	r0, #1
 80038e0:	f009 fbb3 	bl	800d04a <osDelay>
    if (control_is_due()) {
 80038e4:	e7f0      	b.n	80038c8 <control_task+0x8>
	...

080038e8 <oled_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_oled_task */
void oled_task(void *argument)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b092      	sub	sp, #72	@ 0x48
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN oled_task */
  // Update OLED at ~5 Hz; initialize static layout once, then update dynamic values only
  uint32_t last_tick = HAL_GetTick();
 80038f0:	f003 fe9e 	bl	8007630 <HAL_GetTick>
 80038f4:	63f8      	str	r0, [r7, #60]	@ 0x3c
  uint8_t showing_results = 0U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

  oled_draw_default_layout();
 80038fc:	f7ff fb36 	bl	8002f6c <oled_draw_default_layout>

  for(;;)
  {
    uint8_t show_results = g_show_results;
 8003900:	4b68      	ldr	r3, [pc, #416]	@ (8003aa4 <oled_task+0x1bc>)
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (show_results) {
 8003908:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800390c:	2b00      	cmp	r3, #0
 800390e:	d016      	beq.n	800393e <oled_task+0x56>
      if (!showing_results) {
 8003910:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003914:	2b00      	cmp	r3, #0
 8003916:	d10e      	bne.n	8003936 <oled_task+0x4e>
        oled_show_avg_screen(g_left_avg_rate, g_right_avg_rate);
 8003918:	4b63      	ldr	r3, [pc, #396]	@ (8003aa8 <oled_task+0x1c0>)
 800391a:	edd3 7a00 	vldr	s15, [r3]
 800391e:	4b63      	ldr	r3, [pc, #396]	@ (8003aac <oled_task+0x1c4>)
 8003920:	ed93 7a00 	vldr	s14, [r3]
 8003924:	eef0 0a47 	vmov.f32	s1, s14
 8003928:	eeb0 0a67 	vmov.f32	s0, s15
 800392c:	f7ff fbac 	bl	8003088 <oled_show_avg_screen>
        showing_results = 1U;
 8003930:	2301      	movs	r3, #1
 8003932:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
      }
      osDelay(50);
 8003936:	2032      	movs	r0, #50	@ 0x32
 8003938:	f009 fb87 	bl	800d04a <osDelay>
      continue;
 800393c:	e0b1      	b.n	8003aa2 <oled_task+0x1ba>
    } else if (showing_results) {
 800393e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003942:	2b00      	cmp	r3, #0
 8003944:	d007      	beq.n	8003956 <oled_task+0x6e>
      showing_results = 0U;
 8003946:	2300      	movs	r3, #0
 8003948:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
      oled_draw_default_layout();
 800394c:	f7ff fb0e 	bl	8002f6c <oled_draw_default_layout>
      last_tick = HAL_GetTick();
 8003950:	f003 fe6e 	bl	8007630 <HAL_GetTick>
 8003954:	63f8      	str	r0, [r7, #60]	@ 0x3c
    }

    uint32_t now = HAL_GetTick();
 8003956:	f003 fe6b 	bl	8007630 <HAL_GetTick>
 800395a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (now - last_tick >= 200) { // Update at 5 Hz
 800395c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800395e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2bc7      	cmp	r3, #199	@ 0xc7
 8003964:	f240 809a 	bls.w	8003a9c <oled_task+0x1b4>
      last_tick = now;
 8003968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800396a:	63fb      	str	r3, [r7, #60]	@ 0x3c

      // Read from ultrasonic cache produced by ultrasonic_task
      float distance = g_ultra_dist_cm;
 800396c:	4b50      	ldr	r3, [pc, #320]	@ (8003ab0 <oled_task+0x1c8>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	62bb      	str	r3, [r7, #40]	@ 0x28
      uint32_t age = millis() - g_ultra_age_ms;
 8003972:	f7ff faf3 	bl	8002f5c <millis>
 8003976:	4602      	mov	r2, r0
 8003978:	4b4e      	ldr	r3, [pc, #312]	@ (8003ab4 <oled_task+0x1cc>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	627b      	str	r3, [r7, #36]	@ 0x24

      char buf[16];

      if (distance > 0.0f && age < 500U) {
 8003980:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003984:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800398c:	dd4c      	ble.n	8003a28 <oled_task+0x140>
 800398e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003990:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003994:	d248      	bcs.n	8003a28 <oled_task+0x140>
        int dist10 = (int)(distance * 10.0f + (distance >= 0.0f ? 0.5f : -0.5f));
 8003996:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800399a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800399e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039a2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80039a6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80039aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ae:	db02      	blt.n	80039b6 <oled_task+0xce>
 80039b0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80039b4:	e001      	b.n	80039ba <oled_task+0xd2>
 80039b6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80039ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80039c2:	ee17 3a90 	vmov	r3, s15
 80039c6:	637b      	str	r3, [r7, #52]	@ 0x34
        if (dist10 < 0) dist10 = 0;
 80039c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	da01      	bge.n	80039d2 <oled_task+0xea>
 80039ce:	2300      	movs	r3, #0
 80039d0:	637b      	str	r3, [r7, #52]	@ 0x34
        int dist_int = dist10 / 10;
 80039d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039d4:	4a38      	ldr	r2, [pc, #224]	@ (8003ab8 <oled_task+0x1d0>)
 80039d6:	fb82 1203 	smull	r1, r2, r2, r3
 80039da:	1092      	asrs	r2, r2, #2
 80039dc:	17db      	asrs	r3, r3, #31
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	623b      	str	r3, [r7, #32]
        int dist_tenth = dist10 % 10;
 80039e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80039e4:	4b34      	ldr	r3, [pc, #208]	@ (8003ab8 <oled_task+0x1d0>)
 80039e6:	fb83 1302 	smull	r1, r3, r3, r2
 80039ea:	1099      	asrs	r1, r3, #2
 80039ec:	17d3      	asrs	r3, r2, #31
 80039ee:	1ac9      	subs	r1, r1, r3
 80039f0:	460b      	mov	r3, r1
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	440b      	add	r3, r1
 80039f6:	005b      	lsls	r3, r3, #1
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	61fb      	str	r3, [r7, #28]
        (void)snprintf(buf, sizeof(buf), "%3d.%1d", dist_int, dist_tenth);
 80039fc:	f107 0008 	add.w	r0, r7, #8
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	9300      	str	r3, [sp, #0]
 8003a04:	6a3b      	ldr	r3, [r7, #32]
 8003a06:	4a2d      	ldr	r2, [pc, #180]	@ (8003abc <oled_task+0x1d4>)
 8003a08:	2110      	movs	r1, #16
 8003a0a:	f00d f915 	bl	8010c38 <sniprintf>
        OLED_ShowString(72, 0, (uint8_t*)"       ");
 8003a0e:	4a2c      	ldr	r2, [pc, #176]	@ (8003ac0 <oled_task+0x1d8>)
 8003a10:	2100      	movs	r1, #0
 8003a12:	2048      	movs	r0, #72	@ 0x48
 8003a14:	f002 fb9a 	bl	800614c <OLED_ShowString>
        OLED_ShowString(72, 0, (uint8_t*)buf);
 8003a18:	f107 0308 	add.w	r3, r7, #8
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	2100      	movs	r1, #0
 8003a20:	2048      	movs	r0, #72	@ 0x48
 8003a22:	f002 fb93 	bl	800614c <OLED_ShowString>
      if (distance > 0.0f && age < 500U) {
 8003a26:	e004      	b.n	8003a32 <oled_task+0x14a>
      } else {
        OLED_ShowString(72, 0, (uint8_t*)"   --  ");
 8003a28:	4a26      	ldr	r2, [pc, #152]	@ (8003ac4 <oled_task+0x1dc>)
 8003a2a:	2100      	movs	r1, #0
 8003a2c:	2048      	movs	r0, #72	@ 0x48
 8003a2e:	f002 fb8d 	bl	800614c <OLED_ShowString>
      }

      if (g_uart_char_valid) {
 8003a32:	4b25      	ldr	r3, [pc, #148]	@ (8003ac8 <oled_task+0x1e0>)
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00f      	beq.n	8003a5c <oled_task+0x174>
        OLED_ShowString(72, 24, (uint8_t*)"   ");
 8003a3c:	4a23      	ldr	r2, [pc, #140]	@ (8003acc <oled_task+0x1e4>)
 8003a3e:	2118      	movs	r1, #24
 8003a40:	2048      	movs	r0, #72	@ 0x48
 8003a42:	f002 fb83 	bl	800614c <OLED_ShowString>
        OLED_ShowChar(72, 24, (char)g_uart_last_char, 12, 1);
 8003a46:	4b22      	ldr	r3, [pc, #136]	@ (8003ad0 <oled_task+0x1e8>)
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	b2da      	uxtb	r2, r3
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	9300      	str	r3, [sp, #0]
 8003a50:	230c      	movs	r3, #12
 8003a52:	2118      	movs	r1, #24
 8003a54:	2048      	movs	r0, #72	@ 0x48
 8003a56:	f002 fb07 	bl	8006068 <OLED_ShowChar>
 8003a5a:	e004      	b.n	8003a66 <oled_task+0x17e>
      } else {
        OLED_ShowString(72, 24, (uint8_t*)" - ");
 8003a5c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ad4 <oled_task+0x1ec>)
 8003a5e:	2118      	movs	r1, #24
 8003a60:	2048      	movs	r0, #72	@ 0x48
 8003a62:	f002 fb73 	bl	800614c <OLED_ShowString>
      }

      char cmd_char = g_current_instr;
 8003a66:	4b1c      	ldr	r3, [pc, #112]	@ (8003ad8 <oled_task+0x1f0>)
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	76fb      	strb	r3, [r7, #27]
      if (cmd_char) {
 8003a6c:	7efb      	ldrb	r3, [r7, #27]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00d      	beq.n	8003a8e <oled_task+0x1a6>
        OLED_ShowString(72, 48, (uint8_t*)"   ");
 8003a72:	4a16      	ldr	r2, [pc, #88]	@ (8003acc <oled_task+0x1e4>)
 8003a74:	2130      	movs	r1, #48	@ 0x30
 8003a76:	2048      	movs	r0, #72	@ 0x48
 8003a78:	f002 fb68 	bl	800614c <OLED_ShowString>
        OLED_ShowChar(72, 48, cmd_char, 12, 1);
 8003a7c:	7efa      	ldrb	r2, [r7, #27]
 8003a7e:	2301      	movs	r3, #1
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	230c      	movs	r3, #12
 8003a84:	2130      	movs	r1, #48	@ 0x30
 8003a86:	2048      	movs	r0, #72	@ 0x48
 8003a88:	f002 faee 	bl	8006068 <OLED_ShowChar>
 8003a8c:	e004      	b.n	8003a98 <oled_task+0x1b0>
      } else {
        OLED_ShowString(72, 48, (uint8_t*)" - ");
 8003a8e:	4a11      	ldr	r2, [pc, #68]	@ (8003ad4 <oled_task+0x1ec>)
 8003a90:	2130      	movs	r1, #48	@ 0x30
 8003a92:	2048      	movs	r0, #72	@ 0x48
 8003a94:	f002 fb5a 	bl	800614c <OLED_ShowString>
      OLED_ShowNumber(16, 48, (uint32_t)(mL < 0 ? -mL : mL), 4, 12);
      OLED_ShowNumber(56, 48, (uint32_t)(mR < 0 ? -mR : mR), 4, 12);
      */

      // Refresh
      OLED_Refresh_Gram();
 8003a98:	f002 f9e0 	bl	8005e5c <OLED_Refresh_Gram>
    }
    osDelay(5);
 8003a9c:	2005      	movs	r0, #5
 8003a9e:	f009 fad4 	bl	800d04a <osDelay>
  {
 8003aa2:	e72d      	b.n	8003900 <oled_task+0x18>
 8003aa4:	20000628 	.word	0x20000628
 8003aa8:	20000620 	.word	0x20000620
 8003aac:	20000624 	.word	0x20000624
 8003ab0:	20000010 	.word	0x20000010
 8003ab4:	200008e0 	.word	0x200008e0
 8003ab8:	66666667 	.word	0x66666667
 8003abc:	0801476c 	.word	0x0801476c
 8003ac0:	080146d8 	.word	0x080146d8
 8003ac4:	08014774 	.word	0x08014774
 8003ac8:	2000062a 	.word	0x2000062a
 8003acc:	080146ec 	.word	0x080146ec
 8003ad0:	20000629 	.word	0x20000629
 8003ad4:	0801477c 	.word	0x0801477c
 8003ad8:	2000061c 	.word	0x2000061c

08003adc <uart_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart_task */
void uart_task(void *argument)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart_task */
  (void)argument;

  uint8_t header_sent = 0U;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	75fb      	strb	r3, [r7, #23]
  const uint32_t period_ms = 50U; // TEMP: yaw streaming cadence
 8003ae8:	2332      	movs	r3, #50	@ 0x32
 8003aea:	613b      	str	r3, [r7, #16]
  uint32_t last_send_ms = 0U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    process_serial_input();
 8003af0:	f7ff fbd4 	bl	800329c <process_serial_input>

    uint32_t now = HAL_GetTick();
 8003af4:	f003 fd9c 	bl	8007630 <HAL_GetTick>
 8003af8:	60b8      	str	r0, [r7, #8]
    if (!header_sent)
 8003afa:	7dfb      	ldrb	r3, [r7, #23]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d106      	bne.n	8003b0e <uart_task+0x32>
    {
      uart_send_response("#channel init yaw_deg\r\n");
 8003b00:	4805      	ldr	r0, [pc, #20]	@ (8003b18 <uart_task+0x3c>)
 8003b02:	f7ff fb93 	bl	800322c <uart_send_response>
      header_sent = 1U;
 8003b06:	2301      	movs	r3, #1
 8003b08:	75fb      	strb	r3, [r7, #23]
      last_send_ms = now;
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	60fb      	str	r3, [r7, #12]
    //   if (len > 0 && len < (int)sizeof(line)) {
    //     uart_send_response(line);
    //   }
    // }

    osDelay(5);
 8003b0e:	2005      	movs	r0, #5
 8003b10:	f009 fa9b 	bl	800d04a <osDelay>
  {
 8003b14:	e7ec      	b.n	8003af0 <uart_task+0x14>
 8003b16:	bf00      	nop
 8003b18:	08014780 	.word	0x08014780

08003b1c <ir_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ir_task */
void ir_task(void *argument)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ir_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(5);
 8003b24:	2005      	movs	r0, #5
 8003b26:	f009 fa90 	bl	800d04a <osDelay>
 8003b2a:	e7fb      	b.n	8003b24 <ir_task+0x8>

08003b2c <ultrasonic_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ultrasonic_task */
void ultrasonic_task(void *argument)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b088      	sub	sp, #32
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ultrasonic_task */
  const uint32_t period = 50U; // 20 Hz sampling
 8003b34:	2332      	movs	r3, #50	@ 0x32
 8003b36:	617b      	str	r3, [r7, #20]
  uint32_t next_wake = osKernelGetTickCount();
 8003b38:	f009 f9e0 	bl	800cefc <osKernelGetTickCount>
 8003b3c:	61f8      	str	r0, [r7, #28]
  uint32_t last_trigger_ms = 0U;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	61bb      	str	r3, [r7, #24]
  for(;;) {
    next_wake += period;
 8003b42:	69fa      	ldr	r2, [r7, #28]
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	4413      	add	r3, r2
 8003b48:	61fb      	str	r3, [r7, #28]

    // Single producer: trigger if idle, else enforce timeout to avoid stuck state
    if (!ultrasonic_is_busy()) {
 8003b4a:	f002 fe69 	bl	8006820 <ultrasonic_is_busy>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d105      	bne.n	8003b60 <ultrasonic_task+0x34>
      ultrasonic_trigger();
 8003b54:	f002 fdec 	bl	8006730 <ultrasonic_trigger>
      last_trigger_ms = millis();
 8003b58:	f7ff fa00 	bl	8002f5c <millis>
 8003b5c:	61b8      	str	r0, [r7, #24]
 8003b5e:	e008      	b.n	8003b72 <ultrasonic_task+0x46>
    } else if ((millis() - last_trigger_ms) > 40U) {
 8003b60:	f7ff f9fc 	bl	8002f5c <millis>
 8003b64:	4602      	mov	r2, r0
 8003b66:	69bb      	ldr	r3, [r7, #24]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b28      	cmp	r3, #40	@ 0x28
 8003b6c:	d901      	bls.n	8003b72 <ultrasonic_task+0x46>
      // Timed out waiting for echo; cancel measurement so we can re-trigger
      ultrasonic_cancel();
 8003b6e:	f002 fe69 	bl	8006844 <ultrasonic_cancel>
    }

    // Consume most recent reading (if any)
    float d = ultrasonic_get_distance_cm();
 8003b72:	f002 fe47 	bl	8006804 <ultrasonic_get_distance_cm>
 8003b76:	ed87 0a04 	vstr	s0, [r7, #16]
    if (d > 0.0f && d < 500.0f) {
 8003b7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b86:	dd10      	ble.n	8003baa <ultrasonic_task+0x7e>
 8003b88:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b8c:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8003bd0 <ultrasonic_task+0xa4>
 8003b90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b98:	d507      	bpl.n	8003baa <ultrasonic_task+0x7e>
      g_ultra_dist_cm = d;
 8003b9a:	4a0e      	ldr	r2, [pc, #56]	@ (8003bd4 <ultrasonic_task+0xa8>)
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	6013      	str	r3, [r2, #0]
      g_ultra_age_ms = millis();
 8003ba0:	f7ff f9dc 	bl	8002f5c <millis>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	4a0c      	ldr	r2, [pc, #48]	@ (8003bd8 <ultrasonic_task+0xac>)
 8003ba8:	6013      	str	r3, [r2, #0]
    }

    uint32_t now = osKernelGetTickCount();
 8003baa:	f009 f9a7 	bl	800cefc <osKernelGetTickCount>
 8003bae:	60f8      	str	r0, [r7, #12]
    int32_t remain = (int32_t)(next_wake - now);
 8003bb0:	69fa      	ldr	r2, [r7, #28]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	60bb      	str	r3, [r7, #8]
    if (remain > 0) {
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	dd04      	ble.n	8003bc8 <ultrasonic_task+0x9c>
      osDelay((uint32_t)remain);
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f009 fa42 	bl	800d04a <osDelay>
 8003bc6:	e7bc      	b.n	8003b42 <ultrasonic_task+0x16>
    } else {
      next_wake = now;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	61fb      	str	r3, [r7, #28]
  for(;;) {
 8003bcc:	e7b9      	b.n	8003b42 <ultrasonic_task+0x16>
 8003bce:	bf00      	nop
 8003bd0:	43fa0000 	.word	0x43fa0000
 8003bd4:	20000010 	.word	0x20000010
 8003bd8:	200008e0 	.word	0x200008e0

08003bdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003be0:	b672      	cpsid	i
}
 8003be2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003be4:	bf00      	nop
 8003be6:	e7fd      	b.n	8003be4 <Error_Handler+0x8>

08003be8 <motor_init>:
extern TIM_HandleTypeDef htim9; // Motor B (Right) PWM on PE5, PE6

// --- Constants ---
#define MIN_MOTOR_SPEED_PERCENT 54.0f

void motor_init(void) {
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // Motor A IN1 (PB9)
 8003bec:	210c      	movs	r1, #12
 8003bee:	480d      	ldr	r0, [pc, #52]	@ (8003c24 <motor_init+0x3c>)
 8003bf0:	f006 fbde 	bl	800a3b0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // Motor A IN2 (PB8)
 8003bf4:	2108      	movs	r1, #8
 8003bf6:	480b      	ldr	r0, [pc, #44]	@ (8003c24 <motor_init+0x3c>)
 8003bf8:	f006 fbda 	bl	800a3b0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // Motor B IN1 (PE5)
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	480a      	ldr	r0, [pc, #40]	@ (8003c28 <motor_init+0x40>)
 8003c00:	f006 fbd6 	bl	800a3b0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // Motor B IN2 (PE6)
 8003c04:	2104      	movs	r1, #4
 8003c06:	4808      	ldr	r0, [pc, #32]	@ (8003c28 <motor_init+0x40>)
 8003c08:	f006 fbd2 	bl	800a3b0 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Motor A (Left)
 8003c0c:	213c      	movs	r1, #60	@ 0x3c
 8003c0e:	4807      	ldr	r0, [pc, #28]	@ (8003c2c <motor_init+0x44>)
 8003c10:	f006 ff6c 	bl	800aaec <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Motor B (Right)
 8003c14:	213c      	movs	r1, #60	@ 0x3c
 8003c16:	4806      	ldr	r0, [pc, #24]	@ (8003c30 <motor_init+0x48>)
 8003c18:	f006 ff68 	bl	800aaec <HAL_TIM_Encoder_Start>

    motor_stop();
 8003c1c:	f000 f8da 	bl	8003dd4 <motor_stop>
}
 8003c20:	bf00      	nop
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	2000043c 	.word	0x2000043c
 8003c28:	20000514 	.word	0x20000514
 8003c2c:	200003ac 	.word	0x200003ac
 8003c30:	200003f4 	.word	0x200003f4

08003c34 <motor_set_speeds>:

void motor_set_speeds(int8_t left_speed_percent, int8_t right_speed_percent) {
 8003c34:	b480      	push	{r7}
 8003c36:	b089      	sub	sp, #36	@ 0x24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	460a      	mov	r2, r1
 8003c3e:	71fb      	strb	r3, [r7, #7]
 8003c40:	4613      	mov	r3, r2
 8003c42:	71bb      	strb	r3, [r7, #6]
    float scaled_speedL;
    float scaled_speedR;
    uint32_t pulseL;
    uint32_t pulseR;

    if (left_speed_percent > 100)  left_speed_percent  = 100;
 8003c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c48:	2b64      	cmp	r3, #100	@ 0x64
 8003c4a:	dd01      	ble.n	8003c50 <motor_set_speeds+0x1c>
 8003c4c:	2364      	movs	r3, #100	@ 0x64
 8003c4e:	71fb      	strb	r3, [r7, #7]
    if (left_speed_percent < -100) left_speed_percent  = -100;
 8003c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c54:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8003c58:	da01      	bge.n	8003c5e <motor_set_speeds+0x2a>
 8003c5a:	239c      	movs	r3, #156	@ 0x9c
 8003c5c:	71fb      	strb	r3, [r7, #7]
    if (right_speed_percent > 100) right_speed_percent = 100;
 8003c5e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003c62:	2b64      	cmp	r3, #100	@ 0x64
 8003c64:	dd01      	ble.n	8003c6a <motor_set_speeds+0x36>
 8003c66:	2364      	movs	r3, #100	@ 0x64
 8003c68:	71bb      	strb	r3, [r7, #6]
    if (right_speed_percent < -100)right_speed_percent = -100;
 8003c6a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003c6e:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8003c72:	da01      	bge.n	8003c78 <motor_set_speeds+0x44>
 8003c74:	239c      	movs	r3, #156	@ 0x9c
 8003c76:	71bb      	strb	r3, [r7, #6]

    // Use each timer's own ARR
    arrL = __HAL_TIM_GET_AUTORELOAD(&htim4); // TIM4 (Left)
 8003c78:	4b51      	ldr	r3, [pc, #324]	@ (8003dc0 <motor_set_speeds+0x18c>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c7e:	61fb      	str	r3, [r7, #28]
    arrR = __HAL_TIM_GET_AUTORELOAD(&htim9); // TIM9 (Right)
 8003c80:	4b50      	ldr	r3, [pc, #320]	@ (8003dc4 <motor_set_speeds+0x190>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c86:	61bb      	str	r3, [r7, #24]

    // --- Left Motor (TIM4) ---
    if (left_speed_percent == 0) {
 8003c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d108      	bne.n	8003ca2 <motor_set_speeds+0x6e>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8003c90:	4b4b      	ldr	r3, [pc, #300]	@ (8003dc0 <motor_set_speeds+0x18c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2200      	movs	r2, #0
 8003c96:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003c98:	4b49      	ldr	r3, [pc, #292]	@ (8003dc0 <motor_set_speeds+0x18c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003ca0:	e03d      	b.n	8003d1e <motor_set_speeds+0xea>
    } else {
        scaled_speedL = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)left_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8003ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca6:	ee07 3a90 	vmov	s15, r3
 8003caa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cae:	eeb0 7ae7 	vabs.f32	s14, s15
 8003cb2:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8003dc8 <motor_set_speeds+0x194>
 8003cb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cba:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8003dcc <motor_set_speeds+0x198>
 8003cbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cc2:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8003dd0 <motor_set_speeds+0x19c>
 8003cc6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003cca:	edc7 7a05 	vstr	s15, [r7, #20]
        pulseL = (uint32_t)((scaled_speedL * (float)(arrL + 1)) / 100.0f);
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	ee07 3a90 	vmov	s15, r3
 8003cd6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cda:	edd7 7a05 	vldr	s15, [r7, #20]
 8003cde:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ce2:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8003dc8 <motor_set_speeds+0x194>
 8003ce6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cee:	ee17 3a90 	vmov	r3, s15
 8003cf2:	613b      	str	r3, [r7, #16]

        if (left_speed_percent > 0) {           // Forward
 8003cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	dd08      	ble.n	8003d0e <motor_set_speeds+0xda>
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pulseL); // IN1 = PWM
 8003cfc:	4b30      	ldr	r3, [pc, #192]	@ (8003dc0 <motor_set_speeds+0x18c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);      // IN2 = 0
 8003d04:	4b2e      	ldr	r3, [pc, #184]	@ (8003dc0 <motor_set_speeds+0x18c>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003d0c:	e007      	b.n	8003d1e <motor_set_speeds+0xea>
        } else {                                  // Reverse
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);      // IN1 = 0
 8003d0e:	4b2c      	ldr	r3, [pc, #176]	@ (8003dc0 <motor_set_speeds+0x18c>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	2200      	movs	r2, #0
 8003d14:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pulseL); // IN2 = PWM
 8003d16:	4b2a      	ldr	r3, [pc, #168]	@ (8003dc0 <motor_set_speeds+0x18c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	693a      	ldr	r2, [r7, #16]
 8003d1c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
    }

    // --- Right Motor (TIM9) ---
    if (right_speed_percent == 0) {
 8003d1e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d108      	bne.n	8003d38 <motor_set_speeds+0x104>
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8003d26:	4b27      	ldr	r3, [pc, #156]	@ (8003dc4 <motor_set_speeds+0x190>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8003d2e:	4b25      	ldr	r3, [pc, #148]	@ (8003dc4 <motor_set_speeds+0x190>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2200      	movs	r2, #0
 8003d34:	639a      	str	r2, [r3, #56]	@ 0x38
        } else {                                   // Reverse
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
        }
    }
}
 8003d36:	e03d      	b.n	8003db4 <motor_set_speeds+0x180>
        scaled_speedR = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)right_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8003d38:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003d3c:	ee07 3a90 	vmov	s15, r3
 8003d40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d44:	eeb0 7ae7 	vabs.f32	s14, s15
 8003d48:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8003dc8 <motor_set_speeds+0x194>
 8003d4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d50:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8003dcc <motor_set_speeds+0x198>
 8003d54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d58:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003dd0 <motor_set_speeds+0x19c>
 8003d5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003d60:	edc7 7a03 	vstr	s15, [r7, #12]
        pulseR = (uint32_t)((scaled_speedR * (float)(arrR + 1)) / 100.0f);
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	3301      	adds	r3, #1
 8003d68:	ee07 3a90 	vmov	s15, r3
 8003d6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d70:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d78:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8003dc8 <motor_set_speeds+0x194>
 8003d7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d84:	ee17 3a90 	vmov	r3, s15
 8003d88:	60bb      	str	r3, [r7, #8]
        if (right_speed_percent > 0) {            // Forward
 8003d8a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	dd08      	ble.n	8003da4 <motor_set_speeds+0x170>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);      // IN1 = 0
 8003d92:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc4 <motor_set_speeds+0x190>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2200      	movs	r2, #0
 8003d98:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, pulseR); // IN2 = PWM
 8003d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc4 <motor_set_speeds+0x190>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68ba      	ldr	r2, [r7, #8]
 8003da0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003da2:	e007      	b.n	8003db4 <motor_set_speeds+0x180>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
 8003da4:	4b07      	ldr	r3, [pc, #28]	@ (8003dc4 <motor_set_speeds+0x190>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68ba      	ldr	r2, [r7, #8]
 8003daa:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
 8003dac:	4b05      	ldr	r3, [pc, #20]	@ (8003dc4 <motor_set_speeds+0x190>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2200      	movs	r2, #0
 8003db2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003db4:	bf00      	nop
 8003db6:	3724      	adds	r7, #36	@ 0x24
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	2000043c 	.word	0x2000043c
 8003dc4:	20000514 	.word	0x20000514
 8003dc8:	42c80000 	.word	0x42c80000
 8003dcc:	42380000 	.word	0x42380000
 8003dd0:	42580000 	.word	0x42580000

08003dd4 <motor_stop>:


void motor_stop(void) {
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8003e04 <motor_stop+0x30>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8003de0:	4b08      	ldr	r3, [pc, #32]	@ (8003e04 <motor_stop+0x30>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2200      	movs	r2, #0
 8003de6:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8003de8:	4b07      	ldr	r3, [pc, #28]	@ (8003e08 <motor_stop+0x34>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2200      	movs	r2, #0
 8003dee:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8003df0:	4b05      	ldr	r3, [pc, #20]	@ (8003e08 <motor_stop+0x34>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2200      	movs	r2, #0
 8003df6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003df8:	bf00      	nop
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	2000043c 	.word	0x2000043c
 8003e08:	20000514 	.word	0x20000514

08003e0c <motor_brake_ms>:

void motor_brake_ms(uint16_t ms) {
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	4603      	mov	r3, r0
 8003e14:	80fb      	strh	r3, [r7, #6]
    // Set both inputs HIGH on each H-bridge to short-brake
    uint32_t arrL = __HAL_TIM_GET_AUTORELOAD(&htim4);
 8003e16:	4b19      	ldr	r3, [pc, #100]	@ (8003e7c <motor_brake_ms+0x70>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1c:	60fb      	str	r3, [r7, #12]
    uint32_t arrR = __HAL_TIM_GET_AUTORELOAD(&htim9);
 8003e1e:	4b18      	ldr	r3, [pc, #96]	@ (8003e80 <motor_brake_ms+0x74>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e24:	60bb      	str	r3, [r7, #8]

    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, arrL); // IN1 = 100%
 8003e26:	4b15      	ldr	r3, [pc, #84]	@ (8003e7c <motor_brake_ms+0x70>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, arrL); // IN2 = 100%
 8003e2e:	4b13      	ldr	r3, [pc, #76]	@ (8003e7c <motor_brake_ms+0x70>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, arrR); // IN1 = 100%
 8003e36:	4b12      	ldr	r3, [pc, #72]	@ (8003e80 <motor_brake_ms+0x74>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	68ba      	ldr	r2, [r7, #8]
 8003e3c:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, arrR); // IN2 = 100%
 8003e3e:	4b10      	ldr	r3, [pc, #64]	@ (8003e80 <motor_brake_ms+0x74>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68ba      	ldr	r2, [r7, #8]
 8003e44:	639a      	str	r2, [r3, #56]	@ 0x38

    if (ms > 0) {
 8003e46:	88fb      	ldrh	r3, [r7, #6]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d003      	beq.n	8003e54 <motor_brake_ms+0x48>
        HAL_Delay(ms);
 8003e4c:	88fb      	ldrh	r3, [r7, #6]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f003 fbfa 	bl	8007648 <HAL_Delay>
    }

    // Release to zero to avoid heating the bridge
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003e54:	4b09      	ldr	r3, [pc, #36]	@ (8003e7c <motor_brake_ms+0x70>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8003e5c:	4b07      	ldr	r3, [pc, #28]	@ (8003e7c <motor_brake_ms+0x70>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2200      	movs	r2, #0
 8003e62:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8003e64:	4b06      	ldr	r3, [pc, #24]	@ (8003e80 <motor_brake_ms+0x74>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8003e6c:	4b04      	ldr	r3, [pc, #16]	@ (8003e80 <motor_brake_ms+0x74>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2200      	movs	r2, #0
 8003e72:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003e74:	bf00      	nop
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	2000043c 	.word	0x2000043c
 8003e80:	20000514 	.word	0x20000514

08003e84 <motor_brake>:

void motor_brake(void) {
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
    motor_brake_begin();
 8003e88:	f000 f802 	bl	8003e90 <motor_brake_begin>
}
 8003e8c:	bf00      	nop
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <motor_brake_begin>:

void motor_brake_begin(void) {
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
    // Set both inputs HIGH on each H-bridge to short-brake
    uint32_t arrL = __HAL_TIM_GET_AUTORELOAD(&htim4);
 8003e96:	4b0f      	ldr	r3, [pc, #60]	@ (8003ed4 <motor_brake_begin+0x44>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9c:	607b      	str	r3, [r7, #4]
    uint32_t arrR = __HAL_TIM_GET_AUTORELOAD(&htim9);
 8003e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed8 <motor_brake_begin+0x48>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ea4:	603b      	str	r3, [r7, #0]

    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, arrL); // IN1 = 100%
 8003ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed4 <motor_brake_begin+0x44>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, arrL); // IN2 = 100%
 8003eae:	4b09      	ldr	r3, [pc, #36]	@ (8003ed4 <motor_brake_begin+0x44>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, arrR); // IN1 = 100%
 8003eb6:	4b08      	ldr	r3, [pc, #32]	@ (8003ed8 <motor_brake_begin+0x48>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, arrR); // IN2 = 100%
 8003ebe:	4b06      	ldr	r3, [pc, #24]	@ (8003ed8 <motor_brake_begin+0x48>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	683a      	ldr	r2, [r7, #0]
 8003ec4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003ec6:	bf00      	nop
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	2000043c 	.word	0x2000043c
 8003ed8:	20000514 	.word	0x20000514

08003edc <motor_brake_end>:

void motor_brake_end(void) {
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
    // Release to zero to avoid heating the bridge
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8003f0c <motor_brake_end+0x30>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8003ee8:	4b08      	ldr	r3, [pc, #32]	@ (8003f0c <motor_brake_end+0x30>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2200      	movs	r2, #0
 8003eee:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8003ef0:	4b07      	ldr	r3, [pc, #28]	@ (8003f10 <motor_brake_end+0x34>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8003ef8:	4b05      	ldr	r3, [pc, #20]	@ (8003f10 <motor_brake_end+0x34>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2200      	movs	r2, #0
 8003efe:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003f00:	bf00      	nop
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	2000043c 	.word	0x2000043c
 8003f10:	20000514 	.word	0x20000514

08003f14 <motor_get_left_encoder_counts>:

int32_t motor_get_left_encoder_counts(void) {
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
    return (int32_t)((int16_t)__HAL_TIM_GET_COUNTER(&htim2));
 8003f18:	4b04      	ldr	r3, [pc, #16]	@ (8003f2c <motor_get_left_encoder_counts+0x18>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1e:	b21b      	sxth	r3, r3
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	200003ac 	.word	0x200003ac

08003f30 <motor_get_right_encoder_counts>:

// Right motor is reversed, so return the negative.
int32_t motor_get_right_encoder_counts(void) {
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0
	return -((int16_t)__HAL_TIM_GET_COUNTER(&htim3));
 8003f34:	4b04      	ldr	r3, [pc, #16]	@ (8003f48 <motor_get_right_encoder_counts+0x18>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3a:	b21b      	sxth	r3, r3
 8003f3c:	425b      	negs	r3, r3
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr
 8003f48:	200003f4 	.word	0x200003f4

08003f4c <motor_reset_encoders>:

void motor_reset_encoders(void) {
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8003f50:	4b06      	ldr	r3, [pc, #24]	@ (8003f6c <motor_reset_encoders+0x20>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2200      	movs	r2, #0
 8003f56:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8003f58:	4b05      	ldr	r3, [pc, #20]	@ (8003f70 <motor_reset_encoders+0x24>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003f60:	bf00      	nop
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	200003ac 	.word	0x200003ac
 8003f70:	200003f4 	.word	0x200003f4

08003f74 <Servo_Center>:
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	8a5b      	ldrh	r3, [r3, #18]
 8003f80:	4619      	mov	r1, r3
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f002 fdf9 	bl	8006b7a <Servo_WriteUS>
 8003f88:	bf00      	nop
 8003f8a:	3708      	adds	r7, #8
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <yaw_filter_reset>:
static yaw_filter_t g_yaw_filter = {0};

static move_turn_profile_e g_turn_profile = TURN_DEFAULT_PROFILE;

static void yaw_filter_reset(float seed)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	ed87 0a01 	vstr	s0, [r7, #4]
  g_yaw_filter.sum = 0.0f;
 8003f9a:	4b11      	ldr	r3, [pc, #68]	@ (8003fe0 <yaw_filter_reset+0x50>)
 8003f9c:	f04f 0200 	mov.w	r2, #0
 8003fa0:	629a      	str	r2, [r3, #40]	@ 0x28
  g_yaw_filter.count = 0U;
 8003fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe0 <yaw_filter_reset+0x50>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  g_yaw_filter.index = 0U;
 8003faa:	4b0d      	ldr	r3, [pc, #52]	@ (8003fe0 <yaw_filter_reset+0x50>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  for (uint8_t i = 0U; i < YAW_FILTER_WINDOW_SIZE; ++i) {
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	73fb      	strb	r3, [r7, #15]
 8003fb6:	e008      	b.n	8003fca <yaw_filter_reset+0x3a>
    g_yaw_filter.samples[i] = seed;
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
 8003fba:	4a09      	ldr	r2, [pc, #36]	@ (8003fe0 <yaw_filter_reset+0x50>)
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	4413      	add	r3, r2
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	601a      	str	r2, [r3, #0]
  for (uint8_t i = 0U; i < YAW_FILTER_WINDOW_SIZE; ++i) {
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	73fb      	strb	r3, [r7, #15]
 8003fca:	7bfb      	ldrb	r3, [r7, #15]
 8003fcc:	2b09      	cmp	r3, #9
 8003fce:	d9f3      	bls.n	8003fb8 <yaw_filter_reset+0x28>
  }
}
 8003fd0:	bf00      	nop
 8003fd2:	bf00      	nop
 8003fd4:	3714      	adds	r7, #20
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop
 8003fe0:	20000934 	.word	0x20000934

08003fe4 <yaw_filter_apply>:

static float yaw_filter_apply(float sample)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	ed87 0a01 	vstr	s0, [r7, #4]
  if (YAW_FILTER_WINDOW_SIZE == 0U) {
    return sample;
  }

  if (g_yaw_filter.count < YAW_FILTER_WINDOW_SIZE) {
 8003fee:	4b3d      	ldr	r3, [pc, #244]	@ (80040e4 <yaw_filter_apply+0x100>)
 8003ff0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003ff4:	2b09      	cmp	r3, #9
 8003ff6:	d82b      	bhi.n	8004050 <yaw_filter_apply+0x6c>
    g_yaw_filter.samples[g_yaw_filter.index] = sample;
 8003ff8:	4b3a      	ldr	r3, [pc, #232]	@ (80040e4 <yaw_filter_apply+0x100>)
 8003ffa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003ffe:	4a39      	ldr	r2, [pc, #228]	@ (80040e4 <yaw_filter_apply+0x100>)
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	4413      	add	r3, r2
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	601a      	str	r2, [r3, #0]
    g_yaw_filter.sum += sample;
 8004008:	4b36      	ldr	r3, [pc, #216]	@ (80040e4 <yaw_filter_apply+0x100>)
 800400a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800400e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004012:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004016:	4b33      	ldr	r3, [pc, #204]	@ (80040e4 <yaw_filter_apply+0x100>)
 8004018:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    g_yaw_filter.index = (uint8_t)((g_yaw_filter.index + 1U) % YAW_FILTER_WINDOW_SIZE);
 800401c:	4b31      	ldr	r3, [pc, #196]	@ (80040e4 <yaw_filter_apply+0x100>)
 800401e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004022:	1c59      	adds	r1, r3, #1
 8004024:	4b30      	ldr	r3, [pc, #192]	@ (80040e8 <yaw_filter_apply+0x104>)
 8004026:	fba3 2301 	umull	r2, r3, r3, r1
 800402a:	08da      	lsrs	r2, r3, #3
 800402c:	4613      	mov	r3, r2
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	4413      	add	r3, r2
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	1aca      	subs	r2, r1, r3
 8004036:	b2d2      	uxtb	r2, r2
 8004038:	4b2a      	ldr	r3, [pc, #168]	@ (80040e4 <yaw_filter_apply+0x100>)
 800403a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    g_yaw_filter.count++;
 800403e:	4b29      	ldr	r3, [pc, #164]	@ (80040e4 <yaw_filter_apply+0x100>)
 8004040:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004044:	3301      	adds	r3, #1
 8004046:	b2da      	uxtb	r2, r3
 8004048:	4b26      	ldr	r3, [pc, #152]	@ (80040e4 <yaw_filter_apply+0x100>)
 800404a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 800404e:	e02e      	b.n	80040ae <yaw_filter_apply+0xca>
  } else {
    float old_sample = g_yaw_filter.samples[g_yaw_filter.index];
 8004050:	4b24      	ldr	r3, [pc, #144]	@ (80040e4 <yaw_filter_apply+0x100>)
 8004052:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004056:	4a23      	ldr	r2, [pc, #140]	@ (80040e4 <yaw_filter_apply+0x100>)
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	4413      	add	r3, r2
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	60fb      	str	r3, [r7, #12]
    g_yaw_filter.samples[g_yaw_filter.index] = sample;
 8004060:	4b20      	ldr	r3, [pc, #128]	@ (80040e4 <yaw_filter_apply+0x100>)
 8004062:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004066:	4a1f      	ldr	r2, [pc, #124]	@ (80040e4 <yaw_filter_apply+0x100>)
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	4413      	add	r3, r2
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	601a      	str	r2, [r3, #0]
    g_yaw_filter.sum += sample - old_sample;
 8004070:	4b1c      	ldr	r3, [pc, #112]	@ (80040e4 <yaw_filter_apply+0x100>)
 8004072:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8004076:	edd7 6a01 	vldr	s13, [r7, #4]
 800407a:	edd7 7a03 	vldr	s15, [r7, #12]
 800407e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004082:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004086:	4b17      	ldr	r3, [pc, #92]	@ (80040e4 <yaw_filter_apply+0x100>)
 8004088:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    g_yaw_filter.index = (uint8_t)((g_yaw_filter.index + 1U) % YAW_FILTER_WINDOW_SIZE);
 800408c:	4b15      	ldr	r3, [pc, #84]	@ (80040e4 <yaw_filter_apply+0x100>)
 800408e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004092:	1c59      	adds	r1, r3, #1
 8004094:	4b14      	ldr	r3, [pc, #80]	@ (80040e8 <yaw_filter_apply+0x104>)
 8004096:	fba3 2301 	umull	r2, r3, r3, r1
 800409a:	08da      	lsrs	r2, r3, #3
 800409c:	4613      	mov	r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	4413      	add	r3, r2
 80040a2:	005b      	lsls	r3, r3, #1
 80040a4:	1aca      	subs	r2, r1, r3
 80040a6:	b2d2      	uxtb	r2, r2
 80040a8:	4b0e      	ldr	r3, [pc, #56]	@ (80040e4 <yaw_filter_apply+0x100>)
 80040aa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  if (g_yaw_filter.count == 0U) {
 80040ae:	4b0d      	ldr	r3, [pc, #52]	@ (80040e4 <yaw_filter_apply+0x100>)
 80040b0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d102      	bne.n	80040be <yaw_filter_apply+0xda>
    return sample;
 80040b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80040bc:	e00b      	b.n	80040d6 <yaw_filter_apply+0xf2>
  }

  return g_yaw_filter.sum / (float)g_yaw_filter.count;
 80040be:	4b09      	ldr	r3, [pc, #36]	@ (80040e4 <yaw_filter_apply+0x100>)
 80040c0:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 80040c4:	4b07      	ldr	r3, [pc, #28]	@ (80040e4 <yaw_filter_apply+0x100>)
 80040c6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80040ca:	ee07 3a90 	vmov	s15, r3
 80040ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 80040d6:	eeb0 0a67 	vmov.f32	s0, s15
 80040da:	3714      	adds	r7, #20
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr
 80040e4:	20000934 	.word	0x20000934
 80040e8:	cccccccd 	.word	0xcccccccd

080040ec <turn_profile_get_steer_mag>:

static float turn_profile_get_steer_mag(void)
{
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
  return (g_turn_profile == MOVE_TURN_PROFILE_PRIMARY)
 80040f0:	4b07      	ldr	r3, [pc, #28]	@ (8004110 <turn_profile_get_steer_mag+0x24>)
 80040f2:	781b      	ldrb	r3, [r3, #0]
             ? TURN_PROFILE_PRIMARY_STEER_MAG
             : TURN_PROFILE_SECONDARY_STEER_MAG;
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d101      	bne.n	80040fc <turn_profile_get_steer_mag+0x10>
 80040f8:	4b06      	ldr	r3, [pc, #24]	@ (8004114 <turn_profile_get_steer_mag+0x28>)
 80040fa:	e000      	b.n	80040fe <turn_profile_get_steer_mag+0x12>
 80040fc:	4b06      	ldr	r3, [pc, #24]	@ (8004118 <turn_profile_get_steer_mag+0x2c>)
 80040fe:	ee07 3a90 	vmov	s15, r3
}
 8004102:	eeb0 0a67 	vmov.f32	s0, s15
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	20000964 	.word	0x20000964
 8004114:	42c5cccd 	.word	0x42c5cccd
 8004118:	42c80000 	.word	0x42c80000

0800411c <turn_profile_get_outer_ratio>:

static float turn_profile_get_outer_ratio(void)
{
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0
  return (g_turn_profile == MOVE_TURN_PROFILE_PRIMARY)
 8004120:	4b07      	ldr	r3, [pc, #28]	@ (8004140 <turn_profile_get_outer_ratio+0x24>)
 8004122:	781b      	ldrb	r3, [r3, #0]
             ? TURN_PROFILE_PRIMARY_OUTER_RATIO
             : TURN_PROFILE_SECONDARY_OUTER_RATIO;
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <turn_profile_get_outer_ratio+0x10>
 8004128:	4b06      	ldr	r3, [pc, #24]	@ (8004144 <turn_profile_get_outer_ratio+0x28>)
 800412a:	e000      	b.n	800412e <turn_profile_get_outer_ratio+0x12>
 800412c:	4b06      	ldr	r3, [pc, #24]	@ (8004148 <turn_profile_get_outer_ratio+0x2c>)
 800412e:	ee07 3a90 	vmov	s15, r3
}
 8004132:	eeb0 0a67 	vmov.f32	s0, s15
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	20000964 	.word	0x20000964
 8004144:	3fd9999a 	.word	0x3fd9999a
 8004148:	40a00000 	.word	0x40a00000

0800414c <median_of_three>:

static float median_of_three(float a, float b, float c)
{
 800414c:	b480      	push	{r7}
 800414e:	b089      	sub	sp, #36	@ 0x24
 8004150:	af00      	add	r7, sp, #0
 8004152:	ed87 0a03 	vstr	s0, [r7, #12]
 8004156:	edc7 0a02 	vstr	s1, [r7, #8]
 800415a:	ed87 1a01 	vstr	s2, [r7, #4]
  if (a > b) {
 800415e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004162:	edd7 7a02 	vldr	s15, [r7, #8]
 8004166:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800416a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800416e:	dd05      	ble.n	800417c <median_of_three+0x30>
    float tmp = a; a = b; b = tmp;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	61fb      	str	r3, [r7, #28]
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	60fb      	str	r3, [r7, #12]
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	60bb      	str	r3, [r7, #8]
  }
  if (b > c) {
 800417c:	ed97 7a02 	vldr	s14, [r7, #8]
 8004180:	edd7 7a01 	vldr	s15, [r7, #4]
 8004184:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800418c:	dd05      	ble.n	800419a <median_of_three+0x4e>
    float tmp = b; b = c; c = tmp;
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	61bb      	str	r3, [r7, #24]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	60bb      	str	r3, [r7, #8]
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	607b      	str	r3, [r7, #4]
  }
  if (a > b) {
 800419a:	ed97 7a03 	vldr	s14, [r7, #12]
 800419e:	edd7 7a02 	vldr	s15, [r7, #8]
 80041a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041aa:	dd05      	ble.n	80041b8 <median_of_three+0x6c>
    float tmp = a; a = b; b = tmp;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	617b      	str	r3, [r7, #20]
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	60fb      	str	r3, [r7, #12]
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	60bb      	str	r3, [r7, #8]
  }
  return b;
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	ee07 3a90 	vmov	s15, r3
}
 80041be:	eeb0 0a67 	vmov.f32	s0, s15
 80041c2:	3724      	adds	r7, #36	@ 0x24
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <average_window>:

static float average_window(const float *values, uint8_t count)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	460b      	mov	r3, r1
 80041d6:	70fb      	strb	r3, [r7, #3]
  if (values == NULL || count == 0U) {
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d002      	beq.n	80041e4 <average_window+0x18>
 80041de:	78fb      	ldrb	r3, [r7, #3]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d102      	bne.n	80041ea <average_window+0x1e>
    return 0.0f;
 80041e4:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8004240 <average_window+0x74>
 80041e8:	e021      	b.n	800422e <average_window+0x62>
  }
  float sum = 0.0f;
 80041ea:	f04f 0300 	mov.w	r3, #0
 80041ee:	60fb      	str	r3, [r7, #12]
  for (uint8_t i = 0U; i < count; ++i) {
 80041f0:	2300      	movs	r3, #0
 80041f2:	72fb      	strb	r3, [r7, #11]
 80041f4:	e00e      	b.n	8004214 <average_window+0x48>
    sum += values[i];
 80041f6:	7afb      	ldrb	r3, [r7, #11]
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	4413      	add	r3, r2
 80041fe:	edd3 7a00 	vldr	s15, [r3]
 8004202:	ed97 7a03 	vldr	s14, [r7, #12]
 8004206:	ee77 7a27 	vadd.f32	s15, s14, s15
 800420a:	edc7 7a03 	vstr	s15, [r7, #12]
  for (uint8_t i = 0U; i < count; ++i) {
 800420e:	7afb      	ldrb	r3, [r7, #11]
 8004210:	3301      	adds	r3, #1
 8004212:	72fb      	strb	r3, [r7, #11]
 8004214:	7afa      	ldrb	r2, [r7, #11]
 8004216:	78fb      	ldrb	r3, [r7, #3]
 8004218:	429a      	cmp	r2, r3
 800421a:	d3ec      	bcc.n	80041f6 <average_window+0x2a>
  }
  return sum / (float)count;
 800421c:	78fb      	ldrb	r3, [r7, #3]
 800421e:	ee07 3a90 	vmov	s15, r3
 8004222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004226:	ed97 7a03 	vldr	s14, [r7, #12]
 800422a:	eec7 6a27 	vdiv.f32	s13, s14, s15
}
 800422e:	eef0 7a66 	vmov.f32	s15, s13
 8004232:	eeb0 0a67 	vmov.f32	s0, s15
 8004236:	3714      	adds	r7, #20
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	00000000 	.word	0x00000000

08004244 <compute_servo_settle_ms>:

static uint32_t compute_servo_settle_ms(float target_cmd)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	ed87 0a01 	vstr	s0, [r7, #4]
  float delta = fabsf(target_cmd - ms.steer_cmd);
 800424e:	4b0d      	ldr	r3, [pc, #52]	@ (8004284 <compute_servo_settle_ms+0x40>)
 8004250:	edd3 7a08 	vldr	s15, [r3, #32]
 8004254:	ed97 7a01 	vldr	s14, [r7, #4]
 8004258:	ee77 7a67 	vsub.f32	s15, s14, s15
 800425c:	eef0 7ae7 	vabs.f32	s15, s15
 8004260:	edc7 7a03 	vstr	s15, [r7, #12]
  float settle_ms = delta * STEER_SETTLE_MS_PER_UNIT;
 8004264:	edd7 7a03 	vldr	s15, [r7, #12]
 8004268:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800426c:	edc7 7a02 	vstr	s15, [r7, #8]
  return (uint32_t)lroundf(settle_ms);
 8004270:	ed97 0a02 	vldr	s0, [r7, #8]
 8004274:	f010 f9b0 	bl	80145d8 <lroundf>
 8004278:	4603      	mov	r3, r0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	200008e8 	.word	0x200008e8

08004288 <ir_read_average_raw>:

static uint16_t ir_read_average_raw(uint32_t channel)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b088      	sub	sp, #32
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004290:	f107 0308 	add.w	r3, r7, #8
 8004294:	2200      	movs	r2, #0
 8004296:	601a      	str	r2, [r3, #0]
 8004298:	605a      	str	r2, [r3, #4]
 800429a:	609a      	str	r2, [r3, #8]
 800429c:	60da      	str	r2, [r3, #12]
  sConfig.Channel = channel;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = 1;
 80042a2:	2301      	movs	r3, #1
 80042a4:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = IR_ADC_SAMPLE_TIME;
 80042a6:	2306      	movs	r3, #6
 80042a8:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80042aa:	f107 0308 	add.w	r3, r7, #8
 80042ae:	4619      	mov	r1, r3
 80042b0:	481f      	ldr	r0, [pc, #124]	@ (8004330 <ir_read_average_raw+0xa8>)
 80042b2:	f003 fbcf 	bl	8007a54 <HAL_ADC_ConfigChannel>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d001      	beq.n	80042c0 <ir_read_average_raw+0x38>
    return 0U;
 80042bc:	2300      	movs	r3, #0
 80042be:	e032      	b.n	8004326 <ir_read_average_raw+0x9e>
  }

  uint32_t accumulator = 0U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	61fb      	str	r3, [r7, #28]
  uint8_t acquired = 0U;
 80042c4:	2300      	movs	r3, #0
 80042c6:	76fb      	strb	r3, [r7, #27]

  for (uint8_t i = 0U; i < IR_SAMPLE_COUNT; ++i) {
 80042c8:	2300      	movs	r3, #0
 80042ca:	76bb      	strb	r3, [r7, #26]
 80042cc:	e01c      	b.n	8004308 <ir_read_average_raw+0x80>
    if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 80042ce:	4818      	ldr	r0, [pc, #96]	@ (8004330 <ir_read_average_raw+0xa8>)
 80042d0:	f003 fa22 	bl	8007718 <HAL_ADC_Start>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d11a      	bne.n	8004310 <ir_read_average_raw+0x88>
      break;
    }
    if (HAL_ADC_PollForConversion(&hadc1, IR_ADC_POLL_TIMEOUT_MS) == HAL_OK) {
 80042da:	2114      	movs	r1, #20
 80042dc:	4814      	ldr	r0, [pc, #80]	@ (8004330 <ir_read_average_raw+0xa8>)
 80042de:	f003 fb20 	bl	8007922 <HAL_ADC_PollForConversion>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d109      	bne.n	80042fc <ir_read_average_raw+0x74>
      accumulator += HAL_ADC_GetValue(&hadc1);
 80042e8:	4811      	ldr	r0, [pc, #68]	@ (8004330 <ir_read_average_raw+0xa8>)
 80042ea:	f003 fba5 	bl	8007a38 <HAL_ADC_GetValue>
 80042ee:	4602      	mov	r2, r0
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	4413      	add	r3, r2
 80042f4:	61fb      	str	r3, [r7, #28]
      acquired++;
 80042f6:	7efb      	ldrb	r3, [r7, #27]
 80042f8:	3301      	adds	r3, #1
 80042fa:	76fb      	strb	r3, [r7, #27]
    }
    HAL_ADC_Stop(&hadc1);
 80042fc:	480c      	ldr	r0, [pc, #48]	@ (8004330 <ir_read_average_raw+0xa8>)
 80042fe:	f003 fadd 	bl	80078bc <HAL_ADC_Stop>
  for (uint8_t i = 0U; i < IR_SAMPLE_COUNT; ++i) {
 8004302:	7ebb      	ldrb	r3, [r7, #26]
 8004304:	3301      	adds	r3, #1
 8004306:	76bb      	strb	r3, [r7, #26]
 8004308:	7ebb      	ldrb	r3, [r7, #26]
 800430a:	2b09      	cmp	r3, #9
 800430c:	d9df      	bls.n	80042ce <ir_read_average_raw+0x46>
 800430e:	e000      	b.n	8004312 <ir_read_average_raw+0x8a>
      break;
 8004310:	bf00      	nop
  }

  if (acquired == 0U) {
 8004312:	7efb      	ldrb	r3, [r7, #27]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <ir_read_average_raw+0x94>
    return 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	e004      	b.n	8004326 <ir_read_average_raw+0x9e>
  }

  return (uint16_t)(accumulator / acquired);
 800431c:	7efb      	ldrb	r3, [r7, #27]
 800431e:	69fa      	ldr	r2, [r7, #28]
 8004320:	fbb2 f3f3 	udiv	r3, r2, r3
 8004324:	b29b      	uxth	r3, r3
}
 8004326:	4618      	mov	r0, r3
 8004328:	3720      	adds	r7, #32
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	20000310 	.word	0x20000310

08004334 <ir_raw_to_distance_cm>:

static float ir_raw_to_distance_cm(uint16_t raw)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	4603      	mov	r3, r0
 800433c:	80fb      	strh	r3, [r7, #6]
  if (raw == 0U) {
 800433e:	88fb      	ldrh	r3, [r7, #6]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d101      	bne.n	8004348 <ir_raw_to_distance_cm+0x14>
    return IR_MAX_DISTANCE_CM;
 8004344:	4b21      	ldr	r3, [pc, #132]	@ (80043cc <ir_raw_to_distance_cm+0x98>)
 8004346:	e037      	b.n	80043b8 <ir_raw_to_distance_cm+0x84>
  }

  // Convert 12-bit ADC reading to an approximate 10-bit value for common Sharp GP2Y0A21YK curve fits.
  float raw10 = ((float)raw) * (1023.0f / 4095.0f);
 8004348:	88fb      	ldrh	r3, [r7, #6]
 800434a:	ee07 3a90 	vmov	s15, r3
 800434e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004352:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80043d0 <ir_raw_to_distance_cm+0x9c>
 8004356:	ee67 7a87 	vmul.f32	s15, s15, s14
 800435a:	edc7 7a03 	vstr	s15, [r7, #12]
  if (raw10 < 21.0f) {
 800435e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004362:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 8004366:	eef4 7ac7 	vcmpe.f32	s15, s14
 800436a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800436e:	d501      	bpl.n	8004374 <ir_raw_to_distance_cm+0x40>
    raw10 = 21.0f;
 8004370:	4b18      	ldr	r3, [pc, #96]	@ (80043d4 <ir_raw_to_distance_cm+0xa0>)
 8004372:	60fb      	str	r3, [r7, #12]
  }

  float distance = 4800.0f / (raw10 - 20.0f);
 8004374:	edd7 7a03 	vldr	s15, [r7, #12]
 8004378:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800437c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004380:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80043d8 <ir_raw_to_distance_cm+0xa4>
 8004384:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004388:	edc7 7a02 	vstr	s15, [r7, #8]
  if (distance > IR_MAX_DISTANCE_CM) {
 800438c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004390:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80043dc <ir_raw_to_distance_cm+0xa8>
 8004394:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800439c:	dd01      	ble.n	80043a2 <ir_raw_to_distance_cm+0x6e>
    distance = IR_MAX_DISTANCE_CM;
 800439e:	4b0b      	ldr	r3, [pc, #44]	@ (80043cc <ir_raw_to_distance_cm+0x98>)
 80043a0:	60bb      	str	r3, [r7, #8]
  }
  if (distance < 0.0f) {
 80043a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80043a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80043aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ae:	d502      	bpl.n	80043b6 <ir_raw_to_distance_cm+0x82>
    distance = 0.0f;
 80043b0:	f04f 0300 	mov.w	r3, #0
 80043b4:	60bb      	str	r3, [r7, #8]
  }
  return distance;
 80043b6:	68bb      	ldr	r3, [r7, #8]
}
 80043b8:	ee07 3a90 	vmov	s15, r3
 80043bc:	eeb0 0a67 	vmov.f32	s0, s15
 80043c0:	3714      	adds	r7, #20
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	42a00000 	.word	0x42a00000
 80043d0:	3e7fcffd 	.word	0x3e7fcffd
 80043d4:	41a80000 	.word	0x41a80000
 80043d8:	45960000 	.word	0x45960000
 80043dc:	42a00000 	.word	0x42a00000

080043e0 <ir_sample_distance_cm>:

static float ir_sample_distance_cm(uint32_t channel)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  uint16_t raw = ir_read_average_raw(channel);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f7ff ff4d 	bl	8004288 <ir_read_average_raw>
 80043ee:	4603      	mov	r3, r0
 80043f0:	81fb      	strh	r3, [r7, #14]
  if (raw == 0U) {
 80043f2:	89fb      	ldrh	r3, [r7, #14]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d102      	bne.n	80043fe <ir_sample_distance_cm+0x1e>
    return IR_MAX_DISTANCE_CM;
 80043f8:	eddf 7a06 	vldr	s15, [pc, #24]	@ 8004414 <ir_sample_distance_cm+0x34>
 80043fc:	e005      	b.n	800440a <ir_sample_distance_cm+0x2a>
  }
  return ir_raw_to_distance_cm(raw);
 80043fe:	89fb      	ldrh	r3, [r7, #14]
 8004400:	4618      	mov	r0, r3
 8004402:	f7ff ff97 	bl	8004334 <ir_raw_to_distance_cm>
 8004406:	eef0 7a40 	vmov.f32	s15, s0
}
 800440a:	eeb0 0a67 	vmov.f32	s0, s15
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	42a00000 	.word	0x42a00000

08004418 <schedule_post_turn_servo_recentering>:

static void schedule_post_turn_servo_recentering(void)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
  uint16_t pulse_us = (ms.turn_sign > 0) ? SERVO_POST_TURN_RIGHT_US : SERVO_POST_TURN_LEFT_US;
 800441e:	4b0d      	ldr	r3, [pc, #52]	@ (8004454 <schedule_post_turn_servo_recentering+0x3c>)
 8004420:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8004424:	2b00      	cmp	r3, #0
 8004426:	dd02      	ble.n	800442e <schedule_post_turn_servo_recentering+0x16>
 8004428:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 800442c:	e001      	b.n	8004432 <schedule_post_turn_servo_recentering+0x1a>
 800442e:	f240 53aa 	movw	r3, #1450	@ 0x5aa
 8004432:	80fb      	strh	r3, [r7, #6]
  Servo_WriteUS(&global_steer, pulse_us);
 8004434:	88fb      	ldrh	r3, [r7, #6]
 8004436:	4619      	mov	r1, r3
 8004438:	4807      	ldr	r0, [pc, #28]	@ (8004458 <schedule_post_turn_servo_recentering+0x40>)
 800443a:	f002 fb9e 	bl	8006b7a <Servo_WriteUS>
  ms.servo_recentering_phase = 1U;
 800443e:	4b05      	ldr	r3, [pc, #20]	@ (8004454 <schedule_post_turn_servo_recentering+0x3c>)
 8004440:	2201      	movs	r2, #1
 8004442:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  ms.servo_recentering_counter = SERVO_POST_TURN_DELAY_TICKS;
 8004446:	4b03      	ldr	r3, [pc, #12]	@ (8004454 <schedule_post_turn_servo_recentering+0x3c>)
 8004448:	2205      	movs	r2, #5
 800444a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800444c:	bf00      	nop
 800444e:	3708      	adds	r7, #8
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	200008e8 	.word	0x200008e8
 8004458:	20000604 	.word	0x20000604

0800445c <move_is_active>:

// =================================================================================
// P U B L I C   A P I
// =================================================================================

uint8_t move_is_active(void) {
 800445c:	b480      	push	{r7}
 800445e:	af00      	add	r7, sp, #0
  return ms.active;
 8004460:	4b03      	ldr	r3, [pc, #12]	@ (8004470 <move_is_active+0x14>)
 8004462:	781b      	ldrb	r3, [r3, #0]
}
 8004464:	4618      	mov	r0, r3
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	200008e8 	.word	0x200008e8

08004474 <move_abort>:
move_turn_profile_e move_get_turn_profile(void)
{
  return g_turn_profile;
}

void move_abort(void) {
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
  if (!ms.active) return;
 8004478:	4b12      	ldr	r3, [pc, #72]	@ (80044c4 <move_abort+0x50>)
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d01e      	beq.n	80044be <move_abort+0x4a>
  ms.active = 0;
 8004480:	4b10      	ldr	r3, [pc, #64]	@ (80044c4 <move_abort+0x50>)
 8004482:	2200      	movs	r2, #0
 8004484:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_IDLE;
 8004486:	4b0f      	ldr	r3, [pc, #60]	@ (80044c4 <move_abort+0x50>)
 8004488:	2200      	movs	r2, #0
 800448a:	705a      	strb	r2, [r3, #1]
  control_set_target_ticks_per_dt(0, 0);
 800448c:	2100      	movs	r1, #0
 800448e:	2000      	movs	r0, #0
 8004490:	f7fd fb2e 	bl	8001af0 <control_set_target_ticks_per_dt>
  motor_stop();
 8004494:	f7ff fc9e 	bl	8003dd4 <motor_stop>
  ms.servo_recentering_phase = 0U;
 8004498:	4b0a      	ldr	r3, [pc, #40]	@ (80044c4 <move_abort+0x50>)
 800449a:	2200      	movs	r2, #0
 800449c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  ms.servo_recentering_counter = 0U;
 80044a0:	4b08      	ldr	r3, [pc, #32]	@ (80044c4 <move_abort+0x50>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  ms.steer_cmd = 0.0f;
 80044a6:	4b07      	ldr	r3, [pc, #28]	@ (80044c4 <move_abort+0x50>)
 80044a8:	f04f 0200 	mov.w	r2, #0
 80044ac:	621a      	str	r2, [r3, #32]
  Servo_Center(&global_steer);
 80044ae:	4806      	ldr	r0, [pc, #24]	@ (80044c8 <move_abort+0x54>)
 80044b0:	f7ff fd60 	bl	8003f74 <Servo_Center>
  ms.arc.segment_hold_ticks = 0U;
 80044b4:	4b03      	ldr	r3, [pc, #12]	@ (80044c4 <move_abort+0x50>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
 80044bc:	e000      	b.n	80044c0 <move_abort+0x4c>
  if (!ms.active) return;
 80044be:	bf00      	nop
}
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	200008e8 	.word	0x200008e8
 80044c8:	20000604 	.word	0x20000604

080044cc <move_start_straight>:

void move_start_straight(float distance_cm) {
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b088      	sub	sp, #32
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	ed87 0a01 	vstr	s0, [r7, #4]
  // 1. Reset hardware and state
  motor_reset_encoders();
 80044d6:	f7ff fd39 	bl	8003f4c <motor_reset_encoders>
  control_sync_encoders();
 80044da:	f7fd fb89 	bl	8001bf0 <control_sync_encoders>
  imu_zero_yaw(); // Ensure we start with a target heading of 0 degrees
 80044de:	f7fd fdff 	bl	80020e0 <imu_zero_yaw>
  yaw_filter_reset(0.0f);
 80044e2:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 8004634 <move_start_straight+0x168>
 80044e6:	f7ff fd53 	bl	8003f90 <yaw_filter_reset>
  ms.active = 0;
 80044ea:	4b53      	ldr	r3, [pc, #332]	@ (8004638 <move_start_straight+0x16c>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_STRAIGHT;
 80044f0:	4b51      	ldr	r3, [pc, #324]	@ (8004638 <move_start_straight+0x16c>)
 80044f2:	2201      	movs	r2, #1
 80044f4:	705a      	strb	r2, [r3, #1]
  ms.dir = (distance_cm >= 0.0f) ? 1 : -1;
 80044f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80044fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80044fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004502:	db01      	blt.n	8004508 <move_start_straight+0x3c>
 8004504:	2201      	movs	r2, #1
 8004506:	e001      	b.n	800450c <move_start_straight+0x40>
 8004508:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800450c:	4b4a      	ldr	r3, [pc, #296]	@ (8004638 <move_start_straight+0x16c>)
 800450e:	709a      	strb	r2, [r3, #2]
  ms.servo_recentering_phase = 0U;
 8004510:	4b49      	ldr	r3, [pc, #292]	@ (8004638 <move_start_straight+0x16c>)
 8004512:	2200      	movs	r2, #0
 8004514:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  ms.servo_recentering_counter = 0U;
 8004518:	4b47      	ldr	r3, [pc, #284]	@ (8004638 <move_start_straight+0x16c>)
 800451a:	2200      	movs	r2, #0
 800451c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  // Center steering for straight driving with proportional settle wait
  Servo_Center(&global_steer);
 800451e:	4847      	ldr	r0, [pc, #284]	@ (800463c <move_start_straight+0x170>)
 8004520:	f7ff fd28 	bl	8003f74 <Servo_Center>
  uint32_t settle_ms = compute_servo_settle_ms(0.0f);
 8004524:	ed9f 0a43 	vldr	s0, [pc, #268]	@ 8004634 <move_start_straight+0x168>
 8004528:	f7ff fe8c 	bl	8004244 <compute_servo_settle_ms>
 800452c:	6178      	str	r0, [r7, #20]
  if (settle_ms > 0U) {
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d002      	beq.n	800453a <move_start_straight+0x6e>
    osDelay(settle_ms);
 8004534:	6978      	ldr	r0, [r7, #20]
 8004536:	f008 fd88 	bl	800d04a <osDelay>
  }
  ms.steer_cmd = 0.0f;
 800453a:	4b3f      	ldr	r3, [pc, #252]	@ (8004638 <move_start_straight+0x16c>)
 800453c:	f04f 0200 	mov.w	r2, #0
 8004540:	621a      	str	r2, [r3, #32]

  // 2. Calculate target distances in encoder ticks
  ms.total_ticks_abs = (int32_t)lroundf(fabsf(distance_cm) * TICKS_PER_CM);
 8004542:	edd7 7a01 	vldr	s15, [r7, #4]
 8004546:	eef0 7ae7 	vabs.f32	s15, s15
 800454a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8004640 <move_start_straight+0x174>
 800454e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004552:	eeb0 0a67 	vmov.f32	s0, s15
 8004556:	f010 f83f 	bl	80145d8 <lroundf>
 800455a:	4603      	mov	r3, r0
 800455c:	4a36      	ldr	r2, [pc, #216]	@ (8004638 <move_start_straight+0x16c>)
 800455e:	6053      	str	r3, [r2, #4]
  if (ms.total_ticks_abs < 10) { // Avoid trivial movements
 8004560:	4b35      	ldr	r3, [pc, #212]	@ (8004638 <move_start_straight+0x16c>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	2b09      	cmp	r3, #9
 8004566:	dd60      	ble.n	800462a <move_start_straight+0x15e>
    return;
  }

  // 3. Define the motion profile key points using fixed distances (in cm)
  float accel_cm = (g_accel_dist_cm < 0.0f) ? 0.0f : g_accel_dist_cm;
 8004568:	4b36      	ldr	r3, [pc, #216]	@ (8004644 <move_start_straight+0x178>)
 800456a:	edd3 7a00 	vldr	s15, [r3]
 800456e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004576:	d502      	bpl.n	800457e <move_start_straight+0xb2>
 8004578:	f04f 0300 	mov.w	r3, #0
 800457c:	e001      	b.n	8004582 <move_start_straight+0xb6>
 800457e:	4b31      	ldr	r3, [pc, #196]	@ (8004644 <move_start_straight+0x178>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	613b      	str	r3, [r7, #16]
  float decel_cm = (g_decel_dist_cm < 0.0f) ? 0.0f : g_decel_dist_cm;
 8004584:	4b30      	ldr	r3, [pc, #192]	@ (8004648 <move_start_straight+0x17c>)
 8004586:	edd3 7a00 	vldr	s15, [r3]
 800458a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800458e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004592:	d502      	bpl.n	800459a <move_start_straight+0xce>
 8004594:	f04f 0300 	mov.w	r3, #0
 8004598:	e001      	b.n	800459e <move_start_straight+0xd2>
 800459a:	4b2b      	ldr	r3, [pc, #172]	@ (8004648 <move_start_straight+0x17c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	60fb      	str	r3, [r7, #12]
  int32_t accel_ticks = (int32_t)lroundf(accel_cm * TICKS_PER_CM);
 80045a0:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8004640 <move_start_straight+0x174>
 80045a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80045a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045ac:	eeb0 0a67 	vmov.f32	s0, s15
 80045b0:	f010 f812 	bl	80145d8 <lroundf>
 80045b4:	61f8      	str	r0, [r7, #28]
  int32_t decel_ticks = (int32_t)lroundf(decel_cm * TICKS_PER_CM);
 80045b6:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8004640 <move_start_straight+0x174>
 80045ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80045be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045c2:	eeb0 0a67 	vmov.f32	s0, s15
 80045c6:	f010 f807 	bl	80145d8 <lroundf>
 80045ca:	61b8      	str	r0, [r7, #24]
  if (accel_ticks < 0) accel_ticks = 0;
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	da01      	bge.n	80045d6 <move_start_straight+0x10a>
 80045d2:	2300      	movs	r3, #0
 80045d4:	61fb      	str	r3, [r7, #28]
  if (decel_ticks < 0) decel_ticks = 0;
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	da01      	bge.n	80045e0 <move_start_straight+0x114>
 80045dc:	2300      	movs	r3, #0
 80045de:	61bb      	str	r3, [r7, #24]

  // If total distance is too short, use a symmetric triangle (accel then decel)
  if (ms.total_ticks_abs <= (accel_ticks + decel_ticks)) {
 80045e0:	4b15      	ldr	r3, [pc, #84]	@ (8004638 <move_start_straight+0x16c>)
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	69f9      	ldr	r1, [r7, #28]
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	440b      	add	r3, r1
 80045ea:	429a      	cmp	r2, r3
 80045ec:	dc0c      	bgt.n	8004608 <move_start_straight+0x13c>
    ms.accel_end_ticks   = ms.total_ticks_abs / 2;
 80045ee:	4b12      	ldr	r3, [pc, #72]	@ (8004638 <move_start_straight+0x16c>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	0fda      	lsrs	r2, r3, #31
 80045f4:	4413      	add	r3, r2
 80045f6:	105b      	asrs	r3, r3, #1
 80045f8:	461a      	mov	r2, r3
 80045fa:	4b0f      	ldr	r3, [pc, #60]	@ (8004638 <move_start_straight+0x16c>)
 80045fc:	609a      	str	r2, [r3, #8]
    ms.decel_start_ticks = ms.accel_end_ticks;
 80045fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004638 <move_start_straight+0x16c>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	4a0d      	ldr	r2, [pc, #52]	@ (8004638 <move_start_straight+0x16c>)
 8004604:	60d3      	str	r3, [r2, #12]
 8004606:	e008      	b.n	800461a <move_start_straight+0x14e>
  } else {
    ms.accel_end_ticks   = accel_ticks;
 8004608:	4a0b      	ldr	r2, [pc, #44]	@ (8004638 <move_start_straight+0x16c>)
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	6093      	str	r3, [r2, #8]
    ms.decel_start_ticks = ms.total_ticks_abs - decel_ticks;
 800460e:	4b0a      	ldr	r3, [pc, #40]	@ (8004638 <move_start_straight+0x16c>)
 8004610:	685a      	ldr	r2, [r3, #4]
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	4a08      	ldr	r2, [pc, #32]	@ (8004638 <move_start_straight+0x16c>)
 8004618:	60d3      	str	r3, [r2, #12]
  }

  // 4. Set initial speed target (zero, the tick function will handle the rest)
  control_set_target_ticks_per_dt(0, 0);
 800461a:	2100      	movs	r1, #0
 800461c:	2000      	movs	r0, #0
 800461e:	f7fd fa67 	bl	8001af0 <control_set_target_ticks_per_dt>
  ms.active = 1;
 8004622:	4b05      	ldr	r3, [pc, #20]	@ (8004638 <move_start_straight+0x16c>)
 8004624:	2201      	movs	r2, #1
 8004626:	701a      	strb	r2, [r3, #0]
 8004628:	e000      	b.n	800462c <move_start_straight+0x160>
    return;
 800462a:	bf00      	nop
}
 800462c:	3720      	adds	r7, #32
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	00000000 	.word	0x00000000
 8004638:	200008e8 	.word	0x200008e8
 800463c:	20000604 	.word	0x20000604
 8004640:	42967949 	.word	0x42967949
 8004644:	20000014 	.word	0x20000014
 8004648:	20000018 	.word	0x20000018

0800464c <move_turn>:

void move_turn(char dir_char, float angle_deg)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b088      	sub	sp, #32
 8004650:	af00      	add	r7, sp, #0
 8004652:	4603      	mov	r3, r0
 8004654:	ed87 0a00 	vstr	s0, [r7]
 8004658:	71fb      	strb	r3, [r7, #7]
  // Prepare state
  motor_reset_encoders();   // keeps odometry deltas clean
 800465a:	f7ff fc77 	bl	8003f4c <motor_reset_encoders>
  control_sync_encoders();
 800465e:	f7fd fac7 	bl	8001bf0 <control_sync_encoders>
  imu_zero_yaw();           // measure delta from current heading
 8004662:	f7fd fd3d 	bl	80020e0 <imu_zero_yaw>
  yaw_filter_reset(0.0f);
 8004666:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 80047cc <move_turn+0x180>
 800466a:	f7ff fc91 	bl	8003f90 <yaw_filter_reset>
  ms.mode = MOVE_TURN;
 800466e:	4b58      	ldr	r3, [pc, #352]	@ (80047d0 <move_turn+0x184>)
 8004670:	2202      	movs	r2, #2
 8004672:	705a      	strb	r2, [r3, #1]
  ms.active = 0;
 8004674:	4b56      	ldr	r3, [pc, #344]	@ (80047d0 <move_turn+0x184>)
 8004676:	2200      	movs	r2, #0
 8004678:	701a      	strb	r2, [r3, #0]
  ms.servo_recentering_phase = 0U;
 800467a:	4b55      	ldr	r3, [pc, #340]	@ (80047d0 <move_turn+0x184>)
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  ms.servo_recentering_counter = 0U;
 8004682:	4b53      	ldr	r3, [pc, #332]	@ (80047d0 <move_turn+0x184>)
 8004684:	2200      	movs	r2, #0
 8004686:	855a      	strh	r2, [r3, #42]	@ 0x2a

  // Determine turn side and drive direction
  if (dir_char == 'L') {
 8004688:	79fb      	ldrb	r3, [r7, #7]
 800468a:	2b4c      	cmp	r3, #76	@ 0x4c
 800468c:	d106      	bne.n	800469c <move_turn+0x50>
    ms.turn_sign = +1; // left
 800468e:	4b50      	ldr	r3, [pc, #320]	@ (80047d0 <move_turn+0x184>)
 8004690:	2201      	movs	r2, #1
 8004692:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = +1; // forward
 8004694:	4b4e      	ldr	r3, [pc, #312]	@ (80047d0 <move_turn+0x184>)
 8004696:	2201      	movs	r2, #1
 8004698:	745a      	strb	r2, [r3, #17]
 800469a:	e019      	b.n	80046d0 <move_turn+0x84>
  } else if (dir_char == 'R') {
 800469c:	79fb      	ldrb	r3, [r7, #7]
 800469e:	2b52      	cmp	r3, #82	@ 0x52
 80046a0:	d106      	bne.n	80046b0 <move_turn+0x64>
    ms.turn_sign = -1; // right
 80046a2:	4b4b      	ldr	r3, [pc, #300]	@ (80047d0 <move_turn+0x184>)
 80046a4:	22ff      	movs	r2, #255	@ 0xff
 80046a6:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = +1; // forward
 80046a8:	4b49      	ldr	r3, [pc, #292]	@ (80047d0 <move_turn+0x184>)
 80046aa:	2201      	movs	r2, #1
 80046ac:	745a      	strb	r2, [r3, #17]
 80046ae:	e00f      	b.n	80046d0 <move_turn+0x84>
  } else if (dir_char == 'l') {
 80046b0:	79fb      	ldrb	r3, [r7, #7]
 80046b2:	2b6c      	cmp	r3, #108	@ 0x6c
 80046b4:	d106      	bne.n	80046c4 <move_turn+0x78>
    ms.turn_sign = +1; // left yaw target
 80046b6:	4b46      	ldr	r3, [pc, #280]	@ (80047d0 <move_turn+0x184>)
 80046b8:	2201      	movs	r2, #1
 80046ba:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = -1; // backward motion
 80046bc:	4b44      	ldr	r3, [pc, #272]	@ (80047d0 <move_turn+0x184>)
 80046be:	22ff      	movs	r2, #255	@ 0xff
 80046c0:	745a      	strb	r2, [r3, #17]
 80046c2:	e005      	b.n	80046d0 <move_turn+0x84>
  } else { // default to 'r'
    ms.turn_sign = -1; // right yaw target
 80046c4:	4b42      	ldr	r3, [pc, #264]	@ (80047d0 <move_turn+0x184>)
 80046c6:	22ff      	movs	r2, #255	@ 0xff
 80046c8:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = -1; // backward motion
 80046ca:	4b41      	ldr	r3, [pc, #260]	@ (80047d0 <move_turn+0x184>)
 80046cc:	22ff      	movs	r2, #255	@ 0xff
 80046ce:	745a      	strb	r2, [r3, #17]
  }

  float requested_angle = fabsf(angle_deg);
 80046d0:	edd7 7a00 	vldr	s15, [r7]
 80046d4:	eef0 7ae7 	vabs.f32	s15, s15
 80046d8:	edc7 7a07 	vstr	s15, [r7, #28]
  if (requested_angle <= 0.01f) {
 80046dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80046e0:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80047d4 <move_turn+0x188>
 80046e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046ec:	d801      	bhi.n	80046f2 <move_turn+0xa6>
    requested_angle = TURN_YAW_TARGET_DEG;
 80046ee:	4b3a      	ldr	r3, [pc, #232]	@ (80047d8 <move_turn+0x18c>)
 80046f0:	61fb      	str	r3, [r7, #28]
  }

  // Yaw target sign flips when reversing: steering left in reverse yields rightward yaw
  float yaw_target = requested_angle * (float)ms.turn_sign;
 80046f2:	4b37      	ldr	r3, [pc, #220]	@ (80047d0 <move_turn+0x184>)
 80046f4:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80046f8:	ee07 3a90 	vmov	s15, r3
 80046fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004700:	ed97 7a07 	vldr	s14, [r7, #28]
 8004704:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004708:	edc7 7a06 	vstr	s15, [r7, #24]
  if (ms.drive_sign < 0) {
 800470c:	4b30      	ldr	r3, [pc, #192]	@ (80047d0 <move_turn+0x184>)
 800470e:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8004712:	2b00      	cmp	r3, #0
 8004714:	da05      	bge.n	8004722 <move_turn+0xd6>
    yaw_target = -yaw_target;
 8004716:	edd7 7a06 	vldr	s15, [r7, #24]
 800471a:	eef1 7a67 	vneg.f32	s15, s15
 800471e:	edc7 7a06 	vstr	s15, [r7, #24]
  }
  ms.yaw_target_deg = yaw_target;
 8004722:	4a2b      	ldr	r2, [pc, #172]	@ (80047d0 <move_turn+0x184>)
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	6153      	str	r3, [r2, #20]

  // Steering command: Servo negative = left, positive = right; consistent even when reversing
  float profile_steer_mag = turn_profile_get_steer_mag();
 8004728:	f7ff fce0 	bl	80040ec <turn_profile_get_steer_mag>
 800472c:	ed87 0a05 	vstr	s0, [r7, #20]


  float steer_angle = (ms.turn_sign > 0) ? -profile_steer_mag : +profile_steer_mag;
 8004730:	4b27      	ldr	r3, [pc, #156]	@ (80047d0 <move_turn+0x184>)
 8004732:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8004736:	2b00      	cmp	r3, #0
 8004738:	dd04      	ble.n	8004744 <move_turn+0xf8>
 800473a:	edd7 7a05 	vldr	s15, [r7, #20]
 800473e:	eef1 7a67 	vneg.f32	s15, s15
 8004742:	e001      	b.n	8004748 <move_turn+0xfc>
 8004744:	edd7 7a05 	vldr	s15, [r7, #20]
 8004748:	edc7 7a04 	vstr	s15, [r7, #16]

  // Ensure rear wheels are stationary before moving the steering linkage
  control_set_target_ticks_per_dt(0, 0);
 800474c:	2100      	movs	r1, #0
 800474e:	2000      	movs	r0, #0
 8004750:	f7fd f9ce 	bl	8001af0 <control_set_target_ticks_per_dt>
  motor_stop();
 8004754:	f7ff fb3e 	bl	8003dd4 <motor_stop>
  Servo_WriteAngle(&global_steer, steer_angle);
 8004758:	ed97 0a04 	vldr	s0, [r7, #16]
 800475c:	481f      	ldr	r0, [pc, #124]	@ (80047dc <move_turn+0x190>)
 800475e:	f002 fa57 	bl	8006c10 <Servo_WriteAngle>
  uint32_t settle_ms = compute_servo_settle_ms(steer_angle);
 8004762:	ed97 0a04 	vldr	s0, [r7, #16]
 8004766:	f7ff fd6d 	bl	8004244 <compute_servo_settle_ms>
 800476a:	60f8      	str	r0, [r7, #12]
  if (settle_ms > 0U) {
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d002      	beq.n	8004778 <move_turn+0x12c>
    osDelay(settle_ms);
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	f008 fc69 	bl	800d04a <osDelay>
  }
  ms.steer_cmd = steer_angle;
 8004778:	4a15      	ldr	r2, [pc, #84]	@ (80047d0 <move_turn+0x184>)
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	6213      	str	r3, [r2, #32]
  ms.yaw_accum_deg = 0.0f;
 800477e:	4b14      	ldr	r3, [pc, #80]	@ (80047d0 <move_turn+0x184>)
 8004780:	f04f 0200 	mov.w	r2, #0
 8004784:	619a      	str	r2, [r3, #24]
  ms.prev_yaw_deg = 0.0f;
 8004786:	4b12      	ldr	r3, [pc, #72]	@ (80047d0 <move_turn+0x184>)
 8004788:	f04f 0200 	mov.w	r2, #0
 800478c:	61da      	str	r2, [r3, #28]

  // Use the configured spin-up duration before ramping to steady turn speed
  ms.spinup_total_ticks = g_turn_spinup_ticks;
 800478e:	4b14      	ldr	r3, [pc, #80]	@ (80047e0 <move_turn+0x194>)
 8004790:	881a      	ldrh	r2, [r3, #0]
 8004792:	4b0f      	ldr	r3, [pc, #60]	@ (80047d0 <move_turn+0x184>)
 8004794:	84da      	strh	r2, [r3, #38]	@ 0x26
  ms.spinup_ticks_left = ms.spinup_total_ticks;
 8004796:	4b0e      	ldr	r3, [pc, #56]	@ (80047d0 <move_turn+0x184>)
 8004798:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 800479a:	4b0d      	ldr	r3, [pc, #52]	@ (80047d0 <move_turn+0x184>)
 800479c:	849a      	strh	r2, [r3, #36]	@ 0x24
  control_set_target_ticks_per_dt(0, 0);
 800479e:	2100      	movs	r1, #0
 80047a0:	2000      	movs	r0, #0
 80047a2:	f7fd f9a5 	bl	8001af0 <control_set_target_ticks_per_dt>

  // Mark motion active only after steering is settled
  ms.active = 1;
 80047a6:	4b0a      	ldr	r3, [pc, #40]	@ (80047d0 <move_turn+0x184>)
 80047a8:	2201      	movs	r2, #1
 80047aa:	701a      	strb	r2, [r3, #0]

  // Initial wheel targets: both wheels same sign (Ackermann forward/backward arc)
  control_set_target_ticks_per_dt(TURN_MIN_TICKS_PER_DT * ms.drive_sign,
 80047ac:	4b08      	ldr	r3, [pc, #32]	@ (80047d0 <move_turn+0x184>)
 80047ae:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80047b2:	009b      	lsls	r3, r3, #2
                                  TURN_MIN_TICKS_PER_DT * ms.drive_sign);
 80047b4:	4a06      	ldr	r2, [pc, #24]	@ (80047d0 <move_turn+0x184>)
 80047b6:	f992 2011 	ldrsb.w	r2, [r2, #17]
 80047ba:	0092      	lsls	r2, r2, #2
  control_set_target_ticks_per_dt(TURN_MIN_TICKS_PER_DT * ms.drive_sign,
 80047bc:	4611      	mov	r1, r2
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fd f996 	bl	8001af0 <control_set_target_ticks_per_dt>
}
 80047c4:	bf00      	nop
 80047c6:	3720      	adds	r7, #32
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	00000000 	.word	0x00000000
 80047d0:	200008e8 	.word	0x200008e8
 80047d4:	3c23d70a 	.word	0x3c23d70a
 80047d8:	42b40000 	.word	0x42b40000
 80047dc:	20000604 	.word	0x20000604
 80047e0:	2000001c 	.word	0x2000001c

080047e4 <move_start_arc>:

void move_start_arc(move_arc_side_e side)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b086      	sub	sp, #24
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	4603      	mov	r3, r0
 80047ec:	71fb      	strb	r3, [r7, #7]
  if (side != MOVE_ARC_SIDE_LEFT && side != MOVE_ARC_SIDE_RIGHT) {
 80047ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047f6:	d005      	beq.n	8004804 <move_start_arc+0x20>
 80047f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d001      	beq.n	8004804 <move_start_arc+0x20>
    side = MOVE_ARC_SIDE_LEFT;
 8004800:	23ff      	movs	r3, #255	@ 0xff
 8004802:	71fb      	strb	r3, [r7, #7]
  }

  motor_reset_encoders();
 8004804:	f7ff fba2 	bl	8003f4c <motor_reset_encoders>
  control_sync_encoders();
 8004808:	f7fd f9f2 	bl	8001bf0 <control_sync_encoders>
  imu_zero_yaw();
 800480c:	f7fd fc68 	bl	80020e0 <imu_zero_yaw>
  yaw_filter_reset(0.0f);
 8004810:	ed9f 0a42 	vldr	s0, [pc, #264]	@ 800491c <move_start_arc+0x138>
 8004814:	f7ff fbbc 	bl	8003f90 <yaw_filter_reset>

  ms.active = 0U;
 8004818:	4b41      	ldr	r3, [pc, #260]	@ (8004920 <move_start_arc+0x13c>)
 800481a:	2200      	movs	r2, #0
 800481c:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_ARC;
 800481e:	4b40      	ldr	r3, [pc, #256]	@ (8004920 <move_start_arc+0x13c>)
 8004820:	2203      	movs	r2, #3
 8004822:	705a      	strb	r2, [r3, #1]
  ms.dir = 1;
 8004824:	4b3e      	ldr	r3, [pc, #248]	@ (8004920 <move_start_arc+0x13c>)
 8004826:	2201      	movs	r2, #1
 8004828:	709a      	strb	r2, [r3, #2]
  ms.servo_recentering_phase = 0U;
 800482a:	4b3d      	ldr	r3, [pc, #244]	@ (8004920 <move_start_arc+0x13c>)
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  ms.servo_recentering_counter = 0U;
 8004832:	4b3b      	ldr	r3, [pc, #236]	@ (8004920 <move_start_arc+0x13c>)
 8004834:	2200      	movs	r2, #0
 8004836:	855a      	strh	r2, [r3, #42]	@ 0x2a

  Servo_Center(&global_steer);
 8004838:	483a      	ldr	r0, [pc, #232]	@ (8004924 <move_start_arc+0x140>)
 800483a:	f7ff fb9b 	bl	8003f74 <Servo_Center>
  uint32_t settle_ms = compute_servo_settle_ms(0.0f);
 800483e:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 800491c <move_start_arc+0x138>
 8004842:	f7ff fcff 	bl	8004244 <compute_servo_settle_ms>
 8004846:	6178      	str	r0, [r7, #20]
  if (settle_ms > 0U) {
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d002      	beq.n	8004854 <move_start_arc+0x70>
    osDelay(settle_ms);
 800484e:	6978      	ldr	r0, [r7, #20]
 8004850:	f008 fbfb 	bl	800d04a <osDelay>
  }
  ms.steer_cmd = 0.0f;
 8004854:	4b32      	ldr	r3, [pc, #200]	@ (8004920 <move_start_arc+0x13c>)
 8004856:	f04f 0200 	mov.w	r2, #0
 800485a:	621a      	str	r2, [r3, #32]

  ms.arc.side = side;
 800485c:	4a30      	ldr	r2, [pc, #192]	@ (8004920 <move_start_arc+0x13c>)
 800485e:	79fb      	ldrb	r3, [r7, #7]
 8004860:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
  ms.arc.segment_index = 0U;
 8004864:	4b2e      	ldr	r3, [pc, #184]	@ (8004920 <move_start_arc+0x13c>)
 8004866:	2200      	movs	r2, #0
 8004868:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  ms.arc.straighten_delay_ticks = 0U;
 800486c:	4b2c      	ldr	r3, [pc, #176]	@ (8004920 <move_start_arc+0x13c>)
 800486e:	2200      	movs	r2, #0
 8004870:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  ms.arc.segment_hold_ticks = ARC_SEGMENT_MIN_HOLD_TICKS;
 8004874:	4b2a      	ldr	r3, [pc, #168]	@ (8004920 <move_start_arc+0x13c>)
 8004876:	2223      	movs	r2, #35	@ 0x23
 8004878:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

  float first_target = (side == MOVE_ARC_SIDE_LEFT) ? ARC_YAW_TARGET_DEG : -ARC_YAW_TARGET_DEG;
 800487c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004880:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004884:	d101      	bne.n	800488a <move_start_arc+0xa6>
 8004886:	4b28      	ldr	r3, [pc, #160]	@ (8004928 <move_start_arc+0x144>)
 8004888:	e000      	b.n	800488c <move_start_arc+0xa8>
 800488a:	4b28      	ldr	r3, [pc, #160]	@ (800492c <move_start_arc+0x148>)
 800488c:	613b      	str	r3, [r7, #16]
  float first_servo = (side == MOVE_ARC_SIDE_LEFT) ? -ARC_SERVO_MAG_DEG : ARC_SERVO_MAG_DEG;
 800488e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004892:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004896:	d101      	bne.n	800489c <move_start_arc+0xb8>
 8004898:	4b25      	ldr	r3, [pc, #148]	@ (8004930 <move_start_arc+0x14c>)
 800489a:	e000      	b.n	800489e <move_start_arc+0xba>
 800489c:	4b25      	ldr	r3, [pc, #148]	@ (8004934 <move_start_arc+0x150>)
 800489e:	60fb      	str	r3, [r7, #12]

  ms.arc.yaw_targets[0] = first_target;
 80048a0:	4a1f      	ldr	r2, [pc, #124]	@ (8004920 <move_start_arc+0x13c>)
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	6313      	str	r3, [r2, #48]	@ 0x30
  ms.arc.yaw_targets[1] = -first_target;
 80048a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80048aa:	eef1 7a67 	vneg.f32	s15, s15
 80048ae:	4b1c      	ldr	r3, [pc, #112]	@ (8004920 <move_start_arc+0x13c>)
 80048b0:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
  ms.arc.yaw_targets[2] = 0.0f;
 80048b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004920 <move_start_arc+0x13c>)
 80048b6:	f04f 0200 	mov.w	r2, #0
 80048ba:	639a      	str	r2, [r3, #56]	@ 0x38

  ms.arc.servo_cmds[0] = first_servo;
 80048bc:	4a18      	ldr	r2, [pc, #96]	@ (8004920 <move_start_arc+0x13c>)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	63d3      	str	r3, [r2, #60]	@ 0x3c
  ms.arc.servo_cmds[1] = (side == MOVE_ARC_SIDE_LEFT)
                             ? ARC_MIDDLE_SERVO_MAG_DEG
                             : -ARC_MIDDLE_SERVO_MAG_DEG;
 80048c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048ca:	d101      	bne.n	80048d0 <move_start_arc+0xec>
 80048cc:	4b19      	ldr	r3, [pc, #100]	@ (8004934 <move_start_arc+0x150>)
 80048ce:	e000      	b.n	80048d2 <move_start_arc+0xee>
 80048d0:	4b17      	ldr	r3, [pc, #92]	@ (8004930 <move_start_arc+0x14c>)
  ms.arc.servo_cmds[1] = (side == MOVE_ARC_SIDE_LEFT)
 80048d2:	4a13      	ldr	r2, [pc, #76]	@ (8004920 <move_start_arc+0x13c>)
 80048d4:	6413      	str	r3, [r2, #64]	@ 0x40
  ms.arc.servo_cmds[2] = first_servo;
 80048d6:	4a12      	ldr	r2, [pc, #72]	@ (8004920 <move_start_arc+0x13c>)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6453      	str	r3, [r2, #68]	@ 0x44

  ms.prev_yaw_deg = 0.0f;
 80048dc:	4b10      	ldr	r3, [pc, #64]	@ (8004920 <move_start_arc+0x13c>)
 80048de:	f04f 0200 	mov.w	r2, #0
 80048e2:	61da      	str	r2, [r3, #28]
  ms.yaw_accum_deg = 0.0f;
 80048e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004920 <move_start_arc+0x13c>)
 80048e6:	f04f 0200 	mov.w	r2, #0
 80048ea:	619a      	str	r2, [r3, #24]

  ms.steer_cmd = ms.arc.servo_cmds[0];
 80048ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004920 <move_start_arc+0x13c>)
 80048ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f0:	4a0b      	ldr	r2, [pc, #44]	@ (8004920 <move_start_arc+0x13c>)
 80048f2:	6213      	str	r3, [r2, #32]
  Servo_WriteAngle(&global_steer, ms.steer_cmd);
 80048f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004920 <move_start_arc+0x13c>)
 80048f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80048fa:	eeb0 0a67 	vmov.f32	s0, s15
 80048fe:	4809      	ldr	r0, [pc, #36]	@ (8004924 <move_start_arc+0x140>)
 8004900:	f002 f986 	bl	8006c10 <Servo_WriteAngle>

  control_set_target_ticks_per_dt(ARC_BASE_TICKS_PER_DT, ARC_BASE_TICKS_PER_DT);
 8004904:	211b      	movs	r1, #27
 8004906:	201b      	movs	r0, #27
 8004908:	f7fd f8f2 	bl	8001af0 <control_set_target_ticks_per_dt>
  ms.active = 1U;
 800490c:	4b04      	ldr	r3, [pc, #16]	@ (8004920 <move_start_arc+0x13c>)
 800490e:	2201      	movs	r2, #1
 8004910:	701a      	strb	r2, [r3, #0]
}
 8004912:	bf00      	nop
 8004914:	3718      	adds	r7, #24
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	00000000 	.word	0x00000000
 8004920:	200008e8 	.word	0x200008e8
 8004924:	20000604 	.word	0x20000604
 8004928:	423c0000 	.word	0x423c0000
 800492c:	c23c0000 	.word	0xc23c0000
 8004930:	c2b60000 	.word	0xc2b60000
 8004934:	42b60000 	.word	0x42b60000

08004938 <move_drive_until_obstacle>:

float move_drive_until_obstacle(float stop_threshold_cm, void (*service_hook)(void))
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b0a6      	sub	sp, #152	@ 0x98
 800493c:	af00      	add	r7, sp, #0
 800493e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004942:	6038      	str	r0, [r7, #0]
  float target_threshold_cm = (stop_threshold_cm > 0.0f) ? stop_threshold_cm : DRIVE_OBS_DEFAULT_THRESHOLD_CM;
 8004944:	edd7 7a01 	vldr	s15, [r7, #4]
 8004948:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800494c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004950:	dd01      	ble.n	8004956 <move_drive_until_obstacle+0x1e>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	e000      	b.n	8004958 <move_drive_until_obstacle+0x20>
 8004956:	4b99      	ldr	r3, [pc, #612]	@ (8004bbc <move_drive_until_obstacle+0x284>)
 8004958:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

  move_abort();
 800495c:	f7ff fd8a 	bl	8004474 <move_abort>
  Servo_Center(&global_steer);
 8004960:	4897      	ldr	r0, [pc, #604]	@ (8004bc0 <move_drive_until_obstacle+0x288>)
 8004962:	f7ff fb07 	bl	8003f74 <Servo_Center>
  osDelay(20);
 8004966:	2014      	movs	r0, #20
 8004968:	f008 fb6f 	bl	800d04a <osDelay>
  if (service_hook) {
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d001      	beq.n	8004976 <move_drive_until_obstacle+0x3e>
    service_hook();
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	4798      	blx	r3
  }

  motor_reset_encoders();
 8004976:	f7ff fae9 	bl	8003f4c <motor_reset_encoders>
  control_sync_encoders();
 800497a:	f7fd f939 	bl	8001bf0 <control_sync_encoders>
  imu_zero_yaw();
 800497e:	f7fd fbaf 	bl	80020e0 <imu_zero_yaw>
  yaw_filter_reset(0.0f);
 8004982:	ed9f 0a90 	vldr	s0, [pc, #576]	@ 8004bc4 <move_drive_until_obstacle+0x28c>
 8004986:	f7ff fb03 	bl	8003f90 <yaw_filter_reset>

  int32_t prev_left = motor_get_left_encoder_counts();
 800498a:	f7ff fac3 	bl	8003f14 <motor_get_left_encoder_counts>
 800498e:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
  int32_t prev_right = motor_get_right_encoder_counts();
 8004992:	f7ff facd 	bl	8003f30 <motor_get_right_encoder_counts>
 8004996:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
  // Accumulates signed travel: positive for forward, negative for reverse
  float travelled_cm = 0.0f;
 800499a:	f04f 0300 	mov.w	r3, #0
 800499e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t sample_counter = 0U;
 80049a2:	2300      	movs	r3, #0
 80049a4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  int32_t dir_sign = 0;
 80049a8:	2300      	movs	r3, #0
 80049aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  float distance_window[3] = {0.0f, 0.0f, 0.0f};
 80049ae:	f04f 0300 	mov.w	r3, #0
 80049b2:	60bb      	str	r3, [r7, #8]
 80049b4:	f04f 0300 	mov.w	r3, #0
 80049b8:	60fb      	str	r3, [r7, #12]
 80049ba:	f04f 0300 	mov.w	r3, #0
 80049be:	613b      	str	r3, [r7, #16]
  uint8_t distance_count = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint8_t distance_index = 0U;
 80049c6:	2300      	movs	r3, #0
 80049c8:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
  uint8_t drive_stopped = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
  uint8_t reverse_threshold_adjusted = 0U;
 80049d2:	2300      	movs	r3, #0
 80049d4:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c

  control_set_target_ticks_per_dt(0, 0);
 80049d8:	2100      	movs	r1, #0
 80049da:	2000      	movs	r0, #0
 80049dc:	f7fd f888 	bl	8001af0 <control_set_target_ticks_per_dt>

  while (1) {
    osDelay(10);
 80049e0:	200a      	movs	r0, #10
 80049e2:	f008 fb32 	bl	800d04a <osDelay>
    if (service_hook) {
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <move_drive_until_obstacle+0xb8>
      service_hook();
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	4798      	blx	r3
    }

    int32_t left_now = motor_get_left_encoder_counts();
 80049f0:	f7ff fa90 	bl	8003f14 <motor_get_left_encoder_counts>
 80049f4:	6578      	str	r0, [r7, #84]	@ 0x54
    int32_t right_now = motor_get_right_encoder_counts();
 80049f6:	f7ff fa9b 	bl	8003f30 <motor_get_right_encoder_counts>
 80049fa:	6538      	str	r0, [r7, #80]	@ 0x50
    int32_t dl = left_now - prev_left;
 80049fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80049fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	64fb      	str	r3, [r7, #76]	@ 0x4c
    int32_t dr = right_now - prev_right;
 8004a06:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004a08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	64bb      	str	r3, [r7, #72]	@ 0x48
    prev_left = left_now;
 8004a10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    prev_right = right_now;
 8004a16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    float step_cm = ( (fabsf((float)dl) + fabsf((float)dr)) * 0.5f ) / TICKS_PER_CM;
 8004a1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a1e:	ee07 3a90 	vmov	s15, r3
 8004a22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a26:	eeb0 7ae7 	vabs.f32	s14, s15
 8004a2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a2c:	ee07 3a90 	vmov	s15, r3
 8004a30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a34:	eef0 7ae7 	vabs.f32	s15, s15
 8004a38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a3c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004a40:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004a44:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8004bc8 <move_drive_until_obstacle+0x290>
 8004a48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a4c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    // Apply sign once direction is determined; before that we are stationary
    if (dir_sign != 0) {
 8004a50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00f      	beq.n	8004a78 <move_drive_until_obstacle+0x140>
      travelled_cm += ((float)dir_sign) * step_cm;
 8004a58:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004a5c:	ee07 3a90 	vmov	s15, r3
 8004a60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004a64:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a6c:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8004a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a74:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
    }
    if (travelled_cm >= DRIVE_OBS_DEFAULT_MAX_DIST_CM) {
 8004a78:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8004a7c:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8004bcc <move_drive_until_obstacle+0x294>
 8004a80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a88:	db0e      	blt.n	8004aa8 <move_drive_until_obstacle+0x170>
      if (!drive_stopped) {
 8004a8a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f040 81c6 	bne.w	8004e20 <move_drive_until_obstacle+0x4e8>
        control_set_target_ticks_per_dt(0, 0);
 8004a94:	2100      	movs	r1, #0
 8004a96:	2000      	movs	r0, #0
 8004a98:	f7fd f82a 	bl	8001af0 <control_set_target_ticks_per_dt>
        motor_stop();
 8004a9c:	f7ff f99a 	bl	8003dd4 <motor_stop>
        drive_stopped = 1U;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
      }
      break;
 8004aa6:	e1bb      	b.n	8004e20 <move_drive_until_obstacle+0x4e8>
    }

    if (++sample_counter < DRIVE_OBS_SAMPLE_INTERVAL_TICKS) {
 8004aa8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8004aac:	3301      	adds	r3, #1
 8004aae:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8004ab2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8004ab6:	2b03      	cmp	r3, #3
 8004ab8:	f240 81ae 	bls.w	8004e18 <move_drive_until_obstacle+0x4e0>
      continue;
    }
    sample_counter = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    // Read from ultrasonic cache produced by ultrasonic_task
    float distance = g_ultra_dist_cm;
 8004ac2:	4b43      	ldr	r3, [pc, #268]	@ (8004bd0 <move_drive_until_obstacle+0x298>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	643b      	str	r3, [r7, #64]	@ 0x40
    uint32_t age = osKernelGetTickCount() - g_ultra_age_ms;
 8004ac8:	f008 fa18 	bl	800cefc <osKernelGetTickCount>
 8004acc:	4602      	mov	r2, r0
 8004ace:	4b41      	ldr	r3, [pc, #260]	@ (8004bd4 <move_drive_until_obstacle+0x29c>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (distance <= 0.0f || age >= 200U) {
 8004ad6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004ada:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ae2:	f240 819b 	bls.w	8004e1c <move_drive_until_obstacle+0x4e4>
 8004ae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ae8:	2bc7      	cmp	r3, #199	@ 0xc7
 8004aea:	f200 8197 	bhi.w	8004e1c <move_drive_until_obstacle+0x4e4>
      // No fresh sample: skip this cycle without blocking
      continue;
    }
    distance_window[distance_index] = distance;
 8004aee:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	3398      	adds	r3, #152	@ 0x98
 8004af6:	443b      	add	r3, r7
 8004af8:	3b90      	subs	r3, #144	@ 0x90
 8004afa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004afc:	601a      	str	r2, [r3, #0]
    if (distance_count < 3U) {
 8004afe:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d804      	bhi.n	8004b10 <move_drive_until_obstacle+0x1d8>
      distance_count++;
 8004b06:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    }
    distance_index = (uint8_t)((distance_index + 1U) % 3U);
 8004b10:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8004b14:	1c59      	adds	r1, r3, #1
 8004b16:	4b30      	ldr	r3, [pc, #192]	@ (8004bd8 <move_drive_until_obstacle+0x2a0>)
 8004b18:	fba3 2301 	umull	r2, r3, r3, r1
 8004b1c:	085a      	lsrs	r2, r3, #1
 8004b1e:	4613      	mov	r3, r2
 8004b20:	005b      	lsls	r3, r3, #1
 8004b22:	4413      	add	r3, r2
 8004b24:	1aca      	subs	r2, r1, r3
 8004b26:	4613      	mov	r3, r2
 8004b28:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e

    float filtered_distance;
    if (distance_count < 3U) {
 8004b2c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d80a      	bhi.n	8004b4a <move_drive_until_obstacle+0x212>
      filtered_distance = average_window(distance_window, distance_count);
 8004b34:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8004b38:	f107 0308 	add.w	r3, r7, #8
 8004b3c:	4611      	mov	r1, r2
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f7ff fb44 	bl	80041cc <average_window>
 8004b44:	ed87 0a1e 	vstr	s0, [r7, #120]	@ 0x78
 8004b48:	e00f      	b.n	8004b6a <move_drive_until_obstacle+0x232>
    } else {
      filtered_distance = median_of_three(distance_window[0], distance_window[1], distance_window[2]);
 8004b4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b4e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004b52:	edd7 6a04 	vldr	s13, [r7, #16]
 8004b56:	eeb0 1a66 	vmov.f32	s2, s13
 8004b5a:	eef0 0a47 	vmov.f32	s1, s14
 8004b5e:	eeb0 0a67 	vmov.f32	s0, s15
 8004b62:	f7ff faf3 	bl	800414c <median_of_three>
 8004b66:	ed87 0a1e 	vstr	s0, [r7, #120]	@ 0x78
    }

    float delta_cm = filtered_distance - target_threshold_cm;
 8004b6a:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8004b6e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8004b72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b76:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    if (dir_sign == 0) {
 8004b7a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d15e      	bne.n	8004c40 <move_drive_until_obstacle+0x308>
      if (delta_cm >= -DRIVE_OBS_STOP_TOLERANCE_CM &&
 8004b82:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004b86:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8004be0 <move_drive_until_obstacle+0x2a8>
 8004b8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b92:	db09      	blt.n	8004ba8 <move_drive_until_obstacle+0x270>
 8004b94:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004b98:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8004bdc <move_drive_until_obstacle+0x2a4>
 8004b9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba4:	f240 813e 	bls.w	8004e24 <move_drive_until_obstacle+0x4ec>
          delta_cm <= (DRIVE_OBS_STOP_TOLERANCE_CM + DRIVE_OBS_STOP_HYST_CM)) {
        goto hard_stop_and_confirm;
      }
      dir_sign = (delta_cm > 0.0f) ? +1 : -1;
 8004ba8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004bac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bb4:	dd18      	ble.n	8004be8 <move_drive_until_obstacle+0x2b0>
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e018      	b.n	8004bec <move_drive_until_obstacle+0x2b4>
 8004bba:	bf00      	nop
 8004bbc:	41f00000 	.word	0x41f00000
 8004bc0:	20000604 	.word	0x20000604
 8004bc4:	00000000 	.word	0x00000000
 8004bc8:	42967949 	.word	0x42967949
 8004bcc:	43200000 	.word	0x43200000
 8004bd0:	20000010 	.word	0x20000010
 8004bd4:	200008e0 	.word	0x200008e0
 8004bd8:	aaaaaaab 	.word	0xaaaaaaab
 8004bdc:	3fb33333 	.word	0x3fb33333
 8004be0:	becccccd 	.word	0xbecccccd
 8004be4:	42040000 	.word	0x42040000
 8004be8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004bec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      // If we need to reverse to reach the threshold, bias the target closer by 2 cm
      if (dir_sign < 0 && !reverse_threshold_adjusted) {
 8004bf0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	da23      	bge.n	8004c40 <move_drive_until_obstacle+0x308>
 8004bf8:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d11f      	bne.n	8004c40 <move_drive_until_obstacle+0x308>
        target_threshold_cm -= 2.0f;
 8004c00:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8004c04:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004c08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004c0c:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
        if (target_threshold_cm < 1.0f) {
 8004c10:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8004c14:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c20:	d503      	bpl.n	8004c2a <move_drive_until_obstacle+0x2f2>
          target_threshold_cm = 1.0f; // clamp to sane minimum
 8004c22:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004c26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        }
        reverse_threshold_adjusted = 1U;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
        // Recompute delta with adjusted threshold
        delta_cm = filtered_distance - target_threshold_cm;
 8004c30:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8004c34:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8004c38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c3c:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
      }
    }

    if ((dir_sign > 0 && delta_cm <= (DRIVE_OBS_STOP_TOLERANCE_CM + DRIVE_OBS_STOP_HYST_CM)) ||
 8004c40:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	dd09      	ble.n	8004c5c <move_drive_until_obstacle+0x324>
 8004c48:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004c4c:	ed1f 7a1d 	vldr	s14, [pc, #-116]	@ 8004bdc <move_drive_until_obstacle+0x2a4>
 8004c50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c58:	f240 80e6 	bls.w	8004e28 <move_drive_until_obstacle+0x4f0>
 8004c5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	da09      	bge.n	8004c78 <move_drive_until_obstacle+0x340>
        (dir_sign < 0 && delta_cm >= -DRIVE_OBS_STOP_TOLERANCE_CM)) {
 8004c64:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004c68:	ed1f 7a23 	vldr	s14, [pc, #-140]	@ 8004be0 <move_drive_until_obstacle+0x2a8>
 8004c6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c74:	f280 80d8 	bge.w	8004e28 <move_drive_until_obstacle+0x4f0>
      goto hard_stop_and_confirm;
    }

    float distance_to_threshold = fabsf(delta_cm);
 8004c78:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004c7c:	eef0 7ae7 	vabs.f32	s15, s15
 8004c80:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    float commanded_ticks;
    if (distance_to_threshold <= DRIVE_OBS_SLOW_DISTANCE_CM) {
 8004c84:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004c88:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8004c8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c94:	d82a      	bhi.n	8004cec <move_drive_until_obstacle+0x3b4>
      float ratio = distance_to_threshold / DRIVE_OBS_SLOW_DISTANCE_CM;
 8004c96:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8004c9a:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8004c9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004ca2:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
      if (ratio < 0.0f) ratio = 0.0f;
 8004ca6:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8004caa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cb2:	d502      	bpl.n	8004cba <move_drive_until_obstacle+0x382>
 8004cb4:	f04f 0300 	mov.w	r3, #0
 8004cb8:	66fb      	str	r3, [r7, #108]	@ 0x6c
      if (ratio > 1.0f) ratio = 1.0f;
 8004cba:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8004cbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004cc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cca:	dd02      	ble.n	8004cd2 <move_drive_until_obstacle+0x39a>
 8004ccc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004cd0:	66fb      	str	r3, [r7, #108]	@ 0x6c
      commanded_ticks = V_MIN_TICKS_PER_DT +
                        ((float)DRIVE_OBS_TICKS_PER_DT - V_MIN_TICKS_PER_DT) * ratio;
 8004cd2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8004cd6:	ed1f 7a3d 	vldr	s14, [pc, #-244]	@ 8004be4 <move_drive_until_obstacle+0x2ac>
 8004cda:	ee67 7a87 	vmul.f32	s15, s15, s14
      commanded_ticks = V_MIN_TICKS_PER_DT +
 8004cde:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8004ce2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004ce6:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
 8004cea:	e001      	b.n	8004cf0 <move_drive_until_obstacle+0x3b8>
    } else {
      commanded_ticks = (float)DRIVE_OBS_TICKS_PER_DT;
 8004cec:	4b9a      	ldr	r3, [pc, #616]	@ (8004f58 <move_drive_until_obstacle+0x620>)
 8004cee:	673b      	str	r3, [r7, #112]	@ 0x70
    }

    if (commanded_ticks < (float)V_MIN_TICKS_PER_DT) {
 8004cf0:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8004cf4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8004cf8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d00:	d502      	bpl.n	8004d08 <move_drive_until_obstacle+0x3d0>
      commanded_ticks = (float)V_MIN_TICKS_PER_DT;
 8004d02:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8004d06:	673b      	str	r3, [r7, #112]	@ 0x70
    }
    if (commanded_ticks > (float)DRIVE_OBS_TICKS_PER_DT) {
 8004d08:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8004d0c:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 8004f5c <move_drive_until_obstacle+0x624>
 8004d10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d18:	dd01      	ble.n	8004d1e <move_drive_until_obstacle+0x3e6>
      commanded_ticks = (float)DRIVE_OBS_TICKS_PER_DT;
 8004d1a:	4b8f      	ldr	r3, [pc, #572]	@ (8004f58 <move_drive_until_obstacle+0x620>)
 8004d1c:	673b      	str	r3, [r7, #112]	@ 0x70
    }

    int32_t base_ticks = (int32_t)lroundf(commanded_ticks);
 8004d1e:	ed97 0a1c 	vldr	s0, [r7, #112]	@ 0x70
 8004d22:	f00f fc59 	bl	80145d8 <lroundf>
 8004d26:	66b8      	str	r0, [r7, #104]	@ 0x68
    if (base_ticks < V_MIN_TICKS_PER_DT) {
 8004d28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d2a:	ee07 3a90 	vmov	s15, r3
 8004d2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d32:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8004d36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d3e:	d501      	bpl.n	8004d44 <move_drive_until_obstacle+0x40c>
      base_ticks = V_MIN_TICKS_PER_DT;
 8004d40:	2304      	movs	r3, #4
 8004d42:	66bb      	str	r3, [r7, #104]	@ 0x68
    }
    if (base_ticks > DRIVE_OBS_TICKS_PER_DT) {
 8004d44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d46:	2b25      	cmp	r3, #37	@ 0x25
 8004d48:	dd01      	ble.n	8004d4e <move_drive_until_obstacle+0x416>
      base_ticks = DRIVE_OBS_TICKS_PER_DT;
 8004d4a:	2325      	movs	r3, #37	@ 0x25
 8004d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
    }
    // Apply a small reduction to base ticks to soften approach
    base_ticks -= 3;
 8004d4e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d50:	3b03      	subs	r3, #3
 8004d52:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (base_ticks < V_MIN_TICKS_PER_DT) {
 8004d54:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d56:	ee07 3a90 	vmov	s15, r3
 8004d5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d5e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8004d62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d6a:	d501      	bpl.n	8004d70 <move_drive_until_obstacle+0x438>
      base_ticks = V_MIN_TICKS_PER_DT;
 8004d6c:	2304      	movs	r3, #4
 8004d6e:	66bb      	str	r3, [r7, #104]	@ 0x68
    }
    base_ticks *= dir_sign;
 8004d70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d72:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004d76:	fb02 f303 	mul.w	r3, r2, r3
 8004d7a:	66bb      	str	r3, [r7, #104]	@ 0x68
    float current_yaw = imu_get_yaw();
 8004d7c:	f7fd f9a2 	bl	80020c4 <imu_get_yaw>
 8004d80:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float filtered_yaw = yaw_filter_apply(current_yaw);
 8004d84:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8004d88:	f7ff f92c 	bl	8003fe4 <yaw_filter_apply>
 8004d8c:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    int32_t yaw_bias = (int32_t)lroundf(-filtered_yaw * YAW_KP_TICKS_PER_DEG);
 8004d90:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004d94:	eef1 7a67 	vneg.f32	s15, s15
 8004d98:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8004f60 <move_drive_until_obstacle+0x628>
 8004d9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004da0:	eeb0 0a67 	vmov.f32	s0, s15
 8004da4:	f00f fc18 	bl	80145d8 <lroundf>
 8004da8:	6678      	str	r0, [r7, #100]	@ 0x64
    if (dir_sign < 0) {
 8004daa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	da02      	bge.n	8004db8 <move_drive_until_obstacle+0x480>
      yaw_bias = -yaw_bias;
 8004db2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004db4:	425b      	negs	r3, r3
 8004db6:	667b      	str	r3, [r7, #100]	@ 0x64
    }
    int32_t max_bias = abs(base_ticks) / 2;
 8004db8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	bfb8      	it	lt
 8004dbe:	425b      	neglt	r3, r3
 8004dc0:	0fda      	lsrs	r2, r3, #31
 8004dc2:	4413      	add	r3, r2
 8004dc4:	105b      	asrs	r3, r3, #1
 8004dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (yaw_bias > max_bias) yaw_bias = max_bias;
 8004dc8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	dd01      	ble.n	8004dd4 <move_drive_until_obstacle+0x49c>
 8004dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dd2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (yaw_bias < -max_bias) yaw_bias = -max_bias;
 8004dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dd6:	425b      	negs	r3, r3
 8004dd8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	da02      	bge.n	8004de4 <move_drive_until_obstacle+0x4ac>
 8004dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004de0:	425b      	negs	r3, r3
 8004de2:	667b      	str	r3, [r7, #100]	@ 0x64

    int32_t left_ticks = base_ticks - yaw_bias;
 8004de4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004de6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t right_ticks = base_ticks + yaw_bias;
 8004dec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004dee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004df0:	4413      	add	r3, r2
 8004df2:	627b      	str	r3, [r7, #36]	@ 0x24

    if (!drive_stopped) {
 8004df4:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	f47f adf1 	bne.w	80049e0 <move_drive_until_obstacle+0xa8>
      control_set_target_ticks_per_dt(left_ticks, right_ticks);
 8004dfe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e02:	f7fc fe75 	bl	8001af0 <control_set_target_ticks_per_dt>
      /* Make left wheel 1 tick slower than right (sign-aware for direction). */
      control_set_target_ticks_per_dt(left_ticks - dir_sign, right_ticks);
 8004e06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e08:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e10:	4618      	mov	r0, r3
 8004e12:	f7fc fe6d 	bl	8001af0 <control_set_target_ticks_per_dt>
 8004e16:	e5e3      	b.n	80049e0 <move_drive_until_obstacle+0xa8>
      continue;
 8004e18:	bf00      	nop
 8004e1a:	e5e1      	b.n	80049e0 <move_drive_until_obstacle+0xa8>
      continue;
 8004e1c:	bf00      	nop
  while (1) {
 8004e1e:	e5df      	b.n	80049e0 <move_drive_until_obstacle+0xa8>
      break;
 8004e20:	bf00      	nop
    }
  }

  goto done_driving;
 8004e22:	e076      	b.n	8004f12 <move_drive_until_obstacle+0x5da>
        goto hard_stop_and_confirm;
 8004e24:	bf00      	nop
 8004e26:	e000      	b.n	8004e2a <move_drive_until_obstacle+0x4f2>
      goto hard_stop_and_confirm;
 8004e28:	bf00      	nop

hard_stop_and_confirm:
  {
    if (!drive_stopped) {
 8004e2a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d16e      	bne.n	8004f10 <move_drive_until_obstacle+0x5d8>
      control_set_target_ticks_per_dt(0, 0);
 8004e32:	2100      	movs	r1, #0
 8004e34:	2000      	movs	r0, #0
 8004e36:	f7fc fe5b 	bl	8001af0 <control_set_target_ticks_per_dt>
      motor_brake();
 8004e3a:	f7ff f823 	bl	8003e84 <motor_brake>
      control_reset_integrators();
 8004e3e:	f7fc fec9 	bl	8001bd4 <control_reset_integrators>
      osDelay(DRIVE_OBS_BRAKE_MS);
 8004e42:	2096      	movs	r0, #150	@ 0x96
 8004e44:	f008 f901 	bl	800d04a <osDelay>

      uint8_t still_count = 0U;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
      int32_t l_prev = motor_get_left_encoder_counts();
 8004e4e:	f7ff f861 	bl	8003f14 <motor_get_left_encoder_counts>
 8004e52:	65f8      	str	r0, [r7, #92]	@ 0x5c
      int32_t r_prev = motor_get_right_encoder_counts();
 8004e54:	f7ff f86c 	bl	8003f30 <motor_get_right_encoder_counts>
 8004e58:	65b8      	str	r0, [r7, #88]	@ 0x58
      while (still_count < DRIVE_OBS_STOP_CONFIRM_TICKS) {
 8004e5a:	e049      	b.n	8004ef0 <move_drive_until_obstacle+0x5b8>
        osDelay(10);
 8004e5c:	200a      	movs	r0, #10
 8004e5e:	f008 f8f4 	bl	800d04a <osDelay>
        if (service_hook) {
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <move_drive_until_obstacle+0x534>
          service_hook();
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	4798      	blx	r3
        }

        int32_t l_now = motor_get_left_encoder_counts();
 8004e6c:	f7ff f852 	bl	8003f14 <motor_get_left_encoder_counts>
 8004e70:	6238      	str	r0, [r7, #32]
        int32_t r_now = motor_get_right_encoder_counts();
 8004e72:	f7ff f85d 	bl	8003f30 <motor_get_right_encoder_counts>
 8004e76:	61f8      	str	r0, [r7, #28]
        float avg_ticks_confirm = (fabsf((float)(l_now - l_prev)) + fabsf((float)(r_now - r_prev))) * 0.5f;
 8004e78:	6a3a      	ldr	r2, [r7, #32]
 8004e7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	ee07 3a90 	vmov	s15, r3
 8004e82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e86:	eeb0 7ae7 	vabs.f32	s14, s15
 8004e8a:	69fa      	ldr	r2, [r7, #28]
 8004e8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	ee07 3a90 	vmov	s15, r3
 8004e94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e98:	eef0 7ae7 	vabs.f32	s15, s15
 8004e9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ea0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004ea4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ea8:	edc7 7a06 	vstr	s15, [r7, #24]
        float moved_cm = avg_ticks_confirm / TICKS_PER_CM;
 8004eac:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8004f64 <move_drive_until_obstacle+0x62c>
 8004eb0:	ed97 7a06 	vldr	s14, [r7, #24]
 8004eb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004eb8:	edc7 7a05 	vstr	s15, [r7, #20]

        l_prev = l_now;
 8004ebc:	6a3b      	ldr	r3, [r7, #32]
 8004ebe:	65fb      	str	r3, [r7, #92]	@ 0x5c
        r_prev = r_now;
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	65bb      	str	r3, [r7, #88]	@ 0x58

        control_set_target_ticks_per_dt(0, 0);
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	2000      	movs	r0, #0
 8004ec8:	f7fc fe12 	bl	8001af0 <control_set_target_ticks_per_dt>

        if (moved_cm <= DRIVE_OBS_STOP_EPS_CM) {
 8004ecc:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ed0:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8004f68 <move_drive_until_obstacle+0x630>
 8004ed4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004edc:	d805      	bhi.n	8004eea <move_drive_until_obstacle+0x5b2>
          still_count++;
 8004ede:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 8004ee8:	e002      	b.n	8004ef0 <move_drive_until_obstacle+0x5b8>
        } else {
          still_count = 0U;
 8004eea:	2300      	movs	r3, #0
 8004eec:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
      while (still_count < DRIVE_OBS_STOP_CONFIRM_TICKS) {
 8004ef0:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d9b1      	bls.n	8004e5c <move_drive_until_obstacle+0x524>
        }
      }

      // Extra hold to avoid post-stop creep
      motor_brake_ms(DRIVE_OBS_POST_HOLD_MS);
 8004ef8:	2096      	movs	r0, #150	@ 0x96
 8004efa:	f7fe ff87 	bl	8003e0c <motor_brake_ms>
      control_reset_integrators();
 8004efe:	f7fc fe69 	bl	8001bd4 <control_reset_integrators>
      motor_brake_end();
 8004f02:	f7fe ffeb 	bl	8003edc <motor_brake_end>
      motor_stop();
 8004f06:	f7fe ff65 	bl	8003dd4 <motor_stop>
      drive_stopped = 1U;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
    }
    goto done_driving;
 8004f10:	bf00      	nop
  }

done_driving:
  ;

  if (!drive_stopped) {
 8004f12:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d112      	bne.n	8004f40 <move_drive_until_obstacle+0x608>
    control_set_target_ticks_per_dt(0, 0);
 8004f1a:	2100      	movs	r1, #0
 8004f1c:	2000      	movs	r0, #0
 8004f1e:	f7fc fde7 	bl	8001af0 <control_set_target_ticks_per_dt>
    motor_brake();
 8004f22:	f7fe ffaf 	bl	8003e84 <motor_brake>
    control_reset_integrators();
 8004f26:	f7fc fe55 	bl	8001bd4 <control_reset_integrators>
    osDelay(50);
 8004f2a:	2032      	movs	r0, #50	@ 0x32
 8004f2c:	f008 f88d 	bl	800d04a <osDelay>
    control_set_target_ticks_per_dt(0, 0);
 8004f30:	2100      	movs	r1, #0
 8004f32:	2000      	movs	r0, #0
 8004f34:	f7fc fddc 	bl	8001af0 <control_set_target_ticks_per_dt>
    motor_brake_end();
 8004f38:	f7fe ffd0 	bl	8003edc <motor_brake_end>
    motor_stop();
 8004f3c:	f7fe ff4a 	bl	8003dd4 <motor_stop>
  }

  Servo_Center(&global_steer);
 8004f40:	480a      	ldr	r0, [pc, #40]	@ (8004f6c <move_drive_until_obstacle+0x634>)
 8004f42:	f7ff f817 	bl	8003f74 <Servo_Center>
  return travelled_cm;
 8004f46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004f4a:	ee07 3a90 	vmov	s15, r3
}
 8004f4e:	eeb0 0a67 	vmov.f32	s0, s15
 8004f52:	3798      	adds	r7, #152	@ 0x98
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	42140000 	.word	0x42140000
 8004f5c:	42140000 	.word	0x42140000
 8004f60:	406ccccd 	.word	0x406ccccd
 8004f64:	42967949 	.word	0x42967949
 8004f68:	3e4ccccd 	.word	0x3e4ccccd
 8004f6c:	20000604 	.word	0x20000604

08004f70 <move_until_ir>:

float move_until_ir(char sensor_side)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b096      	sub	sp, #88	@ 0x58
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	4603      	mov	r3, r0
 8004f78:	71fb      	strb	r3, [r7, #7]
  uint32_t adc_channel = IR_ADC_CHANNEL_LEFT;
 8004f7a:	2302      	movs	r3, #2
 8004f7c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (sensor_side == 'R' || sensor_side == 'r') {
 8004f7e:	79fb      	ldrb	r3, [r7, #7]
 8004f80:	2b52      	cmp	r3, #82	@ 0x52
 8004f82:	d002      	beq.n	8004f8a <move_until_ir+0x1a>
 8004f84:	79fb      	ldrb	r3, [r7, #7]
 8004f86:	2b72      	cmp	r3, #114	@ 0x72
 8004f88:	d101      	bne.n	8004f8e <move_until_ir+0x1e>
    adc_channel = IR_ADC_CHANNEL_RIGHT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	657b      	str	r3, [r7, #84]	@ 0x54
  }

  move_abort();
 8004f8e:	f7ff fa71 	bl	8004474 <move_abort>
  Servo_Center(&global_steer);
 8004f92:	48a4      	ldr	r0, [pc, #656]	@ (8005224 <move_until_ir+0x2b4>)
 8004f94:	f7fe ffee 	bl	8003f74 <Servo_Center>
  osDelay(20);
 8004f98:	2014      	movs	r0, #20
 8004f9a:	f008 f856 	bl	800d04a <osDelay>

  motor_reset_encoders();
 8004f9e:	f7fe ffd5 	bl	8003f4c <motor_reset_encoders>
  control_sync_encoders();
 8004fa2:	f7fc fe25 	bl	8001bf0 <control_sync_encoders>
  imu_zero_yaw();
 8004fa6:	f7fd f89b 	bl	80020e0 <imu_zero_yaw>
  yaw_filter_reset(0.0f);
 8004faa:	ed9f 0a9f 	vldr	s0, [pc, #636]	@ 8005228 <move_until_ir+0x2b8>
 8004fae:	f7fe ffef 	bl	8003f90 <yaw_filter_reset>

  float initial_distance = ir_sample_distance_cm(adc_channel);
 8004fb2:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8004fb4:	f7ff fa14 	bl	80043e0 <ir_sample_distance_cm>
 8004fb8:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
  if (initial_distance >= IR_DISTANCE_THRESHOLD_CM) {
 8004fbc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8004fc0:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800522c <move_until_ir+0x2bc>
 8004fc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fcc:	db0b      	blt.n	8004fe6 <move_until_ir+0x76>
    control_set_target_ticks_per_dt(0, 0);
 8004fce:	2100      	movs	r1, #0
 8004fd0:	2000      	movs	r0, #0
 8004fd2:	f7fc fd8d 	bl	8001af0 <control_set_target_ticks_per_dt>
    motor_stop();
 8004fd6:	f7fe fefd 	bl	8003dd4 <motor_stop>
    Servo_Center(&global_steer);
 8004fda:	4892      	ldr	r0, [pc, #584]	@ (8005224 <move_until_ir+0x2b4>)
 8004fdc:	f7fe ffca 	bl	8003f74 <Servo_Center>
    return 0.0f;
 8004fe0:	f04f 0300 	mov.w	r3, #0
 8004fe4:	e116      	b.n	8005214 <move_until_ir+0x2a4>
  }

  int32_t prev_left = motor_get_left_encoder_counts();
 8004fe6:	f7fe ff95 	bl	8003f14 <motor_get_left_encoder_counts>
 8004fea:	6538      	str	r0, [r7, #80]	@ 0x50
  int32_t prev_right = motor_get_right_encoder_counts();
 8004fec:	f7fe ffa0 	bl	8003f30 <motor_get_right_encoder_counts>
 8004ff0:	64f8      	str	r0, [r7, #76]	@ 0x4c
  float travelled_cm = 0.0f;
 8004ff2:	f04f 0300 	mov.w	r3, #0
 8004ff6:	64bb      	str	r3, [r7, #72]	@ 0x48

  control_set_target_ticks_per_dt(IR_DRIVE_TICKS_PER_DT,
 8004ff8:	211b      	movs	r1, #27
 8004ffa:	201b      	movs	r0, #27
 8004ffc:	f7fc fd78 	bl	8001af0 <control_set_target_ticks_per_dt>
                                  IR_DRIVE_TICKS_PER_DT);

  while (travelled_cm < IR_MAX_TRAVEL_CM) {
 8005000:	e0ef      	b.n	80051e2 <move_until_ir+0x272>
    osDelay(IR_POLL_DELAY_MS);
 8005002:	200a      	movs	r0, #10
 8005004:	f008 f821 	bl	800d04a <osDelay>

    int32_t left_now = motor_get_left_encoder_counts();
 8005008:	f7fe ff84 	bl	8003f14 <motor_get_left_encoder_counts>
 800500c:	6338      	str	r0, [r7, #48]	@ 0x30
    int32_t right_now = motor_get_right_encoder_counts();
 800500e:	f7fe ff8f 	bl	8003f30 <motor_get_right_encoder_counts>
 8005012:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int32_t dl = left_now - prev_left;
 8005014:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005016:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t dr = right_now - prev_right;
 800501c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800501e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	627b      	str	r3, [r7, #36]	@ 0x24
    prev_left = left_now;
 8005024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005026:	653b      	str	r3, [r7, #80]	@ 0x50
    prev_right = right_now;
 8005028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800502a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    float avg_ticks = (fabsf((float)dl) + fabsf((float)dr)) * 0.5f;
 800502c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800502e:	ee07 3a90 	vmov	s15, r3
 8005032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005036:	eeb0 7ae7 	vabs.f32	s14, s15
 800503a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503c:	ee07 3a90 	vmov	s15, r3
 8005040:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005044:	eef0 7ae7 	vabs.f32	s15, s15
 8005048:	ee77 7a27 	vadd.f32	s15, s14, s15
 800504c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005050:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005054:	edc7 7a08 	vstr	s15, [r7, #32]
    travelled_cm += avg_ticks / TICKS_PER_CM;
 8005058:	eddf 6a75 	vldr	s13, [pc, #468]	@ 8005230 <move_until_ir+0x2c0>
 800505c:	ed97 7a08 	vldr	s14, [r7, #32]
 8005060:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005064:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8005068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800506c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    if (travelled_cm >= IR_MAX_TRAVEL_CM) {
 8005070:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8005074:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8005234 <move_until_ir+0x2c4>
 8005078:	eef4 7ac7 	vcmpe.f32	s15, s14
 800507c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005080:	f280 80ba 	bge.w	80051f8 <move_until_ir+0x288>
      break;
    }

    float distance_cm = ir_sample_distance_cm(adc_channel);
 8005084:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8005086:	f7ff f9ab 	bl	80043e0 <ir_sample_distance_cm>
 800508a:	ed87 0a07 	vstr	s0, [r7, #28]
    if (distance_cm >= IR_DISTANCE_THRESHOLD_CM) {
 800508e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005092:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800522c <move_until_ir+0x2bc>
 8005096:	eef4 7ac7 	vcmpe.f32	s15, s14
 800509a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800509e:	db0d      	blt.n	80050bc <move_until_ir+0x14c>
      control_set_target_ticks_per_dt(0, 0);
 80050a0:	2100      	movs	r1, #0
 80050a2:	2000      	movs	r0, #0
 80050a4:	f7fc fd24 	bl	8001af0 <control_set_target_ticks_per_dt>
      motor_brake_ms(80);
 80050a8:	2050      	movs	r0, #80	@ 0x50
 80050aa:	f7fe feaf 	bl	8003e0c <motor_brake_ms>
      motor_stop();
 80050ae:	f7fe fe91 	bl	8003dd4 <motor_stop>
      Servo_Center(&global_steer);
 80050b2:	485c      	ldr	r0, [pc, #368]	@ (8005224 <move_until_ir+0x2b4>)
 80050b4:	f7fe ff5e 	bl	8003f74 <Servo_Center>
      return travelled_cm;
 80050b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050ba:	e0ab      	b.n	8005214 <move_until_ir+0x2a4>
    }

    float remaining_cm = IR_DISTANCE_THRESHOLD_CM - distance_cm;
 80050bc:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 800522c <move_until_ir+0x2bc>
 80050c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80050c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050c8:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    if (remaining_cm < 0.0f) {
 80050cc:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80050d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80050d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050d8:	d502      	bpl.n	80050e0 <move_until_ir+0x170>
      remaining_cm = 0.0f;
 80050da:	f04f 0300 	mov.w	r3, #0
 80050de:	647b      	str	r3, [r7, #68]	@ 0x44

    float commanded_ticks = (remaining_cm <= DRIVE_OBS_SLOW_DISTANCE_CM)
                                ? V_MIN_TICKS_PER_DT +
                                      ((float)IR_DRIVE_TICKS_PER_DT - V_MIN_TICKS_PER_DT) *
                                          (remaining_cm / DRIVE_OBS_SLOW_DISTANCE_CM)
                                : (float)IR_DRIVE_TICKS_PER_DT;
 80050e0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80050e4:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80050e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050f0:	d80e      	bhi.n	8005110 <move_until_ir+0x1a0>
                                          (remaining_cm / DRIVE_OBS_SLOW_DISTANCE_CM)
 80050f2:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80050f6:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 80050fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
                                      ((float)IR_DRIVE_TICKS_PER_DT - V_MIN_TICKS_PER_DT) *
 80050fe:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8005102:	ee67 7a87 	vmul.f32	s15, s15, s14
                                : (float)IR_DRIVE_TICKS_PER_DT;
 8005106:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800510a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800510e:	e001      	b.n	8005114 <move_until_ir+0x1a4>
 8005110:	eef3 7a0b 	vmov.f32	s15, #59	@ 0x41d80000  27.0
    float commanded_ticks = (remaining_cm <= DRIVE_OBS_SLOW_DISTANCE_CM)
 8005114:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    if (commanded_ticks < V_MIN_TICKS_PER_DT) {
 8005118:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800511c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005120:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005128:	d502      	bpl.n	8005130 <move_until_ir+0x1c0>
      commanded_ticks = V_MIN_TICKS_PER_DT;
 800512a:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 800512e:	643b      	str	r3, [r7, #64]	@ 0x40
    }
    if (commanded_ticks > (float)IR_DRIVE_TICKS_PER_DT) {
 8005130:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8005134:	eeb3 7a0b 	vmov.f32	s14, #59	@ 0x41d80000  27.0
 8005138:	eef4 7ac7 	vcmpe.f32	s15, s14
 800513c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005140:	dd01      	ble.n	8005146 <move_until_ir+0x1d6>
      commanded_ticks = (float)IR_DRIVE_TICKS_PER_DT;
 8005142:	4b3d      	ldr	r3, [pc, #244]	@ (8005238 <move_until_ir+0x2c8>)
 8005144:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    int32_t base_ticks = (int32_t)lroundf(commanded_ticks);
 8005146:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 800514a:	f00f fa45 	bl	80145d8 <lroundf>
 800514e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (base_ticks < V_MIN_TICKS_PER_DT) {
 8005150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005152:	ee07 3a90 	vmov	s15, r3
 8005156:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800515a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800515e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005166:	d501      	bpl.n	800516c <move_until_ir+0x1fc>
      base_ticks = V_MIN_TICKS_PER_DT;
 8005168:	2304      	movs	r3, #4
 800516a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }
    if (base_ticks > IR_DRIVE_TICKS_PER_DT) {
 800516c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800516e:	2b1b      	cmp	r3, #27
 8005170:	dd01      	ble.n	8005176 <move_until_ir+0x206>
      base_ticks = IR_DRIVE_TICKS_PER_DT;
 8005172:	231b      	movs	r3, #27
 8005174:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    float current_yaw = imu_get_yaw();
 8005176:	f7fc ffa5 	bl	80020c4 <imu_get_yaw>
 800517a:	ed87 0a06 	vstr	s0, [r7, #24]
    float filtered_yaw = yaw_filter_apply(current_yaw);
 800517e:	ed97 0a06 	vldr	s0, [r7, #24]
 8005182:	f7fe ff2f 	bl	8003fe4 <yaw_filter_apply>
 8005186:	ed87 0a05 	vstr	s0, [r7, #20]
    int32_t yaw_bias = (int32_t)lroundf(-filtered_yaw * YAW_KP_TICKS_PER_DEG);
 800518a:	edd7 7a05 	vldr	s15, [r7, #20]
 800518e:	eef1 7a67 	vneg.f32	s15, s15
 8005192:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800523c <move_until_ir+0x2cc>
 8005196:	ee67 7a87 	vmul.f32	s15, s15, s14
 800519a:	eeb0 0a67 	vmov.f32	s0, s15
 800519e:	f00f fa1b 	bl	80145d8 <lroundf>
 80051a2:	63b8      	str	r0, [r7, #56]	@ 0x38
    int32_t max_bias = base_ticks / 2;
 80051a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051a6:	0fda      	lsrs	r2, r3, #31
 80051a8:	4413      	add	r3, r2
 80051aa:	105b      	asrs	r3, r3, #1
 80051ac:	613b      	str	r3, [r7, #16]
    if (yaw_bias > max_bias) yaw_bias = max_bias;
 80051ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	429a      	cmp	r2, r3
 80051b4:	dd01      	ble.n	80051ba <move_until_ir+0x24a>
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (yaw_bias < -max_bias) yaw_bias = -max_bias;
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	425b      	negs	r3, r3
 80051be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80051c0:	429a      	cmp	r2, r3
 80051c2:	da02      	bge.n	80051ca <move_until_ir+0x25a>
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	425b      	negs	r3, r3
 80051c8:	63bb      	str	r3, [r7, #56]	@ 0x38

    int32_t left_target = base_ticks - yaw_bias;
 80051ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80051cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	60fb      	str	r3, [r7, #12]
    int32_t right_target = base_ticks + yaw_bias;
 80051d2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80051d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051d6:	4413      	add	r3, r2
 80051d8:	60bb      	str	r3, [r7, #8]
    control_set_target_ticks_per_dt(left_target, right_target);
 80051da:	68b9      	ldr	r1, [r7, #8]
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	f7fc fc87 	bl	8001af0 <control_set_target_ticks_per_dt>
  while (travelled_cm < IR_MAX_TRAVEL_CM) {
 80051e2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80051e6:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8005234 <move_until_ir+0x2c4>
 80051ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051f2:	f53f af06 	bmi.w	8005002 <move_until_ir+0x92>
 80051f6:	e000      	b.n	80051fa <move_until_ir+0x28a>
      break;
 80051f8:	bf00      	nop
  }

  motor_brake_ms(200);
 80051fa:	20c8      	movs	r0, #200	@ 0xc8
 80051fc:	f7fe fe06 	bl	8003e0c <motor_brake_ms>
  control_set_target_ticks_per_dt(0, 0);
 8005200:	2100      	movs	r1, #0
 8005202:	2000      	movs	r0, #0
 8005204:	f7fc fc74 	bl	8001af0 <control_set_target_ticks_per_dt>
  motor_stop();
 8005208:	f7fe fde4 	bl	8003dd4 <motor_stop>
  Servo_Center(&global_steer);
 800520c:	4805      	ldr	r0, [pc, #20]	@ (8005224 <move_until_ir+0x2b4>)
 800520e:	f7fe feb1 	bl	8003f74 <Servo_Center>
  return travelled_cm;
 8005212:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005214:	ee07 3a90 	vmov	s15, r3
 8005218:	eeb0 0a67 	vmov.f32	s0, s15
 800521c:	3758      	adds	r7, #88	@ 0x58
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	20000604 	.word	0x20000604
 8005228:	00000000 	.word	0x00000000
 800522c:	42200000 	.word	0x42200000
 8005230:	42967949 	.word	0x42967949
 8005234:	43480000 	.word	0x43480000
 8005238:	41d80000 	.word	0x41d80000
 800523c:	406ccccd 	.word	0x406ccccd

08005240 <move_until_ir_below>:

// Variant: drive until IR distance is at or below a custom threshold (in cm).
// Returns the distance travelled (in cm).
float move_until_ir_below(char sensor_side)
{
 8005240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005242:	b0ab      	sub	sp, #172	@ 0xac
 8005244:	af04      	add	r7, sp, #16
 8005246:	4603      	mov	r3, r0
 8005248:	71fb      	strb	r3, [r7, #7]
  uint32_t adc_channel = IR_ADC_CHANNEL_LEFT;
 800524a:	2302      	movs	r3, #2
 800524c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (sensor_side == 'R' || sensor_side == 'r') {
 8005250:	79fb      	ldrb	r3, [r7, #7]
 8005252:	2b52      	cmp	r3, #82	@ 0x52
 8005254:	d002      	beq.n	800525c <move_until_ir_below+0x1c>
 8005256:	79fb      	ldrb	r3, [r7, #7]
 8005258:	2b72      	cmp	r3, #114	@ 0x72
 800525a:	d102      	bne.n	8005262 <move_until_ir_below+0x22>
    adc_channel = IR_ADC_CHANNEL_RIGHT;
 800525c:	2303      	movs	r3, #3
 800525e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  }

  // Use fixed threshold
  const float threshold_cm = IR_BELOW_FIXED_THRESHOLD_CM;
 8005262:	4bca      	ldr	r3, [pc, #808]	@ (800558c <move_until_ir_below+0x34c>)
 8005264:	67bb      	str	r3, [r7, #120]	@ 0x78

  move_abort();
 8005266:	f7ff f905 	bl	8004474 <move_abort>
  Servo_Center(&global_steer);
 800526a:	48c9      	ldr	r0, [pc, #804]	@ (8005590 <move_until_ir_below+0x350>)
 800526c:	f7fe fe82 	bl	8003f74 <Servo_Center>
  osDelay(20);
 8005270:	2014      	movs	r0, #20
 8005272:	f007 feea 	bl	800d04a <osDelay>

  motor_reset_encoders();
 8005276:	f7fe fe69 	bl	8003f4c <motor_reset_encoders>
  control_sync_encoders();
 800527a:	f7fc fcb9 	bl	8001bf0 <control_sync_encoders>
  imu_zero_yaw();
 800527e:	f7fc ff2f 	bl	80020e0 <imu_zero_yaw>
  yaw_filter_reset(0.0f);
 8005282:	ed9f 0ac4 	vldr	s0, [pc, #784]	@ 8005594 <move_until_ir_below+0x354>
 8005286:	f7fe fe83 	bl	8003f90 <yaw_filter_reset>

  float initial_distance = ir_sample_distance_cm(adc_channel);
 800528a:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800528e:	f7ff f8a7 	bl	80043e0 <ir_sample_distance_cm>
 8005292:	ed87 0a1d 	vstr	s0, [r7, #116]	@ 0x74
  // Log start state
  {
    char buf[64];
    int len = snprintf(buf, sizeof(buf), "IRB start %c %.1f/%.1f\r\n",
 8005296:	79fb      	ldrb	r3, [r7, #7]
 8005298:	2b52      	cmp	r3, #82	@ 0x52
 800529a:	d002      	beq.n	80052a2 <move_until_ir_below+0x62>
                       (sensor_side == 'R' || sensor_side == 'r') ? 'R' : 'L',
 800529c:	79fb      	ldrb	r3, [r7, #7]
 800529e:	2b72      	cmp	r3, #114	@ 0x72
 80052a0:	d101      	bne.n	80052a6 <move_until_ir_below+0x66>
    int len = snprintf(buf, sizeof(buf), "IRB start %c %.1f/%.1f\r\n",
 80052a2:	2652      	movs	r6, #82	@ 0x52
 80052a4:	e000      	b.n	80052a8 <move_until_ir_below+0x68>
 80052a6:	264c      	movs	r6, #76	@ 0x4c
 80052a8:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 80052aa:	f7fb f95d 	bl	8000568 <__aeabi_f2d>
 80052ae:	4604      	mov	r4, r0
 80052b0:	460d      	mov	r5, r1
 80052b2:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80052b4:	f7fb f958 	bl	8000568 <__aeabi_f2d>
 80052b8:	4602      	mov	r2, r0
 80052ba:	460b      	mov	r3, r1
 80052bc:	f107 000c 	add.w	r0, r7, #12
 80052c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80052c4:	e9cd 4500 	strd	r4, r5, [sp]
 80052c8:	4633      	mov	r3, r6
 80052ca:	4ab3      	ldr	r2, [pc, #716]	@ (8005598 <move_until_ir_below+0x358>)
 80052cc:	2140      	movs	r1, #64	@ 0x40
 80052ce:	f00b fcb3 	bl	8010c38 <sniprintf>
 80052d2:	6738      	str	r0, [r7, #112]	@ 0x70
                       initial_distance, threshold_cm);
    if (len > 0) {
 80052d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	dd07      	ble.n	80052ea <move_until_ir_below+0xaa>
      (void)HAL_UART_Transmit(&huart3, (uint8_t*)buf, (uint16_t)len, 50);
 80052da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052dc:	b29a      	uxth	r2, r3
 80052de:	f107 010c 	add.w	r1, r7, #12
 80052e2:	2332      	movs	r3, #50	@ 0x32
 80052e4:	48ad      	ldr	r0, [pc, #692]	@ (800559c <move_until_ir_below+0x35c>)
 80052e6:	f006 fd79 	bl	800bddc <HAL_UART_Transmit>
    }
  }
  if (initial_distance <= threshold_cm) {
 80052ea:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80052ee:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80052f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80052f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052fa:	d80b      	bhi.n	8005314 <move_until_ir_below+0xd4>
    control_set_target_ticks_per_dt(0, 0);
 80052fc:	2100      	movs	r1, #0
 80052fe:	2000      	movs	r0, #0
 8005300:	f7fc fbf6 	bl	8001af0 <control_set_target_ticks_per_dt>
    motor_stop();
 8005304:	f7fe fd66 	bl	8003dd4 <motor_stop>
    Servo_Center(&global_steer);
 8005308:	48a1      	ldr	r0, [pc, #644]	@ (8005590 <move_until_ir_below+0x350>)
 800530a:	f7fe fe33 	bl	8003f74 <Servo_Center>
    return 0.0f;
 800530e:	f04f 0300 	mov.w	r3, #0
 8005312:	e133      	b.n	800557c <move_until_ir_below+0x33c>
  }

  control_set_target_ticks_per_dt(IR_DRIVE_TICKS_PER_DT,
 8005314:	211b      	movs	r1, #27
 8005316:	201b      	movs	r0, #27
 8005318:	f7fc fbea 	bl	8001af0 <control_set_target_ticks_per_dt>
                                  IR_DRIVE_TICKS_PER_DT);
  uint32_t elapsed_ms = 0U;
 800531c:	2300      	movs	r3, #0
 800531e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  uint32_t log_accum_ms = 0U;
 8005322:	2300      	movs	r3, #0
 8005324:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  for (;;) {
    osDelay(IR_POLL_DELAY_MS);
 8005328:	200a      	movs	r0, #10
 800532a:	f007 fe8e 	bl	800d04a <osDelay>
    elapsed_ms += IR_POLL_DELAY_MS;
 800532e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005332:	330a      	adds	r3, #10
 8005334:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    log_accum_ms += IR_POLL_DELAY_MS;
 8005338:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800533c:	330a      	adds	r3, #10
 800533e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    float distance_cm = ir_sample_distance_cm(adc_channel);
 8005342:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8005346:	f7ff f84b 	bl	80043e0 <ir_sample_distance_cm>
 800534a:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
    if (distance_cm <= threshold_cm) {
 800534e:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8005352:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8005356:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800535a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800535e:	d827      	bhi.n	80053b0 <move_until_ir_below+0x170>
      control_set_target_ticks_per_dt(0, 0);
 8005360:	2100      	movs	r1, #0
 8005362:	2000      	movs	r0, #0
 8005364:	f7fc fbc4 	bl	8001af0 <control_set_target_ticks_per_dt>
      motor_brake_ms(200); // match the stronger stop used in move_until_ir
 8005368:	20c8      	movs	r0, #200	@ 0xc8
 800536a:	f7fe fd4f 	bl	8003e0c <motor_brake_ms>
      motor_stop();
 800536e:	f7fe fd31 	bl	8003dd4 <motor_stop>
      Servo_Center(&global_steer);
 8005372:	4887      	ldr	r0, [pc, #540]	@ (8005590 <move_until_ir_below+0x350>)
 8005374:	f7fe fdfe 	bl	8003f74 <Servo_Center>
      // Log stop
      {
        char buf[48];
        int len = snprintf(buf, sizeof(buf), "IRB stop %.1f\r\n", distance_cm);
 8005378:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800537a:	f7fb f8f5 	bl	8000568 <__aeabi_f2d>
 800537e:	4602      	mov	r2, r0
 8005380:	460b      	mov	r3, r1
 8005382:	f107 000c 	add.w	r0, r7, #12
 8005386:	e9cd 2300 	strd	r2, r3, [sp]
 800538a:	4a85      	ldr	r2, [pc, #532]	@ (80055a0 <move_until_ir_below+0x360>)
 800538c:	2130      	movs	r1, #48	@ 0x30
 800538e:	f00b fc53 	bl	8010c38 <sniprintf>
 8005392:	64f8      	str	r0, [r7, #76]	@ 0x4c
        if (len > 0) {
 8005394:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005396:	2b00      	cmp	r3, #0
 8005398:	dd07      	ble.n	80053aa <move_until_ir_below+0x16a>
          (void)HAL_UART_Transmit(&huart3, (uint8_t*)buf, (uint16_t)len, 50);
 800539a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800539c:	b29a      	uxth	r2, r3
 800539e:	f107 010c 	add.w	r1, r7, #12
 80053a2:	2332      	movs	r3, #50	@ 0x32
 80053a4:	487d      	ldr	r0, [pc, #500]	@ (800559c <move_until_ir_below+0x35c>)
 80053a6:	f006 fd19 	bl	800bddc <HAL_UART_Transmit>
        }
      }
      return 0.0f;
 80053aa:	f04f 0300 	mov.w	r3, #0
 80053ae:	e0e5      	b.n	800557c <move_until_ir_below+0x33c>
    }

    // Slow down as we approach the threshold from above
    float remaining_cm = distance_cm - threshold_cm;
 80053b0:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80053b4:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80053b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80053bc:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
    if (remaining_cm < 0.0f) {
 80053c0:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80053c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80053c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053cc:	d503      	bpl.n	80053d6 <move_until_ir_below+0x196>
      remaining_cm = 0.0f;
 80053ce:	f04f 0300 	mov.w	r3, #0
 80053d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    float commanded_ticks = (remaining_cm <= DRIVE_OBS_SLOW_DISTANCE_CM)
                                ? V_MIN_TICKS_PER_DT +
                                      ((float)IR_DRIVE_TICKS_PER_DT - V_MIN_TICKS_PER_DT) *
                                          (remaining_cm / DRIVE_OBS_SLOW_DISTANCE_CM)
                                : (float)IR_DRIVE_TICKS_PER_DT;
 80053d6:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80053da:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80053de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053e6:	d80e      	bhi.n	8005406 <move_until_ir_below+0x1c6>
                                          (remaining_cm / DRIVE_OBS_SLOW_DISTANCE_CM)
 80053e8:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 80053ec:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 80053f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
                                      ((float)IR_DRIVE_TICKS_PER_DT - V_MIN_TICKS_PER_DT) *
 80053f4:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 80053f8:	ee67 7a87 	vmul.f32	s15, s15, s14
                                : (float)IR_DRIVE_TICKS_PER_DT;
 80053fc:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005400:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005404:	e001      	b.n	800540a <move_until_ir_below+0x1ca>
 8005406:	eef3 7a0b 	vmov.f32	s15, #59	@ 0x41d80000  27.0
    float commanded_ticks = (remaining_cm <= DRIVE_OBS_SLOW_DISTANCE_CM)
 800540a:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84

    if (commanded_ticks < V_MIN_TICKS_PER_DT) {
 800540e:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8005412:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005416:	eef4 7ac7 	vcmpe.f32	s15, s14
 800541a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800541e:	d503      	bpl.n	8005428 <move_until_ir_below+0x1e8>
      commanded_ticks = V_MIN_TICKS_PER_DT;
 8005420:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8005424:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    }
    if (commanded_ticks > (float)IR_DRIVE_TICKS_PER_DT) {
 8005428:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800542c:	eeb3 7a0b 	vmov.f32	s14, #59	@ 0x41d80000  27.0
 8005430:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005438:	dd02      	ble.n	8005440 <move_until_ir_below+0x200>
      commanded_ticks = (float)IR_DRIVE_TICKS_PER_DT;
 800543a:	4b5a      	ldr	r3, [pc, #360]	@ (80055a4 <move_until_ir_below+0x364>)
 800543c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    }

    int32_t base_ticks = (int32_t)lroundf(commanded_ticks);
 8005440:	ed97 0a21 	vldr	s0, [r7, #132]	@ 0x84
 8005444:	f00f f8c8 	bl	80145d8 <lroundf>
 8005448:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if (base_ticks < V_MIN_TICKS_PER_DT) {
 800544c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005450:	ee07 3a90 	vmov	s15, r3
 8005454:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005458:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800545c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005464:	d502      	bpl.n	800546c <move_until_ir_below+0x22c>
      base_ticks = V_MIN_TICKS_PER_DT;
 8005466:	2304      	movs	r3, #4
 8005468:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    }
    if (base_ticks > IR_DRIVE_TICKS_PER_DT) {
 800546c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005470:	2b1b      	cmp	r3, #27
 8005472:	dd02      	ble.n	800547a <move_until_ir_below+0x23a>
      base_ticks = IR_DRIVE_TICKS_PER_DT;
 8005474:	231b      	movs	r3, #27
 8005476:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    }

    float current_yaw = imu_get_yaw();
 800547a:	f7fc fe23 	bl	80020c4 <imu_get_yaw>
 800547e:	ed87 0a1a 	vstr	s0, [r7, #104]	@ 0x68
    float filtered_yaw = yaw_filter_apply(current_yaw);
 8005482:	ed97 0a1a 	vldr	s0, [r7, #104]	@ 0x68
 8005486:	f7fe fdad 	bl	8003fe4 <yaw_filter_apply>
 800548a:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64
    int32_t yaw_bias = (int32_t)lroundf(-filtered_yaw * YAW_KP_TICKS_PER_DEG);
 800548e:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8005492:	eef1 7a67 	vneg.f32	s15, s15
 8005496:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80055a8 <move_until_ir_below+0x368>
 800549a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800549e:	eeb0 0a67 	vmov.f32	s0, s15
 80054a2:	f00f f899 	bl	80145d8 <lroundf>
 80054a6:	67f8      	str	r0, [r7, #124]	@ 0x7c
    int32_t max_bias = base_ticks / 2;
 80054a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80054ac:	0fda      	lsrs	r2, r3, #31
 80054ae:	4413      	add	r3, r2
 80054b0:	105b      	asrs	r3, r3, #1
 80054b2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (yaw_bias > max_bias) yaw_bias = max_bias;
 80054b4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80054b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054b8:	429a      	cmp	r2, r3
 80054ba:	dd01      	ble.n	80054c0 <move_until_ir_below+0x280>
 80054bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054be:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (yaw_bias < -max_bias) yaw_bias = -max_bias;
 80054c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054c2:	425b      	negs	r3, r3
 80054c4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80054c6:	429a      	cmp	r2, r3
 80054c8:	da02      	bge.n	80054d0 <move_until_ir_below+0x290>
 80054ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054cc:	425b      	negs	r3, r3
 80054ce:	67fb      	str	r3, [r7, #124]	@ 0x7c

    int32_t left_target = base_ticks - yaw_bias;
 80054d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80054d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    int32_t right_target = base_ticks + yaw_bias;
 80054da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80054de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80054e0:	4413      	add	r3, r2
 80054e2:	65bb      	str	r3, [r7, #88]	@ 0x58
    control_set_target_ticks_per_dt(left_target, right_target);
 80054e4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80054e6:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80054e8:	f7fc fb02 	bl	8001af0 <control_set_target_ticks_per_dt>

    // Periodic log every ~100 ms
    if (log_accum_ms >= 100U) {
 80054ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054f0:	2b63      	cmp	r3, #99	@ 0x63
 80054f2:	d91b      	bls.n	800552c <move_until_ir_below+0x2ec>
      log_accum_ms = 0U;
 80054f4:	2300      	movs	r3, #0
 80054f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      char buf[40];
      int len = snprintf(buf, sizeof(buf), "IRB d=%.1f\r\n", distance_cm);
 80054fa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80054fc:	f7fb f834 	bl	8000568 <__aeabi_f2d>
 8005500:	4602      	mov	r2, r0
 8005502:	460b      	mov	r3, r1
 8005504:	f107 000c 	add.w	r0, r7, #12
 8005508:	e9cd 2300 	strd	r2, r3, [sp]
 800550c:	4a27      	ldr	r2, [pc, #156]	@ (80055ac <move_until_ir_below+0x36c>)
 800550e:	2128      	movs	r1, #40	@ 0x28
 8005510:	f00b fb92 	bl	8010c38 <sniprintf>
 8005514:	6578      	str	r0, [r7, #84]	@ 0x54
      if (len > 0) {
 8005516:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005518:	2b00      	cmp	r3, #0
 800551a:	dd07      	ble.n	800552c <move_until_ir_below+0x2ec>
        (void)HAL_UART_Transmit(&huart3, (uint8_t*)buf, (uint16_t)len, 20);
 800551c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800551e:	b29a      	uxth	r2, r3
 8005520:	f107 010c 	add.w	r1, r7, #12
 8005524:	2314      	movs	r3, #20
 8005526:	481d      	ldr	r0, [pc, #116]	@ (800559c <move_until_ir_below+0x35c>)
 8005528:	f006 fc58 	bl	800bddc <HAL_UART_Transmit>
      }
    }

    if (elapsed_ms >= IR_MAX_TIME_MS) {
 800552c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005530:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8005534:	d200      	bcs.n	8005538 <move_until_ir_below+0x2f8>
  for (;;) {
 8005536:	e6f7      	b.n	8005328 <move_until_ir_below+0xe8>
      break; // safety timeout
 8005538:	bf00      	nop
    }
  }

  // Safety stop if we exceeded max travel without hitting threshold
  control_set_target_ticks_per_dt(0, 0);
 800553a:	2100      	movs	r1, #0
 800553c:	2000      	movs	r0, #0
 800553e:	f7fc fad7 	bl	8001af0 <control_set_target_ticks_per_dt>
  motor_brake_ms(200);
 8005542:	20c8      	movs	r0, #200	@ 0xc8
 8005544:	f7fe fc62 	bl	8003e0c <motor_brake_ms>
  motor_stop();
 8005548:	f7fe fc44 	bl	8003dd4 <motor_stop>
  Servo_Center(&global_steer);
 800554c:	4810      	ldr	r0, [pc, #64]	@ (8005590 <move_until_ir_below+0x350>)
 800554e:	f7fe fd11 	bl	8003f74 <Servo_Center>
  {
    char buf[48];
    int len = snprintf(buf, sizeof(buf), "IRB timeout\r\n");
 8005552:	f107 030c 	add.w	r3, r7, #12
 8005556:	4a16      	ldr	r2, [pc, #88]	@ (80055b0 <move_until_ir_below+0x370>)
 8005558:	2130      	movs	r1, #48	@ 0x30
 800555a:	4618      	mov	r0, r3
 800555c:	f00b fb6c 	bl	8010c38 <sniprintf>
 8005560:	6538      	str	r0, [r7, #80]	@ 0x50
    if (len > 0) {
 8005562:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005564:	2b00      	cmp	r3, #0
 8005566:	dd07      	ble.n	8005578 <move_until_ir_below+0x338>
      (void)HAL_UART_Transmit(&huart3, (uint8_t*)buf, (uint16_t)len, 50);
 8005568:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800556a:	b29a      	uxth	r2, r3
 800556c:	f107 010c 	add.w	r1, r7, #12
 8005570:	2332      	movs	r3, #50	@ 0x32
 8005572:	480a      	ldr	r0, [pc, #40]	@ (800559c <move_until_ir_below+0x35c>)
 8005574:	f006 fc32 	bl	800bddc <HAL_UART_Transmit>
    }
  }
  return 0.0f;
 8005578:	f04f 0300 	mov.w	r3, #0
}
 800557c:	ee07 3a90 	vmov	s15, r3
 8005580:	eeb0 0a67 	vmov.f32	s0, s15
 8005584:	379c      	adds	r7, #156	@ 0x9c
 8005586:	46bd      	mov	sp, r7
 8005588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800558a:	bf00      	nop
 800558c:	41f00000 	.word	0x41f00000
 8005590:	20000604 	.word	0x20000604
 8005594:	00000000 	.word	0x00000000
 8005598:	08014798 	.word	0x08014798
 800559c:	200005a4 	.word	0x200005a4
 80055a0:	080147b4 	.word	0x080147b4
 80055a4:	41d80000 	.word	0x41d80000
 80055a8:	406ccccd 	.word	0x406ccccd
 80055ac:	080147c4 	.word	0x080147c4
 80055b0:	080147d4 	.word	0x080147d4

080055b4 <move_get_ir_distance_cm>:

// Read the specified IR sensor and return the estimated distance in cm
float move_get_ir_distance_cm(char sensor_side)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	4603      	mov	r3, r0
 80055bc:	71fb      	strb	r3, [r7, #7]
  uint32_t adc_channel = (sensor_side == 'R' || sensor_side == 'r')
                           ? IR_ADC_CHANNEL_RIGHT
                           : IR_ADC_CHANNEL_LEFT;
 80055be:	79fb      	ldrb	r3, [r7, #7]
 80055c0:	2b52      	cmp	r3, #82	@ 0x52
 80055c2:	d002      	beq.n	80055ca <move_get_ir_distance_cm+0x16>
  uint32_t adc_channel = (sensor_side == 'R' || sensor_side == 'r')
 80055c4:	79fb      	ldrb	r3, [r7, #7]
 80055c6:	2b72      	cmp	r3, #114	@ 0x72
 80055c8:	d101      	bne.n	80055ce <move_get_ir_distance_cm+0x1a>
                           : IR_ADC_CHANNEL_LEFT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e000      	b.n	80055d0 <move_get_ir_distance_cm+0x1c>
 80055ce:	2302      	movs	r3, #2
  uint32_t adc_channel = (sensor_side == 'R' || sensor_side == 'r')
 80055d0:	60fb      	str	r3, [r7, #12]
  return ir_sample_distance_cm(adc_channel);
 80055d2:	68f8      	ldr	r0, [r7, #12]
 80055d4:	f7fe ff04 	bl	80043e0 <ir_sample_distance_cm>
 80055d8:	eef0 7a40 	vmov.f32	s15, s0
}
 80055dc:	eeb0 0a67 	vmov.f32	s0, s15
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
	...

080055e8 <move_tick_100Hz>:


// Call this function at exactly 100 Hz (every 10ms)
void move_tick_100Hz(void) {
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b0ac      	sub	sp, #176	@ 0xb0
 80055ec:	af00      	add	r7, sp, #0
  // Always integrate yaw so UI sees live orientation even when idle
  imu_update_yaw_100Hz();
 80055ee:	f7fc fd85 	bl	80020fc <imu_update_yaw_100Hz>
  if (!ms.active) {
 80055f2:	4bc6      	ldr	r3, [pc, #792]	@ (800590c <move_tick_100Hz+0x324>)
 80055f4:	781b      	ldrb	r3, [r3, #0]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d120      	bne.n	800563c <move_tick_100Hz+0x54>
    if (ms.servo_recentering_phase != 0U) {
 80055fa:	4bc4      	ldr	r3, [pc, #784]	@ (800590c <move_tick_100Hz+0x324>)
 80055fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 841a 	beq.w	8005e3a <move_tick_100Hz+0x852>
      if (ms.servo_recentering_counter > 0U) {
 8005606:	4bc1      	ldr	r3, [pc, #772]	@ (800590c <move_tick_100Hz+0x324>)
 8005608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800560a:	2b00      	cmp	r3, #0
 800560c:	d005      	beq.n	800561a <move_tick_100Hz+0x32>
        ms.servo_recentering_counter--;
 800560e:	4bbf      	ldr	r3, [pc, #764]	@ (800590c <move_tick_100Hz+0x324>)
 8005610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005612:	3b01      	subs	r3, #1
 8005614:	b29a      	uxth	r2, r3
 8005616:	4bbd      	ldr	r3, [pc, #756]	@ (800590c <move_tick_100Hz+0x324>)
 8005618:	855a      	strh	r2, [r3, #42]	@ 0x2a
      }
      if (ms.servo_recentering_counter == 0U) {
 800561a:	4bbc      	ldr	r3, [pc, #752]	@ (800590c <move_tick_100Hz+0x324>)
 800561c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800561e:	2b00      	cmp	r3, #0
 8005620:	f040 840b 	bne.w	8005e3a <move_tick_100Hz+0x852>
        Servo_Center(&global_steer);
 8005624:	48ba      	ldr	r0, [pc, #744]	@ (8005910 <move_tick_100Hz+0x328>)
 8005626:	f7fe fca5 	bl	8003f74 <Servo_Center>
        ms.steer_cmd = 0.0f;
 800562a:	4bb8      	ldr	r3, [pc, #736]	@ (800590c <move_tick_100Hz+0x324>)
 800562c:	f04f 0200 	mov.w	r2, #0
 8005630:	621a      	str	r2, [r3, #32]
        ms.servo_recentering_phase = 0U;
 8005632:	4bb6      	ldr	r3, [pc, #728]	@ (800590c <move_tick_100Hz+0x324>)
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
      }
    }
    return; // no active motion plan; nothing else to do
 800563a:	e3fe      	b.n	8005e3a <move_tick_100Hz+0x852>
  }

  float current_yaw = imu_get_yaw();
 800563c:	f7fc fd42 	bl	80020c4 <imu_get_yaw>
 8005640:	ed87 0a18 	vstr	s0, [r7, #96]	@ 0x60
  float filtered_yaw = yaw_filter_apply(current_yaw);
 8005644:	ed97 0a18 	vldr	s0, [r7, #96]	@ 0x60
 8005648:	f7fe fccc 	bl	8003fe4 <yaw_filter_apply>
 800564c:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c

  // Branch by mode
  if (ms.mode == MOVE_TURN) {
 8005650:	4bae      	ldr	r3, [pc, #696]	@ (800590c <move_tick_100Hz+0x324>)
 8005652:	785b      	ldrb	r3, [r3, #1]
 8005654:	2b02      	cmp	r3, #2
 8005656:	f040 818a 	bne.w	800596e <move_tick_100Hz+0x386>
    // Unwrap yaw delta so accumulated heading can exceed 180
    float yaw_delta = current_yaw - ms.prev_yaw_deg;
 800565a:	4bac      	ldr	r3, [pc, #688]	@ (800590c <move_tick_100Hz+0x324>)
 800565c:	edd3 7a07 	vldr	s15, [r3, #28]
 8005660:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8005664:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005668:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
    if (yaw_delta > 180.0f) {
 800566c:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8005670:	ed9f 7aa8 	vldr	s14, [pc, #672]	@ 8005914 <move_tick_100Hz+0x32c>
 8005674:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800567c:	dd08      	ble.n	8005690 <move_tick_100Hz+0xa8>
      yaw_delta -= 360.0f;
 800567e:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8005682:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 8005918 <move_tick_100Hz+0x330>
 8005686:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800568a:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
 800568e:	e010      	b.n	80056b2 <move_tick_100Hz+0xca>
    } else if (yaw_delta < -180.0f) {
 8005690:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8005694:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 800591c <move_tick_100Hz+0x334>
 8005698:	eef4 7ac7 	vcmpe.f32	s15, s14
 800569c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056a0:	d507      	bpl.n	80056b2 <move_tick_100Hz+0xca>
      yaw_delta += 360.0f;
 80056a2:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80056a6:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8005918 <move_tick_100Hz+0x330>
 80056aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80056ae:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
    }
    ms.yaw_accum_deg += yaw_delta;
 80056b2:	4b96      	ldr	r3, [pc, #600]	@ (800590c <move_tick_100Hz+0x324>)
 80056b4:	ed93 7a06 	vldr	s14, [r3, #24]
 80056b8:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80056bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056c0:	4b92      	ldr	r3, [pc, #584]	@ (800590c <move_tick_100Hz+0x324>)
 80056c2:	edc3 7a06 	vstr	s15, [r3, #24]
    ms.prev_yaw_deg = current_yaw;
 80056c6:	4a91      	ldr	r2, [pc, #580]	@ (800590c <move_tick_100Hz+0x324>)
 80056c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056ca:	61d3      	str	r3, [r2, #28]

    Servo_WriteAngle(&global_steer, ms.steer_cmd);
 80056cc:	4b8f      	ldr	r3, [pc, #572]	@ (800590c <move_tick_100Hz+0x324>)
 80056ce:	edd3 7a08 	vldr	s15, [r3, #32]
 80056d2:	eeb0 0a67 	vmov.f32	s0, s15
 80056d6:	488e      	ldr	r0, [pc, #568]	@ (8005910 <move_tick_100Hz+0x328>)
 80056d8:	f001 fa9a 	bl	8006c10 <Servo_WriteAngle>

    // Compute remaining angle to target
    float err = ms.yaw_target_deg - ms.yaw_accum_deg; // degrees remaining
 80056dc:	4b8b      	ldr	r3, [pc, #556]	@ (800590c <move_tick_100Hz+0x324>)
 80056de:	ed93 7a05 	vldr	s14, [r3, #20]
 80056e2:	4b8a      	ldr	r3, [pc, #552]	@ (800590c <move_tick_100Hz+0x324>)
 80056e4:	edd3 7a06 	vldr	s15, [r3, #24]
 80056e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056ec:	edc7 7a07 	vstr	s15, [r7, #28]
    float target_abs = fabsf(ms.yaw_target_deg);
 80056f0:	4b86      	ldr	r3, [pc, #536]	@ (800590c <move_tick_100Hz+0x324>)
 80056f2:	edd3 7a05 	vldr	s15, [r3, #20]
 80056f6:	eef0 7ae7 	vabs.f32	s15, s15
 80056fa:	edc7 7a06 	vstr	s15, [r7, #24]
    float accum_abs = fabsf(ms.yaw_accum_deg);
 80056fe:	4b83      	ldr	r3, [pc, #524]	@ (800590c <move_tick_100Hz+0x324>)
 8005700:	edd3 7a06 	vldr	s15, [r3, #24]
 8005704:	eef0 7ae7 	vabs.f32	s15, s15
 8005708:	edc7 7a05 	vstr	s15, [r7, #20]

    // If within tolerance or we have crossed/exceeded the desired yaw, stop
    if ((fabsf(err) <= TURN_YAW_TOLERANCE_DEG) ||
 800570c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005710:	eef0 7ae7 	vabs.f32	s15, s15
 8005714:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8005920 <move_tick_100Hz+0x338>
 8005718:	eef4 7ac7 	vcmpe.f32	s15, s14
 800571c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005720:	d90f      	bls.n	8005742 <move_tick_100Hz+0x15a>
 8005722:	edd7 7a06 	vldr	s15, [r7, #24]
 8005726:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800572a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800572e:	dd1a      	ble.n	8005766 <move_tick_100Hz+0x17e>
        (target_abs > 0.0f && accum_abs >= target_abs)) {
 8005730:	ed97 7a05 	vldr	s14, [r7, #20]
 8005734:	edd7 7a06 	vldr	s15, [r7, #24]
 8005738:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800573c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005740:	db11      	blt.n	8005766 <move_tick_100Hz+0x17e>
      ms.active = 0;
 8005742:	4b72      	ldr	r3, [pc, #456]	@ (800590c <move_tick_100Hz+0x324>)
 8005744:	2200      	movs	r2, #0
 8005746:	701a      	strb	r2, [r3, #0]
      ms.mode = MOVE_IDLE;
 8005748:	4b70      	ldr	r3, [pc, #448]	@ (800590c <move_tick_100Hz+0x324>)
 800574a:	2200      	movs	r2, #0
 800574c:	705a      	strb	r2, [r3, #1]
      control_set_target_ticks_per_dt(0, 0);
 800574e:	2100      	movs	r1, #0
 8005750:	2000      	movs	r0, #0
 8005752:	f7fc f9cd 	bl	8001af0 <control_set_target_ticks_per_dt>
      motor_brake_ms(50);
 8005756:	2032      	movs	r0, #50	@ 0x32
 8005758:	f7fe fb58 	bl	8003e0c <motor_brake_ms>
      motor_stop();
 800575c:	f7fe fb3a 	bl	8003dd4 <motor_stop>
      schedule_post_turn_servo_recentering();
 8005760:	f7fe fe5a 	bl	8004418 <schedule_post_turn_servo_recentering>
      return;
 8005764:	e36e      	b.n	8005e44 <move_tick_100Hz+0x85c>
    }

    // Scale per-wheel ticks as we approach target for smooth stop
    int32_t base;
    float aerr = fabsf(err);
 8005766:	edd7 7a07 	vldr	s15, [r7, #28]
 800576a:	eef0 7ae7 	vabs.f32	s15, s15
 800576e:	edc7 7a04 	vstr	s15, [r7, #16]
    
    if (ms.spinup_ticks_left > 0U) {
 8005772:	4b66      	ldr	r3, [pc, #408]	@ (800590c <move_tick_100Hz+0x324>)
 8005774:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005776:	2b00      	cmp	r3, #0
 8005778:	d062      	beq.n	8005840 <move_tick_100Hz+0x258>
      uint16_t total = ms.spinup_total_ticks;
 800577a:	4b64      	ldr	r3, [pc, #400]	@ (800590c <move_tick_100Hz+0x324>)
 800577c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800577e:	817b      	strh	r3, [r7, #10]
      if (total == 0U) {
 8005780:	897b      	ldrh	r3, [r7, #10]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d106      	bne.n	8005794 <move_tick_100Hz+0x1ac>
        base = TURN_BASE_TICKS_PER_DT;
 8005786:	231e      	movs	r3, #30
 8005788:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        ms.spinup_ticks_left = 0U;
 800578c:	4b5f      	ldr	r3, [pc, #380]	@ (800590c <move_tick_100Hz+0x324>)
 800578e:	2200      	movs	r2, #0
 8005790:	849a      	strh	r2, [r3, #36]	@ 0x24
 8005792:	e080      	b.n	8005896 <move_tick_100Hz+0x2ae>
      } else {
        uint16_t completed = (uint16_t)(total - ms.spinup_ticks_left);
 8005794:	4b5d      	ldr	r3, [pc, #372]	@ (800590c <move_tick_100Hz+0x324>)
 8005796:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005798:	897a      	ldrh	r2, [r7, #10]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	813b      	strh	r3, [r7, #8]
        float progress = ((float)completed + 1.0f) / (float)total;
 800579e:	893b      	ldrh	r3, [r7, #8]
 80057a0:	ee07 3a90 	vmov	s15, r3
 80057a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057ac:	ee77 6a87 	vadd.f32	s13, s15, s14
 80057b0:	897b      	ldrh	r3, [r7, #10]
 80057b2:	ee07 3a90 	vmov	s15, r3
 80057b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80057ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057be:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
        if (progress > 1.0f) progress = 1.0f;
 80057c2:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80057c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057d2:	dd03      	ble.n	80057dc <move_tick_100Hz+0x1f4>
 80057d4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80057d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        float ramp = (float)TURN_MIN_TICKS_PER_DT + ((float)TURN_BASE_TICKS_PER_DT - (float)TURN_MIN_TICKS_PER_DT) * progress;
 80057dc:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80057e0:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 80057e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057e8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80057ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80057f0:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
        if (ramp < (float)TURN_MIN_TICKS_PER_DT) ramp = (float)TURN_MIN_TICKS_PER_DT;
 80057f4:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80057f8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80057fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005804:	d503      	bpl.n	800580e <move_tick_100Hz+0x226>
 8005806:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 800580a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        if (ramp > (float)TURN_BASE_TICKS_PER_DT) ramp = (float)TURN_BASE_TICKS_PER_DT;
 800580e:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8005812:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8005816:	eef4 7ac7 	vcmpe.f32	s15, s14
 800581a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800581e:	dd02      	ble.n	8005826 <move_tick_100Hz+0x23e>
 8005820:	4b40      	ldr	r3, [pc, #256]	@ (8005924 <move_tick_100Hz+0x33c>)
 8005822:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        base = (int32_t)lroundf(ramp);
 8005826:	ed97 0a28 	vldr	s0, [r7, #160]	@ 0xa0
 800582a:	f00e fed5 	bl	80145d8 <lroundf>
 800582e:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
        ms.spinup_ticks_left--;
 8005832:	4b36      	ldr	r3, [pc, #216]	@ (800590c <move_tick_100Hz+0x324>)
 8005834:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005836:	3b01      	subs	r3, #1
 8005838:	b29a      	uxth	r2, r3
 800583a:	4b34      	ldr	r3, [pc, #208]	@ (800590c <move_tick_100Hz+0x324>)
 800583c:	849a      	strh	r2, [r3, #36]	@ 0x24
 800583e:	e02a      	b.n	8005896 <move_tick_100Hz+0x2ae>
      }
    } else {
      base = TURN_BASE_TICKS_PER_DT;
 8005840:	231e      	movs	r3, #30
 8005842:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
      if (aerr < TURN_YAW_SLOW_BAND_DEG) {
 8005846:	edd7 7a04 	vldr	s15, [r7, #16]
 800584a:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800584e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005856:	d51e      	bpl.n	8005896 <move_tick_100Hz+0x2ae>
        float scale = aerr / TURN_YAW_SLOW_BAND_DEG; // 1 -> 0 as we approach
 8005858:	ed97 7a04 	vldr	s14, [r7, #16]
 800585c:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8005860:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005864:	edc7 7a03 	vstr	s15, [r7, #12]
        int32_t slow = (int32_t)lroundf((float)TURN_BASE_TICKS_PER_DT * scale);
 8005868:	edd7 7a03 	vldr	s15, [r7, #12]
 800586c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8005870:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005874:	eeb0 0a67 	vmov.f32	s0, s15
 8005878:	f00e feae 	bl	80145d8 <lroundf>
 800587c:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        if (slow < TURN_MIN_TICKS_PER_DT) slow = TURN_MIN_TICKS_PER_DT;
 8005880:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005884:	2b03      	cmp	r3, #3
 8005886:	dc02      	bgt.n	800588e <move_tick_100Hz+0x2a6>
 8005888:	2304      	movs	r3, #4
 800588a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        base = slow;
 800588e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005892:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
      }
    }

    // Simple differential: outer wheel runs faster based on active turn profile ratio.
    int32_t slow = base;
 8005896:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800589a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (slow < TURN_MIN_TICKS_PER_DT) {
 800589e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058a2:	2b03      	cmp	r3, #3
 80058a4:	dc02      	bgt.n	80058ac <move_tick_100Hz+0x2c4>
      slow = TURN_MIN_TICKS_PER_DT;
 80058a6:	2304      	movs	r3, #4
 80058a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    }

    float outer_ratio = turn_profile_get_outer_ratio();
 80058ac:	f7fe fc36 	bl	800411c <turn_profile_get_outer_ratio>
 80058b0:	ed87 0a25 	vstr	s0, [r7, #148]	@ 0x94
    if (outer_ratio < 1.0f) {
 80058b4:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80058b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80058bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80058c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058c4:	d503      	bpl.n	80058ce <move_tick_100Hz+0x2e6>
      outer_ratio = 1.0f;
 80058c6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80058ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    }

    int32_t fast = (int32_t)lroundf((float)slow * outer_ratio);
 80058ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058d2:	ee07 3a90 	vmov	s15, r3
 80058d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80058da:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80058de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058e2:	eeb0 0a67 	vmov.f32	s0, s15
 80058e6:	f00e fe77 	bl	80145d8 <lroundf>
 80058ea:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    if (fast < TURN_MIN_TICKS_PER_DT) {
 80058ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80058f2:	2b03      	cmp	r3, #3
 80058f4:	dc02      	bgt.n	80058fc <move_tick_100Hz+0x314>
      fast = TURN_MIN_TICKS_PER_DT;
 80058f6:	2304      	movs	r3, #4
 80058f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    }

    int32_t left = (ms.turn_sign > 0) ? slow : fast;
 80058fc:	4b03      	ldr	r3, [pc, #12]	@ (800590c <move_tick_100Hz+0x324>)
 80058fe:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8005902:	2b00      	cmp	r3, #0
 8005904:	dd10      	ble.n	8005928 <move_tick_100Hz+0x340>
 8005906:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800590a:	e00f      	b.n	800592c <move_tick_100Hz+0x344>
 800590c:	200008e8 	.word	0x200008e8
 8005910:	20000604 	.word	0x20000604
 8005914:	43340000 	.word	0x43340000
 8005918:	43b40000 	.word	0x43b40000
 800591c:	c3340000 	.word	0xc3340000
 8005920:	3dcccccd 	.word	0x3dcccccd
 8005924:	41f00000 	.word	0x41f00000
 8005928:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800592c:	607b      	str	r3, [r7, #4]
    int32_t right = (ms.turn_sign > 0) ? fast : slow;
 800592e:	4bc2      	ldr	r3, [pc, #776]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005930:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8005934:	2b00      	cmp	r3, #0
 8005936:	dd02      	ble.n	800593e <move_tick_100Hz+0x356>
 8005938:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800593c:	e001      	b.n	8005942 <move_tick_100Hz+0x35a>
 800593e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005942:	603b      	str	r3, [r7, #0]

    left *= ms.drive_sign;
 8005944:	4bbc      	ldr	r3, [pc, #752]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005946:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800594a:	461a      	mov	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	fb02 f303 	mul.w	r3, r2, r3
 8005952:	607b      	str	r3, [r7, #4]
    right *= ms.drive_sign;
 8005954:	4bb8      	ldr	r3, [pc, #736]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005956:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800595a:	461a      	mov	r2, r3
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	fb02 f303 	mul.w	r3, r2, r3
 8005962:	603b      	str	r3, [r7, #0]

    control_set_target_ticks_per_dt(left, right);
 8005964:	6839      	ldr	r1, [r7, #0]
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7fc f8c2 	bl	8001af0 <control_set_target_ticks_per_dt>
    return;
 800596c:	e26a      	b.n	8005e44 <move_tick_100Hz+0x85c>
  }
  else if (ms.mode == MOVE_ARC) {
 800596e:	4bb2      	ldr	r3, [pc, #712]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005970:	785b      	ldrb	r3, [r3, #1]
 8005972:	2b03      	cmp	r3, #3
 8005974:	f040 816a 	bne.w	8005c4c <move_tick_100Hz+0x664>
    ms.prev_yaw_deg = current_yaw;
 8005978:	4aaf      	ldr	r2, [pc, #700]	@ (8005c38 <move_tick_100Hz+0x650>)
 800597a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800597c:	61d3      	str	r3, [r2, #28]
    uint8_t idx = ms.arc.segment_index;
 800597e:	4bae      	ldr	r3, [pc, #696]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005980:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005984:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    if (idx >= 3U) {
 8005988:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800598c:	2b02      	cmp	r3, #2
 800598e:	d933      	bls.n	80059f8 <move_tick_100Hz+0x410>
      Servo_Center(&global_steer);
 8005990:	48aa      	ldr	r0, [pc, #680]	@ (8005c3c <move_tick_100Hz+0x654>)
 8005992:	f7fe faef 	bl	8003f74 <Servo_Center>
      ms.steer_cmd = 0.0f;
 8005996:	4ba8      	ldr	r3, [pc, #672]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005998:	f04f 0200 	mov.w	r2, #0
 800599c:	621a      	str	r2, [r3, #32]
      control_set_target_ticks_per_dt(0, 0);
 800599e:	2100      	movs	r1, #0
 80059a0:	2000      	movs	r0, #0
 80059a2:	f7fc f8a5 	bl	8001af0 <control_set_target_ticks_per_dt>
      ms.arc.segment_hold_ticks = 0U;
 80059a6:	4ba4      	ldr	r3, [pc, #656]	@ (8005c38 <move_tick_100Hz+0x650>)
 80059a8:	2200      	movs	r2, #0
 80059aa:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      if (ms.arc.straighten_delay_ticks == 0U) {
 80059ae:	4ba2      	ldr	r3, [pc, #648]	@ (8005c38 <move_tick_100Hz+0x650>)
 80059b0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d104      	bne.n	80059c2 <move_tick_100Hz+0x3da>
        ms.arc.straighten_delay_ticks = ARC_STRAIGHTEN_DELAY_TICKS;
 80059b8:	4b9f      	ldr	r3, [pc, #636]	@ (8005c38 <move_tick_100Hz+0x650>)
 80059ba:	220f      	movs	r2, #15
 80059bc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        return;
 80059c0:	e240      	b.n	8005e44 <move_tick_100Hz+0x85c>
      }

      if (ms.arc.straighten_delay_ticks > 0U) {
 80059c2:	4b9d      	ldr	r3, [pc, #628]	@ (8005c38 <move_tick_100Hz+0x650>)
 80059c4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f000 8238 	beq.w	8005e3e <move_tick_100Hz+0x856>
        ms.arc.straighten_delay_ticks--;
 80059ce:	4b9a      	ldr	r3, [pc, #616]	@ (8005c38 <move_tick_100Hz+0x650>)
 80059d0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80059d4:	3b01      	subs	r3, #1
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	4b97      	ldr	r3, [pc, #604]	@ (8005c38 <move_tick_100Hz+0x650>)
 80059da:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        if (ms.arc.straighten_delay_ticks == 0U) {
 80059de:	4b96      	ldr	r3, [pc, #600]	@ (8005c38 <move_tick_100Hz+0x650>)
 80059e0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f040 822a 	bne.w	8005e3e <move_tick_100Hz+0x856>
          ms.active = 0U;
 80059ea:	4b93      	ldr	r3, [pc, #588]	@ (8005c38 <move_tick_100Hz+0x650>)
 80059ec:	2200      	movs	r2, #0
 80059ee:	701a      	strb	r2, [r3, #0]
          ms.mode = MOVE_IDLE;
 80059f0:	4b91      	ldr	r3, [pc, #580]	@ (8005c38 <move_tick_100Hz+0x650>)
 80059f2:	2200      	movs	r2, #0
 80059f4:	705a      	strb	r2, [r3, #1]
        }
      }
      return;
 80059f6:	e222      	b.n	8005e3e <move_tick_100Hz+0x856>
    }

    float target = ms.arc.yaw_targets[idx];
 80059f8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80059fc:	4a8e      	ldr	r2, [pc, #568]	@ (8005c38 <move_tick_100Hz+0x650>)
 80059fe:	330a      	adds	r3, #10
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4413      	add	r3, r2
 8005a04:	3308      	adds	r3, #8
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	637b      	str	r3, [r7, #52]	@ 0x34
    float prev_target = (idx == 0U) ? 0.0f : ms.arc.yaw_targets[idx - 1U];
 8005a0a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d009      	beq.n	8005a26 <move_tick_100Hz+0x43e>
 8005a12:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005a16:	3b01      	subs	r3, #1
 8005a18:	4a87      	ldr	r2, [pc, #540]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005a1a:	330a      	adds	r3, #10
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	4413      	add	r3, r2
 8005a20:	3308      	adds	r3, #8
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	e001      	b.n	8005a2a <move_tick_100Hz+0x442>
 8005a26:	f04f 0300 	mov.w	r3, #0
 8005a2a:	633b      	str	r3, [r7, #48]	@ 0x30
    float servo_cmd = ms.arc.servo_cmds[idx];
 8005a2c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005a30:	4a81      	ldr	r2, [pc, #516]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005a32:	330e      	adds	r3, #14
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	4413      	add	r3, r2
 8005a38:	3304      	adds	r3, #4
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    ms.steer_cmd = servo_cmd;
 8005a3e:	4a7e      	ldr	r2, [pc, #504]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a42:	6213      	str	r3, [r2, #32]
    Servo_WriteAngle(&global_steer, servo_cmd);
 8005a44:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8005a48:	487c      	ldr	r0, [pc, #496]	@ (8005c3c <move_tick_100Hz+0x654>)
 8005a4a:	f001 f8e1 	bl	8006c10 <Servo_WriteAngle>

    float base_float = (float)ARC_BASE_TICKS_PER_DT;
 8005a4e:	4b7c      	ldr	r3, [pc, #496]	@ (8005c40 <move_tick_100Hz+0x658>)
 8005a50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    float yaw_error = fabsf(target - current_yaw);
 8005a54:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8005a58:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8005a5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a60:	eef0 7ae7 	vabs.f32	s15, s15
 8005a64:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    if (yaw_error < ARC_SLOW_BAND_DEG) {
 8005a68:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005a6c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005a70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a78:	d520      	bpl.n	8005abc <move_tick_100Hz+0x4d4>
      float ratio = yaw_error / ARC_SLOW_BAND_DEG;
 8005a7a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8005a7e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8005a82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005a86:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      base_float = (float)TURN_MIN_TICKS_PER_DT +
                   ((float)ARC_BASE_TICKS_PER_DT - (float)TURN_MIN_TICKS_PER_DT) * ratio;
 8005a8a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005a8e:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8005a92:	ee67 7a87 	vmul.f32	s15, s15, s14
      base_float = (float)TURN_MIN_TICKS_PER_DT +
 8005a96:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005a9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a9e:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
      if (base_float < (float)TURN_MIN_TICKS_PER_DT) {
 8005aa2:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8005aa6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005aaa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ab2:	d503      	bpl.n	8005abc <move_tick_100Hz+0x4d4>
        base_float = (float)TURN_MIN_TICKS_PER_DT;
 8005ab4:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8005ab8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      }
    }

    if (ms.arc.segment_hold_ticks > 0U) {
 8005abc:	4b5e      	ldr	r3, [pc, #376]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005abe:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00b      	beq.n	8005ade <move_tick_100Hz+0x4f6>
      base_float = (float)TURN_MIN_TICKS_PER_DT;
 8005ac6:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8005aca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      ms.arc.segment_hold_ticks--;
 8005ace:	4b5a      	ldr	r3, [pc, #360]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005ad0:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	b29a      	uxth	r2, r3
 8005ad8:	4b57      	ldr	r3, [pc, #348]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005ada:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    }

    int32_t base_ticks = (int32_t)lroundf(base_float);
 8005ade:	ed97 0a23 	vldr	s0, [r7, #140]	@ 0x8c
 8005ae2:	f00e fd79 	bl	80145d8 <lroundf>
 8005ae6:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
    if (base_ticks < TURN_MIN_TICKS_PER_DT) {
 8005aea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005aee:	2b03      	cmp	r3, #3
 8005af0:	dc02      	bgt.n	8005af8 <move_tick_100Hz+0x510>
      base_ticks = TURN_MIN_TICKS_PER_DT;
 8005af2:	2304      	movs	r3, #4
 8005af4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }
    int32_t inner_ticks = base_ticks;
 8005af8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005afc:	623b      	str	r3, [r7, #32]
    int32_t outer_ticks = (int32_t)lroundf((float)base_ticks * ARC_OUTER_RATIO);
 8005afe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b02:	ee07 3a90 	vmov	s15, r3
 8005b06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b0a:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8005c44 <move_tick_100Hz+0x65c>
 8005b0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b12:	eeb0 0a67 	vmov.f32	s0, s15
 8005b16:	f00e fd5f 	bl	80145d8 <lroundf>
 8005b1a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    if (outer_ticks < inner_ticks) {
 8005b1e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005b22:	6a3b      	ldr	r3, [r7, #32]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	da02      	bge.n	8005b2e <move_tick_100Hz+0x546>
      outer_ticks = inner_ticks;
 8005b28:	6a3b      	ldr	r3, [r7, #32]
 8005b2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    }

    int32_t left_target = base_ticks;
 8005b2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    int32_t right_target = base_ticks;
 8005b36:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (servo_cmd > 0.0f) {
 8005b3c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005b40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b48:	dd06      	ble.n	8005b58 <move_tick_100Hz+0x570>
      // Turning right: left wheel is outer.
      left_target = outer_ticks;
 8005b4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b4e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      right_target = inner_ticks;
 8005b52:	6a3b      	ldr	r3, [r7, #32]
 8005b54:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005b56:	e00c      	b.n	8005b72 <move_tick_100Hz+0x58a>
    } else if (servo_cmd < 0.0f) {
 8005b58:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005b5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b64:	d505      	bpl.n	8005b72 <move_tick_100Hz+0x58a>
      // Turning left: right wheel is outer.
      left_target = inner_ticks;
 8005b66:	6a3b      	ldr	r3, [r7, #32]
 8005b68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      right_target = outer_ticks;
 8005b6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b70:	67fb      	str	r3, [r7, #124]	@ 0x7c
    }

    control_set_target_ticks_per_dt(left_target, right_target);
 8005b72:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b74:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8005b78:	f7fb ffba 	bl	8001af0 <control_set_target_ticks_per_dt>

    uint8_t advance = 0U;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    if (target > prev_target) {
 8005b82:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8005b86:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005b8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b92:	dd10      	ble.n	8005bb6 <move_tick_100Hz+0x5ce>
      if (current_yaw >= (target - ARC_YAW_TOLERANCE_DEG)) {
 8005b94:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8005b98:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8005c48 <move_tick_100Hz+0x660>
 8005b9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005ba0:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8005ba4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bac:	db13      	blt.n	8005bd6 <move_tick_100Hz+0x5ee>
        advance = 1U;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
 8005bb4:	e00f      	b.n	8005bd6 <move_tick_100Hz+0x5ee>
      }
    } else {
      if (current_yaw <= (target + ARC_YAW_TOLERANCE_DEG)) {
 8005bb6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8005bba:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8005c48 <move_tick_100Hz+0x660>
 8005bbe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005bc2:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8005bc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bce:	d802      	bhi.n	8005bd6 <move_tick_100Hz+0x5ee>
        advance = 1U;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
      }
    }

    if (advance) {
 8005bd6:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	f000 8131 	beq.w	8005e42 <move_tick_100Hz+0x85a>
      ms.arc.segment_index = idx + 1U;
 8005be0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005be4:	3301      	adds	r3, #1
 8005be6:	b2da      	uxtb	r2, r3
 8005be8:	4b13      	ldr	r3, [pc, #76]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005bea:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      if (ms.arc.segment_index < 2U) {
 8005bee:	4b12      	ldr	r3, [pc, #72]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005bf0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d804      	bhi.n	8005c02 <move_tick_100Hz+0x61a>
        ms.arc.segment_hold_ticks = ARC_SEGMENT_MIN_HOLD_TICKS;
 8005bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005bfa:	2223      	movs	r2, #35	@ 0x23
 8005bfc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
        ms.steer_cmd = 0.0f;
        control_set_target_ticks_per_dt(0, 0);
        ms.arc.straighten_delay_ticks = ARC_STRAIGHTEN_DELAY_TICKS;
      }
    }
    return;
 8005c00:	e11f      	b.n	8005e42 <move_tick_100Hz+0x85a>
      } else if (ms.arc.segment_index == 2U) {
 8005c02:	4b0d      	ldr	r3, [pc, #52]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005c04:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d104      	bne.n	8005c16 <move_tick_100Hz+0x62e>
        ms.arc.segment_hold_ticks = ARC_SEGMENT_MIN_HOLD_TICKS;
 8005c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005c0e:	2223      	movs	r2, #35	@ 0x23
 8005c10:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    return;
 8005c14:	e115      	b.n	8005e42 <move_tick_100Hz+0x85a>
        Servo_Center(&global_steer);
 8005c16:	4809      	ldr	r0, [pc, #36]	@ (8005c3c <move_tick_100Hz+0x654>)
 8005c18:	f7fe f9ac 	bl	8003f74 <Servo_Center>
        ms.steer_cmd = 0.0f;
 8005c1c:	4b06      	ldr	r3, [pc, #24]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005c1e:	f04f 0200 	mov.w	r2, #0
 8005c22:	621a      	str	r2, [r3, #32]
        control_set_target_ticks_per_dt(0, 0);
 8005c24:	2100      	movs	r1, #0
 8005c26:	2000      	movs	r0, #0
 8005c28:	f7fb ff62 	bl	8001af0 <control_set_target_ticks_per_dt>
        ms.arc.straighten_delay_ticks = ARC_STRAIGHTEN_DELAY_TICKS;
 8005c2c:	4b02      	ldr	r3, [pc, #8]	@ (8005c38 <move_tick_100Hz+0x650>)
 8005c2e:	220f      	movs	r2, #15
 8005c30:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    return;
 8005c34:	e105      	b.n	8005e42 <move_tick_100Hz+0x85a>
 8005c36:	bf00      	nop
 8005c38:	200008e8 	.word	0x200008e8
 8005c3c:	20000604 	.word	0x20000604
 8005c40:	41d80000 	.word	0x41d80000
 8005c44:	3fe51eb8 	.word	0x3fe51eb8
 8005c48:	3dcccccd 	.word	0x3dcccccd
  }

  // --- Straight mode ---
  ms.prev_yaw_deg = current_yaw;
 8005c4c:	4a7f      	ldr	r2, [pc, #508]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005c4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c50:	61d3      	str	r3, [r2, #28]
  // Use the average of both encoders for a robust distance measurement
  int32_t left_ticks = motor_get_left_encoder_counts();
 8005c52:	f7fe f95f 	bl	8003f14 <motor_get_left_encoder_counts>
 8005c56:	65b8      	str	r0, [r7, #88]	@ 0x58
  int32_t right_ticks = motor_get_right_encoder_counts();
 8005c58:	f7fe f96a 	bl	8003f30 <motor_get_right_encoder_counts>
 8005c5c:	6578      	str	r0, [r7, #84]	@ 0x54
  int32_t distance_travelled_ticks = (abs(left_ticks) + abs(right_ticks)) / 2;
 8005c5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c60:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8005c64:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8005c68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	bfb8      	it	lt
 8005c6e:	425b      	neglt	r3, r3
 8005c70:	4413      	add	r3, r2
 8005c72:	0fda      	lsrs	r2, r3, #31
 8005c74:	4413      	add	r3, r2
 8005c76:	105b      	asrs	r3, r3, #1
 8005c78:	653b      	str	r3, [r7, #80]	@ 0x50

  // 2. Check for completion
  if (distance_travelled_ticks >= ms.total_ticks_abs) {
 8005c7a:	4b74      	ldr	r3, [pc, #464]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005c80:	429a      	cmp	r2, r3
 8005c82:	db0c      	blt.n	8005c9e <move_tick_100Hz+0x6b6>
    ms.active = 0;
 8005c84:	4b71      	ldr	r3, [pc, #452]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005c86:	2200      	movs	r2, #0
 8005c88:	701a      	strb	r2, [r3, #0]
    control_set_target_ticks_per_dt(0, 0);
 8005c8a:	2100      	movs	r1, #0
 8005c8c:	2000      	movs	r0, #0
 8005c8e:	f7fb ff2f 	bl	8001af0 <control_set_target_ticks_per_dt>
    motor_brake_ms(80); // Apply a short active brake for a crisp stop
 8005c92:	2050      	movs	r0, #80	@ 0x50
 8005c94:	f7fe f8ba 	bl	8003e0c <motor_brake_ms>
    motor_stop();       // Ensure H-bridge is off after braking
 8005c98:	f7fe f89c 	bl	8003dd4 <motor_stop>
    return;
 8005c9c:	e0d2      	b.n	8005e44 <move_tick_100Hz+0x85c>
  }

  // 3. Determine target base speed based on position in the trapezoidal profile
  float target_base_speed_ticks;

  if (distance_travelled_ticks < ms.accel_end_ticks) {
 8005c9e:	4b6b      	ldr	r3, [pc, #428]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	da1b      	bge.n	8005ce0 <move_tick_100Hz+0x6f8>
    // --- ACCELERATION PHASE ---
    float progress = (float)distance_travelled_ticks / (float)ms.accel_end_ticks;
 8005ca8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005caa:	ee07 3a90 	vmov	s15, r3
 8005cae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005cb2:	4b66      	ldr	r3, [pc, #408]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	ee07 3a90 	vmov	s15, r3
 8005cba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005cbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cc2:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    target_base_speed_ticks = V_MIN_TICKS_PER_DT + (V_MAX_TICKS_PER_DT - V_MIN_TICKS_PER_DT) * progress;
 8005cc6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8005cca:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8005e50 <move_tick_100Hz+0x868>
 8005cce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005cd2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005cd6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005cda:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
 8005cde:	e028      	b.n	8005d32 <move_tick_100Hz+0x74a>
  }
  else if (distance_travelled_ticks > ms.decel_start_ticks) {
 8005ce0:	4b5a      	ldr	r3, [pc, #360]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	dd21      	ble.n	8005d2e <move_tick_100Hz+0x746>
    // --- DECELERATION PHASE ---
    float progress = (float)(ms.total_ticks_abs - distance_travelled_ticks) / (float)(ms.total_ticks_abs - ms.decel_start_ticks);
 8005cea:	4b58      	ldr	r3, [pc, #352]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	ee07 3a90 	vmov	s15, r3
 8005cf6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005cfa:	4b54      	ldr	r3, [pc, #336]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	4b53      	ldr	r3, [pc, #332]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	ee07 3a90 	vmov	s15, r3
 8005d08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d10:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    target_base_speed_ticks = V_MIN_TICKS_PER_DT + (V_MAX_TICKS_PER_DT - V_MIN_TICKS_PER_DT) * progress;
 8005d14:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8005d18:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8005e50 <move_tick_100Hz+0x868>
 8005d1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005d20:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005d24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005d28:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
 8005d2c:	e001      	b.n	8005d32 <move_tick_100Hz+0x74a>
  }
  else {
    // --- CRUISE PHASE ---
    target_base_speed_ticks = V_MAX_TICKS_PER_DT;
 8005d2e:	4b49      	ldr	r3, [pc, #292]	@ (8005e54 <move_tick_100Hz+0x86c>)
 8005d30:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // Ensure speed never drops below minimum while moving
  if (target_base_speed_ticks < V_MIN_TICKS_PER_DT) {
 8005d32:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8005d36:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8005d3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d42:	d502      	bpl.n	8005d4a <move_tick_100Hz+0x762>
    target_base_speed_ticks = V_MIN_TICKS_PER_DT;
 8005d44:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8005d48:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // 4) Respect remaining distance so we don't command more ticks than available
  int32_t remaining_ticks = ms.total_ticks_abs - distance_travelled_ticks;
 8005d4a:	4b40      	ldr	r3, [pc, #256]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005d4c:	685a      	ldr	r2, [r3, #4]
 8005d4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	673b      	str	r3, [r7, #112]	@ 0x70
  if (remaining_ticks < 0) remaining_ticks = 0;
 8005d54:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	da01      	bge.n	8005d5e <move_tick_100Hz+0x776>
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	673b      	str	r3, [r7, #112]	@ 0x70
  int32_t base_ticks = (int32_t)lroundf(target_base_speed_ticks);
 8005d5e:	ed97 0a1d 	vldr	s0, [r7, #116]	@ 0x74
 8005d62:	f00e fc39 	bl	80145d8 <lroundf>
 8005d66:	66f8      	str	r0, [r7, #108]	@ 0x6c
  if (base_ticks > remaining_ticks) base_ticks = remaining_ticks;
 8005d68:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005d6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	dd01      	ble.n	8005d74 <move_tick_100Hz+0x78c>
 8005d70:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d72:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (base_ticks < 0) base_ticks = 0;
 8005d74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	da01      	bge.n	8005d7e <move_tick_100Hz+0x796>
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (base_ticks == 0 && remaining_ticks > 0) base_ticks = 1; // ensure progress
 8005d7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d104      	bne.n	8005d8e <move_tick_100Hz+0x7a6>
 8005d84:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	dd01      	ble.n	8005d8e <move_tick_100Hz+0x7a6>
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  // 5) Calculate yaw correction. Keep forward behavior and make reverse match it
  // by flipping the bias sign when driving backward.
  int32_t yaw_bias = (int32_t)lroundf(-filtered_yaw * YAW_KP_TICKS_PER_DEG);
 8005d8e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005d92:	eef1 7a67 	vneg.f32	s15, s15
 8005d96:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8005e58 <move_tick_100Hz+0x870>
 8005d9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8005da2:	f00e fc19 	bl	80145d8 <lroundf>
 8005da6:	66b8      	str	r0, [r7, #104]	@ 0x68
  if (ms.dir < 0) yaw_bias = -yaw_bias;
 8005da8:	4b28      	ldr	r3, [pc, #160]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005daa:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	da02      	bge.n	8005db8 <move_tick_100Hz+0x7d0>
 8005db2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005db4:	425b      	negs	r3, r3
 8005db6:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (yaw_bias > base_ticks/2) yaw_bias = base_ticks/2;
 8005db8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005dba:	0fda      	lsrs	r2, r3, #31
 8005dbc:	4413      	add	r3, r2
 8005dbe:	105b      	asrs	r3, r3, #1
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	dd04      	ble.n	8005dd2 <move_tick_100Hz+0x7ea>
 8005dc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005dca:	0fda      	lsrs	r2, r3, #31
 8005dcc:	4413      	add	r3, r2
 8005dce:	105b      	asrs	r3, r3, #1
 8005dd0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (yaw_bias < -(base_ticks/2)) yaw_bias = -(base_ticks/2);
 8005dd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005dd4:	0fda      	lsrs	r2, r3, #31
 8005dd6:	4413      	add	r3, r2
 8005dd8:	105b      	asrs	r3, r3, #1
 8005dda:	425b      	negs	r3, r3
 8005ddc:	461a      	mov	r2, r3
 8005dde:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005de0:	4293      	cmp	r3, r2
 8005de2:	da05      	bge.n	8005df0 <move_tick_100Hz+0x808>
 8005de4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005de6:	0fda      	lsrs	r2, r3, #31
 8005de8:	4413      	add	r3, r2
 8005dea:	105b      	asrs	r3, r3, #1
 8005dec:	425b      	negs	r3, r3
 8005dee:	66bb      	str	r3, [r7, #104]	@ 0x68
  
  // 6) Combine base and yaw correction
  int32_t left_target_ticks  = base_ticks - yaw_bias;
 8005df0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005df2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	647b      	str	r3, [r7, #68]	@ 0x44
  int32_t right_target_ticks = base_ticks + yaw_bias;
 8005df8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005dfa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005dfc:	4413      	add	r3, r2
 8005dfe:	643b      	str	r3, [r7, #64]	@ 0x40

  // 6. Set the targets for the low-level PID speed controllers
  int32_t left_final = left_target_ticks * ms.dir;
 8005e00:	4b12      	ldr	r3, [pc, #72]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005e02:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8005e06:	461a      	mov	r2, r3
 8005e08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e0a:	fb02 f303 	mul.w	r3, r2, r3
 8005e0e:	667b      	str	r3, [r7, #100]	@ 0x64
  int32_t right_final = right_target_ticks * ms.dir;
 8005e10:	4b0e      	ldr	r3, [pc, #56]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005e12:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8005e16:	461a      	mov	r2, r3
 8005e18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e1a:	fb02 f303 	mul.w	r3, r2, r3
 8005e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (ms.dir < 0) {
 8005e20:	4b0a      	ldr	r3, [pc, #40]	@ (8005e4c <move_tick_100Hz+0x864>)
 8005e22:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	da02      	bge.n	8005e30 <move_tick_100Hz+0x848>
    left_final -= 2; // reverse-only trim to compensate asymmetry
 8005e2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e2c:	3b02      	subs	r3, #2
 8005e2e:	667b      	str	r3, [r7, #100]	@ 0x64
  }
  control_set_target_ticks_per_dt(left_final, right_final);
 8005e30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e32:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8005e34:	f7fb fe5c 	bl	8001af0 <control_set_target_ticks_per_dt>
 8005e38:	e004      	b.n	8005e44 <move_tick_100Hz+0x85c>
    return; // no active motion plan; nothing else to do
 8005e3a:	bf00      	nop
 8005e3c:	e002      	b.n	8005e44 <move_tick_100Hz+0x85c>
      return;
 8005e3e:	bf00      	nop
 8005e40:	e000      	b.n	8005e44 <move_tick_100Hz+0x85c>
    return;
 8005e42:	bf00      	nop
}
 8005e44:	37b0      	adds	r7, #176	@ 0xb0
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	200008e8 	.word	0x200008e8
 8005e50:	42680000 	.word	0x42680000
 8005e54:	42780000 	.word	0x42780000
 8005e58:	406ccccd 	.word	0x406ccccd

08005e5c <OLED_Refresh_Gram>:

#include "../Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b082      	sub	sp, #8
 8005e60:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8005e62:	2300      	movs	r3, #0
 8005e64:	71fb      	strb	r3, [r7, #7]
 8005e66:	e026      	b.n	8005eb6 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8005e68:	79fb      	ldrb	r3, [r7, #7]
 8005e6a:	3b50      	subs	r3, #80	@ 0x50
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	2100      	movs	r1, #0
 8005e70:	4618      	mov	r0, r3
 8005e72:	f000 f82b 	bl	8005ecc <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8005e76:	2100      	movs	r1, #0
 8005e78:	2000      	movs	r0, #0
 8005e7a:	f000 f827 	bl	8005ecc <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8005e7e:	2100      	movs	r1, #0
 8005e80:	2010      	movs	r0, #16
 8005e82:	f000 f823 	bl	8005ecc <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8005e86:	2300      	movs	r3, #0
 8005e88:	71bb      	strb	r3, [r7, #6]
 8005e8a:	e00d      	b.n	8005ea8 <OLED_Refresh_Gram+0x4c>
 8005e8c:	79ba      	ldrb	r2, [r7, #6]
 8005e8e:	79fb      	ldrb	r3, [r7, #7]
 8005e90:	490d      	ldr	r1, [pc, #52]	@ (8005ec8 <OLED_Refresh_Gram+0x6c>)
 8005e92:	00d2      	lsls	r2, r2, #3
 8005e94:	440a      	add	r2, r1
 8005e96:	4413      	add	r3, r2
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	2101      	movs	r1, #1
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f000 f815 	bl	8005ecc <OLED_WR_Byte>
 8005ea2:	79bb      	ldrb	r3, [r7, #6]
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	71bb      	strb	r3, [r7, #6]
 8005ea8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	daed      	bge.n	8005e8c <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8005eb0:	79fb      	ldrb	r3, [r7, #7]
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	71fb      	strb	r3, [r7, #7]
 8005eb6:	79fb      	ldrb	r3, [r7, #7]
 8005eb8:	2b07      	cmp	r3, #7
 8005eba:	d9d5      	bls.n	8005e68 <OLED_Refresh_Gram+0xc>
	}   
}
 8005ebc:	bf00      	nop
 8005ebe:	bf00      	nop
 8005ec0:	3708      	adds	r7, #8
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	20000968 	.word	0x20000968

08005ecc <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	460a      	mov	r2, r1
 8005ed6:	71fb      	strb	r3, [r7, #7]
 8005ed8:	4613      	mov	r3, r2
 8005eda:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8005edc:	79bb      	ldrb	r3, [r7, #6]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d006      	beq.n	8005ef0 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005ee8:	481e      	ldr	r0, [pc, #120]	@ (8005f64 <OLED_WR_Byte+0x98>)
 8005eea:	f002 fb29 	bl	8008540 <HAL_GPIO_WritePin>
 8005eee:	e005      	b.n	8005efc <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005ef6:	481b      	ldr	r0, [pc, #108]	@ (8005f64 <OLED_WR_Byte+0x98>)
 8005ef8:	f002 fb22 	bl	8008540 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8005efc:	2300      	movs	r3, #0
 8005efe:	73fb      	strb	r3, [r7, #15]
 8005f00:	e022      	b.n	8005f48 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8005f02:	2200      	movs	r2, #0
 8005f04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005f08:	4816      	ldr	r0, [pc, #88]	@ (8005f64 <OLED_WR_Byte+0x98>)
 8005f0a:	f002 fb19 	bl	8008540 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8005f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	da06      	bge.n	8005f24 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8005f16:	2201      	movs	r2, #1
 8005f18:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005f1c:	4811      	ldr	r0, [pc, #68]	@ (8005f64 <OLED_WR_Byte+0x98>)
 8005f1e:	f002 fb0f 	bl	8008540 <HAL_GPIO_WritePin>
 8005f22:	e005      	b.n	8005f30 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8005f24:	2200      	movs	r2, #0
 8005f26:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005f2a:	480e      	ldr	r0, [pc, #56]	@ (8005f64 <OLED_WR_Byte+0x98>)
 8005f2c:	f002 fb08 	bl	8008540 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8005f30:	2201      	movs	r2, #1
 8005f32:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005f36:	480b      	ldr	r0, [pc, #44]	@ (8005f64 <OLED_WR_Byte+0x98>)
 8005f38:	f002 fb02 	bl	8008540 <HAL_GPIO_WritePin>
		dat<<=1;   
 8005f3c:	79fb      	ldrb	r3, [r7, #7]
 8005f3e:	005b      	lsls	r3, r3, #1
 8005f40:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8005f42:	7bfb      	ldrb	r3, [r7, #15]
 8005f44:	3301      	adds	r3, #1
 8005f46:	73fb      	strb	r3, [r7, #15]
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
 8005f4a:	2b07      	cmp	r3, #7
 8005f4c:	d9d9      	bls.n	8005f02 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005f54:	4803      	ldr	r0, [pc, #12]	@ (8005f64 <OLED_WR_Byte+0x98>)
 8005f56:	f002 faf3 	bl	8008540 <HAL_GPIO_WritePin>
} 
 8005f5a:	bf00      	nop
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	40020c00 	.word	0x40020c00

08005f68 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8005f6e:	2300      	movs	r3, #0
 8005f70:	71fb      	strb	r3, [r7, #7]
 8005f72:	e014      	b.n	8005f9e <OLED_Clear+0x36>
 8005f74:	2300      	movs	r3, #0
 8005f76:	71bb      	strb	r3, [r7, #6]
 8005f78:	e00a      	b.n	8005f90 <OLED_Clear+0x28>
 8005f7a:	79ba      	ldrb	r2, [r7, #6]
 8005f7c:	79fb      	ldrb	r3, [r7, #7]
 8005f7e:	490c      	ldr	r1, [pc, #48]	@ (8005fb0 <OLED_Clear+0x48>)
 8005f80:	00d2      	lsls	r2, r2, #3
 8005f82:	440a      	add	r2, r1
 8005f84:	4413      	add	r3, r2
 8005f86:	2200      	movs	r2, #0
 8005f88:	701a      	strb	r2, [r3, #0]
 8005f8a:	79bb      	ldrb	r3, [r7, #6]
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	71bb      	strb	r3, [r7, #6]
 8005f90:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	daf0      	bge.n	8005f7a <OLED_Clear+0x12>
 8005f98:	79fb      	ldrb	r3, [r7, #7]
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	71fb      	strb	r3, [r7, #7]
 8005f9e:	79fb      	ldrb	r3, [r7, #7]
 8005fa0:	2b07      	cmp	r3, #7
 8005fa2:	d9e7      	bls.n	8005f74 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8005fa4:	f7ff ff5a 	bl	8005e5c <OLED_Refresh_Gram>
}
 8005fa8:	bf00      	nop
 8005faa:	3708      	adds	r7, #8
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	20000968 	.word	0x20000968

08005fb4 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	4603      	mov	r3, r0
 8005fbc:	71fb      	strb	r3, [r7, #7]
 8005fbe:	460b      	mov	r3, r1
 8005fc0:	71bb      	strb	r3, [r7, #6]
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8005fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	db41      	blt.n	8006056 <OLED_DrawPoint+0xa2>
 8005fd2:	79bb      	ldrb	r3, [r7, #6]
 8005fd4:	2b3f      	cmp	r3, #63	@ 0x3f
 8005fd6:	d83e      	bhi.n	8006056 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8005fd8:	79bb      	ldrb	r3, [r7, #6]
 8005fda:	08db      	lsrs	r3, r3, #3
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	f1c3 0307 	rsb	r3, r3, #7
 8005fe2:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8005fe4:	79bb      	ldrb	r3, [r7, #6]
 8005fe6:	f003 0307 	and.w	r3, r3, #7
 8005fea:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8005fec:	7b7b      	ldrb	r3, [r7, #13]
 8005fee:	f1c3 0307 	rsb	r3, r3, #7
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff8:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8005ffa:	797b      	ldrb	r3, [r7, #5]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d012      	beq.n	8006026 <OLED_DrawPoint+0x72>
 8006000:	79fa      	ldrb	r2, [r7, #7]
 8006002:	7bbb      	ldrb	r3, [r7, #14]
 8006004:	4917      	ldr	r1, [pc, #92]	@ (8006064 <OLED_DrawPoint+0xb0>)
 8006006:	00d2      	lsls	r2, r2, #3
 8006008:	440a      	add	r2, r1
 800600a:	4413      	add	r3, r2
 800600c:	7818      	ldrb	r0, [r3, #0]
 800600e:	79fa      	ldrb	r2, [r7, #7]
 8006010:	7bbb      	ldrb	r3, [r7, #14]
 8006012:	7bf9      	ldrb	r1, [r7, #15]
 8006014:	4301      	orrs	r1, r0
 8006016:	b2c8      	uxtb	r0, r1
 8006018:	4912      	ldr	r1, [pc, #72]	@ (8006064 <OLED_DrawPoint+0xb0>)
 800601a:	00d2      	lsls	r2, r2, #3
 800601c:	440a      	add	r2, r1
 800601e:	4413      	add	r3, r2
 8006020:	4602      	mov	r2, r0
 8006022:	701a      	strb	r2, [r3, #0]
 8006024:	e018      	b.n	8006058 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8006026:	79fa      	ldrb	r2, [r7, #7]
 8006028:	7bbb      	ldrb	r3, [r7, #14]
 800602a:	490e      	ldr	r1, [pc, #56]	@ (8006064 <OLED_DrawPoint+0xb0>)
 800602c:	00d2      	lsls	r2, r2, #3
 800602e:	440a      	add	r2, r1
 8006030:	4413      	add	r3, r2
 8006032:	781b      	ldrb	r3, [r3, #0]
 8006034:	b25a      	sxtb	r2, r3
 8006036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800603a:	43db      	mvns	r3, r3
 800603c:	b25b      	sxtb	r3, r3
 800603e:	4013      	ands	r3, r2
 8006040:	b259      	sxtb	r1, r3
 8006042:	79fa      	ldrb	r2, [r7, #7]
 8006044:	7bbb      	ldrb	r3, [r7, #14]
 8006046:	b2c8      	uxtb	r0, r1
 8006048:	4906      	ldr	r1, [pc, #24]	@ (8006064 <OLED_DrawPoint+0xb0>)
 800604a:	00d2      	lsls	r2, r2, #3
 800604c:	440a      	add	r2, r1
 800604e:	4413      	add	r3, r2
 8006050:	4602      	mov	r2, r0
 8006052:	701a      	strb	r2, [r3, #0]
 8006054:	e000      	b.n	8006058 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8006056:	bf00      	nop
}
 8006058:	3714      	adds	r7, #20
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	20000968 	.word	0x20000968

08006068 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8006068:	b590      	push	{r4, r7, lr}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	4604      	mov	r4, r0
 8006070:	4608      	mov	r0, r1
 8006072:	4611      	mov	r1, r2
 8006074:	461a      	mov	r2, r3
 8006076:	4623      	mov	r3, r4
 8006078:	71fb      	strb	r3, [r7, #7]
 800607a:	4603      	mov	r3, r0
 800607c:	71bb      	strb	r3, [r7, #6]
 800607e:	460b      	mov	r3, r1
 8006080:	717b      	strb	r3, [r7, #5]
 8006082:	4613      	mov	r3, r2
 8006084:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8006086:	79bb      	ldrb	r3, [r7, #6]
 8006088:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 800608a:	797b      	ldrb	r3, [r7, #5]
 800608c:	3b20      	subs	r3, #32
 800608e:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8006090:	2300      	movs	r3, #0
 8006092:	73bb      	strb	r3, [r7, #14]
 8006094:	e04d      	b.n	8006132 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8006096:	793b      	ldrb	r3, [r7, #4]
 8006098:	2b0c      	cmp	r3, #12
 800609a:	d10b      	bne.n	80060b4 <OLED_ShowChar+0x4c>
 800609c:	797a      	ldrb	r2, [r7, #5]
 800609e:	7bb9      	ldrb	r1, [r7, #14]
 80060a0:	4828      	ldr	r0, [pc, #160]	@ (8006144 <OLED_ShowChar+0xdc>)
 80060a2:	4613      	mov	r3, r2
 80060a4:	005b      	lsls	r3, r3, #1
 80060a6:	4413      	add	r3, r2
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	4403      	add	r3, r0
 80060ac:	440b      	add	r3, r1
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	73fb      	strb	r3, [r7, #15]
 80060b2:	e007      	b.n	80060c4 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 80060b4:	797a      	ldrb	r2, [r7, #5]
 80060b6:	7bbb      	ldrb	r3, [r7, #14]
 80060b8:	4923      	ldr	r1, [pc, #140]	@ (8006148 <OLED_ShowChar+0xe0>)
 80060ba:	0112      	lsls	r2, r2, #4
 80060bc:	440a      	add	r2, r1
 80060be:	4413      	add	r3, r2
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 80060c4:	2300      	movs	r3, #0
 80060c6:	737b      	strb	r3, [r7, #13]
 80060c8:	e02d      	b.n	8006126 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 80060ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	da07      	bge.n	80060e2 <OLED_ShowChar+0x7a>
 80060d2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80060d6:	79b9      	ldrb	r1, [r7, #6]
 80060d8:	79fb      	ldrb	r3, [r7, #7]
 80060da:	4618      	mov	r0, r3
 80060dc:	f7ff ff6a 	bl	8005fb4 <OLED_DrawPoint>
 80060e0:	e00c      	b.n	80060fc <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 80060e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	bf0c      	ite	eq
 80060ea:	2301      	moveq	r3, #1
 80060ec:	2300      	movne	r3, #0
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	461a      	mov	r2, r3
 80060f2:	79b9      	ldrb	r1, [r7, #6]
 80060f4:	79fb      	ldrb	r3, [r7, #7]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7ff ff5c 	bl	8005fb4 <OLED_DrawPoint>
			temp<<=1;
 80060fc:	7bfb      	ldrb	r3, [r7, #15]
 80060fe:	005b      	lsls	r3, r3, #1
 8006100:	73fb      	strb	r3, [r7, #15]
			y++;
 8006102:	79bb      	ldrb	r3, [r7, #6]
 8006104:	3301      	adds	r3, #1
 8006106:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8006108:	79ba      	ldrb	r2, [r7, #6]
 800610a:	7b3b      	ldrb	r3, [r7, #12]
 800610c:	1ad2      	subs	r2, r2, r3
 800610e:	793b      	ldrb	r3, [r7, #4]
 8006110:	429a      	cmp	r2, r3
 8006112:	d105      	bne.n	8006120 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8006114:	7b3b      	ldrb	r3, [r7, #12]
 8006116:	71bb      	strb	r3, [r7, #6]
				x++;
 8006118:	79fb      	ldrb	r3, [r7, #7]
 800611a:	3301      	adds	r3, #1
 800611c:	71fb      	strb	r3, [r7, #7]
				break;
 800611e:	e005      	b.n	800612c <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8006120:	7b7b      	ldrb	r3, [r7, #13]
 8006122:	3301      	adds	r3, #1
 8006124:	737b      	strb	r3, [r7, #13]
 8006126:	7b7b      	ldrb	r3, [r7, #13]
 8006128:	2b07      	cmp	r3, #7
 800612a:	d9ce      	bls.n	80060ca <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 800612c:	7bbb      	ldrb	r3, [r7, #14]
 800612e:	3301      	adds	r3, #1
 8006130:	73bb      	strb	r3, [r7, #14]
 8006132:	7bba      	ldrb	r2, [r7, #14]
 8006134:	793b      	ldrb	r3, [r7, #4]
 8006136:	429a      	cmp	r2, r3
 8006138:	d3ad      	bcc.n	8006096 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 800613a:	bf00      	nop
 800613c:	bf00      	nop
 800613e:	3714      	adds	r7, #20
 8006140:	46bd      	mov	sp, r7
 8006142:	bd90      	pop	{r4, r7, pc}
 8006144:	080148d4 	.word	0x080148d4
 8006148:	08014d48 	.word	0x08014d48

0800614c <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b084      	sub	sp, #16
 8006150:	af02      	add	r7, sp, #8
 8006152:	4603      	mov	r3, r0
 8006154:	603a      	str	r2, [r7, #0]
 8006156:	71fb      	strb	r3, [r7, #7]
 8006158:	460b      	mov	r3, r1
 800615a:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 800615c:	e01f      	b.n	800619e <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800615e:	79fb      	ldrb	r3, [r7, #7]
 8006160:	2b7a      	cmp	r3, #122	@ 0x7a
 8006162:	d904      	bls.n	800616e <OLED_ShowString+0x22>
 8006164:	2300      	movs	r3, #0
 8006166:	71fb      	strb	r3, [r7, #7]
 8006168:	79bb      	ldrb	r3, [r7, #6]
 800616a:	3310      	adds	r3, #16
 800616c:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800616e:	79bb      	ldrb	r3, [r7, #6]
 8006170:	2b3a      	cmp	r3, #58	@ 0x3a
 8006172:	d905      	bls.n	8006180 <OLED_ShowString+0x34>
 8006174:	2300      	movs	r3, #0
 8006176:	71fb      	strb	r3, [r7, #7]
 8006178:	79fb      	ldrb	r3, [r7, #7]
 800617a:	71bb      	strb	r3, [r7, #6]
 800617c:	f7ff fef4 	bl	8005f68 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	781a      	ldrb	r2, [r3, #0]
 8006184:	79b9      	ldrb	r1, [r7, #6]
 8006186:	79f8      	ldrb	r0, [r7, #7]
 8006188:	2301      	movs	r3, #1
 800618a:	9300      	str	r3, [sp, #0]
 800618c:	230c      	movs	r3, #12
 800618e:	f7ff ff6b 	bl	8006068 <OLED_ShowChar>
        x+=8;
 8006192:	79fb      	ldrb	r3, [r7, #7]
 8006194:	3308      	adds	r3, #8
 8006196:	71fb      	strb	r3, [r7, #7]
        p++;
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	3301      	adds	r3, #1
 800619c:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1db      	bne.n	800615e <OLED_ShowString+0x12>
    }  
}	 
 80061a6:	bf00      	nop
 80061a8:	bf00      	nop
 80061aa:	3708      	adds	r7, #8
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <OLED_Init>:

void OLED_Init(void)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 80061b4:	f003 fb30 	bl	8009818 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 80061b8:	4b42      	ldr	r3, [pc, #264]	@ (80062c4 <OLED_Init+0x114>)
 80061ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061bc:	4a41      	ldr	r2, [pc, #260]	@ (80062c4 <OLED_Init+0x114>)
 80061be:	f023 0301 	bic.w	r3, r3, #1
 80061c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80061c4:	4b3f      	ldr	r3, [pc, #252]	@ (80062c4 <OLED_Init+0x114>)
 80061c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061c8:	4a3e      	ldr	r2, [pc, #248]	@ (80062c4 <OLED_Init+0x114>)
 80061ca:	f023 0304 	bic.w	r3, r3, #4
 80061ce:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 80061d0:	f003 fb36 	bl	8009840 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 80061d4:	2200      	movs	r2, #0
 80061d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80061da:	483b      	ldr	r0, [pc, #236]	@ (80062c8 <OLED_Init+0x118>)
 80061dc:	f002 f9b0 	bl	8008540 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80061e0:	2064      	movs	r0, #100	@ 0x64
 80061e2:	f001 fa31 	bl	8007648 <HAL_Delay>
	OLED_RST_Set();
 80061e6:	2201      	movs	r2, #1
 80061e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80061ec:	4836      	ldr	r0, [pc, #216]	@ (80062c8 <OLED_Init+0x118>)
 80061ee:	f002 f9a7 	bl	8008540 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 80061f2:	2100      	movs	r1, #0
 80061f4:	20ae      	movs	r0, #174	@ 0xae
 80061f6:	f7ff fe69 	bl	8005ecc <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 80061fa:	2100      	movs	r1, #0
 80061fc:	20d5      	movs	r0, #213	@ 0xd5
 80061fe:	f7ff fe65 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8006202:	2100      	movs	r1, #0
 8006204:	2050      	movs	r0, #80	@ 0x50
 8006206:	f7ff fe61 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 800620a:	2100      	movs	r1, #0
 800620c:	20a8      	movs	r0, #168	@ 0xa8
 800620e:	f7ff fe5d 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8006212:	2100      	movs	r1, #0
 8006214:	203f      	movs	r0, #63	@ 0x3f
 8006216:	f7ff fe59 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 800621a:	2100      	movs	r1, #0
 800621c:	20d3      	movs	r0, #211	@ 0xd3
 800621e:	f7ff fe55 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8006222:	2100      	movs	r1, #0
 8006224:	2000      	movs	r0, #0
 8006226:	f7ff fe51 	bl	8005ecc <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800622a:	2100      	movs	r1, #0
 800622c:	2040      	movs	r0, #64	@ 0x40
 800622e:	f7ff fe4d 	bl	8005ecc <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8006232:	2100      	movs	r1, #0
 8006234:	208d      	movs	r0, #141	@ 0x8d
 8006236:	f7ff fe49 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800623a:	2100      	movs	r1, #0
 800623c:	2014      	movs	r0, #20
 800623e:	f7ff fe45 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8006242:	2100      	movs	r1, #0
 8006244:	2020      	movs	r0, #32
 8006246:	f7ff fe41 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800624a:	2100      	movs	r1, #0
 800624c:	2002      	movs	r0, #2
 800624e:	f7ff fe3d 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8006252:	2100      	movs	r1, #0
 8006254:	20a1      	movs	r0, #161	@ 0xa1
 8006256:	f7ff fe39 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800625a:	2100      	movs	r1, #0
 800625c:	20c0      	movs	r0, #192	@ 0xc0
 800625e:	f7ff fe35 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8006262:	2100      	movs	r1, #0
 8006264:	20da      	movs	r0, #218	@ 0xda
 8006266:	f7ff fe31 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800626a:	2100      	movs	r1, #0
 800626c:	2012      	movs	r0, #18
 800626e:	f7ff fe2d 	bl	8005ecc <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8006272:	2100      	movs	r1, #0
 8006274:	2081      	movs	r0, #129	@ 0x81
 8006276:	f7ff fe29 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800627a:	2100      	movs	r1, #0
 800627c:	20ef      	movs	r0, #239	@ 0xef
 800627e:	f7ff fe25 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8006282:	2100      	movs	r1, #0
 8006284:	20d9      	movs	r0, #217	@ 0xd9
 8006286:	f7ff fe21 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800628a:	2100      	movs	r1, #0
 800628c:	20f1      	movs	r0, #241	@ 0xf1
 800628e:	f7ff fe1d 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8006292:	2100      	movs	r1, #0
 8006294:	20db      	movs	r0, #219	@ 0xdb
 8006296:	f7ff fe19 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800629a:	2100      	movs	r1, #0
 800629c:	2030      	movs	r0, #48	@ 0x30
 800629e:	f7ff fe15 	bl	8005ecc <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 80062a2:	2100      	movs	r1, #0
 80062a4:	20a4      	movs	r0, #164	@ 0xa4
 80062a6:	f7ff fe11 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 80062aa:	2100      	movs	r1, #0
 80062ac:	20a6      	movs	r0, #166	@ 0xa6
 80062ae:	f7ff fe0d 	bl	8005ecc <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 80062b2:	2100      	movs	r1, #0
 80062b4:	20af      	movs	r0, #175	@ 0xaf
 80062b6:	f7ff fe09 	bl	8005ecc <OLED_WR_Byte>
	OLED_Clear(); 
 80062ba:	f7ff fe55 	bl	8005f68 <OLED_Clear>
}
 80062be:	bf00      	nop
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	40023800 	.word	0x40023800
 80062c8:	40020c00 	.word	0x40020c00

080062cc <PID_init_with_dt>:
                      const fp32 PID[3],
                      fp32 max_out,
                      fp32 max_iout,
                      fp32 max_dout,
                      fp32 dT)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b087      	sub	sp, #28
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6178      	str	r0, [r7, #20]
 80062d4:	6139      	str	r1, [r7, #16]
 80062d6:	ed87 0a03 	vstr	s0, [r7, #12]
 80062da:	edc7 0a02 	vstr	s1, [r7, #8]
 80062de:	ed87 1a01 	vstr	s2, [r7, #4]
 80062e2:	edc7 1a00 	vstr	s3, [r7]
    if (!pid || !PID) return;
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d04d      	beq.n	8006388 <PID_init_with_dt+0xbc>
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d04a      	beq.n	8006388 <PID_init_with_dt+0xbc>

    pid->Kp = PID[0];
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	601a      	str	r2, [r3, #0]
    pid->Ki = PID[1];
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	3304      	adds	r3, #4
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	605a      	str	r2, [r3, #4]
    pid->Kd = PID[2];
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	3308      	adds	r3, #8
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	609a      	str	r2, [r3, #8]

    pid->max_out = max_out;
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->max_iout = max_iout;
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->max_dout = max_dout;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	62da      	str	r2, [r3, #44]	@ 0x2c
    pid->dT = dT;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	683a      	ldr	r2, [r7, #0]
 8006324:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	f04f 0200 	mov.w	r2, #0
 800632c:	649a      	str	r2, [r3, #72]	@ 0x48
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	645a      	str	r2, [r3, #68]	@ 0x44
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	f04f 0200 	mov.w	r2, #0
 8006344:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	639a      	str	r2, [r3, #56]	@ 0x38
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	f04f 0200 	mov.w	r2, #0
 800635c:	615a      	str	r2, [r3, #20]
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	695a      	ldr	r2, [r3, #20]
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	621a      	str	r2, [r3, #32]
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	6a1a      	ldr	r2, [r3, #32]
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	61da      	str	r2, [r3, #28]
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	69da      	ldr	r2, [r3, #28]
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	619a      	str	r2, [r3, #24]
    pid->set = pid->fdb = 0.0f;
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	f04f 0200 	mov.w	r2, #0
 800637c:	611a      	str	r2, [r3, #16]
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	691a      	ldr	r2, [r3, #16]
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	60da      	str	r2, [r3, #12]
 8006386:	e000      	b.n	800638a <PID_init_with_dt+0xbe>
    if (!pid || !PID) return;
 8006388:	bf00      	nop
}
 800638a:	371c      	adds	r7, #28
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <PID_calc_with_dt>:

fp32 PID_calc_with_dt(pid_type_def *pid, fp32 input, fp32 target)
{
 8006394:	b480      	push	{r7}
 8006396:	b085      	sub	sp, #20
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	ed87 0a02 	vstr	s0, [r7, #8]
 80063a0:	edc7 0a01 	vstr	s1, [r7, #4]
    if (!pid) return 0.0f;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d102      	bne.n	80063b0 <PID_calc_with_dt+0x1c>
 80063aa:	f04f 0300 	mov.w	r3, #0
 80063ae:	e0e5      	b.n	800657c <PID_calc_with_dt+0x1e8>

    pid->error[2] = pid->error[1];
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	63da      	str	r2, [r3, #60]	@ 0x3c
    pid->error[1] = pid->error[0];
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	639a      	str	r2, [r3, #56]	@ 0x38
    pid->set = target;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	60da      	str	r2, [r3, #12]
    pid->fdb = input;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	68ba      	ldr	r2, [r7, #8]
 80063ca:	611a      	str	r2, [r3, #16]
    pid->error[0] = target - input;
 80063cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80063d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80063d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    // Proportional
    pid->Pout = pid->Kp * pid->error[0];
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	ed93 7a00 	vldr	s14, [r3]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80063ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	edc3 7a06 	vstr	s15, [r3, #24]

    // Integral (scaled by dt)
    pid->Iout += pid->Ki * pid->error[0] * pid->dT;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	ed93 7a07 	vldr	s14, [r3, #28]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	edd3 6a01 	vldr	s13, [r3, #4]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8006406:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8006410:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006414:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	edc3 7a07 	vstr	s15, [r3, #28]
    CLAMP_ABS(pid->Iout, pid->max_iout);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	ed93 7a07 	vldr	s14, [r3, #28]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800642a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800642e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006432:	dd04      	ble.n	800643e <PID_calc_with_dt+0xaa>
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	61da      	str	r2, [r3, #28]
 800643c:	e014      	b.n	8006468 <PID_calc_with_dt+0xd4>
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	ed93 7a07 	vldr	s14, [r3, #28]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800644a:	eef1 7a67 	vneg.f32	s15, s15
 800644e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006456:	d507      	bpl.n	8006468 <PID_calc_with_dt+0xd4>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800645e:	eef1 7a67 	vneg.f32	s15, s15
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	edc3 7a07 	vstr	s15, [r3, #28]

    // Derivative based on error difference (scaled by dt)
    pid->Dbuf[2] = pid->Dbuf[1];
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	649a      	str	r2, [r3, #72]	@ 0x48
    pid->Dbuf[1] = pid->Dbuf[0];
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	645a      	str	r2, [r3, #68]	@ 0x44
    pid->Dbuf[0] = pid->error[0] - pid->error[1];
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8006484:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    pid->Dout = pid->Kd * (pid->Dbuf[0] / (pid->dT > 0.0f ? pid->dT : 1.0f));
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	edd3 6a02 	vldr	s13, [r3, #8]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	ed93 6a10 	vldr	s12, [r3, #64]	@ 0x40
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80064a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80064a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064a8:	dd03      	ble.n	80064b2 <PID_calc_with_dt+0x11e>
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80064b0:	e001      	b.n	80064b6 <PID_calc_with_dt+0x122>
 80064b2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80064b6:	ee86 7a27 	vdiv.f32	s14, s12, s15
 80064ba:	ee66 7a87 	vmul.f32	s15, s13, s14
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	edc3 7a08 	vstr	s15, [r3, #32]
    CLAMP_ABS(pid->Dout, pid->max_dout);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	ed93 7a08 	vldr	s14, [r3, #32]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80064d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064d8:	dd04      	ble.n	80064e4 <PID_calc_with_dt+0x150>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	621a      	str	r2, [r3, #32]
 80064e2:	e014      	b.n	800650e <PID_calc_with_dt+0x17a>
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	ed93 7a08 	vldr	s14, [r3, #32]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80064f0:	eef1 7a67 	vneg.f32	s15, s15
 80064f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064fc:	d507      	bpl.n	800650e <PID_calc_with_dt+0x17a>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8006504:	eef1 7a67 	vneg.f32	s15, s15
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	edc3 7a08 	vstr	s15, [r3, #32]

    // Sum and clamp
    pid->out = pid->Pout + pid->Iout + pid->Dout;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	ed93 7a06 	vldr	s14, [r3, #24]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	edd3 7a07 	vldr	s15, [r3, #28]
 800651a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	edd3 7a08 	vldr	s15, [r3, #32]
 8006524:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	edc3 7a05 	vstr	s15, [r3, #20]
    CLAMP_ABS(pid->out, pid->max_out);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	ed93 7a05 	vldr	s14, [r3, #20]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800653a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800653e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006542:	dd04      	ble.n	800654e <PID_calc_with_dt+0x1ba>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	615a      	str	r2, [r3, #20]
 800654c:	e014      	b.n	8006578 <PID_calc_with_dt+0x1e4>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	ed93 7a05 	vldr	s14, [r3, #20]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800655a:	eef1 7a67 	vneg.f32	s15, s15
 800655e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006566:	d507      	bpl.n	8006578 <PID_calc_with_dt+0x1e4>
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800656e:	eef1 7a67 	vneg.f32	s15, s15
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	edc3 7a05 	vstr	s15, [r3, #20]

    return pid->out;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	695b      	ldr	r3, [r3, #20]
}
 800657c:	ee07 3a90 	vmov	s15, r3
 8006580:	eeb0 0a67 	vmov.f32	s0, s15
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr

0800658e <PID_clear>:

void PID_clear(pid_type_def *pid)
{
 800658e:	b480      	push	{r7}
 8006590:	b083      	sub	sp, #12
 8006592:	af00      	add	r7, sp, #0
 8006594:	6078      	str	r0, [r7, #4]
    if (!pid) return;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d030      	beq.n	80065fe <PID_clear+0x70>
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f04f 0200 	mov.w	r2, #0
 80065a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	639a      	str	r2, [r3, #56]	@ 0x38
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f04f 0200 	mov.w	r2, #0
 80065ba:	649a      	str	r2, [r3, #72]	@ 0x48
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	645a      	str	r2, [r3, #68]	@ 0x44
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->out = pid->Pout = pid->Iout = pid->Dout = 0.0f;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f04f 0200 	mov.w	r2, #0
 80065d2:	621a      	str	r2, [r3, #32]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6a1a      	ldr	r2, [r3, #32]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	61da      	str	r2, [r3, #28]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	69da      	ldr	r2, [r3, #28]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	619a      	str	r2, [r3, #24]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	699a      	ldr	r2, [r3, #24]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	615a      	str	r2, [r3, #20]
    pid->fdb = pid->set = 0.0f;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f04f 0200 	mov.w	r2, #0
 80065f2:	60da      	str	r2, [r3, #12]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	611a      	str	r2, [r3, #16]
 80065fc:	e000      	b.n	8006600 <PID_clear+0x72>
    if (!pid) return;
 80065fe:	bf00      	nop
}
 8006600:	370c      	adds	r7, #12
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr
	...

0800660c <delay_us>:
static volatile uint8_t g_busy = 0; // set when a measurement is in progress

// === LOCAL UTILS ===
// Busy-wait for the requested microseconds using DWT cycle counter when available
static void delay_us(uint32_t us)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
    // Enable DWT CYCCNT if not already enabled
    if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) == 0) {
 8006614:	4b18      	ldr	r3, [pc, #96]	@ (8006678 <delay_us+0x6c>)
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800661c:	2b00      	cmp	r3, #0
 800661e:	d10e      	bne.n	800663e <delay_us+0x32>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8006620:	4b15      	ldr	r3, [pc, #84]	@ (8006678 <delay_us+0x6c>)
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	4a14      	ldr	r2, [pc, #80]	@ (8006678 <delay_us+0x6c>)
 8006626:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800662a:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;
 800662c:	4b13      	ldr	r3, [pc, #76]	@ (800667c <delay_us+0x70>)
 800662e:	2200      	movs	r2, #0
 8006630:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8006632:	4b12      	ldr	r3, [pc, #72]	@ (800667c <delay_us+0x70>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a11      	ldr	r2, [pc, #68]	@ (800667c <delay_us+0x70>)
 8006638:	f043 0301 	orr.w	r3, r3, #1
 800663c:	6013      	str	r3, [r2, #0]
    }

    uint32_t cycles = (HAL_RCC_GetHCLKFreq() / 1000000U) * us;
 800663e:	f003 fd37 	bl	800a0b0 <HAL_RCC_GetHCLKFreq>
 8006642:	4603      	mov	r3, r0
 8006644:	4a0e      	ldr	r2, [pc, #56]	@ (8006680 <delay_us+0x74>)
 8006646:	fba2 2303 	umull	r2, r3, r2, r3
 800664a:	0c9a      	lsrs	r2, r3, #18
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	fb02 f303 	mul.w	r3, r2, r3
 8006652:	60fb      	str	r3, [r7, #12]
    uint32_t start = DWT->CYCCNT;
 8006654:	4b09      	ldr	r3, [pc, #36]	@ (800667c <delay_us+0x70>)
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles) {
 800665a:	e000      	b.n	800665e <delay_us+0x52>
        __NOP();
 800665c:	bf00      	nop
    while ((DWT->CYCCNT - start) < cycles) {
 800665e:	4b07      	ldr	r3, [pc, #28]	@ (800667c <delay_us+0x70>)
 8006660:	685a      	ldr	r2, [r3, #4]
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	429a      	cmp	r2, r3
 800666a:	d8f7      	bhi.n	800665c <delay_us+0x50>
    }
}
 800666c:	bf00      	nop
 800666e:	bf00      	nop
 8006670:	3710      	adds	r7, #16
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	e000edf0 	.word	0xe000edf0
 800667c:	e0001000 	.word	0xe0001000
 8006680:	431bde83 	.word	0x431bde83

08006684 <ultrasonic_init_ex>:
 // === PUBLIC FUNCTION IMPLEMENTATIONS ===
 
void ultrasonic_init_ex(TIM_HandleTypeDef *htim_echo, uint32_t ic_channel,
                       GPIO_TypeDef* trig_port, uint16_t trig_pin,
                       float tick_us)
{
 8006684:	b480      	push	{r7}
 8006686:	b087      	sub	sp, #28
 8006688:	af00      	add	r7, sp, #0
 800668a:	6178      	str	r0, [r7, #20]
 800668c:	6139      	str	r1, [r7, #16]
 800668e:	60fa      	str	r2, [r7, #12]
 8006690:	ed87 0a01 	vstr	s0, [r7, #4]
 8006694:	817b      	strh	r3, [r7, #10]
     gp_htim_echo = htim_echo;
 8006696:	4a1c      	ldr	r2, [pc, #112]	@ (8006708 <ultrasonic_init_ex+0x84>)
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	6013      	str	r3, [r2, #0]
     gp_trig_port = trig_port;
 800669c:	4a1b      	ldr	r2, [pc, #108]	@ (800670c <ultrasonic_init_ex+0x88>)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6013      	str	r3, [r2, #0]
     g_trig_pin = trig_pin;
 80066a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006710 <ultrasonic_init_ex+0x8c>)
 80066a4:	897b      	ldrh	r3, [r7, #10]
 80066a6:	8013      	strh	r3, [r2, #0]
    g_ic_channel = ic_channel;
 80066a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006714 <ultrasonic_init_ex+0x90>)
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	6013      	str	r3, [r2, #0]
    g_tick_us = (tick_us > 0.0f) ? tick_us : 1.0f;
 80066ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80066b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80066b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066ba:	dd01      	ble.n	80066c0 <ultrasonic_init_ex+0x3c>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	e001      	b.n	80066c4 <ultrasonic_init_ex+0x40>
 80066c0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80066c4:	4a14      	ldr	r2, [pc, #80]	@ (8006718 <ultrasonic_init_ex+0x94>)
 80066c6:	6013      	str	r3, [r2, #0]
    // Guard: do not attach to TIM8 (servo)
    g_disabled = (gp_htim_echo && gp_htim_echo->Instance == htim8.Instance) ? 1 : 0;
 80066c8:	4b0f      	ldr	r3, [pc, #60]	@ (8006708 <ultrasonic_init_ex+0x84>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d008      	beq.n	80066e2 <ultrasonic_init_ex+0x5e>
 80066d0:	4b0d      	ldr	r3, [pc, #52]	@ (8006708 <ultrasonic_init_ex+0x84>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	4b11      	ldr	r3, [pc, #68]	@ (800671c <ultrasonic_init_ex+0x98>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d101      	bne.n	80066e2 <ultrasonic_init_ex+0x5e>
 80066de:	2301      	movs	r3, #1
 80066e0:	e000      	b.n	80066e4 <ultrasonic_init_ex+0x60>
 80066e2:	2300      	movs	r3, #0
 80066e4:	b2da      	uxtb	r2, r3
 80066e6:	4b0e      	ldr	r3, [pc, #56]	@ (8006720 <ultrasonic_init_ex+0x9c>)
 80066e8:	701a      	strb	r2, [r3, #0]
    g_busy = 0;
 80066ea:	4b0e      	ldr	r3, [pc, #56]	@ (8006724 <ultrasonic_init_ex+0xa0>)
 80066ec:	2200      	movs	r2, #0
 80066ee:	701a      	strb	r2, [r3, #0]
    g_capture_state = IDLE;
 80066f0:	4b0d      	ldr	r3, [pc, #52]	@ (8006728 <ultrasonic_init_ex+0xa4>)
 80066f2:	2200      	movs	r2, #0
 80066f4:	701a      	strb	r2, [r3, #0]
    g_is_first_capture = 1;
 80066f6:	4b0d      	ldr	r3, [pc, #52]	@ (800672c <ultrasonic_init_ex+0xa8>)
 80066f8:	2201      	movs	r2, #1
 80066fa:	701a      	strb	r2, [r3, #0]
}
 80066fc:	bf00      	nop
 80066fe:	371c      	adds	r7, #28
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr
 8006708:	20000d68 	.word	0x20000d68
 800670c:	20000d74 	.word	0x20000d74
 8006710:	20000d78 	.word	0x20000d78
 8006714:	20000d6c 	.word	0x20000d6c
 8006718:	20000020 	.word	0x20000020
 800671c:	200004cc 	.word	0x200004cc
 8006720:	20000d70 	.word	0x20000d70
 8006724:	20000d88 	.word	0x20000d88
 8006728:	20000d7a 	.word	0x20000d7a
 800672c:	20000024 	.word	0x20000024

08006730 <ultrasonic_trigger>:
 {
     ultrasonic_init_ex(htim_echo, TIM_CHANNEL_1, trig_port, trig_pin, 1.0f);
 }
 
void ultrasonic_trigger(void)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
    if (g_disabled || gp_htim_echo == NULL || gp_trig_port == NULL) return;
 8006736:	4b2b      	ldr	r3, [pc, #172]	@ (80067e4 <ultrasonic_trigger+0xb4>)
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d14c      	bne.n	80067d8 <ultrasonic_trigger+0xa8>
 800673e:	4b2a      	ldr	r3, [pc, #168]	@ (80067e8 <ultrasonic_trigger+0xb8>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d048      	beq.n	80067d8 <ultrasonic_trigger+0xa8>
 8006746:	4b29      	ldr	r3, [pc, #164]	@ (80067ec <ultrasonic_trigger+0xbc>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d044      	beq.n	80067d8 <ultrasonic_trigger+0xa8>
    // Don't start a new measurement if one is already in progress
    if (g_capture_state != IDLE) {
 800674e:	4b28      	ldr	r3, [pc, #160]	@ (80067f0 <ultrasonic_trigger+0xc0>)
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	b2db      	uxtb	r3, r3
 8006754:	2b00      	cmp	r3, #0
 8006756:	d141      	bne.n	80067dc <ultrasonic_trigger+0xac>
        return;
    }

    // 1. Set the trigger pin HIGH for 10 microseconds
    HAL_GPIO_WritePin(gp_trig_port, g_trig_pin, GPIO_PIN_SET);
 8006758:	4b24      	ldr	r3, [pc, #144]	@ (80067ec <ultrasonic_trigger+0xbc>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a25      	ldr	r2, [pc, #148]	@ (80067f4 <ultrasonic_trigger+0xc4>)
 800675e:	8811      	ldrh	r1, [r2, #0]
 8006760:	2201      	movs	r2, #1
 8006762:	4618      	mov	r0, r3
 8006764:	f001 feec 	bl	8008540 <HAL_GPIO_WritePin>
    // Accurate ~10us pulse
    delay_us(12);
 8006768:	200c      	movs	r0, #12
 800676a:	f7ff ff4f 	bl	800660c <delay_us>
    
    HAL_GPIO_WritePin(gp_trig_port, g_trig_pin, GPIO_PIN_RESET);
 800676e:	4b1f      	ldr	r3, [pc, #124]	@ (80067ec <ultrasonic_trigger+0xbc>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a20      	ldr	r2, [pc, #128]	@ (80067f4 <ultrasonic_trigger+0xc4>)
 8006774:	8811      	ldrh	r1, [r2, #0]
 8006776:	2200      	movs	r2, #0
 8006778:	4618      	mov	r0, r3
 800677a:	f001 fee1 	bl	8008540 <HAL_GPIO_WritePin>

    // 2. Configure for rising edge capture and start
    TIM_IC_InitTypeDef sConfig = {0};
 800677e:	463b      	mov	r3, r7
 8006780:	2200      	movs	r2, #0
 8006782:	601a      	str	r2, [r3, #0]
 8006784:	605a      	str	r2, [r3, #4]
 8006786:	609a      	str	r2, [r3, #8]
 8006788:	60da      	str	r2, [r3, #12]
    sConfig.ICPolarity  = TIM_INPUTCHANNELPOLARITY_RISING;
 800678a:	2300      	movs	r3, #0
 800678c:	603b      	str	r3, [r7, #0]
    sConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800678e:	2301      	movs	r3, #1
 8006790:	607b      	str	r3, [r7, #4]
    sConfig.ICPrescaler = TIM_ICPSC_DIV1;
 8006792:	2300      	movs	r3, #0
 8006794:	60bb      	str	r3, [r7, #8]
    // Add a small digital filter to suppress spurious edges on ECHO
    sConfig.ICFilter    = 8; // 0..15, higher = more filtering (sampling clock dependent)
 8006796:	2308      	movs	r3, #8
 8006798:	60fb      	str	r3, [r7, #12]
    HAL_TIM_IC_ConfigChannel(gp_htim_echo, &sConfig, g_ic_channel);
 800679a:	4b13      	ldr	r3, [pc, #76]	@ (80067e8 <ultrasonic_trigger+0xb8>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a16      	ldr	r2, [pc, #88]	@ (80067f8 <ultrasonic_trigger+0xc8>)
 80067a0:	6812      	ldr	r2, [r2, #0]
 80067a2:	4639      	mov	r1, r7
 80067a4:	4618      	mov	r0, r3
 80067a6:	f004 fb1f 	bl	800ade8 <HAL_TIM_IC_ConfigChannel>
    g_is_first_capture = 1;
 80067aa:	4b14      	ldr	r3, [pc, #80]	@ (80067fc <ultrasonic_trigger+0xcc>)
 80067ac:	2201      	movs	r2, #1
 80067ae:	701a      	strb	r2, [r3, #0]
    g_capture_state = WAITING_FOR_RISING_EDGE;
 80067b0:	4b0f      	ldr	r3, [pc, #60]	@ (80067f0 <ultrasonic_trigger+0xc0>)
 80067b2:	2201      	movs	r2, #1
 80067b4:	701a      	strb	r2, [r3, #0]
    g_busy = 1;
 80067b6:	4b12      	ldr	r3, [pc, #72]	@ (8006800 <ultrasonic_trigger+0xd0>)
 80067b8:	2201      	movs	r2, #1
 80067ba:	701a      	strb	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(gp_htim_echo, 0);
 80067bc:	4b0a      	ldr	r3, [pc, #40]	@ (80067e8 <ultrasonic_trigger+0xb8>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2200      	movs	r2, #0
 80067c4:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_IC_Start_IT(gp_htim_echo, g_ic_channel);
 80067c6:	4b08      	ldr	r3, [pc, #32]	@ (80067e8 <ultrasonic_trigger+0xb8>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a0b      	ldr	r2, [pc, #44]	@ (80067f8 <ultrasonic_trigger+0xc8>)
 80067cc:	6812      	ldr	r2, [r2, #0]
 80067ce:	4611      	mov	r1, r2
 80067d0:	4618      	mov	r0, r3
 80067d2:	f003 ff0f 	bl	800a5f4 <HAL_TIM_IC_Start_IT>
 80067d6:	e002      	b.n	80067de <ultrasonic_trigger+0xae>
    if (g_disabled || gp_htim_echo == NULL || gp_trig_port == NULL) return;
 80067d8:	bf00      	nop
 80067da:	e000      	b.n	80067de <ultrasonic_trigger+0xae>
        return;
 80067dc:	bf00      	nop
}
 80067de:	3710      	adds	r7, #16
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	20000d70 	.word	0x20000d70
 80067e8:	20000d68 	.word	0x20000d68
 80067ec:	20000d74 	.word	0x20000d74
 80067f0:	20000d7a 	.word	0x20000d7a
 80067f4:	20000d78 	.word	0x20000d78
 80067f8:	20000d6c 	.word	0x20000d6c
 80067fc:	20000024 	.word	0x20000024
 8006800:	20000d88 	.word	0x20000d88

08006804 <ultrasonic_get_distance_cm>:
 
float ultrasonic_get_distance_cm(void)
{
 8006804:	b480      	push	{r7}
 8006806:	af00      	add	r7, sp, #0
    return g_distance_cm;
 8006808:	4b04      	ldr	r3, [pc, #16]	@ (800681c <ultrasonic_get_distance_cm+0x18>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	ee07 3a90 	vmov	s15, r3
}
 8006810:	eeb0 0a67 	vmov.f32	s0, s15
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr
 800681c:	20000d84 	.word	0x20000d84

08006820 <ultrasonic_is_busy>:

uint8_t ultrasonic_is_busy(void)
{
 8006820:	b480      	push	{r7}
 8006822:	af00      	add	r7, sp, #0
    return (g_capture_state != IDLE) ? 1U : 0U;
 8006824:	4b06      	ldr	r3, [pc, #24]	@ (8006840 <ultrasonic_is_busy+0x20>)
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	b2db      	uxtb	r3, r3
 800682a:	2b00      	cmp	r3, #0
 800682c:	d001      	beq.n	8006832 <ultrasonic_is_busy+0x12>
 800682e:	2301      	movs	r3, #1
 8006830:	e000      	b.n	8006834 <ultrasonic_is_busy+0x14>
 8006832:	2300      	movs	r3, #0
}
 8006834:	4618      	mov	r0, r3
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr
 800683e:	bf00      	nop
 8006840:	20000d7a 	.word	0x20000d7a

08006844 <ultrasonic_cancel>:

void ultrasonic_cancel(void)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	af00      	add	r7, sp, #0
    if (g_disabled || gp_htim_echo == NULL) {
 8006848:	4b15      	ldr	r3, [pc, #84]	@ (80068a0 <ultrasonic_cancel+0x5c>)
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d103      	bne.n	8006858 <ultrasonic_cancel+0x14>
 8006850:	4b14      	ldr	r3, [pc, #80]	@ (80068a4 <ultrasonic_cancel+0x60>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d10d      	bne.n	8006874 <ultrasonic_cancel+0x30>
        g_capture_state = IDLE;
 8006858:	4b13      	ldr	r3, [pc, #76]	@ (80068a8 <ultrasonic_cancel+0x64>)
 800685a:	2200      	movs	r2, #0
 800685c:	701a      	strb	r2, [r3, #0]
        g_is_first_capture = 1;
 800685e:	4b13      	ldr	r3, [pc, #76]	@ (80068ac <ultrasonic_cancel+0x68>)
 8006860:	2201      	movs	r2, #1
 8006862:	701a      	strb	r2, [r3, #0]
        g_busy = 0;
 8006864:	4b12      	ldr	r3, [pc, #72]	@ (80068b0 <ultrasonic_cancel+0x6c>)
 8006866:	2200      	movs	r2, #0
 8006868:	701a      	strb	r2, [r3, #0]
        g_distance_cm = 0.0f;
 800686a:	4b12      	ldr	r3, [pc, #72]	@ (80068b4 <ultrasonic_cancel+0x70>)
 800686c:	f04f 0200 	mov.w	r2, #0
 8006870:	601a      	str	r2, [r3, #0]
        return;
 8006872:	e014      	b.n	800689e <ultrasonic_cancel+0x5a>
    }
    HAL_TIM_IC_Stop_IT(gp_htim_echo, g_ic_channel);
 8006874:	4b0b      	ldr	r3, [pc, #44]	@ (80068a4 <ultrasonic_cancel+0x60>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a0f      	ldr	r2, [pc, #60]	@ (80068b8 <ultrasonic_cancel+0x74>)
 800687a:	6812      	ldr	r2, [r2, #0]
 800687c:	4611      	mov	r1, r2
 800687e:	4618      	mov	r0, r3
 8006880:	f003 ffe0 	bl	800a844 <HAL_TIM_IC_Stop_IT>
    g_is_first_capture = 1;
 8006884:	4b09      	ldr	r3, [pc, #36]	@ (80068ac <ultrasonic_cancel+0x68>)
 8006886:	2201      	movs	r2, #1
 8006888:	701a      	strb	r2, [r3, #0]
    g_capture_state = IDLE;
 800688a:	4b07      	ldr	r3, [pc, #28]	@ (80068a8 <ultrasonic_cancel+0x64>)
 800688c:	2200      	movs	r2, #0
 800688e:	701a      	strb	r2, [r3, #0]
    g_busy = 0;
 8006890:	4b07      	ldr	r3, [pc, #28]	@ (80068b0 <ultrasonic_cancel+0x6c>)
 8006892:	2200      	movs	r2, #0
 8006894:	701a      	strb	r2, [r3, #0]
    g_distance_cm = 0.0f;
 8006896:	4b07      	ldr	r3, [pc, #28]	@ (80068b4 <ultrasonic_cancel+0x70>)
 8006898:	f04f 0200 	mov.w	r2, #0
 800689c:	601a      	str	r2, [r3, #0]
}
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	20000d70 	.word	0x20000d70
 80068a4:	20000d68 	.word	0x20000d68
 80068a8:	20000d7a 	.word	0x20000d7a
 80068ac:	20000024 	.word	0x20000024
 80068b0:	20000d88 	.word	0x20000d88
 80068b4:	20000d84 	.word	0x20000d84
 80068b8:	20000d6c 	.word	0x20000d6c

080068bc <HAL_TIM_IC_CaptureCallback>:
 /**
   * @brief  Input Capture callback. This is called by the HAL_TIM_IRQHandler.
   * @param  htim: pointer to the TIM_HandleTypeDef structure.
   */
  void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
  {
 80068bc:	b580      	push	{r7, lr}
 80068be:	b08a      	sub	sp, #40	@ 0x28
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
      // Ensure the interrupt is from our echo timer
      if (g_disabled || gp_htim_echo == NULL) return;
 80068c4:	4b4d      	ldr	r3, [pc, #308]	@ (80069fc <HAL_TIM_IC_CaptureCallback+0x140>)
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	f040 8092 	bne.w	80069f2 <HAL_TIM_IC_CaptureCallback+0x136>
 80068ce:	4b4c      	ldr	r3, [pc, #304]	@ (8006a00 <HAL_TIM_IC_CaptureCallback+0x144>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	f000 808d 	beq.w	80069f2 <HAL_TIM_IC_CaptureCallback+0x136>
      if (htim->Instance == gp_htim_echo->Instance)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	4b48      	ldr	r3, [pc, #288]	@ (8006a00 <HAL_TIM_IC_CaptureCallback+0x144>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	f040 8086 	bne.w	80069f4 <HAL_TIM_IC_CaptureCallback+0x138>
      {
          if (g_is_first_capture)
 80068e8:	4b46      	ldr	r3, [pc, #280]	@ (8006a04 <HAL_TIM_IC_CaptureCallback+0x148>)
 80068ea:	781b      	ldrb	r3, [r3, #0]
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d032      	beq.n	8006958 <HAL_TIM_IC_CaptureCallback+0x9c>
          {
              // --- First capture: Rising Edge ---
              g_rising_edge_time = HAL_TIM_ReadCapturedValue(htim, g_ic_channel);
 80068f2:	4b45      	ldr	r3, [pc, #276]	@ (8006a08 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4619      	mov	r1, r3
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f004 fc9b 	bl	800b234 <HAL_TIM_ReadCapturedValue>
 80068fe:	4603      	mov	r3, r0
 8006900:	4a42      	ldr	r2, [pc, #264]	@ (8006a0c <HAL_TIM_IC_CaptureCallback+0x150>)
 8006902:	6013      	str	r3, [r2, #0]
              g_is_first_capture = 0; // Next capture is falling edge
 8006904:	4b3f      	ldr	r3, [pc, #252]	@ (8006a04 <HAL_TIM_IC_CaptureCallback+0x148>)
 8006906:	2200      	movs	r2, #0
 8006908:	701a      	strb	r2, [r3, #0]
              g_capture_state = WAITING_FOR_FALLING_EDGE;
 800690a:	4b41      	ldr	r3, [pc, #260]	@ (8006a10 <HAL_TIM_IC_CaptureCallback+0x154>)
 800690c:	2202      	movs	r2, #2
 800690e:	701a      	strb	r2, [r3, #0]
              // Switch to falling edge
              TIM_IC_InitTypeDef sConfig = {0};
 8006910:	f107 030c 	add.w	r3, r7, #12
 8006914:	2200      	movs	r2, #0
 8006916:	601a      	str	r2, [r3, #0]
 8006918:	605a      	str	r2, [r3, #4]
 800691a:	609a      	str	r2, [r3, #8]
 800691c:	60da      	str	r2, [r3, #12]
              sConfig.ICPolarity  = TIM_INPUTCHANNELPOLARITY_FALLING;
 800691e:	2302      	movs	r3, #2
 8006920:	60fb      	str	r3, [r7, #12]
              sConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8006922:	2301      	movs	r3, #1
 8006924:	613b      	str	r3, [r7, #16]
              sConfig.ICPrescaler = TIM_ICPSC_DIV1;
 8006926:	2300      	movs	r3, #0
 8006928:	617b      	str	r3, [r7, #20]
              sConfig.ICFilter    = 8;
 800692a:	2308      	movs	r3, #8
 800692c:	61bb      	str	r3, [r7, #24]
              HAL_TIM_IC_Stop_IT(htim, g_ic_channel);
 800692e:	4b36      	ldr	r3, [pc, #216]	@ (8006a08 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4619      	mov	r1, r3
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f003 ff85 	bl	800a844 <HAL_TIM_IC_Stop_IT>
              HAL_TIM_IC_ConfigChannel(htim, &sConfig, g_ic_channel);
 800693a:	4b33      	ldr	r3, [pc, #204]	@ (8006a08 <HAL_TIM_IC_CaptureCallback+0x14c>)
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	f107 030c 	add.w	r3, r7, #12
 8006942:	4619      	mov	r1, r3
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f004 fa4f 	bl	800ade8 <HAL_TIM_IC_ConfigChannel>
              HAL_TIM_IC_Start_IT(htim, g_ic_channel);
 800694a:	4b2f      	ldr	r3, [pc, #188]	@ (8006a08 <HAL_TIM_IC_CaptureCallback+0x14c>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4619      	mov	r1, r3
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f003 fe4f 	bl	800a5f4 <HAL_TIM_IC_Start_IT>
 8006956:	e04d      	b.n	80069f4 <HAL_TIM_IC_CaptureCallback+0x138>
          }
          else
          {
              // --- Second capture: Falling Edge ---
              g_falling_edge_time = HAL_TIM_ReadCapturedValue(htim, g_ic_channel);
 8006958:	4b2b      	ldr	r3, [pc, #172]	@ (8006a08 <HAL_TIM_IC_CaptureCallback+0x14c>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4619      	mov	r1, r3
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f004 fc68 	bl	800b234 <HAL_TIM_ReadCapturedValue>
 8006964:	4603      	mov	r3, r0
 8006966:	4a2b      	ldr	r2, [pc, #172]	@ (8006a14 <HAL_TIM_IC_CaptureCallback+0x158>)
 8006968:	6013      	str	r3, [r2, #0]
  
              // Stop the timer to prevent further interrupts until the next trigger
              HAL_TIM_IC_Stop_IT(htim, g_ic_channel);
 800696a:	4b27      	ldr	r3, [pc, #156]	@ (8006a08 <HAL_TIM_IC_CaptureCallback+0x14c>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4619      	mov	r1, r3
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f003 ff67 	bl	800a844 <HAL_TIM_IC_Stop_IT>
  
              // Calculate the pulse duration
              uint32_t pulse_ticks;
              if (g_falling_edge_time >= g_rising_edge_time) {
 8006976:	4b27      	ldr	r3, [pc, #156]	@ (8006a14 <HAL_TIM_IC_CaptureCallback+0x158>)
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	4b24      	ldr	r3, [pc, #144]	@ (8006a0c <HAL_TIM_IC_CaptureCallback+0x150>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	429a      	cmp	r2, r3
 8006980:	d306      	bcc.n	8006990 <HAL_TIM_IC_CaptureCallback+0xd4>
                  pulse_ticks = g_falling_edge_time - g_rising_edge_time;
 8006982:	4b24      	ldr	r3, [pc, #144]	@ (8006a14 <HAL_TIM_IC_CaptureCallback+0x158>)
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	4b21      	ldr	r3, [pc, #132]	@ (8006a0c <HAL_TIM_IC_CaptureCallback+0x150>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	627b      	str	r3, [r7, #36]	@ 0x24
 800698e:	e00d      	b.n	80069ac <HAL_TIM_IC_CaptureCallback+0xf0>
              } else { // Timer overflowed
                  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(gp_htim_echo);
 8006990:	4b1b      	ldr	r3, [pc, #108]	@ (8006a00 <HAL_TIM_IC_CaptureCallback+0x144>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006998:	623b      	str	r3, [r7, #32]
                  pulse_ticks = (arr + 1u - g_rising_edge_time) + g_falling_edge_time;
 800699a:	4b1c      	ldr	r3, [pc, #112]	@ (8006a0c <HAL_TIM_IC_CaptureCallback+0x150>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	6a3a      	ldr	r2, [r7, #32]
 80069a0:	1ad2      	subs	r2, r2, r3
 80069a2:	4b1c      	ldr	r3, [pc, #112]	@ (8006a14 <HAL_TIM_IC_CaptureCallback+0x158>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4413      	add	r3, r2
 80069a8:	3301      	adds	r3, #1
 80069aa:	627b      	str	r3, [r7, #36]	@ 0x24
              }
  
              // Calculate the distance
              float pulse_us = (float)pulse_ticks * g_tick_us;
 80069ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ae:	ee07 3a90 	vmov	s15, r3
 80069b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80069b6:	4b18      	ldr	r3, [pc, #96]	@ (8006a18 <HAL_TIM_IC_CaptureCallback+0x15c>)
 80069b8:	edd3 7a00 	vldr	s15, [r3]
 80069bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069c0:	edc7 7a07 	vstr	s15, [r7, #28]
              g_distance_cm = (pulse_us * SPEED_OF_SOUND_CM_PER_US) / 2.0f;
 80069c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80069c8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8006a1c <HAL_TIM_IC_CaptureCallback+0x160>
 80069cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80069d0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80069d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80069d8:	4b11      	ldr	r3, [pc, #68]	@ (8006a20 <HAL_TIM_IC_CaptureCallback+0x164>)
 80069da:	edc3 7a00 	vstr	s15, [r3]
  
              // --- Cleanup for next measurement ---
              g_is_first_capture = 1; // Reset flag for the next trigger
 80069de:	4b09      	ldr	r3, [pc, #36]	@ (8006a04 <HAL_TIM_IC_CaptureCallback+0x148>)
 80069e0:	2201      	movs	r2, #1
 80069e2:	701a      	strb	r2, [r3, #0]
              g_capture_state = IDLE; // Ready for another trigger
 80069e4:	4b0a      	ldr	r3, [pc, #40]	@ (8006a10 <HAL_TIM_IC_CaptureCallback+0x154>)
 80069e6:	2200      	movs	r2, #0
 80069e8:	701a      	strb	r2, [r3, #0]
              g_busy = 0;
 80069ea:	4b0e      	ldr	r3, [pc, #56]	@ (8006a24 <HAL_TIM_IC_CaptureCallback+0x168>)
 80069ec:	2200      	movs	r2, #0
 80069ee:	701a      	strb	r2, [r3, #0]
 80069f0:	e000      	b.n	80069f4 <HAL_TIM_IC_CaptureCallback+0x138>
      if (g_disabled || gp_htim_echo == NULL) return;
 80069f2:	bf00      	nop
            }
        }
    }
 80069f4:	3728      	adds	r7, #40	@ 0x28
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	bf00      	nop
 80069fc:	20000d70 	.word	0x20000d70
 8006a00:	20000d68 	.word	0x20000d68
 8006a04:	20000024 	.word	0x20000024
 8006a08:	20000d6c 	.word	0x20000d6c
 8006a0c:	20000d7c 	.word	0x20000d7c
 8006a10:	20000d7a 	.word	0x20000d7a
 8006a14:	20000d80 	.word	0x20000d80
 8006a18:	20000020 	.word	0x20000020
 8006a1c:	3d0c7e28 	.word	0x3d0c7e28
 8006a20:	20000d84 	.word	0x20000d84
 8006a24:	20000d88 	.word	0x20000d88

08006a28 <Servo_Center>:
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	8a5b      	ldrh	r3, [r3, #18]
 8006a34:	4619      	mov	r1, r3
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 f89f 	bl	8006b7a <Servo_WriteUS>
 8006a3c:	bf00      	nop
 8006a3e:	3708      	adds	r7, #8
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <Servo_US2CCR>:
    if (ccr_counts > s->arr) ccr_counts = s->arr;
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr_counts);
}

/** Convert s  CCR counts */
static inline uint32_t Servo_US2CCR(const Servo *s, uint16_t us) {
 8006a44:	b480      	push	{r7}
 8006a46:	b085      	sub	sp, #20
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	460b      	mov	r3, r1
 8006a4e:	807b      	strh	r3, [r7, #2]
    float c = us / s->tick_us;
 8006a50:	887b      	ldrh	r3, [r7, #2]
 8006a52:	ee07 3a90 	vmov	s15, r3
 8006a56:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	ed93 7a02 	vldr	s14, [r3, #8]
 8006a60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a64:	edc7 7a03 	vstr	s15, [r7, #12]
    if (c < 0) c = 0;
 8006a68:	edd7 7a03 	vldr	s15, [r7, #12]
 8006a6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a74:	d502      	bpl.n	8006a7c <Servo_US2CCR+0x38>
 8006a76:	f04f 0300 	mov.w	r3, #0
 8006a7a:	60fb      	str	r3, [r7, #12]
    if (c > (float)s->arr) c = (float)s->arr;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	ee07 3a90 	vmov	s15, r3
 8006a84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a88:	ed97 7a03 	vldr	s14, [r7, #12]
 8006a8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a94:	dd07      	ble.n	8006aa6 <Servo_US2CCR+0x62>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	ee07 3a90 	vmov	s15, r3
 8006a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aa2:	edc7 7a03 	vstr	s15, [r7, #12]
    return (uint32_t)(c + 0.5f);
 8006aa6:	edd7 7a03 	vldr	s15, [r7, #12]
 8006aaa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006aae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006ab2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ab6:	ee17 3a90 	vmov	r3, s15
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3714      	adds	r7, #20
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr

08006ac6 <_get_arr>:
#include "servo.h"

static inline uint32_t _get_arr(TIM_HandleTypeDef *htim) {
 8006ac6:	b480      	push	{r7}
 8006ac8:	b083      	sub	sp, #12
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
    return __HAL_TIM_GET_AUTORELOAD(htim);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	370c      	adds	r7, #12
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <Servo_Attach>:
                  TIM_HandleTypeDef *htim,
                  uint32_t channel,
                  float tick_us,
                  uint16_t min_us,
                  uint16_t center_us,
                  uint16_t max_us) {
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6178      	str	r0, [r7, #20]
 8006ae8:	6139      	str	r1, [r7, #16]
 8006aea:	60fa      	str	r2, [r7, #12]
 8006aec:	ed87 0a02 	vstr	s0, [r7, #8]
 8006af0:	80fb      	strh	r3, [r7, #6]
    if (!s) return;
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d018      	beq.n	8006b2a <Servo_Attach+0x4a>
    s->htim       = htim;
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	693a      	ldr	r2, [r7, #16]
 8006afc:	601a      	str	r2, [r3, #0]
    s->channel    = channel;
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	68fa      	ldr	r2, [r7, #12]
 8006b02:	605a      	str	r2, [r3, #4]
    s->tick_us    = tick_us;
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	609a      	str	r2, [r3, #8]
    s->arr        = _get_arr(htim);
 8006b0a:	6938      	ldr	r0, [r7, #16]
 8006b0c:	f7ff ffdb 	bl	8006ac6 <_get_arr>
 8006b10:	4602      	mov	r2, r0
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	60da      	str	r2, [r3, #12]
    s->min_us     = min_us;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	88fa      	ldrh	r2, [r7, #6]
 8006b1a:	821a      	strh	r2, [r3, #16]
    s->center_us  = center_us;
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	8c3a      	ldrh	r2, [r7, #32]
 8006b20:	825a      	strh	r2, [r3, #18]
    s->max_us     = max_us;
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006b26:	829a      	strh	r2, [r3, #20]
 8006b28:	e000      	b.n	8006b2c <Servo_Attach+0x4c>
    if (!s) return;
 8006b2a:	bf00      	nop
}
 8006b2c:	3718      	adds	r7, #24
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}

08006b32 <Servo_Start>:

HAL_StatusTypeDef Servo_Start(Servo *s) {
 8006b32:	b580      	push	{r7, lr}
 8006b34:	b084      	sub	sp, #16
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
    if (!s || !s->htim) return HAL_ERROR;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d003      	beq.n	8006b48 <Servo_Start+0x16>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d101      	bne.n	8006b4c <Servo_Start+0x1a>
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e012      	b.n	8006b72 <Servo_Start+0x40>
    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(s->htim, s->channel);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	4619      	mov	r1, r3
 8006b56:	4610      	mov	r0, r2
 8006b58:	f003 fc2a 	bl	800a3b0 <HAL_TIM_PWM_Start>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8006b60:	7bfb      	ldrb	r3, [r7, #15]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d001      	beq.n	8006b6a <Servo_Start+0x38>
 8006b66:	7bfb      	ldrb	r3, [r7, #15]
 8006b68:	e003      	b.n	8006b72 <Servo_Start+0x40>
    Servo_Center(s); // snap to center on start
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f7ff ff5c 	bl	8006a28 <Servo_Center>
    return HAL_OK;
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}

08006b7a <Servo_WriteUS>:
HAL_StatusTypeDef Servo_Stop(Servo *s) {
    if (!s || !s->htim) return HAL_ERROR;
    return HAL_TIM_PWM_Stop(s->htim, s->channel);
}

void Servo_WriteUS(Servo *s, uint16_t pulse_us) {
 8006b7a:	b580      	push	{r7, lr}
 8006b7c:	b084      	sub	sp, #16
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
 8006b82:	460b      	mov	r3, r1
 8006b84:	807b      	strh	r3, [r7, #2]
    if (!s || !s->htim) return;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d03d      	beq.n	8006c08 <Servo_WriteUS+0x8e>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d039      	beq.n	8006c08 <Servo_WriteUS+0x8e>
    // clamp to limits
    if (pulse_us < s->min_us) pulse_us = s->min_us;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	8a1b      	ldrh	r3, [r3, #16]
 8006b98:	887a      	ldrh	r2, [r7, #2]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d202      	bcs.n	8006ba4 <Servo_WriteUS+0x2a>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	8a1b      	ldrh	r3, [r3, #16]
 8006ba2:	807b      	strh	r3, [r7, #2]
    if (pulse_us > s->max_us) pulse_us = s->max_us;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	8a9b      	ldrh	r3, [r3, #20]
 8006ba8:	887a      	ldrh	r2, [r7, #2]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d902      	bls.n	8006bb4 <Servo_WriteUS+0x3a>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	8a9b      	ldrh	r3, [r3, #20]
 8006bb2:	807b      	strh	r3, [r7, #2]
    uint32_t ccr = Servo_US2CCR(s, pulse_us);
 8006bb4:	887b      	ldrh	r3, [r7, #2]
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f7ff ff43 	bl	8006a44 <Servo_US2CCR>
 8006bbe:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d105      	bne.n	8006bd4 <Servo_WriteUS+0x5a>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	68fa      	ldr	r2, [r7, #12]
 8006bd0:	635a      	str	r2, [r3, #52]	@ 0x34
 8006bd2:	e01a      	b.n	8006c0a <Servo_WriteUS+0x90>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	2b04      	cmp	r3, #4
 8006bda:	d105      	bne.n	8006be8 <Servo_WriteUS+0x6e>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6393      	str	r3, [r2, #56]	@ 0x38
 8006be6:	e010      	b.n	8006c0a <Servo_WriteUS+0x90>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	2b08      	cmp	r3, #8
 8006bee:	d105      	bne.n	8006bfc <Servo_WriteUS+0x82>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8006bfa:	e006      	b.n	8006c0a <Servo_WriteUS+0x90>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c06:	e000      	b.n	8006c0a <Servo_WriteUS+0x90>
    if (!s || !s->htim) return;
 8006c08:	bf00      	nop
}
 8006c0a:	3710      	adds	r7, #16
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <Servo_WriteAngle>:

void Servo_WriteAngle(Servo *s, float deg) {
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	ed87 0a00 	vstr	s0, [r7]
    if (!s) return;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d058      	beq.n	8006cd4 <Servo_WriteAngle+0xc4>
    if (deg < 0) {
 8006c22:	edd7 7a00 	vldr	s15, [r7]
 8006c26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c2e:	d528      	bpl.n	8006c82 <Servo_WriteAngle+0x72>
        // map [100..0]  [min_us..center_us]
        float t = deg / -100.0f; // 0..1
 8006c30:	ed97 7a00 	vldr	s14, [r7]
 8006c34:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8006cdc <Servo_WriteAngle+0xcc>
 8006c38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006c3c:	edc7 7a03 	vstr	s15, [r7, #12]
        uint16_t us = (uint16_t)((float)s->center_us - t * (s->center_us - s->min_us));
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	8a5b      	ldrh	r3, [r3, #18]
 8006c44:	ee07 3a90 	vmov	s15, r3
 8006c48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	8a5b      	ldrh	r3, [r3, #18]
 8006c50:	461a      	mov	r2, r3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	8a1b      	ldrh	r3, [r3, #16]
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	ee07 3a90 	vmov	s15, r3
 8006c5c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006c60:	edd7 7a03 	vldr	s15, [r7, #12]
 8006c64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006c68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c70:	ee17 3a90 	vmov	r3, s15
 8006c74:	817b      	strh	r3, [r7, #10]
        Servo_WriteUS(s, us);
 8006c76:	897b      	ldrh	r3, [r7, #10]
 8006c78:	4619      	mov	r1, r3
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f7ff ff7d 	bl	8006b7a <Servo_WriteUS>
 8006c80:	e029      	b.n	8006cd6 <Servo_WriteAngle+0xc6>
    } else {
        // map [0..+100]  [center_us..max_us]
        float t = deg / 100.0f; // 0..1
 8006c82:	ed97 7a00 	vldr	s14, [r7]
 8006c86:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8006ce0 <Servo_WriteAngle+0xd0>
 8006c8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006c8e:	edc7 7a05 	vstr	s15, [r7, #20]
        uint16_t us = (uint16_t)((float)s->center_us + t * (s->max_us - s->center_us));
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	8a5b      	ldrh	r3, [r3, #18]
 8006c96:	ee07 3a90 	vmov	s15, r3
 8006c9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	8a9b      	ldrh	r3, [r3, #20]
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	8a5b      	ldrh	r3, [r3, #18]
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	ee07 3a90 	vmov	s15, r3
 8006cae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006cb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8006cb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006cba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006cbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cc2:	ee17 3a90 	vmov	r3, s15
 8006cc6:	827b      	strh	r3, [r7, #18]
        Servo_WriteUS(s, us);
 8006cc8:	8a7b      	ldrh	r3, [r7, #18]
 8006cca:	4619      	mov	r1, r3
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f7ff ff54 	bl	8006b7a <Servo_WriteUS>
 8006cd2:	e000      	b.n	8006cd6 <Servo_WriteAngle+0xc6>
    if (!s) return;
 8006cd4:	bf00      	nop
    }
}
 8006cd6:	3718      	adds	r7, #24
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}
 8006cdc:	c2c80000 	.word	0xc2c80000
 8006ce0:	42c80000 	.word	0x42c80000

08006ce4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006cea:	2300      	movs	r3, #0
 8006cec:	607b      	str	r3, [r7, #4]
 8006cee:	4b12      	ldr	r3, [pc, #72]	@ (8006d38 <HAL_MspInit+0x54>)
 8006cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cf2:	4a11      	ldr	r2, [pc, #68]	@ (8006d38 <HAL_MspInit+0x54>)
 8006cf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8006cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8006d38 <HAL_MspInit+0x54>)
 8006cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d02:	607b      	str	r3, [r7, #4]
 8006d04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006d06:	2300      	movs	r3, #0
 8006d08:	603b      	str	r3, [r7, #0]
 8006d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d38 <HAL_MspInit+0x54>)
 8006d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8006d38 <HAL_MspInit+0x54>)
 8006d10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d16:	4b08      	ldr	r3, [pc, #32]	@ (8006d38 <HAL_MspInit+0x54>)
 8006d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d1e:	603b      	str	r3, [r7, #0]
 8006d20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006d22:	2200      	movs	r2, #0
 8006d24:	210f      	movs	r1, #15
 8006d26:	f06f 0001 	mvn.w	r0, #1
 8006d2a:	f001 f98c 	bl	8008046 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006d2e:	bf00      	nop
 8006d30:	3708      	adds	r7, #8
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	40023800 	.word	0x40023800

08006d3c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b08a      	sub	sp, #40	@ 0x28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d44:	f107 0314 	add.w	r3, r7, #20
 8006d48:	2200      	movs	r2, #0
 8006d4a:	601a      	str	r2, [r3, #0]
 8006d4c:	605a      	str	r2, [r3, #4]
 8006d4e:	609a      	str	r2, [r3, #8]
 8006d50:	60da      	str	r2, [r3, #12]
 8006d52:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a17      	ldr	r2, [pc, #92]	@ (8006db8 <HAL_ADC_MspInit+0x7c>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d127      	bne.n	8006dae <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006d5e:	2300      	movs	r3, #0
 8006d60:	613b      	str	r3, [r7, #16]
 8006d62:	4b16      	ldr	r3, [pc, #88]	@ (8006dbc <HAL_ADC_MspInit+0x80>)
 8006d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d66:	4a15      	ldr	r2, [pc, #84]	@ (8006dbc <HAL_ADC_MspInit+0x80>)
 8006d68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8006d6e:	4b13      	ldr	r3, [pc, #76]	@ (8006dbc <HAL_ADC_MspInit+0x80>)
 8006d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d76:	613b      	str	r3, [r7, #16]
 8006d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	60fb      	str	r3, [r7, #12]
 8006d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8006dbc <HAL_ADC_MspInit+0x80>)
 8006d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d82:	4a0e      	ldr	r2, [pc, #56]	@ (8006dbc <HAL_ADC_MspInit+0x80>)
 8006d84:	f043 0301 	orr.w	r3, r3, #1
 8006d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8006dbc <HAL_ADC_MspInit+0x80>)
 8006d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8e:	f003 0301 	and.w	r3, r3, #1
 8006d92:	60fb      	str	r3, [r7, #12]
 8006d94:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = IR_LEFT_Pin|IR_RIGHT_Pin;
 8006d96:	230c      	movs	r3, #12
 8006d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006da2:	f107 0314 	add.w	r3, r7, #20
 8006da6:	4619      	mov	r1, r3
 8006da8:	4805      	ldr	r0, [pc, #20]	@ (8006dc0 <HAL_ADC_MspInit+0x84>)
 8006daa:	f001 fa15 	bl	80081d8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8006dae:	bf00      	nop
 8006db0:	3728      	adds	r7, #40	@ 0x28
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	40012000 	.word	0x40012000
 8006dbc:	40023800 	.word	0x40023800
 8006dc0:	40020000 	.word	0x40020000

08006dc4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b08a      	sub	sp, #40	@ 0x28
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dcc:	f107 0314 	add.w	r3, r7, #20
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	601a      	str	r2, [r3, #0]
 8006dd4:	605a      	str	r2, [r3, #4]
 8006dd6:	609a      	str	r2, [r3, #8]
 8006dd8:	60da      	str	r2, [r3, #12]
 8006dda:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a19      	ldr	r2, [pc, #100]	@ (8006e48 <HAL_I2C_MspInit+0x84>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d12c      	bne.n	8006e40 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006de6:	2300      	movs	r3, #0
 8006de8:	613b      	str	r3, [r7, #16]
 8006dea:	4b18      	ldr	r3, [pc, #96]	@ (8006e4c <HAL_I2C_MspInit+0x88>)
 8006dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dee:	4a17      	ldr	r2, [pc, #92]	@ (8006e4c <HAL_I2C_MspInit+0x88>)
 8006df0:	f043 0302 	orr.w	r3, r3, #2
 8006df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8006df6:	4b15      	ldr	r3, [pc, #84]	@ (8006e4c <HAL_I2C_MspInit+0x88>)
 8006df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dfa:	f003 0302 	and.w	r3, r3, #2
 8006dfe:	613b      	str	r3, [r7, #16]
 8006e00:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|GPIO_PIN_11;
 8006e02:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006e06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006e08:	2312      	movs	r3, #18
 8006e0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e10:	2303      	movs	r3, #3
 8006e12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006e14:	2304      	movs	r3, #4
 8006e16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e18:	f107 0314 	add.w	r3, r7, #20
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	480c      	ldr	r0, [pc, #48]	@ (8006e50 <HAL_I2C_MspInit+0x8c>)
 8006e20:	f001 f9da 	bl	80081d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006e24:	2300      	movs	r3, #0
 8006e26:	60fb      	str	r3, [r7, #12]
 8006e28:	4b08      	ldr	r3, [pc, #32]	@ (8006e4c <HAL_I2C_MspInit+0x88>)
 8006e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2c:	4a07      	ldr	r2, [pc, #28]	@ (8006e4c <HAL_I2C_MspInit+0x88>)
 8006e2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006e32:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e34:	4b05      	ldr	r3, [pc, #20]	@ (8006e4c <HAL_I2C_MspInit+0x88>)
 8006e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e3c:	60fb      	str	r3, [r7, #12]
 8006e3e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8006e40:	bf00      	nop
 8006e42:	3728      	adds	r7, #40	@ 0x28
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	40005800 	.word	0x40005800
 8006e4c:	40023800 	.word	0x40023800
 8006e50:	40020400 	.word	0x40020400

08006e54 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b08c      	sub	sp, #48	@ 0x30
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e5c:	f107 031c 	add.w	r3, r7, #28
 8006e60:	2200      	movs	r2, #0
 8006e62:	601a      	str	r2, [r3, #0]
 8006e64:	605a      	str	r2, [r3, #4]
 8006e66:	609a      	str	r2, [r3, #8]
 8006e68:	60da      	str	r2, [r3, #12]
 8006e6a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e74:	d14b      	bne.n	8006f0e <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006e76:	2300      	movs	r3, #0
 8006e78:	61bb      	str	r3, [r7, #24]
 8006e7a:	4b3f      	ldr	r3, [pc, #252]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e7e:	4a3e      	ldr	r2, [pc, #248]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006e80:	f043 0301 	orr.w	r3, r3, #1
 8006e84:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e86:	4b3c      	ldr	r3, [pc, #240]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e8a:	f003 0301 	and.w	r3, r3, #1
 8006e8e:	61bb      	str	r3, [r7, #24]
 8006e90:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e92:	2300      	movs	r3, #0
 8006e94:	617b      	str	r3, [r7, #20]
 8006e96:	4b38      	ldr	r3, [pc, #224]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e9a:	4a37      	ldr	r2, [pc, #220]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006e9c:	f043 0301 	orr.w	r3, r3, #1
 8006ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ea2:	4b35      	ldr	r3, [pc, #212]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea6:	f003 0301 	and.w	r3, r3, #1
 8006eaa:	617b      	str	r3, [r7, #20]
 8006eac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006eae:	2300      	movs	r3, #0
 8006eb0:	613b      	str	r3, [r7, #16]
 8006eb2:	4b31      	ldr	r3, [pc, #196]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eb6:	4a30      	ldr	r2, [pc, #192]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006eb8:	f043 0302 	orr.w	r3, r3, #2
 8006ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ebe:	4b2e      	ldr	r3, [pc, #184]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec2:	f003 0302 	and.w	r3, r3, #2
 8006ec6:	613b      	str	r3, [r7, #16]
 8006ec8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A1_Pin;
 8006eca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ece:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ed0:	2302      	movs	r3, #2
 8006ed2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006edc:	2301      	movs	r3, #1
 8006ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A1_GPIO_Port, &GPIO_InitStruct);
 8006ee0:	f107 031c 	add.w	r3, r7, #28
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	4825      	ldr	r0, [pc, #148]	@ (8006f7c <HAL_TIM_Encoder_MspInit+0x128>)
 8006ee8:	f001 f976 	bl	80081d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_A2_Pin;
 8006eec:	2308      	movs	r3, #8
 8006eee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ef0:	2302      	movs	r3, #2
 8006ef2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006efc:	2301      	movs	r3, #1
 8006efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A2_GPIO_Port, &GPIO_InitStruct);
 8006f00:	f107 031c 	add.w	r3, r7, #28
 8006f04:	4619      	mov	r1, r3
 8006f06:	481e      	ldr	r0, [pc, #120]	@ (8006f80 <HAL_TIM_Encoder_MspInit+0x12c>)
 8006f08:	f001 f966 	bl	80081d8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8006f0c:	e030      	b.n	8006f70 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a1c      	ldr	r2, [pc, #112]	@ (8006f84 <HAL_TIM_Encoder_MspInit+0x130>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d12b      	bne.n	8006f70 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006f18:	2300      	movs	r3, #0
 8006f1a:	60fb      	str	r3, [r7, #12]
 8006f1c:	4b16      	ldr	r3, [pc, #88]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f20:	4a15      	ldr	r2, [pc, #84]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006f22:	f043 0302 	orr.w	r3, r3, #2
 8006f26:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f28:	4b13      	ldr	r3, [pc, #76]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f2c:	f003 0302 	and.w	r3, r3, #2
 8006f30:	60fb      	str	r3, [r7, #12]
 8006f32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006f34:	2300      	movs	r3, #0
 8006f36:	60bb      	str	r3, [r7, #8]
 8006f38:	4b0f      	ldr	r3, [pc, #60]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f3c:	4a0e      	ldr	r2, [pc, #56]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006f3e:	f043 0302 	orr.w	r3, r3, #2
 8006f42:	6313      	str	r3, [r2, #48]	@ 0x30
 8006f44:	4b0c      	ldr	r3, [pc, #48]	@ (8006f78 <HAL_TIM_Encoder_MspInit+0x124>)
 8006f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f48:	f003 0302 	and.w	r3, r3, #2
 8006f4c:	60bb      	str	r3, [r7, #8]
 8006f4e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_B1_Pin|ENCODER_B2_Pin;
 8006f50:	2330      	movs	r3, #48	@ 0x30
 8006f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f54:	2302      	movs	r3, #2
 8006f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006f60:	2302      	movs	r3, #2
 8006f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006f64:	f107 031c 	add.w	r3, r7, #28
 8006f68:	4619      	mov	r1, r3
 8006f6a:	4805      	ldr	r0, [pc, #20]	@ (8006f80 <HAL_TIM_Encoder_MspInit+0x12c>)
 8006f6c:	f001 f934 	bl	80081d8 <HAL_GPIO_Init>
}
 8006f70:	bf00      	nop
 8006f72:	3730      	adds	r7, #48	@ 0x30
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	40023800 	.word	0x40023800
 8006f7c:	40020000 	.word	0x40020000
 8006f80:	40020400 	.word	0x40020400
 8006f84:	40000400 	.word	0x40000400

08006f88 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b08e      	sub	sp, #56	@ 0x38
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f94:	2200      	movs	r2, #0
 8006f96:	601a      	str	r2, [r3, #0]
 8006f98:	605a      	str	r2, [r3, #4]
 8006f9a:	609a      	str	r2, [r3, #8]
 8006f9c:	60da      	str	r2, [r3, #12]
 8006f9e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM4)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a4d      	ldr	r2, [pc, #308]	@ (80070dc <HAL_TIM_Base_MspInit+0x154>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d10e      	bne.n	8006fc8 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006faa:	2300      	movs	r3, #0
 8006fac:	623b      	str	r3, [r7, #32]
 8006fae:	4b4c      	ldr	r3, [pc, #304]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8006fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb2:	4a4b      	ldr	r2, [pc, #300]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8006fb4:	f043 0304 	orr.w	r3, r3, #4
 8006fb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006fba:	4b49      	ldr	r3, [pc, #292]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8006fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fbe:	f003 0304 	and.w	r3, r3, #4
 8006fc2:	623b      	str	r3, [r7, #32]
 8006fc4:	6a3b      	ldr	r3, [r7, #32]
    /* USER CODE BEGIN TIM12_MspInit 1 */

    /* USER CODE END TIM12_MspInit 1 */
  }

}
 8006fc6:	e085      	b.n	80070d4 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM5)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a45      	ldr	r2, [pc, #276]	@ (80070e4 <HAL_TIM_Base_MspInit+0x15c>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d116      	bne.n	8007000 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	61fb      	str	r3, [r7, #28]
 8006fd6:	4b42      	ldr	r3, [pc, #264]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8006fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fda:	4a41      	ldr	r2, [pc, #260]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8006fdc:	f043 0308 	orr.w	r3, r3, #8
 8006fe0:	6413      	str	r3, [r2, #64]	@ 0x40
 8006fe2:	4b3f      	ldr	r3, [pc, #252]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8006fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fe6:	f003 0308 	and.w	r3, r3, #8
 8006fea:	61fb      	str	r3, [r7, #28]
 8006fec:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8006fee:	2200      	movs	r2, #0
 8006ff0:	2105      	movs	r1, #5
 8006ff2:	2032      	movs	r0, #50	@ 0x32
 8006ff4:	f001 f827 	bl	8008046 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8006ff8:	2032      	movs	r0, #50	@ 0x32
 8006ffa:	f001 f840 	bl	800807e <HAL_NVIC_EnableIRQ>
}
 8006ffe:	e069      	b.n	80070d4 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM8)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a38      	ldr	r2, [pc, #224]	@ (80070e8 <HAL_TIM_Base_MspInit+0x160>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d116      	bne.n	8007038 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800700a:	2300      	movs	r3, #0
 800700c:	61bb      	str	r3, [r7, #24]
 800700e:	4b34      	ldr	r3, [pc, #208]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8007010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007012:	4a33      	ldr	r2, [pc, #204]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8007014:	f043 0302 	orr.w	r3, r3, #2
 8007018:	6453      	str	r3, [r2, #68]	@ 0x44
 800701a:	4b31      	ldr	r3, [pc, #196]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 800701c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800701e:	f003 0302 	and.w	r3, r3, #2
 8007022:	61bb      	str	r3, [r7, #24]
 8007024:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8007026:	2200      	movs	r2, #0
 8007028:	2105      	movs	r1, #5
 800702a:	202b      	movs	r0, #43	@ 0x2b
 800702c:	f001 f80b 	bl	8008046 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8007030:	202b      	movs	r0, #43	@ 0x2b
 8007032:	f001 f824 	bl	800807e <HAL_NVIC_EnableIRQ>
}
 8007036:	e04d      	b.n	80070d4 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM9)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a2b      	ldr	r2, [pc, #172]	@ (80070ec <HAL_TIM_Base_MspInit+0x164>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d10e      	bne.n	8007060 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8007042:	2300      	movs	r3, #0
 8007044:	617b      	str	r3, [r7, #20]
 8007046:	4b26      	ldr	r3, [pc, #152]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8007048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800704a:	4a25      	ldr	r2, [pc, #148]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 800704c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007050:	6453      	str	r3, [r2, #68]	@ 0x44
 8007052:	4b23      	ldr	r3, [pc, #140]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8007054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007056:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800705a:	617b      	str	r3, [r7, #20]
 800705c:	697b      	ldr	r3, [r7, #20]
}
 800705e:	e039      	b.n	80070d4 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM12)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a22      	ldr	r2, [pc, #136]	@ (80070f0 <HAL_TIM_Base_MspInit+0x168>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d134      	bne.n	80070d4 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800706a:	2300      	movs	r3, #0
 800706c:	613b      	str	r3, [r7, #16]
 800706e:	4b1c      	ldr	r3, [pc, #112]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8007070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007072:	4a1b      	ldr	r2, [pc, #108]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8007074:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007078:	6413      	str	r3, [r2, #64]	@ 0x40
 800707a:	4b19      	ldr	r3, [pc, #100]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 800707c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007082:	613b      	str	r3, [r7, #16]
 8007084:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007086:	2300      	movs	r3, #0
 8007088:	60fb      	str	r3, [r7, #12]
 800708a:	4b15      	ldr	r3, [pc, #84]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 800708c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800708e:	4a14      	ldr	r2, [pc, #80]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8007090:	f043 0302 	orr.w	r3, r3, #2
 8007094:	6313      	str	r3, [r2, #48]	@ 0x30
 8007096:	4b12      	ldr	r3, [pc, #72]	@ (80070e0 <HAL_TIM_Base_MspInit+0x158>)
 8007098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800709a:	f003 0302 	and.w	r3, r3, #2
 800709e:	60fb      	str	r3, [r7, #12]
 80070a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80070a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80070a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070a8:	2302      	movs	r3, #2
 80070aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80070ac:	2302      	movs	r3, #2
 80070ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070b0:	2300      	movs	r3, #0
 80070b2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80070b4:	2309      	movs	r3, #9
 80070b6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80070bc:	4619      	mov	r1, r3
 80070be:	480d      	ldr	r0, [pc, #52]	@ (80070f4 <HAL_TIM_Base_MspInit+0x16c>)
 80070c0:	f001 f88a 	bl	80081d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 80070c4:	2200      	movs	r2, #0
 80070c6:	2105      	movs	r1, #5
 80070c8:	202b      	movs	r0, #43	@ 0x2b
 80070ca:	f000 ffbc 	bl	8008046 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80070ce:	202b      	movs	r0, #43	@ 0x2b
 80070d0:	f000 ffd5 	bl	800807e <HAL_NVIC_EnableIRQ>
}
 80070d4:	bf00      	nop
 80070d6:	3738      	adds	r7, #56	@ 0x38
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	40000800 	.word	0x40000800
 80070e0:	40023800 	.word	0x40023800
 80070e4:	40000c00 	.word	0x40000c00
 80070e8:	40010400 	.word	0x40010400
 80070ec:	40014000 	.word	0x40014000
 80070f0:	40001800 	.word	0x40001800
 80070f4:	40020400 	.word	0x40020400

080070f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b08a      	sub	sp, #40	@ 0x28
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007100:	f107 0314 	add.w	r3, r7, #20
 8007104:	2200      	movs	r2, #0
 8007106:	601a      	str	r2, [r3, #0]
 8007108:	605a      	str	r2, [r3, #4]
 800710a:	609a      	str	r2, [r3, #8]
 800710c:	60da      	str	r2, [r3, #12]
 800710e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a36      	ldr	r2, [pc, #216]	@ (80071f0 <HAL_TIM_MspPostInit+0xf8>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d11f      	bne.n	800715a <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800711a:	2300      	movs	r3, #0
 800711c:	613b      	str	r3, [r7, #16]
 800711e:	4b35      	ldr	r3, [pc, #212]	@ (80071f4 <HAL_TIM_MspPostInit+0xfc>)
 8007120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007122:	4a34      	ldr	r2, [pc, #208]	@ (80071f4 <HAL_TIM_MspPostInit+0xfc>)
 8007124:	f043 0302 	orr.w	r3, r3, #2
 8007128:	6313      	str	r3, [r2, #48]	@ 0x30
 800712a:	4b32      	ldr	r3, [pc, #200]	@ (80071f4 <HAL_TIM_MspPostInit+0xfc>)
 800712c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800712e:	f003 0302 	and.w	r3, r3, #2
 8007132:	613b      	str	r3, [r7, #16]
 8007134:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_AIN2_Pin|MOTOR_AIN1_Pin;
 8007136:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800713a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800713c:	2302      	movs	r3, #2
 800713e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007140:	2300      	movs	r3, #0
 8007142:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007144:	2300      	movs	r3, #0
 8007146:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8007148:	2302      	movs	r3, #2
 800714a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800714c:	f107 0314 	add.w	r3, r7, #20
 8007150:	4619      	mov	r1, r3
 8007152:	4829      	ldr	r0, [pc, #164]	@ (80071f8 <HAL_TIM_MspPostInit+0x100>)
 8007154:	f001 f840 	bl	80081d8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8007158:	e046      	b.n	80071e8 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM8)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a27      	ldr	r2, [pc, #156]	@ (80071fc <HAL_TIM_MspPostInit+0x104>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d11e      	bne.n	80071a2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007164:	2300      	movs	r3, #0
 8007166:	60fb      	str	r3, [r7, #12]
 8007168:	4b22      	ldr	r3, [pc, #136]	@ (80071f4 <HAL_TIM_MspPostInit+0xfc>)
 800716a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800716c:	4a21      	ldr	r2, [pc, #132]	@ (80071f4 <HAL_TIM_MspPostInit+0xfc>)
 800716e:	f043 0304 	orr.w	r3, r3, #4
 8007172:	6313      	str	r3, [r2, #48]	@ 0x30
 8007174:	4b1f      	ldr	r3, [pc, #124]	@ (80071f4 <HAL_TIM_MspPostInit+0xfc>)
 8007176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007178:	f003 0304 	and.w	r3, r3, #4
 800717c:	60fb      	str	r3, [r7, #12]
 800717e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_Pin;
 8007180:	2340      	movs	r3, #64	@ 0x40
 8007182:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007184:	2302      	movs	r3, #2
 8007186:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007188:	2300      	movs	r3, #0
 800718a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800718c:	2302      	movs	r3, #2
 800718e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8007190:	2303      	movs	r3, #3
 8007192:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 8007194:	f107 0314 	add.w	r3, r7, #20
 8007198:	4619      	mov	r1, r3
 800719a:	4819      	ldr	r0, [pc, #100]	@ (8007200 <HAL_TIM_MspPostInit+0x108>)
 800719c:	f001 f81c 	bl	80081d8 <HAL_GPIO_Init>
}
 80071a0:	e022      	b.n	80071e8 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM9)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a17      	ldr	r2, [pc, #92]	@ (8007204 <HAL_TIM_MspPostInit+0x10c>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d11d      	bne.n	80071e8 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80071ac:	2300      	movs	r3, #0
 80071ae:	60bb      	str	r3, [r7, #8]
 80071b0:	4b10      	ldr	r3, [pc, #64]	@ (80071f4 <HAL_TIM_MspPostInit+0xfc>)
 80071b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071b4:	4a0f      	ldr	r2, [pc, #60]	@ (80071f4 <HAL_TIM_MspPostInit+0xfc>)
 80071b6:	f043 0310 	orr.w	r3, r3, #16
 80071ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80071bc:	4b0d      	ldr	r3, [pc, #52]	@ (80071f4 <HAL_TIM_MspPostInit+0xfc>)
 80071be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071c0:	f003 0310 	and.w	r3, r3, #16
 80071c4:	60bb      	str	r3, [r7, #8]
 80071c6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_BIN1_Pin|MOTOR_BIN2_Pin;
 80071c8:	2360      	movs	r3, #96	@ 0x60
 80071ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071cc:	2302      	movs	r3, #2
 80071ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071d0:	2300      	movs	r3, #0
 80071d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071d4:	2300      	movs	r3, #0
 80071d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80071d8:	2303      	movs	r3, #3
 80071da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80071dc:	f107 0314 	add.w	r3, r7, #20
 80071e0:	4619      	mov	r1, r3
 80071e2:	4809      	ldr	r0, [pc, #36]	@ (8007208 <HAL_TIM_MspPostInit+0x110>)
 80071e4:	f000 fff8 	bl	80081d8 <HAL_GPIO_Init>
}
 80071e8:	bf00      	nop
 80071ea:	3728      	adds	r7, #40	@ 0x28
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}
 80071f0:	40000800 	.word	0x40000800
 80071f4:	40023800 	.word	0x40023800
 80071f8:	40020400 	.word	0x40020400
 80071fc:	40010400 	.word	0x40010400
 8007200:	40020800 	.word	0x40020800
 8007204:	40014000 	.word	0x40014000
 8007208:	40021000 	.word	0x40021000

0800720c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b08a      	sub	sp, #40	@ 0x28
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007214:	f107 0314 	add.w	r3, r7, #20
 8007218:	2200      	movs	r2, #0
 800721a:	601a      	str	r2, [r3, #0]
 800721c:	605a      	str	r2, [r3, #4]
 800721e:	609a      	str	r2, [r3, #8]
 8007220:	60da      	str	r2, [r3, #12]
 8007222:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a1d      	ldr	r2, [pc, #116]	@ (80072a0 <HAL_UART_MspInit+0x94>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d134      	bne.n	8007298 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800722e:	2300      	movs	r3, #0
 8007230:	613b      	str	r3, [r7, #16]
 8007232:	4b1c      	ldr	r3, [pc, #112]	@ (80072a4 <HAL_UART_MspInit+0x98>)
 8007234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007236:	4a1b      	ldr	r2, [pc, #108]	@ (80072a4 <HAL_UART_MspInit+0x98>)
 8007238:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800723c:	6413      	str	r3, [r2, #64]	@ 0x40
 800723e:	4b19      	ldr	r3, [pc, #100]	@ (80072a4 <HAL_UART_MspInit+0x98>)
 8007240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007242:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007246:	613b      	str	r3, [r7, #16]
 8007248:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800724a:	2300      	movs	r3, #0
 800724c:	60fb      	str	r3, [r7, #12]
 800724e:	4b15      	ldr	r3, [pc, #84]	@ (80072a4 <HAL_UART_MspInit+0x98>)
 8007250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007252:	4a14      	ldr	r2, [pc, #80]	@ (80072a4 <HAL_UART_MspInit+0x98>)
 8007254:	f043 0308 	orr.w	r3, r3, #8
 8007258:	6313      	str	r3, [r2, #48]	@ 0x30
 800725a:	4b12      	ldr	r3, [pc, #72]	@ (80072a4 <HAL_UART_MspInit+0x98>)
 800725c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800725e:	f003 0308 	and.w	r3, r3, #8
 8007262:	60fb      	str	r3, [r7, #12]
 8007264:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007266:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800726a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800726c:	2302      	movs	r3, #2
 800726e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007270:	2300      	movs	r3, #0
 8007272:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007274:	2303      	movs	r3, #3
 8007276:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007278:	2307      	movs	r3, #7
 800727a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800727c:	f107 0314 	add.w	r3, r7, #20
 8007280:	4619      	mov	r1, r3
 8007282:	4809      	ldr	r0, [pc, #36]	@ (80072a8 <HAL_UART_MspInit+0x9c>)
 8007284:	f000 ffa8 	bl	80081d8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8007288:	2200      	movs	r2, #0
 800728a:	2105      	movs	r1, #5
 800728c:	2027      	movs	r0, #39	@ 0x27
 800728e:	f000 feda 	bl	8008046 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8007292:	2027      	movs	r0, #39	@ 0x27
 8007294:	f000 fef3 	bl	800807e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8007298:	bf00      	nop
 800729a:	3728      	adds	r7, #40	@ 0x28
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}
 80072a0:	40004800 	.word	0x40004800
 80072a4:	40023800 	.word	0x40023800
 80072a8:	40020c00 	.word	0x40020c00

080072ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80072ac:	b480      	push	{r7}
 80072ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80072b0:	bf00      	nop
 80072b2:	e7fd      	b.n	80072b0 <NMI_Handler+0x4>

080072b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80072b4:	b480      	push	{r7}
 80072b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80072b8:	bf00      	nop
 80072ba:	e7fd      	b.n	80072b8 <HardFault_Handler+0x4>

080072bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80072bc:	b480      	push	{r7}
 80072be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80072c0:	bf00      	nop
 80072c2:	e7fd      	b.n	80072c0 <MemManage_Handler+0x4>

080072c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80072c4:	b480      	push	{r7}
 80072c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80072c8:	bf00      	nop
 80072ca:	e7fd      	b.n	80072c8 <BusFault_Handler+0x4>

080072cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80072cc:	b480      	push	{r7}
 80072ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80072d0:	bf00      	nop
 80072d2:	e7fd      	b.n	80072d0 <UsageFault_Handler+0x4>

080072d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80072d4:	b480      	push	{r7}
 80072d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80072d8:	bf00      	nop
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr

080072e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80072e2:	b580      	push	{r7, lr}
 80072e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80072e6:	f000 f98f 	bl	8007608 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80072ea:	f007 fe21 	bl	800ef30 <xTaskGetSchedulerState>
 80072ee:	4603      	mov	r3, r0
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d001      	beq.n	80072f8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80072f4:	f008 fd18 	bl	800fd28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80072f8:	bf00      	nop
 80072fa:	bd80      	pop	{r7, pc}

080072fc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007300:	4802      	ldr	r0, [pc, #8]	@ (800730c <USART3_IRQHandler+0x10>)
 8007302:	f004 fe1b 	bl	800bf3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8007306:	bf00      	nop
 8007308:	bd80      	pop	{r7, pc}
 800730a:	bf00      	nop
 800730c:	200005a4 	.word	0x200005a4

08007310 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8007314:	4803      	ldr	r0, [pc, #12]	@ (8007324 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8007316:	f003 fc77 	bl	800ac08 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 800731a:	4803      	ldr	r0, [pc, #12]	@ (8007328 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 800731c:	f003 fc74 	bl	800ac08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8007320:	bf00      	nop
 8007322:	bd80      	pop	{r7, pc}
 8007324:	200004cc 	.word	0x200004cc
 8007328:	2000055c 	.word	0x2000055c

0800732c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
  // no-op
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8007330:	4802      	ldr	r0, [pc, #8]	@ (800733c <TIM5_IRQHandler+0x10>)
 8007332:	f003 fc69 	bl	800ac08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8007336:	bf00      	nop
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	20000484 	.word	0x20000484

08007340 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007340:	b480      	push	{r7}
 8007342:	af00      	add	r7, sp, #0
  return 1;
 8007344:	2301      	movs	r3, #1
}
 8007346:	4618      	mov	r0, r3
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <_kill>:

int _kill(int pid, int sig)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800735a:	f00a fc85 	bl	8011c68 <__errno>
 800735e:	4603      	mov	r3, r0
 8007360:	2216      	movs	r2, #22
 8007362:	601a      	str	r2, [r3, #0]
  return -1;
 8007364:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8007368:	4618      	mov	r0, r3
 800736a:	3708      	adds	r7, #8
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <_exit>:

void _exit (int status)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007378:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f7ff ffe7 	bl	8007350 <_kill>
  while (1) {}    /* Make sure we hang here */
 8007382:	bf00      	nop
 8007384:	e7fd      	b.n	8007382 <_exit+0x12>

08007386 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007386:	b580      	push	{r7, lr}
 8007388:	b086      	sub	sp, #24
 800738a:	af00      	add	r7, sp, #0
 800738c:	60f8      	str	r0, [r7, #12]
 800738e:	60b9      	str	r1, [r7, #8]
 8007390:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007392:	2300      	movs	r3, #0
 8007394:	617b      	str	r3, [r7, #20]
 8007396:	e00a      	b.n	80073ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007398:	f3af 8000 	nop.w
 800739c:	4601      	mov	r1, r0
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	1c5a      	adds	r2, r3, #1
 80073a2:	60ba      	str	r2, [r7, #8]
 80073a4:	b2ca      	uxtb	r2, r1
 80073a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	3301      	adds	r3, #1
 80073ac:	617b      	str	r3, [r7, #20]
 80073ae:	697a      	ldr	r2, [r7, #20]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	dbf0      	blt.n	8007398 <_read+0x12>
  }

  return len;
 80073b6:	687b      	ldr	r3, [r7, #4]
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3718      	adds	r7, #24
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80073cc:	2300      	movs	r3, #0
 80073ce:	617b      	str	r3, [r7, #20]
 80073d0:	e009      	b.n	80073e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	1c5a      	adds	r2, r3, #1
 80073d6:	60ba      	str	r2, [r7, #8]
 80073d8:	781b      	ldrb	r3, [r3, #0]
 80073da:	4618      	mov	r0, r3
 80073dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	3301      	adds	r3, #1
 80073e4:	617b      	str	r3, [r7, #20]
 80073e6:	697a      	ldr	r2, [r7, #20]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	dbf1      	blt.n	80073d2 <_write+0x12>
  }
  return len;
 80073ee:	687b      	ldr	r3, [r7, #4]
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3718      	adds	r7, #24
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}

080073f8 <_close>:

int _close(int file)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b083      	sub	sp, #12
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007400:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8007404:	4618      	mov	r0, r3
 8007406:	370c      	adds	r7, #12
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr

08007410 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007410:	b480      	push	{r7}
 8007412:	b083      	sub	sp, #12
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007420:	605a      	str	r2, [r3, #4]
  return 0;
 8007422:	2300      	movs	r3, #0
}
 8007424:	4618      	mov	r0, r3
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <_isatty>:

int _isatty(int file)
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007438:	2301      	movs	r3, #1
}
 800743a:	4618      	mov	r0, r3
 800743c:	370c      	adds	r7, #12
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007446:	b480      	push	{r7}
 8007448:	b085      	sub	sp, #20
 800744a:	af00      	add	r7, sp, #0
 800744c:	60f8      	str	r0, [r7, #12]
 800744e:	60b9      	str	r1, [r7, #8]
 8007450:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3714      	adds	r7, #20
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr

08007460 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b086      	sub	sp, #24
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007468:	4a14      	ldr	r2, [pc, #80]	@ (80074bc <_sbrk+0x5c>)
 800746a:	4b15      	ldr	r3, [pc, #84]	@ (80074c0 <_sbrk+0x60>)
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007474:	4b13      	ldr	r3, [pc, #76]	@ (80074c4 <_sbrk+0x64>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d102      	bne.n	8007482 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800747c:	4b11      	ldr	r3, [pc, #68]	@ (80074c4 <_sbrk+0x64>)
 800747e:	4a12      	ldr	r2, [pc, #72]	@ (80074c8 <_sbrk+0x68>)
 8007480:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007482:	4b10      	ldr	r3, [pc, #64]	@ (80074c4 <_sbrk+0x64>)
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	4413      	add	r3, r2
 800748a:	693a      	ldr	r2, [r7, #16]
 800748c:	429a      	cmp	r2, r3
 800748e:	d207      	bcs.n	80074a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007490:	f00a fbea 	bl	8011c68 <__errno>
 8007494:	4603      	mov	r3, r0
 8007496:	220c      	movs	r2, #12
 8007498:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800749a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800749e:	e009      	b.n	80074b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80074a0:	4b08      	ldr	r3, [pc, #32]	@ (80074c4 <_sbrk+0x64>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80074a6:	4b07      	ldr	r3, [pc, #28]	@ (80074c4 <_sbrk+0x64>)
 80074a8:	681a      	ldr	r2, [r3, #0]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	4413      	add	r3, r2
 80074ae:	4a05      	ldr	r2, [pc, #20]	@ (80074c4 <_sbrk+0x64>)
 80074b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80074b2:	68fb      	ldr	r3, [r7, #12]
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3718      	adds	r7, #24
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}
 80074bc:	20020000 	.word	0x20020000
 80074c0:	00000400 	.word	0x00000400
 80074c4:	20000d8c 	.word	0x20000d8c
 80074c8:	20005830 	.word	0x20005830

080074cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80074cc:	b480      	push	{r7}
 80074ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80074d0:	4b06      	ldr	r3, [pc, #24]	@ (80074ec <SystemInit+0x20>)
 80074d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074d6:	4a05      	ldr	r2, [pc, #20]	@ (80074ec <SystemInit+0x20>)
 80074d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80074dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80074e0:	bf00      	nop
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr
 80074ea:	bf00      	nop
 80074ec:	e000ed00 	.word	0xe000ed00

080074f0 <user_is_pressed>:
#include "userButton.h"

uint8_t user_is_pressed() {
 80074f0:	b580      	push	{r7, lr}
 80074f2:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) != GPIO_PIN_SET;
 80074f4:	2101      	movs	r1, #1
 80074f6:	4805      	ldr	r0, [pc, #20]	@ (800750c <user_is_pressed+0x1c>)
 80074f8:	f001 f80a 	bl	8008510 <HAL_GPIO_ReadPin>
 80074fc:	4603      	mov	r3, r0
 80074fe:	2b01      	cmp	r3, #1
 8007500:	bf14      	ite	ne
 8007502:	2301      	movne	r3, #1
 8007504:	2300      	moveq	r3, #0
 8007506:	b2db      	uxtb	r3, r3
}
 8007508:	4618      	mov	r0, r3
 800750a:	bd80      	pop	{r7, pc}
 800750c:	40021000 	.word	0x40021000

08007510 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007510:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007548 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8007514:	f7ff ffda 	bl	80074cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8007518:	480c      	ldr	r0, [pc, #48]	@ (800754c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800751a:	490d      	ldr	r1, [pc, #52]	@ (8007550 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800751c:	4a0d      	ldr	r2, [pc, #52]	@ (8007554 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800751e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007520:	e002      	b.n	8007528 <LoopCopyDataInit>

08007522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007526:	3304      	adds	r3, #4

08007528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800752a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800752c:	d3f9      	bcc.n	8007522 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800752e:	4a0a      	ldr	r2, [pc, #40]	@ (8007558 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007530:	4c0a      	ldr	r4, [pc, #40]	@ (800755c <LoopFillZerobss+0x22>)
  movs r3, #0
 8007532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007534:	e001      	b.n	800753a <LoopFillZerobss>

08007536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007538:	3204      	adds	r2, #4

0800753a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800753a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800753c:	d3fb      	bcc.n	8007536 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800753e:	f00a fb99 	bl	8011c74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007542:	f7fa ff93 	bl	800246c <main>
  bx  lr    
 8007546:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007548:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800754c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007550:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8007554:	08015788 	.word	0x08015788
  ldr r2, =_sbss
 8007558:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 800755c:	20005830 	.word	0x20005830

08007560 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007560:	e7fe      	b.n	8007560 <ADC_IRQHandler>
	...

08007564 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007568:	4b0e      	ldr	r3, [pc, #56]	@ (80075a4 <HAL_Init+0x40>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a0d      	ldr	r2, [pc, #52]	@ (80075a4 <HAL_Init+0x40>)
 800756e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007572:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007574:	4b0b      	ldr	r3, [pc, #44]	@ (80075a4 <HAL_Init+0x40>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a0a      	ldr	r2, [pc, #40]	@ (80075a4 <HAL_Init+0x40>)
 800757a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800757e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007580:	4b08      	ldr	r3, [pc, #32]	@ (80075a4 <HAL_Init+0x40>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a07      	ldr	r2, [pc, #28]	@ (80075a4 <HAL_Init+0x40>)
 8007586:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800758a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800758c:	2003      	movs	r0, #3
 800758e:	f000 fd4f 	bl	8008030 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007592:	200f      	movs	r0, #15
 8007594:	f000 f808 	bl	80075a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007598:	f7ff fba4 	bl	8006ce4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800759c:	2300      	movs	r3, #0
}
 800759e:	4618      	mov	r0, r3
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop
 80075a4:	40023c00 	.word	0x40023c00

080075a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b082      	sub	sp, #8
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80075b0:	4b12      	ldr	r3, [pc, #72]	@ (80075fc <HAL_InitTick+0x54>)
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	4b12      	ldr	r3, [pc, #72]	@ (8007600 <HAL_InitTick+0x58>)
 80075b6:	781b      	ldrb	r3, [r3, #0]
 80075b8:	4619      	mov	r1, r3
 80075ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80075be:	fbb3 f3f1 	udiv	r3, r3, r1
 80075c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80075c6:	4618      	mov	r0, r3
 80075c8:	f000 fd67 	bl	800809a <HAL_SYSTICK_Config>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d001      	beq.n	80075d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e00e      	b.n	80075f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2b0f      	cmp	r3, #15
 80075da:	d80a      	bhi.n	80075f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80075dc:	2200      	movs	r2, #0
 80075de:	6879      	ldr	r1, [r7, #4]
 80075e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80075e4:	f000 fd2f 	bl	8008046 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80075e8:	4a06      	ldr	r2, [pc, #24]	@ (8007604 <HAL_InitTick+0x5c>)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80075ee:	2300      	movs	r3, #0
 80075f0:	e000      	b.n	80075f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3708      	adds	r7, #8
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}
 80075fc:	20000028 	.word	0x20000028
 8007600:	20000030 	.word	0x20000030
 8007604:	2000002c 	.word	0x2000002c

08007608 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007608:	b480      	push	{r7}
 800760a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800760c:	4b06      	ldr	r3, [pc, #24]	@ (8007628 <HAL_IncTick+0x20>)
 800760e:	781b      	ldrb	r3, [r3, #0]
 8007610:	461a      	mov	r2, r3
 8007612:	4b06      	ldr	r3, [pc, #24]	@ (800762c <HAL_IncTick+0x24>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4413      	add	r3, r2
 8007618:	4a04      	ldr	r2, [pc, #16]	@ (800762c <HAL_IncTick+0x24>)
 800761a:	6013      	str	r3, [r2, #0]
}
 800761c:	bf00      	nop
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop
 8007628:	20000030 	.word	0x20000030
 800762c:	20000d90 	.word	0x20000d90

08007630 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007630:	b480      	push	{r7}
 8007632:	af00      	add	r7, sp, #0
  return uwTick;
 8007634:	4b03      	ldr	r3, [pc, #12]	@ (8007644 <HAL_GetTick+0x14>)
 8007636:	681b      	ldr	r3, [r3, #0]
}
 8007638:	4618      	mov	r0, r3
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr
 8007642:	bf00      	nop
 8007644:	20000d90 	.word	0x20000d90

08007648 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b084      	sub	sp, #16
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007650:	f7ff ffee 	bl	8007630 <HAL_GetTick>
 8007654:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007660:	d005      	beq.n	800766e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007662:	4b0a      	ldr	r3, [pc, #40]	@ (800768c <HAL_Delay+0x44>)
 8007664:	781b      	ldrb	r3, [r3, #0]
 8007666:	461a      	mov	r2, r3
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	4413      	add	r3, r2
 800766c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800766e:	bf00      	nop
 8007670:	f7ff ffde 	bl	8007630 <HAL_GetTick>
 8007674:	4602      	mov	r2, r0
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	1ad3      	subs	r3, r2, r3
 800767a:	68fa      	ldr	r2, [r7, #12]
 800767c:	429a      	cmp	r2, r3
 800767e:	d8f7      	bhi.n	8007670 <HAL_Delay+0x28>
  {
  }
}
 8007680:	bf00      	nop
 8007682:	bf00      	nop
 8007684:	3710      	adds	r7, #16
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	20000030 	.word	0x20000030

08007690 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007698:	2300      	movs	r3, #0
 800769a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d101      	bne.n	80076a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	e033      	b.n	800770e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d109      	bne.n	80076c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff fb44 	bl	8006d3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2200      	movs	r2, #0
 80076be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076c6:	f003 0310 	and.w	r3, r3, #16
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d118      	bne.n	8007700 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076d2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80076d6:	f023 0302 	bic.w	r3, r3, #2
 80076da:	f043 0202 	orr.w	r2, r3, #2
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 fad8 	bl	8007c98 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076f2:	f023 0303 	bic.w	r3, r3, #3
 80076f6:	f043 0201 	orr.w	r2, r3, #1
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	641a      	str	r2, [r3, #64]	@ 0x40
 80076fe:	e001      	b.n	8007704 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800770c:	7bfb      	ldrb	r3, [r7, #15]
}
 800770e:	4618      	mov	r0, r3
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
	...

08007718 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8007718:	b480      	push	{r7}
 800771a:	b085      	sub	sp, #20
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8007720:	2300      	movs	r3, #0
 8007722:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800772a:	2b01      	cmp	r3, #1
 800772c:	d101      	bne.n	8007732 <HAL_ADC_Start+0x1a>
 800772e:	2302      	movs	r3, #2
 8007730:	e0b2      	b.n	8007898 <HAL_ADC_Start+0x180>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2201      	movs	r2, #1
 8007736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	f003 0301 	and.w	r3, r3, #1
 8007744:	2b01      	cmp	r3, #1
 8007746:	d018      	beq.n	800777a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	689a      	ldr	r2, [r3, #8]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f042 0201 	orr.w	r2, r2, #1
 8007756:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007758:	4b52      	ldr	r3, [pc, #328]	@ (80078a4 <HAL_ADC_Start+0x18c>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a52      	ldr	r2, [pc, #328]	@ (80078a8 <HAL_ADC_Start+0x190>)
 800775e:	fba2 2303 	umull	r2, r3, r2, r3
 8007762:	0c9a      	lsrs	r2, r3, #18
 8007764:	4613      	mov	r3, r2
 8007766:	005b      	lsls	r3, r3, #1
 8007768:	4413      	add	r3, r2
 800776a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800776c:	e002      	b.n	8007774 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	3b01      	subs	r3, #1
 8007772:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1f9      	bne.n	800776e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	f003 0301 	and.w	r3, r3, #1
 8007784:	2b01      	cmp	r3, #1
 8007786:	d17a      	bne.n	800787e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800778c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8007790:	f023 0301 	bic.w	r3, r3, #1
 8007794:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d007      	beq.n	80077ba <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80077b2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80077c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077c6:	d106      	bne.n	80077d6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077cc:	f023 0206 	bic.w	r2, r3, #6
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	645a      	str	r2, [r3, #68]	@ 0x44
 80077d4:	e002      	b.n	80077dc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80077e4:	4b31      	ldr	r3, [pc, #196]	@ (80078ac <HAL_ADC_Start+0x194>)
 80077e6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80077f0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	f003 031f 	and.w	r3, r3, #31
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d12a      	bne.n	8007854 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a2b      	ldr	r2, [pc, #172]	@ (80078b0 <HAL_ADC_Start+0x198>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d015      	beq.n	8007834 <HAL_ADC_Start+0x11c>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a29      	ldr	r2, [pc, #164]	@ (80078b4 <HAL_ADC_Start+0x19c>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d105      	bne.n	800781e <HAL_ADC_Start+0x106>
 8007812:	4b26      	ldr	r3, [pc, #152]	@ (80078ac <HAL_ADC_Start+0x194>)
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	f003 031f 	and.w	r3, r3, #31
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00a      	beq.n	8007834 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a25      	ldr	r2, [pc, #148]	@ (80078b8 <HAL_ADC_Start+0x1a0>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d136      	bne.n	8007896 <HAL_ADC_Start+0x17e>
 8007828:	4b20      	ldr	r3, [pc, #128]	@ (80078ac <HAL_ADC_Start+0x194>)
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	f003 0310 	and.w	r3, r3, #16
 8007830:	2b00      	cmp	r3, #0
 8007832:	d130      	bne.n	8007896 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800783e:	2b00      	cmp	r3, #0
 8007840:	d129      	bne.n	8007896 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	689a      	ldr	r2, [r3, #8]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8007850:	609a      	str	r2, [r3, #8]
 8007852:	e020      	b.n	8007896 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a15      	ldr	r2, [pc, #84]	@ (80078b0 <HAL_ADC_Start+0x198>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d11b      	bne.n	8007896 <HAL_ADC_Start+0x17e>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007868:	2b00      	cmp	r3, #0
 800786a:	d114      	bne.n	8007896 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	689a      	ldr	r2, [r3, #8]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800787a:	609a      	str	r2, [r3, #8]
 800787c:	e00b      	b.n	8007896 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007882:	f043 0210 	orr.w	r2, r3, #16
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800788e:	f043 0201 	orr.w	r2, r3, #1
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8007896:	2300      	movs	r3, #0
}
 8007898:	4618      	mov	r0, r3
 800789a:	3714      	adds	r7, #20
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr
 80078a4:	20000028 	.word	0x20000028
 80078a8:	431bde83 	.word	0x431bde83
 80078ac:	40012300 	.word	0x40012300
 80078b0:	40012000 	.word	0x40012000
 80078b4:	40012100 	.word	0x40012100
 80078b8:	40012200 	.word	0x40012200

080078bc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80078bc:	b480      	push	{r7}
 80078be:	b083      	sub	sp, #12
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	d101      	bne.n	80078d2 <HAL_ADC_Stop+0x16>
 80078ce:	2302      	movs	r3, #2
 80078d0:	e021      	b.n	8007916 <HAL_ADC_Stop+0x5a>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2201      	movs	r2, #1
 80078d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	689a      	ldr	r2, [r3, #8]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f022 0201 	bic.w	r2, r2, #1
 80078e8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f003 0301 	and.w	r3, r3, #1
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d109      	bne.n	800790c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078fc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007900:	f023 0301 	bic.w	r3, r3, #1
 8007904:	f043 0201 	orr.w	r2, r3, #1
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	370c      	adds	r7, #12
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr

08007922 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8007922:	b580      	push	{r7, lr}
 8007924:	b084      	sub	sp, #16
 8007926:	af00      	add	r7, sp, #0
 8007928:	6078      	str	r0, [r7, #4]
 800792a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800792c:	2300      	movs	r3, #0
 800792e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800793a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800793e:	d113      	bne.n	8007968 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800794a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800794e:	d10b      	bne.n	8007968 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007954:	f043 0220 	orr.w	r2, r3, #32
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	e063      	b.n	8007a30 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8007968:	f7ff fe62 	bl	8007630 <HAL_GetTick>
 800796c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800796e:	e021      	b.n	80079b4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007976:	d01d      	beq.n	80079b4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d007      	beq.n	800798e <HAL_ADC_PollForConversion+0x6c>
 800797e:	f7ff fe57 	bl	8007630 <HAL_GetTick>
 8007982:	4602      	mov	r2, r0
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	1ad3      	subs	r3, r2, r3
 8007988:	683a      	ldr	r2, [r7, #0]
 800798a:	429a      	cmp	r2, r3
 800798c:	d212      	bcs.n	80079b4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f003 0302 	and.w	r3, r3, #2
 8007998:	2b02      	cmp	r3, #2
 800799a:	d00b      	beq.n	80079b4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079a0:	f043 0204 	orr.w	r2, r3, #4
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2200      	movs	r2, #0
 80079ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80079b0:	2303      	movs	r3, #3
 80079b2:	e03d      	b.n	8007a30 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f003 0302 	and.w	r3, r3, #2
 80079be:	2b02      	cmp	r3, #2
 80079c0:	d1d6      	bne.n	8007970 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f06f 0212 	mvn.w	r2, #18
 80079ca:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d123      	bne.n	8007a2e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d11f      	bne.n	8007a2e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d006      	beq.n	8007a0a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d111      	bne.n	8007a2e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a0e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d105      	bne.n	8007a2e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a26:	f043 0201 	orr.w	r2, r3, #1
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8007a2e:	2300      	movs	r3, #0
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3710      	adds	r7, #16
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	370c      	adds	r7, #12
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
	...

08007a54 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b085      	sub	sp, #20
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
 8007a5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d101      	bne.n	8007a70 <HAL_ADC_ConfigChannel+0x1c>
 8007a6c:	2302      	movs	r3, #2
 8007a6e:	e105      	b.n	8007c7c <HAL_ADC_ConfigChannel+0x228>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	2b09      	cmp	r3, #9
 8007a7e:	d925      	bls.n	8007acc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	68d9      	ldr	r1, [r3, #12]
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	461a      	mov	r2, r3
 8007a8e:	4613      	mov	r3, r2
 8007a90:	005b      	lsls	r3, r3, #1
 8007a92:	4413      	add	r3, r2
 8007a94:	3b1e      	subs	r3, #30
 8007a96:	2207      	movs	r2, #7
 8007a98:	fa02 f303 	lsl.w	r3, r2, r3
 8007a9c:	43da      	mvns	r2, r3
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	400a      	ands	r2, r1
 8007aa4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68d9      	ldr	r1, [r3, #12]
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	689a      	ldr	r2, [r3, #8]
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	4603      	mov	r3, r0
 8007aba:	005b      	lsls	r3, r3, #1
 8007abc:	4403      	add	r3, r0
 8007abe:	3b1e      	subs	r3, #30
 8007ac0:	409a      	lsls	r2, r3
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	430a      	orrs	r2, r1
 8007ac8:	60da      	str	r2, [r3, #12]
 8007aca:	e022      	b.n	8007b12 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	6919      	ldr	r1, [r3, #16]
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	461a      	mov	r2, r3
 8007ada:	4613      	mov	r3, r2
 8007adc:	005b      	lsls	r3, r3, #1
 8007ade:	4413      	add	r3, r2
 8007ae0:	2207      	movs	r2, #7
 8007ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ae6:	43da      	mvns	r2, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	400a      	ands	r2, r1
 8007aee:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	6919      	ldr	r1, [r3, #16]
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	689a      	ldr	r2, [r3, #8]
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	4618      	mov	r0, r3
 8007b02:	4603      	mov	r3, r0
 8007b04:	005b      	lsls	r3, r3, #1
 8007b06:	4403      	add	r3, r0
 8007b08:	409a      	lsls	r2, r3
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	430a      	orrs	r2, r1
 8007b10:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	2b06      	cmp	r3, #6
 8007b18:	d824      	bhi.n	8007b64 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	685a      	ldr	r2, [r3, #4]
 8007b24:	4613      	mov	r3, r2
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	4413      	add	r3, r2
 8007b2a:	3b05      	subs	r3, #5
 8007b2c:	221f      	movs	r2, #31
 8007b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b32:	43da      	mvns	r2, r3
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	400a      	ands	r2, r1
 8007b3a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	4618      	mov	r0, r3
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	685a      	ldr	r2, [r3, #4]
 8007b4e:	4613      	mov	r3, r2
 8007b50:	009b      	lsls	r3, r3, #2
 8007b52:	4413      	add	r3, r2
 8007b54:	3b05      	subs	r3, #5
 8007b56:	fa00 f203 	lsl.w	r2, r0, r3
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	430a      	orrs	r2, r1
 8007b60:	635a      	str	r2, [r3, #52]	@ 0x34
 8007b62:	e04c      	b.n	8007bfe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	2b0c      	cmp	r3, #12
 8007b6a:	d824      	bhi.n	8007bb6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	685a      	ldr	r2, [r3, #4]
 8007b76:	4613      	mov	r3, r2
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	4413      	add	r3, r2
 8007b7c:	3b23      	subs	r3, #35	@ 0x23
 8007b7e:	221f      	movs	r2, #31
 8007b80:	fa02 f303 	lsl.w	r3, r2, r3
 8007b84:	43da      	mvns	r2, r3
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	400a      	ands	r2, r1
 8007b8c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	685a      	ldr	r2, [r3, #4]
 8007ba0:	4613      	mov	r3, r2
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	4413      	add	r3, r2
 8007ba6:	3b23      	subs	r3, #35	@ 0x23
 8007ba8:	fa00 f203 	lsl.w	r2, r0, r3
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	430a      	orrs	r2, r1
 8007bb2:	631a      	str	r2, [r3, #48]	@ 0x30
 8007bb4:	e023      	b.n	8007bfe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	685a      	ldr	r2, [r3, #4]
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	4413      	add	r3, r2
 8007bc6:	3b41      	subs	r3, #65	@ 0x41
 8007bc8:	221f      	movs	r2, #31
 8007bca:	fa02 f303 	lsl.w	r3, r2, r3
 8007bce:	43da      	mvns	r2, r3
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	400a      	ands	r2, r1
 8007bd6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	4618      	mov	r0, r3
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	685a      	ldr	r2, [r3, #4]
 8007bea:	4613      	mov	r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4413      	add	r3, r2
 8007bf0:	3b41      	subs	r3, #65	@ 0x41
 8007bf2:	fa00 f203 	lsl.w	r2, r0, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	430a      	orrs	r2, r1
 8007bfc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007bfe:	4b22      	ldr	r3, [pc, #136]	@ (8007c88 <HAL_ADC_ConfigChannel+0x234>)
 8007c00:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a21      	ldr	r2, [pc, #132]	@ (8007c8c <HAL_ADC_ConfigChannel+0x238>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d109      	bne.n	8007c20 <HAL_ADC_ConfigChannel+0x1cc>
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2b12      	cmp	r3, #18
 8007c12:	d105      	bne.n	8007c20 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a19      	ldr	r2, [pc, #100]	@ (8007c8c <HAL_ADC_ConfigChannel+0x238>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d123      	bne.n	8007c72 <HAL_ADC_ConfigChannel+0x21e>
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	2b10      	cmp	r3, #16
 8007c30:	d003      	beq.n	8007c3a <HAL_ADC_ConfigChannel+0x1e6>
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2b11      	cmp	r3, #17
 8007c38:	d11b      	bne.n	8007c72 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	2b10      	cmp	r3, #16
 8007c4c:	d111      	bne.n	8007c72 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007c4e:	4b10      	ldr	r3, [pc, #64]	@ (8007c90 <HAL_ADC_ConfigChannel+0x23c>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a10      	ldr	r2, [pc, #64]	@ (8007c94 <HAL_ADC_ConfigChannel+0x240>)
 8007c54:	fba2 2303 	umull	r2, r3, r2, r3
 8007c58:	0c9a      	lsrs	r2, r3, #18
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	4413      	add	r3, r2
 8007c60:	005b      	lsls	r3, r3, #1
 8007c62:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8007c64:	e002      	b.n	8007c6c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d1f9      	bne.n	8007c66 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr
 8007c88:	40012300 	.word	0x40012300
 8007c8c:	40012000 	.word	0x40012000
 8007c90:	20000028 	.word	0x20000028
 8007c94:	431bde83 	.word	0x431bde83

08007c98 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b085      	sub	sp, #20
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007ca0:	4b79      	ldr	r3, [pc, #484]	@ (8007e88 <ADC_Init+0x1f0>)
 8007ca2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	685a      	ldr	r2, [r3, #4]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	431a      	orrs	r2, r3
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	685a      	ldr	r2, [r3, #4]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ccc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	6859      	ldr	r1, [r3, #4]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	691b      	ldr	r3, [r3, #16]
 8007cd8:	021a      	lsls	r2, r3, #8
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	430a      	orrs	r2, r1
 8007ce0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	685a      	ldr	r2, [r3, #4]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8007cf0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	6859      	ldr	r1, [r3, #4]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	689a      	ldr	r2, [r3, #8]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	430a      	orrs	r2, r1
 8007d02:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	689a      	ldr	r2, [r3, #8]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	6899      	ldr	r1, [r3, #8]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	68da      	ldr	r2, [r3, #12]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	430a      	orrs	r2, r1
 8007d24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d2a:	4a58      	ldr	r2, [pc, #352]	@ (8007e8c <ADC_Init+0x1f4>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d022      	beq.n	8007d76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	689a      	ldr	r2, [r3, #8]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007d3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	6899      	ldr	r1, [r3, #8]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	430a      	orrs	r2, r1
 8007d50:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	689a      	ldr	r2, [r3, #8]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007d60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	6899      	ldr	r1, [r3, #8]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	430a      	orrs	r2, r1
 8007d72:	609a      	str	r2, [r3, #8]
 8007d74:	e00f      	b.n	8007d96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	689a      	ldr	r2, [r3, #8]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007d84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	689a      	ldr	r2, [r3, #8]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007d94:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	689a      	ldr	r2, [r3, #8]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f022 0202 	bic.w	r2, r2, #2
 8007da4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	6899      	ldr	r1, [r3, #8]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	7e1b      	ldrb	r3, [r3, #24]
 8007db0:	005a      	lsls	r2, r3, #1
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	430a      	orrs	r2, r1
 8007db8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d01b      	beq.n	8007dfc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	685a      	ldr	r2, [r3, #4]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007dd2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	685a      	ldr	r2, [r3, #4]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8007de2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	6859      	ldr	r1, [r3, #4]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dee:	3b01      	subs	r3, #1
 8007df0:	035a      	lsls	r2, r3, #13
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	430a      	orrs	r2, r1
 8007df8:	605a      	str	r2, [r3, #4]
 8007dfa:	e007      	b.n	8007e0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	685a      	ldr	r2, [r3, #4]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e0a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8007e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	69db      	ldr	r3, [r3, #28]
 8007e26:	3b01      	subs	r3, #1
 8007e28:	051a      	lsls	r2, r3, #20
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	430a      	orrs	r2, r1
 8007e30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	689a      	ldr	r2, [r3, #8]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007e40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	6899      	ldr	r1, [r3, #8]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007e4e:	025a      	lsls	r2, r3, #9
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	430a      	orrs	r2, r1
 8007e56:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	689a      	ldr	r2, [r3, #8]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	6899      	ldr	r1, [r3, #8]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	695b      	ldr	r3, [r3, #20]
 8007e72:	029a      	lsls	r2, r3, #10
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	430a      	orrs	r2, r1
 8007e7a:	609a      	str	r2, [r3, #8]
}
 8007e7c:	bf00      	nop
 8007e7e:	3714      	adds	r7, #20
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr
 8007e88:	40012300 	.word	0x40012300
 8007e8c:	0f000001 	.word	0x0f000001

08007e90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f003 0307 	and.w	r3, r3, #7
 8007e9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8007ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007ea6:	68ba      	ldr	r2, [r7, #8]
 8007ea8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007eac:	4013      	ands	r3, r2
 8007eae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007eb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007ebc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007ec2:	4a04      	ldr	r2, [pc, #16]	@ (8007ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	60d3      	str	r3, [r2, #12]
}
 8007ec8:	bf00      	nop
 8007eca:	3714      	adds	r7, #20
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr
 8007ed4:	e000ed00 	.word	0xe000ed00

08007ed8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007edc:	4b04      	ldr	r3, [pc, #16]	@ (8007ef0 <__NVIC_GetPriorityGrouping+0x18>)
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	0a1b      	lsrs	r3, r3, #8
 8007ee2:	f003 0307 	and.w	r3, r3, #7
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr
 8007ef0:	e000ed00 	.word	0xe000ed00

08007ef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	4603      	mov	r3, r0
 8007efc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	db0b      	blt.n	8007f1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007f06:	79fb      	ldrb	r3, [r7, #7]
 8007f08:	f003 021f 	and.w	r2, r3, #31
 8007f0c:	4907      	ldr	r1, [pc, #28]	@ (8007f2c <__NVIC_EnableIRQ+0x38>)
 8007f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f12:	095b      	lsrs	r3, r3, #5
 8007f14:	2001      	movs	r0, #1
 8007f16:	fa00 f202 	lsl.w	r2, r0, r2
 8007f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007f1e:	bf00      	nop
 8007f20:	370c      	adds	r7, #12
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr
 8007f2a:	bf00      	nop
 8007f2c:	e000e100 	.word	0xe000e100

08007f30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b083      	sub	sp, #12
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	4603      	mov	r3, r0
 8007f38:	6039      	str	r1, [r7, #0]
 8007f3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	db0a      	blt.n	8007f5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	b2da      	uxtb	r2, r3
 8007f48:	490c      	ldr	r1, [pc, #48]	@ (8007f7c <__NVIC_SetPriority+0x4c>)
 8007f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f4e:	0112      	lsls	r2, r2, #4
 8007f50:	b2d2      	uxtb	r2, r2
 8007f52:	440b      	add	r3, r1
 8007f54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007f58:	e00a      	b.n	8007f70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	b2da      	uxtb	r2, r3
 8007f5e:	4908      	ldr	r1, [pc, #32]	@ (8007f80 <__NVIC_SetPriority+0x50>)
 8007f60:	79fb      	ldrb	r3, [r7, #7]
 8007f62:	f003 030f 	and.w	r3, r3, #15
 8007f66:	3b04      	subs	r3, #4
 8007f68:	0112      	lsls	r2, r2, #4
 8007f6a:	b2d2      	uxtb	r2, r2
 8007f6c:	440b      	add	r3, r1
 8007f6e:	761a      	strb	r2, [r3, #24]
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr
 8007f7c:	e000e100 	.word	0xe000e100
 8007f80:	e000ed00 	.word	0xe000ed00

08007f84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b089      	sub	sp, #36	@ 0x24
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	60f8      	str	r0, [r7, #12]
 8007f8c:	60b9      	str	r1, [r7, #8]
 8007f8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f003 0307 	and.w	r3, r3, #7
 8007f96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007f98:	69fb      	ldr	r3, [r7, #28]
 8007f9a:	f1c3 0307 	rsb	r3, r3, #7
 8007f9e:	2b04      	cmp	r3, #4
 8007fa0:	bf28      	it	cs
 8007fa2:	2304      	movcs	r3, #4
 8007fa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007fa6:	69fb      	ldr	r3, [r7, #28]
 8007fa8:	3304      	adds	r3, #4
 8007faa:	2b06      	cmp	r3, #6
 8007fac:	d902      	bls.n	8007fb4 <NVIC_EncodePriority+0x30>
 8007fae:	69fb      	ldr	r3, [r7, #28]
 8007fb0:	3b03      	subs	r3, #3
 8007fb2:	e000      	b.n	8007fb6 <NVIC_EncodePriority+0x32>
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007fb8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007fbc:	69bb      	ldr	r3, [r7, #24]
 8007fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc2:	43da      	mvns	r2, r3
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	401a      	ands	r2, r3
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007fcc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8007fd6:	43d9      	mvns	r1, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007fdc:	4313      	orrs	r3, r2
         );
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3724      	adds	r7, #36	@ 0x24
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr
	...

08007fec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b082      	sub	sp, #8
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007ffc:	d301      	bcc.n	8008002 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007ffe:	2301      	movs	r3, #1
 8008000:	e00f      	b.n	8008022 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008002:	4a0a      	ldr	r2, [pc, #40]	@ (800802c <SysTick_Config+0x40>)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	3b01      	subs	r3, #1
 8008008:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800800a:	210f      	movs	r1, #15
 800800c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008010:	f7ff ff8e 	bl	8007f30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008014:	4b05      	ldr	r3, [pc, #20]	@ (800802c <SysTick_Config+0x40>)
 8008016:	2200      	movs	r2, #0
 8008018:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800801a:	4b04      	ldr	r3, [pc, #16]	@ (800802c <SysTick_Config+0x40>)
 800801c:	2207      	movs	r2, #7
 800801e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008020:	2300      	movs	r3, #0
}
 8008022:	4618      	mov	r0, r3
 8008024:	3708      	adds	r7, #8
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}
 800802a:	bf00      	nop
 800802c:	e000e010 	.word	0xe000e010

08008030 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b082      	sub	sp, #8
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f7ff ff29 	bl	8007e90 <__NVIC_SetPriorityGrouping>
}
 800803e:	bf00      	nop
 8008040:	3708      	adds	r7, #8
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}

08008046 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008046:	b580      	push	{r7, lr}
 8008048:	b086      	sub	sp, #24
 800804a:	af00      	add	r7, sp, #0
 800804c:	4603      	mov	r3, r0
 800804e:	60b9      	str	r1, [r7, #8]
 8008050:	607a      	str	r2, [r7, #4]
 8008052:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008054:	2300      	movs	r3, #0
 8008056:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008058:	f7ff ff3e 	bl	8007ed8 <__NVIC_GetPriorityGrouping>
 800805c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	68b9      	ldr	r1, [r7, #8]
 8008062:	6978      	ldr	r0, [r7, #20]
 8008064:	f7ff ff8e 	bl	8007f84 <NVIC_EncodePriority>
 8008068:	4602      	mov	r2, r0
 800806a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800806e:	4611      	mov	r1, r2
 8008070:	4618      	mov	r0, r3
 8008072:	f7ff ff5d 	bl	8007f30 <__NVIC_SetPriority>
}
 8008076:	bf00      	nop
 8008078:	3718      	adds	r7, #24
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}

0800807e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800807e:	b580      	push	{r7, lr}
 8008080:	b082      	sub	sp, #8
 8008082:	af00      	add	r7, sp, #0
 8008084:	4603      	mov	r3, r0
 8008086:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800808c:	4618      	mov	r0, r3
 800808e:	f7ff ff31 	bl	8007ef4 <__NVIC_EnableIRQ>
}
 8008092:	bf00      	nop
 8008094:	3708      	adds	r7, #8
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}

0800809a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800809a:	b580      	push	{r7, lr}
 800809c:	b082      	sub	sp, #8
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f7ff ffa2 	bl	8007fec <SysTick_Config>
 80080a8:	4603      	mov	r3, r0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3708      	adds	r7, #8
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}

080080b2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80080b2:	b580      	push	{r7, lr}
 80080b4:	b084      	sub	sp, #16
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080be:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80080c0:	f7ff fab6 	bl	8007630 <HAL_GetTick>
 80080c4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80080cc:	b2db      	uxtb	r3, r3
 80080ce:	2b02      	cmp	r3, #2
 80080d0:	d008      	beq.n	80080e4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2280      	movs	r2, #128	@ 0x80
 80080d6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e052      	b.n	800818a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f022 0216 	bic.w	r2, r2, #22
 80080f2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	695a      	ldr	r2, [r3, #20]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008102:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008108:	2b00      	cmp	r3, #0
 800810a:	d103      	bne.n	8008114 <HAL_DMA_Abort+0x62>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008110:	2b00      	cmp	r3, #0
 8008112:	d007      	beq.n	8008124 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	681a      	ldr	r2, [r3, #0]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f022 0208 	bic.w	r2, r2, #8
 8008122:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f022 0201 	bic.w	r2, r2, #1
 8008132:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008134:	e013      	b.n	800815e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008136:	f7ff fa7b 	bl	8007630 <HAL_GetTick>
 800813a:	4602      	mov	r2, r0
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	1ad3      	subs	r3, r2, r3
 8008140:	2b05      	cmp	r3, #5
 8008142:	d90c      	bls.n	800815e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2220      	movs	r2, #32
 8008148:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2203      	movs	r2, #3
 800814e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800815a:	2303      	movs	r3, #3
 800815c:	e015      	b.n	800818a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f003 0301 	and.w	r3, r3, #1
 8008168:	2b00      	cmp	r3, #0
 800816a:	d1e4      	bne.n	8008136 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008170:	223f      	movs	r2, #63	@ 0x3f
 8008172:	409a      	lsls	r2, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2201      	movs	r2, #1
 800817c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8008188:	2300      	movs	r3, #0
}
 800818a:	4618      	mov	r0, r3
 800818c:	3710      	adds	r7, #16
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}

08008192 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008192:	b480      	push	{r7}
 8008194:	b083      	sub	sp, #12
 8008196:	af00      	add	r7, sp, #0
 8008198:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	2b02      	cmp	r3, #2
 80081a4:	d004      	beq.n	80081b0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2280      	movs	r2, #128	@ 0x80
 80081aa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80081ac:	2301      	movs	r3, #1
 80081ae:	e00c      	b.n	80081ca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2205      	movs	r2, #5
 80081b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f022 0201 	bic.w	r2, r2, #1
 80081c6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80081c8:	2300      	movs	r3, #0
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	370c      	adds	r7, #12
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
	...

080081d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80081d8:	b480      	push	{r7}
 80081da:	b089      	sub	sp, #36	@ 0x24
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80081e2:	2300      	movs	r3, #0
 80081e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80081e6:	2300      	movs	r3, #0
 80081e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80081ea:	2300      	movs	r3, #0
 80081ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80081ee:	2300      	movs	r3, #0
 80081f0:	61fb      	str	r3, [r7, #28]
 80081f2:	e16b      	b.n	80084cc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80081f4:	2201      	movs	r2, #1
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	fa02 f303 	lsl.w	r3, r2, r3
 80081fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	697a      	ldr	r2, [r7, #20]
 8008204:	4013      	ands	r3, r2
 8008206:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008208:	693a      	ldr	r2, [r7, #16]
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	429a      	cmp	r2, r3
 800820e:	f040 815a 	bne.w	80084c6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	f003 0303 	and.w	r3, r3, #3
 800821a:	2b01      	cmp	r3, #1
 800821c:	d005      	beq.n	800822a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008226:	2b02      	cmp	r3, #2
 8008228:	d130      	bne.n	800828c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	005b      	lsls	r3, r3, #1
 8008234:	2203      	movs	r2, #3
 8008236:	fa02 f303 	lsl.w	r3, r2, r3
 800823a:	43db      	mvns	r3, r3
 800823c:	69ba      	ldr	r2, [r7, #24]
 800823e:	4013      	ands	r3, r2
 8008240:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	68da      	ldr	r2, [r3, #12]
 8008246:	69fb      	ldr	r3, [r7, #28]
 8008248:	005b      	lsls	r3, r3, #1
 800824a:	fa02 f303 	lsl.w	r3, r2, r3
 800824e:	69ba      	ldr	r2, [r7, #24]
 8008250:	4313      	orrs	r3, r2
 8008252:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	69ba      	ldr	r2, [r7, #24]
 8008258:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008260:	2201      	movs	r2, #1
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	fa02 f303 	lsl.w	r3, r2, r3
 8008268:	43db      	mvns	r3, r3
 800826a:	69ba      	ldr	r2, [r7, #24]
 800826c:	4013      	ands	r3, r2
 800826e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	091b      	lsrs	r3, r3, #4
 8008276:	f003 0201 	and.w	r2, r3, #1
 800827a:	69fb      	ldr	r3, [r7, #28]
 800827c:	fa02 f303 	lsl.w	r3, r2, r3
 8008280:	69ba      	ldr	r2, [r7, #24]
 8008282:	4313      	orrs	r3, r2
 8008284:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	69ba      	ldr	r2, [r7, #24]
 800828a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	f003 0303 	and.w	r3, r3, #3
 8008294:	2b03      	cmp	r3, #3
 8008296:	d017      	beq.n	80082c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	68db      	ldr	r3, [r3, #12]
 800829c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800829e:	69fb      	ldr	r3, [r7, #28]
 80082a0:	005b      	lsls	r3, r3, #1
 80082a2:	2203      	movs	r2, #3
 80082a4:	fa02 f303 	lsl.w	r3, r2, r3
 80082a8:	43db      	mvns	r3, r3
 80082aa:	69ba      	ldr	r2, [r7, #24]
 80082ac:	4013      	ands	r3, r2
 80082ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	689a      	ldr	r2, [r3, #8]
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	005b      	lsls	r3, r3, #1
 80082b8:	fa02 f303 	lsl.w	r3, r2, r3
 80082bc:	69ba      	ldr	r2, [r7, #24]
 80082be:	4313      	orrs	r3, r2
 80082c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	69ba      	ldr	r2, [r7, #24]
 80082c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f003 0303 	and.w	r3, r3, #3
 80082d0:	2b02      	cmp	r3, #2
 80082d2:	d123      	bne.n	800831c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80082d4:	69fb      	ldr	r3, [r7, #28]
 80082d6:	08da      	lsrs	r2, r3, #3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	3208      	adds	r2, #8
 80082dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	f003 0307 	and.w	r3, r3, #7
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	220f      	movs	r2, #15
 80082ec:	fa02 f303 	lsl.w	r3, r2, r3
 80082f0:	43db      	mvns	r3, r3
 80082f2:	69ba      	ldr	r2, [r7, #24]
 80082f4:	4013      	ands	r3, r2
 80082f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	691a      	ldr	r2, [r3, #16]
 80082fc:	69fb      	ldr	r3, [r7, #28]
 80082fe:	f003 0307 	and.w	r3, r3, #7
 8008302:	009b      	lsls	r3, r3, #2
 8008304:	fa02 f303 	lsl.w	r3, r2, r3
 8008308:	69ba      	ldr	r2, [r7, #24]
 800830a:	4313      	orrs	r3, r2
 800830c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800830e:	69fb      	ldr	r3, [r7, #28]
 8008310:	08da      	lsrs	r2, r3, #3
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	3208      	adds	r2, #8
 8008316:	69b9      	ldr	r1, [r7, #24]
 8008318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008322:	69fb      	ldr	r3, [r7, #28]
 8008324:	005b      	lsls	r3, r3, #1
 8008326:	2203      	movs	r2, #3
 8008328:	fa02 f303 	lsl.w	r3, r2, r3
 800832c:	43db      	mvns	r3, r3
 800832e:	69ba      	ldr	r2, [r7, #24]
 8008330:	4013      	ands	r3, r2
 8008332:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	f003 0203 	and.w	r2, r3, #3
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	005b      	lsls	r3, r3, #1
 8008340:	fa02 f303 	lsl.w	r3, r2, r3
 8008344:	69ba      	ldr	r2, [r7, #24]
 8008346:	4313      	orrs	r3, r2
 8008348:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	69ba      	ldr	r2, [r7, #24]
 800834e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008358:	2b00      	cmp	r3, #0
 800835a:	f000 80b4 	beq.w	80084c6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800835e:	2300      	movs	r3, #0
 8008360:	60fb      	str	r3, [r7, #12]
 8008362:	4b60      	ldr	r3, [pc, #384]	@ (80084e4 <HAL_GPIO_Init+0x30c>)
 8008364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008366:	4a5f      	ldr	r2, [pc, #380]	@ (80084e4 <HAL_GPIO_Init+0x30c>)
 8008368:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800836c:	6453      	str	r3, [r2, #68]	@ 0x44
 800836e:	4b5d      	ldr	r3, [pc, #372]	@ (80084e4 <HAL_GPIO_Init+0x30c>)
 8008370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008372:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008376:	60fb      	str	r3, [r7, #12]
 8008378:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800837a:	4a5b      	ldr	r2, [pc, #364]	@ (80084e8 <HAL_GPIO_Init+0x310>)
 800837c:	69fb      	ldr	r3, [r7, #28]
 800837e:	089b      	lsrs	r3, r3, #2
 8008380:	3302      	adds	r3, #2
 8008382:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008386:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008388:	69fb      	ldr	r3, [r7, #28]
 800838a:	f003 0303 	and.w	r3, r3, #3
 800838e:	009b      	lsls	r3, r3, #2
 8008390:	220f      	movs	r2, #15
 8008392:	fa02 f303 	lsl.w	r3, r2, r3
 8008396:	43db      	mvns	r3, r3
 8008398:	69ba      	ldr	r2, [r7, #24]
 800839a:	4013      	ands	r3, r2
 800839c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a52      	ldr	r2, [pc, #328]	@ (80084ec <HAL_GPIO_Init+0x314>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d02b      	beq.n	80083fe <HAL_GPIO_Init+0x226>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a51      	ldr	r2, [pc, #324]	@ (80084f0 <HAL_GPIO_Init+0x318>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d025      	beq.n	80083fa <HAL_GPIO_Init+0x222>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	4a50      	ldr	r2, [pc, #320]	@ (80084f4 <HAL_GPIO_Init+0x31c>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d01f      	beq.n	80083f6 <HAL_GPIO_Init+0x21e>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4a4f      	ldr	r2, [pc, #316]	@ (80084f8 <HAL_GPIO_Init+0x320>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d019      	beq.n	80083f2 <HAL_GPIO_Init+0x21a>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	4a4e      	ldr	r2, [pc, #312]	@ (80084fc <HAL_GPIO_Init+0x324>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d013      	beq.n	80083ee <HAL_GPIO_Init+0x216>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	4a4d      	ldr	r2, [pc, #308]	@ (8008500 <HAL_GPIO_Init+0x328>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d00d      	beq.n	80083ea <HAL_GPIO_Init+0x212>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	4a4c      	ldr	r2, [pc, #304]	@ (8008504 <HAL_GPIO_Init+0x32c>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d007      	beq.n	80083e6 <HAL_GPIO_Init+0x20e>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	4a4b      	ldr	r2, [pc, #300]	@ (8008508 <HAL_GPIO_Init+0x330>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d101      	bne.n	80083e2 <HAL_GPIO_Init+0x20a>
 80083de:	2307      	movs	r3, #7
 80083e0:	e00e      	b.n	8008400 <HAL_GPIO_Init+0x228>
 80083e2:	2308      	movs	r3, #8
 80083e4:	e00c      	b.n	8008400 <HAL_GPIO_Init+0x228>
 80083e6:	2306      	movs	r3, #6
 80083e8:	e00a      	b.n	8008400 <HAL_GPIO_Init+0x228>
 80083ea:	2305      	movs	r3, #5
 80083ec:	e008      	b.n	8008400 <HAL_GPIO_Init+0x228>
 80083ee:	2304      	movs	r3, #4
 80083f0:	e006      	b.n	8008400 <HAL_GPIO_Init+0x228>
 80083f2:	2303      	movs	r3, #3
 80083f4:	e004      	b.n	8008400 <HAL_GPIO_Init+0x228>
 80083f6:	2302      	movs	r3, #2
 80083f8:	e002      	b.n	8008400 <HAL_GPIO_Init+0x228>
 80083fa:	2301      	movs	r3, #1
 80083fc:	e000      	b.n	8008400 <HAL_GPIO_Init+0x228>
 80083fe:	2300      	movs	r3, #0
 8008400:	69fa      	ldr	r2, [r7, #28]
 8008402:	f002 0203 	and.w	r2, r2, #3
 8008406:	0092      	lsls	r2, r2, #2
 8008408:	4093      	lsls	r3, r2
 800840a:	69ba      	ldr	r2, [r7, #24]
 800840c:	4313      	orrs	r3, r2
 800840e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008410:	4935      	ldr	r1, [pc, #212]	@ (80084e8 <HAL_GPIO_Init+0x310>)
 8008412:	69fb      	ldr	r3, [r7, #28]
 8008414:	089b      	lsrs	r3, r3, #2
 8008416:	3302      	adds	r3, #2
 8008418:	69ba      	ldr	r2, [r7, #24]
 800841a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800841e:	4b3b      	ldr	r3, [pc, #236]	@ (800850c <HAL_GPIO_Init+0x334>)
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	43db      	mvns	r3, r3
 8008428:	69ba      	ldr	r2, [r7, #24]
 800842a:	4013      	ands	r3, r2
 800842c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008436:	2b00      	cmp	r3, #0
 8008438:	d003      	beq.n	8008442 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800843a:	69ba      	ldr	r2, [r7, #24]
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	4313      	orrs	r3, r2
 8008440:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008442:	4a32      	ldr	r2, [pc, #200]	@ (800850c <HAL_GPIO_Init+0x334>)
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008448:	4b30      	ldr	r3, [pc, #192]	@ (800850c <HAL_GPIO_Init+0x334>)
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	43db      	mvns	r3, r3
 8008452:	69ba      	ldr	r2, [r7, #24]
 8008454:	4013      	ands	r3, r2
 8008456:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008460:	2b00      	cmp	r3, #0
 8008462:	d003      	beq.n	800846c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008464:	69ba      	ldr	r2, [r7, #24]
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	4313      	orrs	r3, r2
 800846a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800846c:	4a27      	ldr	r2, [pc, #156]	@ (800850c <HAL_GPIO_Init+0x334>)
 800846e:	69bb      	ldr	r3, [r7, #24]
 8008470:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008472:	4b26      	ldr	r3, [pc, #152]	@ (800850c <HAL_GPIO_Init+0x334>)
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	43db      	mvns	r3, r3
 800847c:	69ba      	ldr	r2, [r7, #24]
 800847e:	4013      	ands	r3, r2
 8008480:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800848a:	2b00      	cmp	r3, #0
 800848c:	d003      	beq.n	8008496 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800848e:	69ba      	ldr	r2, [r7, #24]
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	4313      	orrs	r3, r2
 8008494:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008496:	4a1d      	ldr	r2, [pc, #116]	@ (800850c <HAL_GPIO_Init+0x334>)
 8008498:	69bb      	ldr	r3, [r7, #24]
 800849a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800849c:	4b1b      	ldr	r3, [pc, #108]	@ (800850c <HAL_GPIO_Init+0x334>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	43db      	mvns	r3, r3
 80084a6:	69ba      	ldr	r2, [r7, #24]
 80084a8:	4013      	ands	r3, r2
 80084aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d003      	beq.n	80084c0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80084b8:	69ba      	ldr	r2, [r7, #24]
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	4313      	orrs	r3, r2
 80084be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80084c0:	4a12      	ldr	r2, [pc, #72]	@ (800850c <HAL_GPIO_Init+0x334>)
 80084c2:	69bb      	ldr	r3, [r7, #24]
 80084c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	3301      	adds	r3, #1
 80084ca:	61fb      	str	r3, [r7, #28]
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	2b0f      	cmp	r3, #15
 80084d0:	f67f ae90 	bls.w	80081f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80084d4:	bf00      	nop
 80084d6:	bf00      	nop
 80084d8:	3724      	adds	r7, #36	@ 0x24
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr
 80084e2:	bf00      	nop
 80084e4:	40023800 	.word	0x40023800
 80084e8:	40013800 	.word	0x40013800
 80084ec:	40020000 	.word	0x40020000
 80084f0:	40020400 	.word	0x40020400
 80084f4:	40020800 	.word	0x40020800
 80084f8:	40020c00 	.word	0x40020c00
 80084fc:	40021000 	.word	0x40021000
 8008500:	40021400 	.word	0x40021400
 8008504:	40021800 	.word	0x40021800
 8008508:	40021c00 	.word	0x40021c00
 800850c:	40013c00 	.word	0x40013c00

08008510 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008510:	b480      	push	{r7}
 8008512:	b085      	sub	sp, #20
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	460b      	mov	r3, r1
 800851a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	691a      	ldr	r2, [r3, #16]
 8008520:	887b      	ldrh	r3, [r7, #2]
 8008522:	4013      	ands	r3, r2
 8008524:	2b00      	cmp	r3, #0
 8008526:	d002      	beq.n	800852e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008528:	2301      	movs	r3, #1
 800852a:	73fb      	strb	r3, [r7, #15]
 800852c:	e001      	b.n	8008532 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800852e:	2300      	movs	r3, #0
 8008530:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008532:	7bfb      	ldrb	r3, [r7, #15]
}
 8008534:	4618      	mov	r0, r3
 8008536:	3714      	adds	r7, #20
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008540:	b480      	push	{r7}
 8008542:	b083      	sub	sp, #12
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
 8008548:	460b      	mov	r3, r1
 800854a:	807b      	strh	r3, [r7, #2]
 800854c:	4613      	mov	r3, r2
 800854e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008550:	787b      	ldrb	r3, [r7, #1]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d003      	beq.n	800855e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008556:	887a      	ldrh	r2, [r7, #2]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800855c:	e003      	b.n	8008566 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800855e:	887b      	ldrh	r3, [r7, #2]
 8008560:	041a      	lsls	r2, r3, #16
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	619a      	str	r2, [r3, #24]
}
 8008566:	bf00      	nop
 8008568:	370c      	adds	r7, #12
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr
	...

08008574 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b084      	sub	sp, #16
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d101      	bne.n	8008586 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e12b      	b.n	80087de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800858c:	b2db      	uxtb	r3, r3
 800858e:	2b00      	cmp	r3, #0
 8008590:	d106      	bne.n	80085a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2200      	movs	r2, #0
 8008596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f7fe fc12 	bl	8006dc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2224      	movs	r2, #36	@ 0x24
 80085a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	681a      	ldr	r2, [r3, #0]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f022 0201 	bic.w	r2, r2, #1
 80085b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80085c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80085d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80085d8:	f001 fd76 	bl	800a0c8 <HAL_RCC_GetPCLK1Freq>
 80085dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	4a81      	ldr	r2, [pc, #516]	@ (80087e8 <HAL_I2C_Init+0x274>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d807      	bhi.n	80085f8 <HAL_I2C_Init+0x84>
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	4a80      	ldr	r2, [pc, #512]	@ (80087ec <HAL_I2C_Init+0x278>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	bf94      	ite	ls
 80085f0:	2301      	movls	r3, #1
 80085f2:	2300      	movhi	r3, #0
 80085f4:	b2db      	uxtb	r3, r3
 80085f6:	e006      	b.n	8008606 <HAL_I2C_Init+0x92>
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	4a7d      	ldr	r2, [pc, #500]	@ (80087f0 <HAL_I2C_Init+0x27c>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	bf94      	ite	ls
 8008600:	2301      	movls	r3, #1
 8008602:	2300      	movhi	r3, #0
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b00      	cmp	r3, #0
 8008608:	d001      	beq.n	800860e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e0e7      	b.n	80087de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	4a78      	ldr	r2, [pc, #480]	@ (80087f4 <HAL_I2C_Init+0x280>)
 8008612:	fba2 2303 	umull	r2, r3, r2, r3
 8008616:	0c9b      	lsrs	r3, r3, #18
 8008618:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	68ba      	ldr	r2, [r7, #8]
 800862a:	430a      	orrs	r2, r1
 800862c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	6a1b      	ldr	r3, [r3, #32]
 8008634:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	4a6a      	ldr	r2, [pc, #424]	@ (80087e8 <HAL_I2C_Init+0x274>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d802      	bhi.n	8008648 <HAL_I2C_Init+0xd4>
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	3301      	adds	r3, #1
 8008646:	e009      	b.n	800865c <HAL_I2C_Init+0xe8>
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800864e:	fb02 f303 	mul.w	r3, r2, r3
 8008652:	4a69      	ldr	r2, [pc, #420]	@ (80087f8 <HAL_I2C_Init+0x284>)
 8008654:	fba2 2303 	umull	r2, r3, r2, r3
 8008658:	099b      	lsrs	r3, r3, #6
 800865a:	3301      	adds	r3, #1
 800865c:	687a      	ldr	r2, [r7, #4]
 800865e:	6812      	ldr	r2, [r2, #0]
 8008660:	430b      	orrs	r3, r1
 8008662:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	69db      	ldr	r3, [r3, #28]
 800866a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800866e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	495c      	ldr	r1, [pc, #368]	@ (80087e8 <HAL_I2C_Init+0x274>)
 8008678:	428b      	cmp	r3, r1
 800867a:	d819      	bhi.n	80086b0 <HAL_I2C_Init+0x13c>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	1e59      	subs	r1, r3, #1
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	005b      	lsls	r3, r3, #1
 8008686:	fbb1 f3f3 	udiv	r3, r1, r3
 800868a:	1c59      	adds	r1, r3, #1
 800868c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008690:	400b      	ands	r3, r1
 8008692:	2b00      	cmp	r3, #0
 8008694:	d00a      	beq.n	80086ac <HAL_I2C_Init+0x138>
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	1e59      	subs	r1, r3, #1
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	005b      	lsls	r3, r3, #1
 80086a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80086a4:	3301      	adds	r3, #1
 80086a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086aa:	e051      	b.n	8008750 <HAL_I2C_Init+0x1dc>
 80086ac:	2304      	movs	r3, #4
 80086ae:	e04f      	b.n	8008750 <HAL_I2C_Init+0x1dc>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d111      	bne.n	80086dc <HAL_I2C_Init+0x168>
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	1e58      	subs	r0, r3, #1
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6859      	ldr	r1, [r3, #4]
 80086c0:	460b      	mov	r3, r1
 80086c2:	005b      	lsls	r3, r3, #1
 80086c4:	440b      	add	r3, r1
 80086c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80086ca:	3301      	adds	r3, #1
 80086cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	bf0c      	ite	eq
 80086d4:	2301      	moveq	r3, #1
 80086d6:	2300      	movne	r3, #0
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	e012      	b.n	8008702 <HAL_I2C_Init+0x18e>
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	1e58      	subs	r0, r3, #1
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6859      	ldr	r1, [r3, #4]
 80086e4:	460b      	mov	r3, r1
 80086e6:	009b      	lsls	r3, r3, #2
 80086e8:	440b      	add	r3, r1
 80086ea:	0099      	lsls	r1, r3, #2
 80086ec:	440b      	add	r3, r1
 80086ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80086f2:	3301      	adds	r3, #1
 80086f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	bf0c      	ite	eq
 80086fc:	2301      	moveq	r3, #1
 80086fe:	2300      	movne	r3, #0
 8008700:	b2db      	uxtb	r3, r3
 8008702:	2b00      	cmp	r3, #0
 8008704:	d001      	beq.n	800870a <HAL_I2C_Init+0x196>
 8008706:	2301      	movs	r3, #1
 8008708:	e022      	b.n	8008750 <HAL_I2C_Init+0x1dc>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d10e      	bne.n	8008730 <HAL_I2C_Init+0x1bc>
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	1e58      	subs	r0, r3, #1
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6859      	ldr	r1, [r3, #4]
 800871a:	460b      	mov	r3, r1
 800871c:	005b      	lsls	r3, r3, #1
 800871e:	440b      	add	r3, r1
 8008720:	fbb0 f3f3 	udiv	r3, r0, r3
 8008724:	3301      	adds	r3, #1
 8008726:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800872a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800872e:	e00f      	b.n	8008750 <HAL_I2C_Init+0x1dc>
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	1e58      	subs	r0, r3, #1
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6859      	ldr	r1, [r3, #4]
 8008738:	460b      	mov	r3, r1
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	440b      	add	r3, r1
 800873e:	0099      	lsls	r1, r3, #2
 8008740:	440b      	add	r3, r1
 8008742:	fbb0 f3f3 	udiv	r3, r0, r3
 8008746:	3301      	adds	r3, #1
 8008748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800874c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008750:	6879      	ldr	r1, [r7, #4]
 8008752:	6809      	ldr	r1, [r1, #0]
 8008754:	4313      	orrs	r3, r2
 8008756:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	69da      	ldr	r2, [r3, #28]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a1b      	ldr	r3, [r3, #32]
 800876a:	431a      	orrs	r2, r3
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	430a      	orrs	r2, r1
 8008772:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800877e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008782:	687a      	ldr	r2, [r7, #4]
 8008784:	6911      	ldr	r1, [r2, #16]
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	68d2      	ldr	r2, [r2, #12]
 800878a:	4311      	orrs	r1, r2
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	6812      	ldr	r2, [r2, #0]
 8008790:	430b      	orrs	r3, r1
 8008792:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	695a      	ldr	r2, [r3, #20]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	699b      	ldr	r3, [r3, #24]
 80087a6:	431a      	orrs	r2, r3
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	430a      	orrs	r2, r1
 80087ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f042 0201 	orr.w	r2, r2, #1
 80087be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2220      	movs	r2, #32
 80087ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2200      	movs	r2, #0
 80087d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80087dc:	2300      	movs	r3, #0
}
 80087de:	4618      	mov	r0, r3
 80087e0:	3710      	adds	r7, #16
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}
 80087e6:	bf00      	nop
 80087e8:	000186a0 	.word	0x000186a0
 80087ec:	001e847f 	.word	0x001e847f
 80087f0:	003d08ff 	.word	0x003d08ff
 80087f4:	431bde83 	.word	0x431bde83
 80087f8:	10624dd3 	.word	0x10624dd3

080087fc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b088      	sub	sp, #32
 8008800:	af02      	add	r7, sp, #8
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	4608      	mov	r0, r1
 8008806:	4611      	mov	r1, r2
 8008808:	461a      	mov	r2, r3
 800880a:	4603      	mov	r3, r0
 800880c:	817b      	strh	r3, [r7, #10]
 800880e:	460b      	mov	r3, r1
 8008810:	813b      	strh	r3, [r7, #8]
 8008812:	4613      	mov	r3, r2
 8008814:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008816:	f7fe ff0b 	bl	8007630 <HAL_GetTick>
 800881a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008822:	b2db      	uxtb	r3, r3
 8008824:	2b20      	cmp	r3, #32
 8008826:	f040 80d9 	bne.w	80089dc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	9300      	str	r3, [sp, #0]
 800882e:	2319      	movs	r3, #25
 8008830:	2201      	movs	r2, #1
 8008832:	496d      	ldr	r1, [pc, #436]	@ (80089e8 <HAL_I2C_Mem_Write+0x1ec>)
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f000 fdb9 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 800883a:	4603      	mov	r3, r0
 800883c:	2b00      	cmp	r3, #0
 800883e:	d001      	beq.n	8008844 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008840:	2302      	movs	r3, #2
 8008842:	e0cc      	b.n	80089de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800884a:	2b01      	cmp	r3, #1
 800884c:	d101      	bne.n	8008852 <HAL_I2C_Mem_Write+0x56>
 800884e:	2302      	movs	r3, #2
 8008850:	e0c5      	b.n	80089de <HAL_I2C_Mem_Write+0x1e2>
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2201      	movs	r2, #1
 8008856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f003 0301 	and.w	r3, r3, #1
 8008864:	2b01      	cmp	r3, #1
 8008866:	d007      	beq.n	8008878 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	681a      	ldr	r2, [r3, #0]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f042 0201 	orr.w	r2, r2, #1
 8008876:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008886:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	2221      	movs	r2, #33	@ 0x21
 800888c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	2240      	movs	r2, #64	@ 0x40
 8008894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2200      	movs	r2, #0
 800889c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	6a3a      	ldr	r2, [r7, #32]
 80088a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80088a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088ae:	b29a      	uxth	r2, r3
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	4a4d      	ldr	r2, [pc, #308]	@ (80089ec <HAL_I2C_Mem_Write+0x1f0>)
 80088b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80088ba:	88f8      	ldrh	r0, [r7, #6]
 80088bc:	893a      	ldrh	r2, [r7, #8]
 80088be:	8979      	ldrh	r1, [r7, #10]
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	9301      	str	r3, [sp, #4]
 80088c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c6:	9300      	str	r3, [sp, #0]
 80088c8:	4603      	mov	r3, r0
 80088ca:	68f8      	ldr	r0, [r7, #12]
 80088cc:	f000 fbf0 	bl	80090b0 <I2C_RequestMemoryWrite>
 80088d0:	4603      	mov	r3, r0
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d052      	beq.n	800897c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80088d6:	2301      	movs	r3, #1
 80088d8:	e081      	b.n	80089de <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80088da:	697a      	ldr	r2, [r7, #20]
 80088dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088de:	68f8      	ldr	r0, [r7, #12]
 80088e0:	f000 fe7e 	bl	80095e0 <I2C_WaitOnTXEFlagUntilTimeout>
 80088e4:	4603      	mov	r3, r0
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d00d      	beq.n	8008906 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ee:	2b04      	cmp	r3, #4
 80088f0:	d107      	bne.n	8008902 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	681a      	ldr	r2, [r3, #0]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008900:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	e06b      	b.n	80089de <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800890a:	781a      	ldrb	r2, [r3, #0]
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008916:	1c5a      	adds	r2, r3, #1
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008920:	3b01      	subs	r3, #1
 8008922:	b29a      	uxth	r2, r3
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800892c:	b29b      	uxth	r3, r3
 800892e:	3b01      	subs	r3, #1
 8008930:	b29a      	uxth	r2, r3
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	695b      	ldr	r3, [r3, #20]
 800893c:	f003 0304 	and.w	r3, r3, #4
 8008940:	2b04      	cmp	r3, #4
 8008942:	d11b      	bne.n	800897c <HAL_I2C_Mem_Write+0x180>
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008948:	2b00      	cmp	r3, #0
 800894a:	d017      	beq.n	800897c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008950:	781a      	ldrb	r2, [r3, #0]
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800895c:	1c5a      	adds	r2, r3, #1
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008966:	3b01      	subs	r3, #1
 8008968:	b29a      	uxth	r2, r3
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008972:	b29b      	uxth	r3, r3
 8008974:	3b01      	subs	r3, #1
 8008976:	b29a      	uxth	r2, r3
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008980:	2b00      	cmp	r3, #0
 8008982:	d1aa      	bne.n	80088da <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008984:	697a      	ldr	r2, [r7, #20]
 8008986:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008988:	68f8      	ldr	r0, [r7, #12]
 800898a:	f000 fe71 	bl	8009670 <I2C_WaitOnBTFFlagUntilTimeout>
 800898e:	4603      	mov	r3, r0
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00d      	beq.n	80089b0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008998:	2b04      	cmp	r3, #4
 800899a:	d107      	bne.n	80089ac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80089aa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80089ac:	2301      	movs	r3, #1
 80089ae:	e016      	b.n	80089de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80089be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2220      	movs	r2, #32
 80089c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2200      	movs	r2, #0
 80089d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80089d8:	2300      	movs	r3, #0
 80089da:	e000      	b.n	80089de <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80089dc:	2302      	movs	r3, #2
  }
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3718      	adds	r7, #24
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}
 80089e6:	bf00      	nop
 80089e8:	00100002 	.word	0x00100002
 80089ec:	ffff0000 	.word	0xffff0000

080089f0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b08c      	sub	sp, #48	@ 0x30
 80089f4:	af02      	add	r7, sp, #8
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	4608      	mov	r0, r1
 80089fa:	4611      	mov	r1, r2
 80089fc:	461a      	mov	r2, r3
 80089fe:	4603      	mov	r3, r0
 8008a00:	817b      	strh	r3, [r7, #10]
 8008a02:	460b      	mov	r3, r1
 8008a04:	813b      	strh	r3, [r7, #8]
 8008a06:	4613      	mov	r3, r2
 8008a08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008a0a:	f7fe fe11 	bl	8007630 <HAL_GetTick>
 8008a0e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	2b20      	cmp	r3, #32
 8008a1a:	f040 8214 	bne.w	8008e46 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a20:	9300      	str	r3, [sp, #0]
 8008a22:	2319      	movs	r3, #25
 8008a24:	2201      	movs	r2, #1
 8008a26:	497b      	ldr	r1, [pc, #492]	@ (8008c14 <HAL_I2C_Mem_Read+0x224>)
 8008a28:	68f8      	ldr	r0, [r7, #12]
 8008a2a:	f000 fcbf 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d001      	beq.n	8008a38 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008a34:	2302      	movs	r3, #2
 8008a36:	e207      	b.n	8008e48 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a3e:	2b01      	cmp	r3, #1
 8008a40:	d101      	bne.n	8008a46 <HAL_I2C_Mem_Read+0x56>
 8008a42:	2302      	movs	r3, #2
 8008a44:	e200      	b.n	8008e48 <HAL_I2C_Mem_Read+0x458>
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2201      	movs	r2, #1
 8008a4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f003 0301 	and.w	r3, r3, #1
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	d007      	beq.n	8008a6c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f042 0201 	orr.w	r2, r2, #1
 8008a6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	681a      	ldr	r2, [r3, #0]
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008a7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2222      	movs	r2, #34	@ 0x22
 8008a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2240      	movs	r2, #64	@ 0x40
 8008a88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008a9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008aa2:	b29a      	uxth	r2, r3
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	4a5b      	ldr	r2, [pc, #364]	@ (8008c18 <HAL_I2C_Mem_Read+0x228>)
 8008aac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008aae:	88f8      	ldrh	r0, [r7, #6]
 8008ab0:	893a      	ldrh	r2, [r7, #8]
 8008ab2:	8979      	ldrh	r1, [r7, #10]
 8008ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab6:	9301      	str	r3, [sp, #4]
 8008ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aba:	9300      	str	r3, [sp, #0]
 8008abc:	4603      	mov	r3, r0
 8008abe:	68f8      	ldr	r0, [r7, #12]
 8008ac0:	f000 fb8c 	bl	80091dc <I2C_RequestMemoryRead>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d001      	beq.n	8008ace <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	e1bc      	b.n	8008e48 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d113      	bne.n	8008afe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	623b      	str	r3, [r7, #32]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	695b      	ldr	r3, [r3, #20]
 8008ae0:	623b      	str	r3, [r7, #32]
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	699b      	ldr	r3, [r3, #24]
 8008ae8:	623b      	str	r3, [r7, #32]
 8008aea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008afa:	601a      	str	r2, [r3, #0]
 8008afc:	e190      	b.n	8008e20 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	d11b      	bne.n	8008b3e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	681a      	ldr	r2, [r3, #0]
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b16:	2300      	movs	r3, #0
 8008b18:	61fb      	str	r3, [r7, #28]
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	695b      	ldr	r3, [r3, #20]
 8008b20:	61fb      	str	r3, [r7, #28]
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	699b      	ldr	r3, [r3, #24]
 8008b28:	61fb      	str	r3, [r7, #28]
 8008b2a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	681a      	ldr	r2, [r3, #0]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b3a:	601a      	str	r2, [r3, #0]
 8008b3c:	e170      	b.n	8008e20 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b42:	2b02      	cmp	r3, #2
 8008b44:	d11b      	bne.n	8008b7e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	681a      	ldr	r2, [r3, #0]
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b54:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	681a      	ldr	r2, [r3, #0]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b66:	2300      	movs	r3, #0
 8008b68:	61bb      	str	r3, [r7, #24]
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	695b      	ldr	r3, [r3, #20]
 8008b70:	61bb      	str	r3, [r7, #24]
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	699b      	ldr	r3, [r3, #24]
 8008b78:	61bb      	str	r3, [r7, #24]
 8008b7a:	69bb      	ldr	r3, [r7, #24]
 8008b7c:	e150      	b.n	8008e20 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b7e:	2300      	movs	r3, #0
 8008b80:	617b      	str	r3, [r7, #20]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	695b      	ldr	r3, [r3, #20]
 8008b88:	617b      	str	r3, [r7, #20]
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	699b      	ldr	r3, [r3, #24]
 8008b90:	617b      	str	r3, [r7, #20]
 8008b92:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008b94:	e144      	b.n	8008e20 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b9a:	2b03      	cmp	r3, #3
 8008b9c:	f200 80f1 	bhi.w	8008d82 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d123      	bne.n	8008bf0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008baa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008bac:	68f8      	ldr	r0, [r7, #12]
 8008bae:	f000 fda7 	bl	8009700 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d001      	beq.n	8008bbc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e145      	b.n	8008e48 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	691a      	ldr	r2, [r3, #16]
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bc6:	b2d2      	uxtb	r2, r2
 8008bc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bce:	1c5a      	adds	r2, r3, #1
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008bd8:	3b01      	subs	r3, #1
 8008bda:	b29a      	uxth	r2, r3
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008be4:	b29b      	uxth	r3, r3
 8008be6:	3b01      	subs	r3, #1
 8008be8:	b29a      	uxth	r2, r3
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008bee:	e117      	b.n	8008e20 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008bf4:	2b02      	cmp	r3, #2
 8008bf6:	d14e      	bne.n	8008c96 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bfa:	9300      	str	r3, [sp, #0]
 8008bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfe:	2200      	movs	r2, #0
 8008c00:	4906      	ldr	r1, [pc, #24]	@ (8008c1c <HAL_I2C_Mem_Read+0x22c>)
 8008c02:	68f8      	ldr	r0, [r7, #12]
 8008c04:	f000 fbd2 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d008      	beq.n	8008c20 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e11a      	b.n	8008e48 <HAL_I2C_Mem_Read+0x458>
 8008c12:	bf00      	nop
 8008c14:	00100002 	.word	0x00100002
 8008c18:	ffff0000 	.word	0xffff0000
 8008c1c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	681a      	ldr	r2, [r3, #0]
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	691a      	ldr	r2, [r3, #16]
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c3a:	b2d2      	uxtb	r2, r2
 8008c3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c42:	1c5a      	adds	r2, r3, #1
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	b29a      	uxth	r2, r3
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	3b01      	subs	r3, #1
 8008c5c:	b29a      	uxth	r2, r3
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	691a      	ldr	r2, [r3, #16]
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c6c:	b2d2      	uxtb	r2, r2
 8008c6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c74:	1c5a      	adds	r2, r3, #1
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	b29a      	uxth	r2, r3
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	3b01      	subs	r3, #1
 8008c8e:	b29a      	uxth	r2, r3
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008c94:	e0c4      	b.n	8008e20 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c98:	9300      	str	r3, [sp, #0]
 8008c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	496c      	ldr	r1, [pc, #432]	@ (8008e50 <HAL_I2C_Mem_Read+0x460>)
 8008ca0:	68f8      	ldr	r0, [r7, #12]
 8008ca2:	f000 fb83 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d001      	beq.n	8008cb0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008cac:	2301      	movs	r3, #1
 8008cae:	e0cb      	b.n	8008e48 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	681a      	ldr	r2, [r3, #0]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008cbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	691a      	ldr	r2, [r3, #16]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cca:	b2d2      	uxtb	r2, r2
 8008ccc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cd2:	1c5a      	adds	r2, r3, #1
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cdc:	3b01      	subs	r3, #1
 8008cde:	b29a      	uxth	r2, r3
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	3b01      	subs	r3, #1
 8008cec:	b29a      	uxth	r2, r3
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	4955      	ldr	r1, [pc, #340]	@ (8008e50 <HAL_I2C_Mem_Read+0x460>)
 8008cfc:	68f8      	ldr	r0, [r7, #12]
 8008cfe:	f000 fb55 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 8008d02:	4603      	mov	r3, r0
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d001      	beq.n	8008d0c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e09d      	b.n	8008e48 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	681a      	ldr	r2, [r3, #0]
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008d1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	691a      	ldr	r2, [r3, #16]
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d26:	b2d2      	uxtb	r2, r2
 8008d28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d2e:	1c5a      	adds	r2, r3, #1
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d38:	3b01      	subs	r3, #1
 8008d3a:	b29a      	uxth	r2, r3
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	3b01      	subs	r3, #1
 8008d48:	b29a      	uxth	r2, r3
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	691a      	ldr	r2, [r3, #16]
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d58:	b2d2      	uxtb	r2, r2
 8008d5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d60:	1c5a      	adds	r2, r3, #1
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d6a:	3b01      	subs	r3, #1
 8008d6c:	b29a      	uxth	r2, r3
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	3b01      	subs	r3, #1
 8008d7a:	b29a      	uxth	r2, r3
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008d80:	e04e      	b.n	8008e20 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d84:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008d86:	68f8      	ldr	r0, [r7, #12]
 8008d88:	f000 fcba 	bl	8009700 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d001      	beq.n	8008d96 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008d92:	2301      	movs	r3, #1
 8008d94:	e058      	b.n	8008e48 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	691a      	ldr	r2, [r3, #16]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008da0:	b2d2      	uxtb	r2, r2
 8008da2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008da8:	1c5a      	adds	r2, r3, #1
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008db2:	3b01      	subs	r3, #1
 8008db4:	b29a      	uxth	r2, r3
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	b29a      	uxth	r2, r3
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	695b      	ldr	r3, [r3, #20]
 8008dce:	f003 0304 	and.w	r3, r3, #4
 8008dd2:	2b04      	cmp	r3, #4
 8008dd4:	d124      	bne.n	8008e20 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008dda:	2b03      	cmp	r3, #3
 8008ddc:	d107      	bne.n	8008dee <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008dec:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	691a      	ldr	r2, [r3, #16]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008df8:	b2d2      	uxtb	r2, r2
 8008dfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e00:	1c5a      	adds	r2, r3, #1
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	b29a      	uxth	r2, r3
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	3b01      	subs	r3, #1
 8008e1a:	b29a      	uxth	r2, r3
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	f47f aeb6 	bne.w	8008b96 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	2220      	movs	r2, #32
 8008e2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2200      	movs	r2, #0
 8008e36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008e42:	2300      	movs	r3, #0
 8008e44:	e000      	b.n	8008e48 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8008e46:	2302      	movs	r3, #2
  }
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3728      	adds	r7, #40	@ 0x28
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}
 8008e50:	00010004 	.word	0x00010004

08008e54 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b08a      	sub	sp, #40	@ 0x28
 8008e58:	af02      	add	r7, sp, #8
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	607a      	str	r2, [r7, #4]
 8008e5e:	603b      	str	r3, [r7, #0]
 8008e60:	460b      	mov	r3, r1
 8008e62:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8008e64:	f7fe fbe4 	bl	8007630 <HAL_GetTick>
 8008e68:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e74:	b2db      	uxtb	r3, r3
 8008e76:	2b20      	cmp	r3, #32
 8008e78:	f040 8111 	bne.w	800909e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008e7c:	69fb      	ldr	r3, [r7, #28]
 8008e7e:	9300      	str	r3, [sp, #0]
 8008e80:	2319      	movs	r3, #25
 8008e82:	2201      	movs	r2, #1
 8008e84:	4988      	ldr	r1, [pc, #544]	@ (80090a8 <HAL_I2C_IsDeviceReady+0x254>)
 8008e86:	68f8      	ldr	r0, [r7, #12]
 8008e88:	f000 fa90 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d001      	beq.n	8008e96 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8008e92:	2302      	movs	r3, #2
 8008e94:	e104      	b.n	80090a0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e9c:	2b01      	cmp	r3, #1
 8008e9e:	d101      	bne.n	8008ea4 <HAL_I2C_IsDeviceReady+0x50>
 8008ea0:	2302      	movs	r3, #2
 8008ea2:	e0fd      	b.n	80090a0 <HAL_I2C_IsDeviceReady+0x24c>
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f003 0301 	and.w	r3, r3, #1
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d007      	beq.n	8008eca <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f042 0201 	orr.w	r2, r2, #1
 8008ec8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	681a      	ldr	r2, [r3, #0]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008ed8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2224      	movs	r2, #36	@ 0x24
 8008ede:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	4a70      	ldr	r2, [pc, #448]	@ (80090ac <HAL_I2C_IsDeviceReady+0x258>)
 8008eec:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	681a      	ldr	r2, [r3, #0]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008efc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8008efe:	69fb      	ldr	r3, [r7, #28]
 8008f00:	9300      	str	r3, [sp, #0]
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008f0a:	68f8      	ldr	r0, [r7, #12]
 8008f0c:	f000 fa4e 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 8008f10:	4603      	mov	r3, r0
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d00d      	beq.n	8008f32 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f24:	d103      	bne.n	8008f2e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008f2c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8008f2e:	2303      	movs	r3, #3
 8008f30:	e0b6      	b.n	80090a0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008f32:	897b      	ldrh	r3, [r7, #10]
 8008f34:	b2db      	uxtb	r3, r3
 8008f36:	461a      	mov	r2, r3
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008f40:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8008f42:	f7fe fb75 	bl	8007630 <HAL_GetTick>
 8008f46:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	695b      	ldr	r3, [r3, #20]
 8008f4e:	f003 0302 	and.w	r3, r3, #2
 8008f52:	2b02      	cmp	r3, #2
 8008f54:	bf0c      	ite	eq
 8008f56:	2301      	moveq	r3, #1
 8008f58:	2300      	movne	r3, #0
 8008f5a:	b2db      	uxtb	r3, r3
 8008f5c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	695b      	ldr	r3, [r3, #20]
 8008f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f6c:	bf0c      	ite	eq
 8008f6e:	2301      	moveq	r3, #1
 8008f70:	2300      	movne	r3, #0
 8008f72:	b2db      	uxtb	r3, r3
 8008f74:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008f76:	e025      	b.n	8008fc4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008f78:	f7fe fb5a 	bl	8007630 <HAL_GetTick>
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	69fb      	ldr	r3, [r7, #28]
 8008f80:	1ad3      	subs	r3, r2, r3
 8008f82:	683a      	ldr	r2, [r7, #0]
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d302      	bcc.n	8008f8e <HAL_I2C_IsDeviceReady+0x13a>
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d103      	bne.n	8008f96 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	22a0      	movs	r2, #160	@ 0xa0
 8008f92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	695b      	ldr	r3, [r3, #20]
 8008f9c:	f003 0302 	and.w	r3, r3, #2
 8008fa0:	2b02      	cmp	r3, #2
 8008fa2:	bf0c      	ite	eq
 8008fa4:	2301      	moveq	r3, #1
 8008fa6:	2300      	movne	r3, #0
 8008fa8:	b2db      	uxtb	r3, r3
 8008faa:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	695b      	ldr	r3, [r3, #20]
 8008fb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008fb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fba:	bf0c      	ite	eq
 8008fbc:	2301      	moveq	r3, #1
 8008fbe:	2300      	movne	r3, #0
 8008fc0:	b2db      	uxtb	r3, r3
 8008fc2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	2ba0      	cmp	r3, #160	@ 0xa0
 8008fce:	d005      	beq.n	8008fdc <HAL_I2C_IsDeviceReady+0x188>
 8008fd0:	7dfb      	ldrb	r3, [r7, #23]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d102      	bne.n	8008fdc <HAL_I2C_IsDeviceReady+0x188>
 8008fd6:	7dbb      	ldrb	r3, [r7, #22]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d0cd      	beq.n	8008f78 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2220      	movs	r2, #32
 8008fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	695b      	ldr	r3, [r3, #20]
 8008fea:	f003 0302 	and.w	r3, r3, #2
 8008fee:	2b02      	cmp	r3, #2
 8008ff0:	d129      	bne.n	8009046 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009000:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009002:	2300      	movs	r3, #0
 8009004:	613b      	str	r3, [r7, #16]
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	695b      	ldr	r3, [r3, #20]
 800900c:	613b      	str	r3, [r7, #16]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	699b      	ldr	r3, [r3, #24]
 8009014:	613b      	str	r3, [r7, #16]
 8009016:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009018:	69fb      	ldr	r3, [r7, #28]
 800901a:	9300      	str	r3, [sp, #0]
 800901c:	2319      	movs	r3, #25
 800901e:	2201      	movs	r2, #1
 8009020:	4921      	ldr	r1, [pc, #132]	@ (80090a8 <HAL_I2C_IsDeviceReady+0x254>)
 8009022:	68f8      	ldr	r0, [r7, #12]
 8009024:	f000 f9c2 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 8009028:	4603      	mov	r3, r0
 800902a:	2b00      	cmp	r3, #0
 800902c:	d001      	beq.n	8009032 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800902e:	2301      	movs	r3, #1
 8009030:	e036      	b.n	80090a0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2220      	movs	r2, #32
 8009036:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2200      	movs	r2, #0
 800903e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8009042:	2300      	movs	r3, #0
 8009044:	e02c      	b.n	80090a0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	681a      	ldr	r2, [r3, #0]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009054:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800905e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	9300      	str	r3, [sp, #0]
 8009064:	2319      	movs	r3, #25
 8009066:	2201      	movs	r2, #1
 8009068:	490f      	ldr	r1, [pc, #60]	@ (80090a8 <HAL_I2C_IsDeviceReady+0x254>)
 800906a:	68f8      	ldr	r0, [r7, #12]
 800906c:	f000 f99e 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d001      	beq.n	800907a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8009076:	2301      	movs	r3, #1
 8009078:	e012      	b.n	80090a0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	3301      	adds	r3, #1
 800907e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8009080:	69ba      	ldr	r2, [r7, #24]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	429a      	cmp	r2, r3
 8009086:	f4ff af32 	bcc.w	8008eee <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2220      	movs	r2, #32
 800908e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2200      	movs	r2, #0
 8009096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800909a:	2301      	movs	r3, #1
 800909c:	e000      	b.n	80090a0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800909e:	2302      	movs	r3, #2
  }
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3720      	adds	r7, #32
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}
 80090a8:	00100002 	.word	0x00100002
 80090ac:	ffff0000 	.word	0xffff0000

080090b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b088      	sub	sp, #32
 80090b4:	af02      	add	r7, sp, #8
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	4608      	mov	r0, r1
 80090ba:	4611      	mov	r1, r2
 80090bc:	461a      	mov	r2, r3
 80090be:	4603      	mov	r3, r0
 80090c0:	817b      	strh	r3, [r7, #10]
 80090c2:	460b      	mov	r3, r1
 80090c4:	813b      	strh	r3, [r7, #8]
 80090c6:	4613      	mov	r3, r2
 80090c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80090d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80090da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090dc:	9300      	str	r3, [sp, #0]
 80090de:	6a3b      	ldr	r3, [r7, #32]
 80090e0:	2200      	movs	r2, #0
 80090e2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80090e6:	68f8      	ldr	r0, [r7, #12]
 80090e8:	f000 f960 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 80090ec:	4603      	mov	r3, r0
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d00d      	beq.n	800910e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009100:	d103      	bne.n	800910a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009108:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800910a:	2303      	movs	r3, #3
 800910c:	e05f      	b.n	80091ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800910e:	897b      	ldrh	r3, [r7, #10]
 8009110:	b2db      	uxtb	r3, r3
 8009112:	461a      	mov	r2, r3
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800911c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800911e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009120:	6a3a      	ldr	r2, [r7, #32]
 8009122:	492d      	ldr	r1, [pc, #180]	@ (80091d8 <I2C_RequestMemoryWrite+0x128>)
 8009124:	68f8      	ldr	r0, [r7, #12]
 8009126:	f000 f9bb 	bl	80094a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800912a:	4603      	mov	r3, r0
 800912c:	2b00      	cmp	r3, #0
 800912e:	d001      	beq.n	8009134 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8009130:	2301      	movs	r3, #1
 8009132:	e04c      	b.n	80091ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009134:	2300      	movs	r3, #0
 8009136:	617b      	str	r3, [r7, #20]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	695b      	ldr	r3, [r3, #20]
 800913e:	617b      	str	r3, [r7, #20]
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	699b      	ldr	r3, [r3, #24]
 8009146:	617b      	str	r3, [r7, #20]
 8009148:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800914a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800914c:	6a39      	ldr	r1, [r7, #32]
 800914e:	68f8      	ldr	r0, [r7, #12]
 8009150:	f000 fa46 	bl	80095e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009154:	4603      	mov	r3, r0
 8009156:	2b00      	cmp	r3, #0
 8009158:	d00d      	beq.n	8009176 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800915e:	2b04      	cmp	r3, #4
 8009160:	d107      	bne.n	8009172 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009170:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	e02b      	b.n	80091ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009176:	88fb      	ldrh	r3, [r7, #6]
 8009178:	2b01      	cmp	r3, #1
 800917a:	d105      	bne.n	8009188 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800917c:	893b      	ldrh	r3, [r7, #8]
 800917e:	b2da      	uxtb	r2, r3
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	611a      	str	r2, [r3, #16]
 8009186:	e021      	b.n	80091cc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009188:	893b      	ldrh	r3, [r7, #8]
 800918a:	0a1b      	lsrs	r3, r3, #8
 800918c:	b29b      	uxth	r3, r3
 800918e:	b2da      	uxtb	r2, r3
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009198:	6a39      	ldr	r1, [r7, #32]
 800919a:	68f8      	ldr	r0, [r7, #12]
 800919c:	f000 fa20 	bl	80095e0 <I2C_WaitOnTXEFlagUntilTimeout>
 80091a0:	4603      	mov	r3, r0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00d      	beq.n	80091c2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091aa:	2b04      	cmp	r3, #4
 80091ac:	d107      	bne.n	80091be <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	681a      	ldr	r2, [r3, #0]
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80091bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80091be:	2301      	movs	r3, #1
 80091c0:	e005      	b.n	80091ce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80091c2:	893b      	ldrh	r3, [r7, #8]
 80091c4:	b2da      	uxtb	r2, r3
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80091cc:	2300      	movs	r3, #0
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3718      	adds	r7, #24
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
 80091d6:	bf00      	nop
 80091d8:	00010002 	.word	0x00010002

080091dc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b088      	sub	sp, #32
 80091e0:	af02      	add	r7, sp, #8
 80091e2:	60f8      	str	r0, [r7, #12]
 80091e4:	4608      	mov	r0, r1
 80091e6:	4611      	mov	r1, r2
 80091e8:	461a      	mov	r2, r3
 80091ea:	4603      	mov	r3, r0
 80091ec:	817b      	strh	r3, [r7, #10]
 80091ee:	460b      	mov	r3, r1
 80091f0:	813b      	strh	r3, [r7, #8]
 80091f2:	4613      	mov	r3, r2
 80091f4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009204:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	681a      	ldr	r2, [r3, #0]
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009214:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009218:	9300      	str	r3, [sp, #0]
 800921a:	6a3b      	ldr	r3, [r7, #32]
 800921c:	2200      	movs	r2, #0
 800921e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009222:	68f8      	ldr	r0, [r7, #12]
 8009224:	f000 f8c2 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 8009228:	4603      	mov	r3, r0
 800922a:	2b00      	cmp	r3, #0
 800922c:	d00d      	beq.n	800924a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009238:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800923c:	d103      	bne.n	8009246 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009244:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009246:	2303      	movs	r3, #3
 8009248:	e0aa      	b.n	80093a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800924a:	897b      	ldrh	r3, [r7, #10]
 800924c:	b2db      	uxtb	r3, r3
 800924e:	461a      	mov	r2, r3
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009258:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800925a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800925c:	6a3a      	ldr	r2, [r7, #32]
 800925e:	4952      	ldr	r1, [pc, #328]	@ (80093a8 <I2C_RequestMemoryRead+0x1cc>)
 8009260:	68f8      	ldr	r0, [r7, #12]
 8009262:	f000 f91d 	bl	80094a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009266:	4603      	mov	r3, r0
 8009268:	2b00      	cmp	r3, #0
 800926a:	d001      	beq.n	8009270 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800926c:	2301      	movs	r3, #1
 800926e:	e097      	b.n	80093a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009270:	2300      	movs	r3, #0
 8009272:	617b      	str	r3, [r7, #20]
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	695b      	ldr	r3, [r3, #20]
 800927a:	617b      	str	r3, [r7, #20]
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	699b      	ldr	r3, [r3, #24]
 8009282:	617b      	str	r3, [r7, #20]
 8009284:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009286:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009288:	6a39      	ldr	r1, [r7, #32]
 800928a:	68f8      	ldr	r0, [r7, #12]
 800928c:	f000 f9a8 	bl	80095e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009290:	4603      	mov	r3, r0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d00d      	beq.n	80092b2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800929a:	2b04      	cmp	r3, #4
 800929c:	d107      	bne.n	80092ae <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80092ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80092ae:	2301      	movs	r3, #1
 80092b0:	e076      	b.n	80093a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80092b2:	88fb      	ldrh	r3, [r7, #6]
 80092b4:	2b01      	cmp	r3, #1
 80092b6:	d105      	bne.n	80092c4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80092b8:	893b      	ldrh	r3, [r7, #8]
 80092ba:	b2da      	uxtb	r2, r3
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	611a      	str	r2, [r3, #16]
 80092c2:	e021      	b.n	8009308 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80092c4:	893b      	ldrh	r3, [r7, #8]
 80092c6:	0a1b      	lsrs	r3, r3, #8
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	b2da      	uxtb	r2, r3
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80092d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092d4:	6a39      	ldr	r1, [r7, #32]
 80092d6:	68f8      	ldr	r0, [r7, #12]
 80092d8:	f000 f982 	bl	80095e0 <I2C_WaitOnTXEFlagUntilTimeout>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d00d      	beq.n	80092fe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092e6:	2b04      	cmp	r3, #4
 80092e8:	d107      	bne.n	80092fa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	681a      	ldr	r2, [r3, #0]
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80092f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80092fa:	2301      	movs	r3, #1
 80092fc:	e050      	b.n	80093a0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80092fe:	893b      	ldrh	r3, [r7, #8]
 8009300:	b2da      	uxtb	r2, r3
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009308:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800930a:	6a39      	ldr	r1, [r7, #32]
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f000 f967 	bl	80095e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009312:	4603      	mov	r3, r0
 8009314:	2b00      	cmp	r3, #0
 8009316:	d00d      	beq.n	8009334 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800931c:	2b04      	cmp	r3, #4
 800931e:	d107      	bne.n	8009330 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800932e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009330:	2301      	movs	r3, #1
 8009332:	e035      	b.n	80093a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	681a      	ldr	r2, [r3, #0]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009342:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009346:	9300      	str	r3, [sp, #0]
 8009348:	6a3b      	ldr	r3, [r7, #32]
 800934a:	2200      	movs	r2, #0
 800934c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009350:	68f8      	ldr	r0, [r7, #12]
 8009352:	f000 f82b 	bl	80093ac <I2C_WaitOnFlagUntilTimeout>
 8009356:	4603      	mov	r3, r0
 8009358:	2b00      	cmp	r3, #0
 800935a:	d00d      	beq.n	8009378 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009366:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800936a:	d103      	bne.n	8009374 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009372:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009374:	2303      	movs	r3, #3
 8009376:	e013      	b.n	80093a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009378:	897b      	ldrh	r3, [r7, #10]
 800937a:	b2db      	uxtb	r3, r3
 800937c:	f043 0301 	orr.w	r3, r3, #1
 8009380:	b2da      	uxtb	r2, r3
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800938a:	6a3a      	ldr	r2, [r7, #32]
 800938c:	4906      	ldr	r1, [pc, #24]	@ (80093a8 <I2C_RequestMemoryRead+0x1cc>)
 800938e:	68f8      	ldr	r0, [r7, #12]
 8009390:	f000 f886 	bl	80094a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009394:	4603      	mov	r3, r0
 8009396:	2b00      	cmp	r3, #0
 8009398:	d001      	beq.n	800939e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800939a:	2301      	movs	r3, #1
 800939c:	e000      	b.n	80093a0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800939e:	2300      	movs	r3, #0
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3718      	adds	r7, #24
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}
 80093a8:	00010002 	.word	0x00010002

080093ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	60f8      	str	r0, [r7, #12]
 80093b4:	60b9      	str	r1, [r7, #8]
 80093b6:	603b      	str	r3, [r7, #0]
 80093b8:	4613      	mov	r3, r2
 80093ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80093bc:	e048      	b.n	8009450 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80093c4:	d044      	beq.n	8009450 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093c6:	f7fe f933 	bl	8007630 <HAL_GetTick>
 80093ca:	4602      	mov	r2, r0
 80093cc:	69bb      	ldr	r3, [r7, #24]
 80093ce:	1ad3      	subs	r3, r2, r3
 80093d0:	683a      	ldr	r2, [r7, #0]
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d302      	bcc.n	80093dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d139      	bne.n	8009450 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	0c1b      	lsrs	r3, r3, #16
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	2b01      	cmp	r3, #1
 80093e4:	d10d      	bne.n	8009402 <I2C_WaitOnFlagUntilTimeout+0x56>
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	695b      	ldr	r3, [r3, #20]
 80093ec:	43da      	mvns	r2, r3
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	4013      	ands	r3, r2
 80093f2:	b29b      	uxth	r3, r3
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	bf0c      	ite	eq
 80093f8:	2301      	moveq	r3, #1
 80093fa:	2300      	movne	r3, #0
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	461a      	mov	r2, r3
 8009400:	e00c      	b.n	800941c <I2C_WaitOnFlagUntilTimeout+0x70>
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	699b      	ldr	r3, [r3, #24]
 8009408:	43da      	mvns	r2, r3
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	4013      	ands	r3, r2
 800940e:	b29b      	uxth	r3, r3
 8009410:	2b00      	cmp	r3, #0
 8009412:	bf0c      	ite	eq
 8009414:	2301      	moveq	r3, #1
 8009416:	2300      	movne	r3, #0
 8009418:	b2db      	uxtb	r3, r3
 800941a:	461a      	mov	r2, r3
 800941c:	79fb      	ldrb	r3, [r7, #7]
 800941e:	429a      	cmp	r2, r3
 8009420:	d116      	bne.n	8009450 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	2200      	movs	r2, #0
 8009426:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2220      	movs	r2, #32
 800942c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2200      	movs	r2, #0
 8009434:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800943c:	f043 0220 	orr.w	r2, r3, #32
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2200      	movs	r2, #0
 8009448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800944c:	2301      	movs	r3, #1
 800944e:	e023      	b.n	8009498 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	0c1b      	lsrs	r3, r3, #16
 8009454:	b2db      	uxtb	r3, r3
 8009456:	2b01      	cmp	r3, #1
 8009458:	d10d      	bne.n	8009476 <I2C_WaitOnFlagUntilTimeout+0xca>
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	695b      	ldr	r3, [r3, #20]
 8009460:	43da      	mvns	r2, r3
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	4013      	ands	r3, r2
 8009466:	b29b      	uxth	r3, r3
 8009468:	2b00      	cmp	r3, #0
 800946a:	bf0c      	ite	eq
 800946c:	2301      	moveq	r3, #1
 800946e:	2300      	movne	r3, #0
 8009470:	b2db      	uxtb	r3, r3
 8009472:	461a      	mov	r2, r3
 8009474:	e00c      	b.n	8009490 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	699b      	ldr	r3, [r3, #24]
 800947c:	43da      	mvns	r2, r3
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	4013      	ands	r3, r2
 8009482:	b29b      	uxth	r3, r3
 8009484:	2b00      	cmp	r3, #0
 8009486:	bf0c      	ite	eq
 8009488:	2301      	moveq	r3, #1
 800948a:	2300      	movne	r3, #0
 800948c:	b2db      	uxtb	r3, r3
 800948e:	461a      	mov	r2, r3
 8009490:	79fb      	ldrb	r3, [r7, #7]
 8009492:	429a      	cmp	r2, r3
 8009494:	d093      	beq.n	80093be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009496:	2300      	movs	r3, #0
}
 8009498:	4618      	mov	r0, r3
 800949a:	3710      	adds	r7, #16
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b084      	sub	sp, #16
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	60f8      	str	r0, [r7, #12]
 80094a8:	60b9      	str	r1, [r7, #8]
 80094aa:	607a      	str	r2, [r7, #4]
 80094ac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80094ae:	e071      	b.n	8009594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	695b      	ldr	r3, [r3, #20]
 80094b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80094ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094be:	d123      	bne.n	8009508 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	681a      	ldr	r2, [r3, #0]
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80094ce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80094d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2200      	movs	r2, #0
 80094de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2220      	movs	r2, #32
 80094e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2200      	movs	r2, #0
 80094ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094f4:	f043 0204 	orr.w	r2, r3, #4
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	2200      	movs	r2, #0
 8009500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009504:	2301      	movs	r3, #1
 8009506:	e067      	b.n	80095d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800950e:	d041      	beq.n	8009594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009510:	f7fe f88e 	bl	8007630 <HAL_GetTick>
 8009514:	4602      	mov	r2, r0
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	1ad3      	subs	r3, r2, r3
 800951a:	687a      	ldr	r2, [r7, #4]
 800951c:	429a      	cmp	r2, r3
 800951e:	d302      	bcc.n	8009526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d136      	bne.n	8009594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	0c1b      	lsrs	r3, r3, #16
 800952a:	b2db      	uxtb	r3, r3
 800952c:	2b01      	cmp	r3, #1
 800952e:	d10c      	bne.n	800954a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	695b      	ldr	r3, [r3, #20]
 8009536:	43da      	mvns	r2, r3
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	4013      	ands	r3, r2
 800953c:	b29b      	uxth	r3, r3
 800953e:	2b00      	cmp	r3, #0
 8009540:	bf14      	ite	ne
 8009542:	2301      	movne	r3, #1
 8009544:	2300      	moveq	r3, #0
 8009546:	b2db      	uxtb	r3, r3
 8009548:	e00b      	b.n	8009562 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	699b      	ldr	r3, [r3, #24]
 8009550:	43da      	mvns	r2, r3
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	4013      	ands	r3, r2
 8009556:	b29b      	uxth	r3, r3
 8009558:	2b00      	cmp	r3, #0
 800955a:	bf14      	ite	ne
 800955c:	2301      	movne	r3, #1
 800955e:	2300      	moveq	r3, #0
 8009560:	b2db      	uxtb	r3, r3
 8009562:	2b00      	cmp	r3, #0
 8009564:	d016      	beq.n	8009594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2200      	movs	r2, #0
 800956a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	2220      	movs	r2, #32
 8009570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	2200      	movs	r2, #0
 8009578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009580:	f043 0220 	orr.w	r2, r3, #32
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	2200      	movs	r2, #0
 800958c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009590:	2301      	movs	r3, #1
 8009592:	e021      	b.n	80095d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	0c1b      	lsrs	r3, r3, #16
 8009598:	b2db      	uxtb	r3, r3
 800959a:	2b01      	cmp	r3, #1
 800959c:	d10c      	bne.n	80095b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	695b      	ldr	r3, [r3, #20]
 80095a4:	43da      	mvns	r2, r3
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	4013      	ands	r3, r2
 80095aa:	b29b      	uxth	r3, r3
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	bf14      	ite	ne
 80095b0:	2301      	movne	r3, #1
 80095b2:	2300      	moveq	r3, #0
 80095b4:	b2db      	uxtb	r3, r3
 80095b6:	e00b      	b.n	80095d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	699b      	ldr	r3, [r3, #24]
 80095be:	43da      	mvns	r2, r3
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	4013      	ands	r3, r2
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	bf14      	ite	ne
 80095ca:	2301      	movne	r3, #1
 80095cc:	2300      	moveq	r3, #0
 80095ce:	b2db      	uxtb	r3, r3
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	f47f af6d 	bne.w	80094b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80095d6:	2300      	movs	r3, #0
}
 80095d8:	4618      	mov	r0, r3
 80095da:	3710      	adds	r7, #16
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}

080095e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	60f8      	str	r0, [r7, #12]
 80095e8:	60b9      	str	r1, [r7, #8]
 80095ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80095ec:	e034      	b.n	8009658 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80095ee:	68f8      	ldr	r0, [r7, #12]
 80095f0:	f000 f8e3 	bl	80097ba <I2C_IsAcknowledgeFailed>
 80095f4:	4603      	mov	r3, r0
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d001      	beq.n	80095fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80095fa:	2301      	movs	r3, #1
 80095fc:	e034      	b.n	8009668 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009604:	d028      	beq.n	8009658 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009606:	f7fe f813 	bl	8007630 <HAL_GetTick>
 800960a:	4602      	mov	r2, r0
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	1ad3      	subs	r3, r2, r3
 8009610:	68ba      	ldr	r2, [r7, #8]
 8009612:	429a      	cmp	r2, r3
 8009614:	d302      	bcc.n	800961c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d11d      	bne.n	8009658 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	695b      	ldr	r3, [r3, #20]
 8009622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009626:	2b80      	cmp	r3, #128	@ 0x80
 8009628:	d016      	beq.n	8009658 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	2200      	movs	r2, #0
 800962e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2220      	movs	r2, #32
 8009634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2200      	movs	r2, #0
 800963c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009644:	f043 0220 	orr.w	r2, r3, #32
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2200      	movs	r2, #0
 8009650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009654:	2301      	movs	r3, #1
 8009656:	e007      	b.n	8009668 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	695b      	ldr	r3, [r3, #20]
 800965e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009662:	2b80      	cmp	r3, #128	@ 0x80
 8009664:	d1c3      	bne.n	80095ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009666:	2300      	movs	r3, #0
}
 8009668:	4618      	mov	r0, r3
 800966a:	3710      	adds	r7, #16
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}

08009670 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b084      	sub	sp, #16
 8009674:	af00      	add	r7, sp, #0
 8009676:	60f8      	str	r0, [r7, #12]
 8009678:	60b9      	str	r1, [r7, #8]
 800967a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800967c:	e034      	b.n	80096e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800967e:	68f8      	ldr	r0, [r7, #12]
 8009680:	f000 f89b 	bl	80097ba <I2C_IsAcknowledgeFailed>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	d001      	beq.n	800968e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800968a:	2301      	movs	r3, #1
 800968c:	e034      	b.n	80096f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009694:	d028      	beq.n	80096e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009696:	f7fd ffcb 	bl	8007630 <HAL_GetTick>
 800969a:	4602      	mov	r2, r0
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	1ad3      	subs	r3, r2, r3
 80096a0:	68ba      	ldr	r2, [r7, #8]
 80096a2:	429a      	cmp	r2, r3
 80096a4:	d302      	bcc.n	80096ac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d11d      	bne.n	80096e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	695b      	ldr	r3, [r3, #20]
 80096b2:	f003 0304 	and.w	r3, r3, #4
 80096b6:	2b04      	cmp	r3, #4
 80096b8:	d016      	beq.n	80096e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2200      	movs	r2, #0
 80096be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	2220      	movs	r2, #32
 80096c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2200      	movs	r2, #0
 80096cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096d4:	f043 0220 	orr.w	r2, r3, #32
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2200      	movs	r2, #0
 80096e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e007      	b.n	80096f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	695b      	ldr	r3, [r3, #20]
 80096ee:	f003 0304 	and.w	r3, r3, #4
 80096f2:	2b04      	cmp	r3, #4
 80096f4:	d1c3      	bne.n	800967e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80096f6:	2300      	movs	r3, #0
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	3710      	adds	r7, #16
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
 8009706:	60f8      	str	r0, [r7, #12]
 8009708:	60b9      	str	r1, [r7, #8]
 800970a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800970c:	e049      	b.n	80097a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	695b      	ldr	r3, [r3, #20]
 8009714:	f003 0310 	and.w	r3, r3, #16
 8009718:	2b10      	cmp	r3, #16
 800971a:	d119      	bne.n	8009750 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f06f 0210 	mvn.w	r2, #16
 8009724:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2200      	movs	r2, #0
 800972a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2220      	movs	r2, #32
 8009730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2200      	movs	r2, #0
 8009738:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2200      	movs	r2, #0
 8009748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800974c:	2301      	movs	r3, #1
 800974e:	e030      	b.n	80097b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009750:	f7fd ff6e 	bl	8007630 <HAL_GetTick>
 8009754:	4602      	mov	r2, r0
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	1ad3      	subs	r3, r2, r3
 800975a:	68ba      	ldr	r2, [r7, #8]
 800975c:	429a      	cmp	r2, r3
 800975e:	d302      	bcc.n	8009766 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d11d      	bne.n	80097a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	695b      	ldr	r3, [r3, #20]
 800976c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009770:	2b40      	cmp	r3, #64	@ 0x40
 8009772:	d016      	beq.n	80097a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	2200      	movs	r2, #0
 8009778:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2220      	movs	r2, #32
 800977e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2200      	movs	r2, #0
 8009786:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800978e:	f043 0220 	orr.w	r2, r3, #32
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2200      	movs	r2, #0
 800979a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800979e:	2301      	movs	r3, #1
 80097a0:	e007      	b.n	80097b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	695b      	ldr	r3, [r3, #20]
 80097a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097ac:	2b40      	cmp	r3, #64	@ 0x40
 80097ae:	d1ae      	bne.n	800970e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80097b0:	2300      	movs	r3, #0
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3710      	adds	r7, #16
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}

080097ba <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80097ba:	b480      	push	{r7}
 80097bc:	b083      	sub	sp, #12
 80097be:	af00      	add	r7, sp, #0
 80097c0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	695b      	ldr	r3, [r3, #20]
 80097c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097d0:	d11b      	bne.n	800980a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80097da:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2220      	movs	r2, #32
 80097e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2200      	movs	r2, #0
 80097ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097f6:	f043 0204 	orr.w	r2, r3, #4
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8009806:	2301      	movs	r3, #1
 8009808:	e000      	b.n	800980c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800980a:	2300      	movs	r3, #0
}
 800980c:	4618      	mov	r0, r3
 800980e:	370c      	adds	r7, #12
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr

08009818 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800981e:	4b06      	ldr	r3, [pc, #24]	@ (8009838 <HAL_PWR_EnableBkUpAccess+0x20>)
 8009820:	2201      	movs	r2, #1
 8009822:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8009824:	4b05      	ldr	r3, [pc, #20]	@ (800983c <HAL_PWR_EnableBkUpAccess+0x24>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800982a:	687b      	ldr	r3, [r7, #4]
}
 800982c:	bf00      	nop
 800982e:	370c      	adds	r7, #12
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr
 8009838:	420e0020 	.word	0x420e0020
 800983c:	40007000 	.word	0x40007000

08009840 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8009840:	b480      	push	{r7}
 8009842:	b083      	sub	sp, #12
 8009844:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8009846:	4b06      	ldr	r3, [pc, #24]	@ (8009860 <HAL_PWR_DisableBkUpAccess+0x20>)
 8009848:	2200      	movs	r2, #0
 800984a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800984c:	4b05      	ldr	r3, [pc, #20]	@ (8009864 <HAL_PWR_DisableBkUpAccess+0x24>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8009852:	687b      	ldr	r3, [r7, #4]
}
 8009854:	bf00      	nop
 8009856:	370c      	adds	r7, #12
 8009858:	46bd      	mov	sp, r7
 800985a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985e:	4770      	bx	lr
 8009860:	420e0020 	.word	0x420e0020
 8009864:	40007000 	.word	0x40007000

08009868 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b086      	sub	sp, #24
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d101      	bne.n	800987a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009876:	2301      	movs	r3, #1
 8009878:	e267      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f003 0301 	and.w	r3, r3, #1
 8009882:	2b00      	cmp	r3, #0
 8009884:	d075      	beq.n	8009972 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8009886:	4b88      	ldr	r3, [pc, #544]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009888:	689b      	ldr	r3, [r3, #8]
 800988a:	f003 030c 	and.w	r3, r3, #12
 800988e:	2b04      	cmp	r3, #4
 8009890:	d00c      	beq.n	80098ac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009892:	4b85      	ldr	r3, [pc, #532]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800989a:	2b08      	cmp	r3, #8
 800989c:	d112      	bne.n	80098c4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800989e:	4b82      	ldr	r3, [pc, #520]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80098a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80098aa:	d10b      	bne.n	80098c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80098ac:	4b7e      	ldr	r3, [pc, #504]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d05b      	beq.n	8009970 <HAL_RCC_OscConfig+0x108>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d157      	bne.n	8009970 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	e242      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098cc:	d106      	bne.n	80098dc <HAL_RCC_OscConfig+0x74>
 80098ce:	4b76      	ldr	r3, [pc, #472]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4a75      	ldr	r2, [pc, #468]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80098d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80098d8:	6013      	str	r3, [r2, #0]
 80098da:	e01d      	b.n	8009918 <HAL_RCC_OscConfig+0xb0>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	685b      	ldr	r3, [r3, #4]
 80098e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80098e4:	d10c      	bne.n	8009900 <HAL_RCC_OscConfig+0x98>
 80098e6:	4b70      	ldr	r3, [pc, #448]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a6f      	ldr	r2, [pc, #444]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80098ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80098f0:	6013      	str	r3, [r2, #0]
 80098f2:	4b6d      	ldr	r3, [pc, #436]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4a6c      	ldr	r2, [pc, #432]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80098f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80098fc:	6013      	str	r3, [r2, #0]
 80098fe:	e00b      	b.n	8009918 <HAL_RCC_OscConfig+0xb0>
 8009900:	4b69      	ldr	r3, [pc, #420]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a68      	ldr	r2, [pc, #416]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009906:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800990a:	6013      	str	r3, [r2, #0]
 800990c:	4b66      	ldr	r3, [pc, #408]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a65      	ldr	r2, [pc, #404]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009912:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009916:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d013      	beq.n	8009948 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009920:	f7fd fe86 	bl	8007630 <HAL_GetTick>
 8009924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009926:	e008      	b.n	800993a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009928:	f7fd fe82 	bl	8007630 <HAL_GetTick>
 800992c:	4602      	mov	r2, r0
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	1ad3      	subs	r3, r2, r3
 8009932:	2b64      	cmp	r3, #100	@ 0x64
 8009934:	d901      	bls.n	800993a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009936:	2303      	movs	r3, #3
 8009938:	e207      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800993a:	4b5b      	ldr	r3, [pc, #364]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009942:	2b00      	cmp	r3, #0
 8009944:	d0f0      	beq.n	8009928 <HAL_RCC_OscConfig+0xc0>
 8009946:	e014      	b.n	8009972 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009948:	f7fd fe72 	bl	8007630 <HAL_GetTick>
 800994c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800994e:	e008      	b.n	8009962 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009950:	f7fd fe6e 	bl	8007630 <HAL_GetTick>
 8009954:	4602      	mov	r2, r0
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	1ad3      	subs	r3, r2, r3
 800995a:	2b64      	cmp	r3, #100	@ 0x64
 800995c:	d901      	bls.n	8009962 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800995e:	2303      	movs	r3, #3
 8009960:	e1f3      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009962:	4b51      	ldr	r3, [pc, #324]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800996a:	2b00      	cmp	r3, #0
 800996c:	d1f0      	bne.n	8009950 <HAL_RCC_OscConfig+0xe8>
 800996e:	e000      	b.n	8009972 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009970:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f003 0302 	and.w	r3, r3, #2
 800997a:	2b00      	cmp	r3, #0
 800997c:	d063      	beq.n	8009a46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800997e:	4b4a      	ldr	r3, [pc, #296]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009980:	689b      	ldr	r3, [r3, #8]
 8009982:	f003 030c 	and.w	r3, r3, #12
 8009986:	2b00      	cmp	r3, #0
 8009988:	d00b      	beq.n	80099a2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800998a:	4b47      	ldr	r3, [pc, #284]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 800998c:	689b      	ldr	r3, [r3, #8]
 800998e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8009992:	2b08      	cmp	r3, #8
 8009994:	d11c      	bne.n	80099d0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009996:	4b44      	ldr	r3, [pc, #272]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d116      	bne.n	80099d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80099a2:	4b41      	ldr	r3, [pc, #260]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f003 0302 	and.w	r3, r3, #2
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d005      	beq.n	80099ba <HAL_RCC_OscConfig+0x152>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	68db      	ldr	r3, [r3, #12]
 80099b2:	2b01      	cmp	r3, #1
 80099b4:	d001      	beq.n	80099ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80099b6:	2301      	movs	r3, #1
 80099b8:	e1c7      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80099ba:	4b3b      	ldr	r3, [pc, #236]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	691b      	ldr	r3, [r3, #16]
 80099c6:	00db      	lsls	r3, r3, #3
 80099c8:	4937      	ldr	r1, [pc, #220]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80099ca:	4313      	orrs	r3, r2
 80099cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80099ce:	e03a      	b.n	8009a46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d020      	beq.n	8009a1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80099d8:	4b34      	ldr	r3, [pc, #208]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80099da:	2201      	movs	r2, #1
 80099dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099de:	f7fd fe27 	bl	8007630 <HAL_GetTick>
 80099e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80099e4:	e008      	b.n	80099f8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80099e6:	f7fd fe23 	bl	8007630 <HAL_GetTick>
 80099ea:	4602      	mov	r2, r0
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	1ad3      	subs	r3, r2, r3
 80099f0:	2b02      	cmp	r3, #2
 80099f2:	d901      	bls.n	80099f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80099f4:	2303      	movs	r3, #3
 80099f6:	e1a8      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80099f8:	4b2b      	ldr	r3, [pc, #172]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f003 0302 	and.w	r3, r3, #2
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d0f0      	beq.n	80099e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a04:	4b28      	ldr	r3, [pc, #160]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	691b      	ldr	r3, [r3, #16]
 8009a10:	00db      	lsls	r3, r3, #3
 8009a12:	4925      	ldr	r1, [pc, #148]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009a14:	4313      	orrs	r3, r2
 8009a16:	600b      	str	r3, [r1, #0]
 8009a18:	e015      	b.n	8009a46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a1a:	4b24      	ldr	r3, [pc, #144]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a20:	f7fd fe06 	bl	8007630 <HAL_GetTick>
 8009a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009a26:	e008      	b.n	8009a3a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a28:	f7fd fe02 	bl	8007630 <HAL_GetTick>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	1ad3      	subs	r3, r2, r3
 8009a32:	2b02      	cmp	r3, #2
 8009a34:	d901      	bls.n	8009a3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009a36:	2303      	movs	r3, #3
 8009a38:	e187      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f003 0302 	and.w	r3, r3, #2
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d1f0      	bne.n	8009a28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	f003 0308 	and.w	r3, r3, #8
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d036      	beq.n	8009ac0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	695b      	ldr	r3, [r3, #20]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d016      	beq.n	8009a88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009a5a:	4b15      	ldr	r3, [pc, #84]	@ (8009ab0 <HAL_RCC_OscConfig+0x248>)
 8009a5c:	2201      	movs	r2, #1
 8009a5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a60:	f7fd fde6 	bl	8007630 <HAL_GetTick>
 8009a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009a66:	e008      	b.n	8009a7a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009a68:	f7fd fde2 	bl	8007630 <HAL_GetTick>
 8009a6c:	4602      	mov	r2, r0
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	1ad3      	subs	r3, r2, r3
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	d901      	bls.n	8009a7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009a76:	2303      	movs	r3, #3
 8009a78:	e167      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8009aa8 <HAL_RCC_OscConfig+0x240>)
 8009a7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a7e:	f003 0302 	and.w	r3, r3, #2
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d0f0      	beq.n	8009a68 <HAL_RCC_OscConfig+0x200>
 8009a86:	e01b      	b.n	8009ac0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009a88:	4b09      	ldr	r3, [pc, #36]	@ (8009ab0 <HAL_RCC_OscConfig+0x248>)
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009a8e:	f7fd fdcf 	bl	8007630 <HAL_GetTick>
 8009a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009a94:	e00e      	b.n	8009ab4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009a96:	f7fd fdcb 	bl	8007630 <HAL_GetTick>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	1ad3      	subs	r3, r2, r3
 8009aa0:	2b02      	cmp	r3, #2
 8009aa2:	d907      	bls.n	8009ab4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009aa4:	2303      	movs	r3, #3
 8009aa6:	e150      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
 8009aa8:	40023800 	.word	0x40023800
 8009aac:	42470000 	.word	0x42470000
 8009ab0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009ab4:	4b88      	ldr	r3, [pc, #544]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009ab6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ab8:	f003 0302 	and.w	r3, r3, #2
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d1ea      	bne.n	8009a96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f003 0304 	and.w	r3, r3, #4
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	f000 8097 	beq.w	8009bfc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009ad2:	4b81      	ldr	r3, [pc, #516]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d10f      	bne.n	8009afe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ade:	2300      	movs	r3, #0
 8009ae0:	60bb      	str	r3, [r7, #8]
 8009ae2:	4b7d      	ldr	r3, [pc, #500]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ae6:	4a7c      	ldr	r2, [pc, #496]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8009aee:	4b7a      	ldr	r3, [pc, #488]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009af6:	60bb      	str	r3, [r7, #8]
 8009af8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009afa:	2301      	movs	r3, #1
 8009afc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009afe:	4b77      	ldr	r3, [pc, #476]	@ (8009cdc <HAL_RCC_OscConfig+0x474>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d118      	bne.n	8009b3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009b0a:	4b74      	ldr	r3, [pc, #464]	@ (8009cdc <HAL_RCC_OscConfig+0x474>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4a73      	ldr	r2, [pc, #460]	@ (8009cdc <HAL_RCC_OscConfig+0x474>)
 8009b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009b16:	f7fd fd8b 	bl	8007630 <HAL_GetTick>
 8009b1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b1c:	e008      	b.n	8009b30 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009b1e:	f7fd fd87 	bl	8007630 <HAL_GetTick>
 8009b22:	4602      	mov	r2, r0
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	1ad3      	subs	r3, r2, r3
 8009b28:	2b02      	cmp	r3, #2
 8009b2a:	d901      	bls.n	8009b30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009b2c:	2303      	movs	r3, #3
 8009b2e:	e10c      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b30:	4b6a      	ldr	r3, [pc, #424]	@ (8009cdc <HAL_RCC_OscConfig+0x474>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d0f0      	beq.n	8009b1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	689b      	ldr	r3, [r3, #8]
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d106      	bne.n	8009b52 <HAL_RCC_OscConfig+0x2ea>
 8009b44:	4b64      	ldr	r3, [pc, #400]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b48:	4a63      	ldr	r2, [pc, #396]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009b4a:	f043 0301 	orr.w	r3, r3, #1
 8009b4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009b50:	e01c      	b.n	8009b8c <HAL_RCC_OscConfig+0x324>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	689b      	ldr	r3, [r3, #8]
 8009b56:	2b05      	cmp	r3, #5
 8009b58:	d10c      	bne.n	8009b74 <HAL_RCC_OscConfig+0x30c>
 8009b5a:	4b5f      	ldr	r3, [pc, #380]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b5e:	4a5e      	ldr	r2, [pc, #376]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009b60:	f043 0304 	orr.w	r3, r3, #4
 8009b64:	6713      	str	r3, [r2, #112]	@ 0x70
 8009b66:	4b5c      	ldr	r3, [pc, #368]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b6a:	4a5b      	ldr	r2, [pc, #364]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009b6c:	f043 0301 	orr.w	r3, r3, #1
 8009b70:	6713      	str	r3, [r2, #112]	@ 0x70
 8009b72:	e00b      	b.n	8009b8c <HAL_RCC_OscConfig+0x324>
 8009b74:	4b58      	ldr	r3, [pc, #352]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b78:	4a57      	ldr	r2, [pc, #348]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009b7a:	f023 0301 	bic.w	r3, r3, #1
 8009b7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009b80:	4b55      	ldr	r3, [pc, #340]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b84:	4a54      	ldr	r2, [pc, #336]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009b86:	f023 0304 	bic.w	r3, r3, #4
 8009b8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	689b      	ldr	r3, [r3, #8]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d015      	beq.n	8009bc0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b94:	f7fd fd4c 	bl	8007630 <HAL_GetTick>
 8009b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009b9a:	e00a      	b.n	8009bb2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b9c:	f7fd fd48 	bl	8007630 <HAL_GetTick>
 8009ba0:	4602      	mov	r2, r0
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	1ad3      	subs	r3, r2, r3
 8009ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d901      	bls.n	8009bb2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	e0cb      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009bb2:	4b49      	ldr	r3, [pc, #292]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bb6:	f003 0302 	and.w	r3, r3, #2
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d0ee      	beq.n	8009b9c <HAL_RCC_OscConfig+0x334>
 8009bbe:	e014      	b.n	8009bea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009bc0:	f7fd fd36 	bl	8007630 <HAL_GetTick>
 8009bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009bc6:	e00a      	b.n	8009bde <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009bc8:	f7fd fd32 	bl	8007630 <HAL_GetTick>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	1ad3      	subs	r3, r2, r3
 8009bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d901      	bls.n	8009bde <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009bda:	2303      	movs	r3, #3
 8009bdc:	e0b5      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009bde:	4b3e      	ldr	r3, [pc, #248]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009be2:	f003 0302 	and.w	r3, r3, #2
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d1ee      	bne.n	8009bc8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009bea:	7dfb      	ldrb	r3, [r7, #23]
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d105      	bne.n	8009bfc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009bf0:	4b39      	ldr	r3, [pc, #228]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf4:	4a38      	ldr	r2, [pc, #224]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009bf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009bfa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	699b      	ldr	r3, [r3, #24]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	f000 80a1 	beq.w	8009d48 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009c06:	4b34      	ldr	r3, [pc, #208]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009c08:	689b      	ldr	r3, [r3, #8]
 8009c0a:	f003 030c 	and.w	r3, r3, #12
 8009c0e:	2b08      	cmp	r3, #8
 8009c10:	d05c      	beq.n	8009ccc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	699b      	ldr	r3, [r3, #24]
 8009c16:	2b02      	cmp	r3, #2
 8009c18:	d141      	bne.n	8009c9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009c1a:	4b31      	ldr	r3, [pc, #196]	@ (8009ce0 <HAL_RCC_OscConfig+0x478>)
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c20:	f7fd fd06 	bl	8007630 <HAL_GetTick>
 8009c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009c26:	e008      	b.n	8009c3a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009c28:	f7fd fd02 	bl	8007630 <HAL_GetTick>
 8009c2c:	4602      	mov	r2, r0
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	1ad3      	subs	r3, r2, r3
 8009c32:	2b02      	cmp	r3, #2
 8009c34:	d901      	bls.n	8009c3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009c36:	2303      	movs	r3, #3
 8009c38:	e087      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009c3a:	4b27      	ldr	r3, [pc, #156]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d1f0      	bne.n	8009c28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	69da      	ldr	r2, [r3, #28]
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6a1b      	ldr	r3, [r3, #32]
 8009c4e:	431a      	orrs	r2, r3
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c54:	019b      	lsls	r3, r3, #6
 8009c56:	431a      	orrs	r2, r3
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c5c:	085b      	lsrs	r3, r3, #1
 8009c5e:	3b01      	subs	r3, #1
 8009c60:	041b      	lsls	r3, r3, #16
 8009c62:	431a      	orrs	r2, r3
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c68:	061b      	lsls	r3, r3, #24
 8009c6a:	491b      	ldr	r1, [pc, #108]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009c6c:	4313      	orrs	r3, r2
 8009c6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009c70:	4b1b      	ldr	r3, [pc, #108]	@ (8009ce0 <HAL_RCC_OscConfig+0x478>)
 8009c72:	2201      	movs	r2, #1
 8009c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c76:	f7fd fcdb 	bl	8007630 <HAL_GetTick>
 8009c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009c7c:	e008      	b.n	8009c90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009c7e:	f7fd fcd7 	bl	8007630 <HAL_GetTick>
 8009c82:	4602      	mov	r2, r0
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	1ad3      	subs	r3, r2, r3
 8009c88:	2b02      	cmp	r3, #2
 8009c8a:	d901      	bls.n	8009c90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009c8c:	2303      	movs	r3, #3
 8009c8e:	e05c      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009c90:	4b11      	ldr	r3, [pc, #68]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d0f0      	beq.n	8009c7e <HAL_RCC_OscConfig+0x416>
 8009c9c:	e054      	b.n	8009d48 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009c9e:	4b10      	ldr	r3, [pc, #64]	@ (8009ce0 <HAL_RCC_OscConfig+0x478>)
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009ca4:	f7fd fcc4 	bl	8007630 <HAL_GetTick>
 8009ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009caa:	e008      	b.n	8009cbe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009cac:	f7fd fcc0 	bl	8007630 <HAL_GetTick>
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	1ad3      	subs	r3, r2, r3
 8009cb6:	2b02      	cmp	r3, #2
 8009cb8:	d901      	bls.n	8009cbe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009cba:	2303      	movs	r3, #3
 8009cbc:	e045      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009cbe:	4b06      	ldr	r3, [pc, #24]	@ (8009cd8 <HAL_RCC_OscConfig+0x470>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d1f0      	bne.n	8009cac <HAL_RCC_OscConfig+0x444>
 8009cca:	e03d      	b.n	8009d48 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	699b      	ldr	r3, [r3, #24]
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d107      	bne.n	8009ce4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	e038      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
 8009cd8:	40023800 	.word	0x40023800
 8009cdc:	40007000 	.word	0x40007000
 8009ce0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8009d54 <HAL_RCC_OscConfig+0x4ec>)
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	699b      	ldr	r3, [r3, #24]
 8009cee:	2b01      	cmp	r3, #1
 8009cf0:	d028      	beq.n	8009d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	d121      	bne.n	8009d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	d11a      	bne.n	8009d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009d0e:	68fa      	ldr	r2, [r7, #12]
 8009d10:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009d14:	4013      	ands	r3, r2
 8009d16:	687a      	ldr	r2, [r7, #4]
 8009d18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009d1a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d111      	bne.n	8009d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d2a:	085b      	lsrs	r3, r3, #1
 8009d2c:	3b01      	subs	r3, #1
 8009d2e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d107      	bne.n	8009d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d3e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d001      	beq.n	8009d48 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8009d44:	2301      	movs	r3, #1
 8009d46:	e000      	b.n	8009d4a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009d48:	2300      	movs	r3, #0
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	3718      	adds	r7, #24
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}
 8009d52:	bf00      	nop
 8009d54:	40023800 	.word	0x40023800

08009d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b084      	sub	sp, #16
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d101      	bne.n	8009d6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009d68:	2301      	movs	r3, #1
 8009d6a:	e0cc      	b.n	8009f06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009d6c:	4b68      	ldr	r3, [pc, #416]	@ (8009f10 <HAL_RCC_ClockConfig+0x1b8>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f003 0307 	and.w	r3, r3, #7
 8009d74:	683a      	ldr	r2, [r7, #0]
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d90c      	bls.n	8009d94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d7a:	4b65      	ldr	r3, [pc, #404]	@ (8009f10 <HAL_RCC_ClockConfig+0x1b8>)
 8009d7c:	683a      	ldr	r2, [r7, #0]
 8009d7e:	b2d2      	uxtb	r2, r2
 8009d80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d82:	4b63      	ldr	r3, [pc, #396]	@ (8009f10 <HAL_RCC_ClockConfig+0x1b8>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f003 0307 	and.w	r3, r3, #7
 8009d8a:	683a      	ldr	r2, [r7, #0]
 8009d8c:	429a      	cmp	r2, r3
 8009d8e:	d001      	beq.n	8009d94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	e0b8      	b.n	8009f06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f003 0302 	and.w	r3, r3, #2
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d020      	beq.n	8009de2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f003 0304 	and.w	r3, r3, #4
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d005      	beq.n	8009db8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009dac:	4b59      	ldr	r3, [pc, #356]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009dae:	689b      	ldr	r3, [r3, #8]
 8009db0:	4a58      	ldr	r2, [pc, #352]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009db2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8009db6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f003 0308 	and.w	r3, r3, #8
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d005      	beq.n	8009dd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009dc4:	4b53      	ldr	r3, [pc, #332]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009dc6:	689b      	ldr	r3, [r3, #8]
 8009dc8:	4a52      	ldr	r2, [pc, #328]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009dca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009dce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009dd0:	4b50      	ldr	r3, [pc, #320]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009dd2:	689b      	ldr	r3, [r3, #8]
 8009dd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	494d      	ldr	r1, [pc, #308]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009dde:	4313      	orrs	r3, r2
 8009de0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f003 0301 	and.w	r3, r3, #1
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d044      	beq.n	8009e78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	685b      	ldr	r3, [r3, #4]
 8009df2:	2b01      	cmp	r3, #1
 8009df4:	d107      	bne.n	8009e06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009df6:	4b47      	ldr	r3, [pc, #284]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d119      	bne.n	8009e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e02:	2301      	movs	r3, #1
 8009e04:	e07f      	b.n	8009f06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	2b02      	cmp	r3, #2
 8009e0c:	d003      	beq.n	8009e16 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009e12:	2b03      	cmp	r3, #3
 8009e14:	d107      	bne.n	8009e26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009e16:	4b3f      	ldr	r3, [pc, #252]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d109      	bne.n	8009e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e22:	2301      	movs	r3, #1
 8009e24:	e06f      	b.n	8009f06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e26:	4b3b      	ldr	r3, [pc, #236]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f003 0302 	and.w	r3, r3, #2
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d101      	bne.n	8009e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e32:	2301      	movs	r3, #1
 8009e34:	e067      	b.n	8009f06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009e36:	4b37      	ldr	r3, [pc, #220]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009e38:	689b      	ldr	r3, [r3, #8]
 8009e3a:	f023 0203 	bic.w	r2, r3, #3
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	4934      	ldr	r1, [pc, #208]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009e44:	4313      	orrs	r3, r2
 8009e46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009e48:	f7fd fbf2 	bl	8007630 <HAL_GetTick>
 8009e4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e4e:	e00a      	b.n	8009e66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e50:	f7fd fbee 	bl	8007630 <HAL_GetTick>
 8009e54:	4602      	mov	r2, r0
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	1ad3      	subs	r3, r2, r3
 8009e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d901      	bls.n	8009e66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009e62:	2303      	movs	r3, #3
 8009e64:	e04f      	b.n	8009f06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e66:	4b2b      	ldr	r3, [pc, #172]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009e68:	689b      	ldr	r3, [r3, #8]
 8009e6a:	f003 020c 	and.w	r2, r3, #12
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	685b      	ldr	r3, [r3, #4]
 8009e72:	009b      	lsls	r3, r3, #2
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d1eb      	bne.n	8009e50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009e78:	4b25      	ldr	r3, [pc, #148]	@ (8009f10 <HAL_RCC_ClockConfig+0x1b8>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f003 0307 	and.w	r3, r3, #7
 8009e80:	683a      	ldr	r2, [r7, #0]
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d20c      	bcs.n	8009ea0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e86:	4b22      	ldr	r3, [pc, #136]	@ (8009f10 <HAL_RCC_ClockConfig+0x1b8>)
 8009e88:	683a      	ldr	r2, [r7, #0]
 8009e8a:	b2d2      	uxtb	r2, r2
 8009e8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e8e:	4b20      	ldr	r3, [pc, #128]	@ (8009f10 <HAL_RCC_ClockConfig+0x1b8>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f003 0307 	and.w	r3, r3, #7
 8009e96:	683a      	ldr	r2, [r7, #0]
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	d001      	beq.n	8009ea0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	e032      	b.n	8009f06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f003 0304 	and.w	r3, r3, #4
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d008      	beq.n	8009ebe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009eac:	4b19      	ldr	r3, [pc, #100]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009eae:	689b      	ldr	r3, [r3, #8]
 8009eb0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	68db      	ldr	r3, [r3, #12]
 8009eb8:	4916      	ldr	r1, [pc, #88]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f003 0308 	and.w	r3, r3, #8
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d009      	beq.n	8009ede <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009eca:	4b12      	ldr	r3, [pc, #72]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009ecc:	689b      	ldr	r3, [r3, #8]
 8009ece:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	691b      	ldr	r3, [r3, #16]
 8009ed6:	00db      	lsls	r3, r3, #3
 8009ed8:	490e      	ldr	r1, [pc, #56]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009eda:	4313      	orrs	r3, r2
 8009edc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009ede:	f000 f821 	bl	8009f24 <HAL_RCC_GetSysClockFreq>
 8009ee2:	4602      	mov	r2, r0
 8009ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8009f14 <HAL_RCC_ClockConfig+0x1bc>)
 8009ee6:	689b      	ldr	r3, [r3, #8]
 8009ee8:	091b      	lsrs	r3, r3, #4
 8009eea:	f003 030f 	and.w	r3, r3, #15
 8009eee:	490a      	ldr	r1, [pc, #40]	@ (8009f18 <HAL_RCC_ClockConfig+0x1c0>)
 8009ef0:	5ccb      	ldrb	r3, [r1, r3]
 8009ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8009ef6:	4a09      	ldr	r2, [pc, #36]	@ (8009f1c <HAL_RCC_ClockConfig+0x1c4>)
 8009ef8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009efa:	4b09      	ldr	r3, [pc, #36]	@ (8009f20 <HAL_RCC_ClockConfig+0x1c8>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	4618      	mov	r0, r3
 8009f00:	f7fd fb52 	bl	80075a8 <HAL_InitTick>

  return HAL_OK;
 8009f04:	2300      	movs	r3, #0
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3710      	adds	r7, #16
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
 8009f0e:	bf00      	nop
 8009f10:	40023c00 	.word	0x40023c00
 8009f14:	40023800 	.word	0x40023800
 8009f18:	08015338 	.word	0x08015338
 8009f1c:	20000028 	.word	0x20000028
 8009f20:	2000002c 	.word	0x2000002c

08009f24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009f28:	b090      	sub	sp, #64	@ 0x40
 8009f2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8009f30:	2300      	movs	r3, #0
 8009f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8009f34:	2300      	movs	r3, #0
 8009f36:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8009f38:	2300      	movs	r3, #0
 8009f3a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009f3c:	4b59      	ldr	r3, [pc, #356]	@ (800a0a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009f3e:	689b      	ldr	r3, [r3, #8]
 8009f40:	f003 030c 	and.w	r3, r3, #12
 8009f44:	2b08      	cmp	r3, #8
 8009f46:	d00d      	beq.n	8009f64 <HAL_RCC_GetSysClockFreq+0x40>
 8009f48:	2b08      	cmp	r3, #8
 8009f4a:	f200 80a1 	bhi.w	800a090 <HAL_RCC_GetSysClockFreq+0x16c>
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d002      	beq.n	8009f58 <HAL_RCC_GetSysClockFreq+0x34>
 8009f52:	2b04      	cmp	r3, #4
 8009f54:	d003      	beq.n	8009f5e <HAL_RCC_GetSysClockFreq+0x3a>
 8009f56:	e09b      	b.n	800a090 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009f58:	4b53      	ldr	r3, [pc, #332]	@ (800a0a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8009f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009f5c:	e09b      	b.n	800a096 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009f5e:	4b53      	ldr	r3, [pc, #332]	@ (800a0ac <HAL_RCC_GetSysClockFreq+0x188>)
 8009f60:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009f62:	e098      	b.n	800a096 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009f64:	4b4f      	ldr	r3, [pc, #316]	@ (800a0a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009f6c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009f6e:	4b4d      	ldr	r3, [pc, #308]	@ (800a0a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009f70:	685b      	ldr	r3, [r3, #4]
 8009f72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d028      	beq.n	8009fcc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009f7a:	4b4a      	ldr	r3, [pc, #296]	@ (800a0a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009f7c:	685b      	ldr	r3, [r3, #4]
 8009f7e:	099b      	lsrs	r3, r3, #6
 8009f80:	2200      	movs	r2, #0
 8009f82:	623b      	str	r3, [r7, #32]
 8009f84:	627a      	str	r2, [r7, #36]	@ 0x24
 8009f86:	6a3b      	ldr	r3, [r7, #32]
 8009f88:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009f8c:	2100      	movs	r1, #0
 8009f8e:	4b47      	ldr	r3, [pc, #284]	@ (800a0ac <HAL_RCC_GetSysClockFreq+0x188>)
 8009f90:	fb03 f201 	mul.w	r2, r3, r1
 8009f94:	2300      	movs	r3, #0
 8009f96:	fb00 f303 	mul.w	r3, r0, r3
 8009f9a:	4413      	add	r3, r2
 8009f9c:	4a43      	ldr	r2, [pc, #268]	@ (800a0ac <HAL_RCC_GetSysClockFreq+0x188>)
 8009f9e:	fba0 1202 	umull	r1, r2, r0, r2
 8009fa2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009fa4:	460a      	mov	r2, r1
 8009fa6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009fa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009faa:	4413      	add	r3, r2
 8009fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	61bb      	str	r3, [r7, #24]
 8009fb4:	61fa      	str	r2, [r7, #28]
 8009fb6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009fba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8009fbe:	f7f6 fe73 	bl	8000ca8 <__aeabi_uldivmod>
 8009fc2:	4602      	mov	r2, r0
 8009fc4:	460b      	mov	r3, r1
 8009fc6:	4613      	mov	r3, r2
 8009fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009fca:	e053      	b.n	800a074 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009fcc:	4b35      	ldr	r3, [pc, #212]	@ (800a0a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	099b      	lsrs	r3, r3, #6
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	613b      	str	r3, [r7, #16]
 8009fd6:	617a      	str	r2, [r7, #20]
 8009fd8:	693b      	ldr	r3, [r7, #16]
 8009fda:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8009fde:	f04f 0b00 	mov.w	fp, #0
 8009fe2:	4652      	mov	r2, sl
 8009fe4:	465b      	mov	r3, fp
 8009fe6:	f04f 0000 	mov.w	r0, #0
 8009fea:	f04f 0100 	mov.w	r1, #0
 8009fee:	0159      	lsls	r1, r3, #5
 8009ff0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009ff4:	0150      	lsls	r0, r2, #5
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	460b      	mov	r3, r1
 8009ffa:	ebb2 080a 	subs.w	r8, r2, sl
 8009ffe:	eb63 090b 	sbc.w	r9, r3, fp
 800a002:	f04f 0200 	mov.w	r2, #0
 800a006:	f04f 0300 	mov.w	r3, #0
 800a00a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800a00e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800a012:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800a016:	ebb2 0408 	subs.w	r4, r2, r8
 800a01a:	eb63 0509 	sbc.w	r5, r3, r9
 800a01e:	f04f 0200 	mov.w	r2, #0
 800a022:	f04f 0300 	mov.w	r3, #0
 800a026:	00eb      	lsls	r3, r5, #3
 800a028:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a02c:	00e2      	lsls	r2, r4, #3
 800a02e:	4614      	mov	r4, r2
 800a030:	461d      	mov	r5, r3
 800a032:	eb14 030a 	adds.w	r3, r4, sl
 800a036:	603b      	str	r3, [r7, #0]
 800a038:	eb45 030b 	adc.w	r3, r5, fp
 800a03c:	607b      	str	r3, [r7, #4]
 800a03e:	f04f 0200 	mov.w	r2, #0
 800a042:	f04f 0300 	mov.w	r3, #0
 800a046:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a04a:	4629      	mov	r1, r5
 800a04c:	028b      	lsls	r3, r1, #10
 800a04e:	4621      	mov	r1, r4
 800a050:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a054:	4621      	mov	r1, r4
 800a056:	028a      	lsls	r2, r1, #10
 800a058:	4610      	mov	r0, r2
 800a05a:	4619      	mov	r1, r3
 800a05c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a05e:	2200      	movs	r2, #0
 800a060:	60bb      	str	r3, [r7, #8]
 800a062:	60fa      	str	r2, [r7, #12]
 800a064:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a068:	f7f6 fe1e 	bl	8000ca8 <__aeabi_uldivmod>
 800a06c:	4602      	mov	r2, r0
 800a06e:	460b      	mov	r3, r1
 800a070:	4613      	mov	r3, r2
 800a072:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800a074:	4b0b      	ldr	r3, [pc, #44]	@ (800a0a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	0c1b      	lsrs	r3, r3, #16
 800a07a:	f003 0303 	and.w	r3, r3, #3
 800a07e:	3301      	adds	r3, #1
 800a080:	005b      	lsls	r3, r3, #1
 800a082:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800a084:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a088:	fbb2 f3f3 	udiv	r3, r2, r3
 800a08c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a08e:	e002      	b.n	800a096 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a090:	4b05      	ldr	r3, [pc, #20]	@ (800a0a8 <HAL_RCC_GetSysClockFreq+0x184>)
 800a092:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a094:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3740      	adds	r7, #64	@ 0x40
 800a09c:	46bd      	mov	sp, r7
 800a09e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a0a2:	bf00      	nop
 800a0a4:	40023800 	.word	0x40023800
 800a0a8:	00f42400 	.word	0x00f42400
 800a0ac:	017d7840 	.word	0x017d7840

0800a0b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a0b4:	4b03      	ldr	r3, [pc, #12]	@ (800a0c4 <HAL_RCC_GetHCLKFreq+0x14>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr
 800a0c2:	bf00      	nop
 800a0c4:	20000028 	.word	0x20000028

0800a0c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a0cc:	f7ff fff0 	bl	800a0b0 <HAL_RCC_GetHCLKFreq>
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	4b05      	ldr	r3, [pc, #20]	@ (800a0e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a0d4:	689b      	ldr	r3, [r3, #8]
 800a0d6:	0a9b      	lsrs	r3, r3, #10
 800a0d8:	f003 0307 	and.w	r3, r3, #7
 800a0dc:	4903      	ldr	r1, [pc, #12]	@ (800a0ec <HAL_RCC_GetPCLK1Freq+0x24>)
 800a0de:	5ccb      	ldrb	r3, [r1, r3]
 800a0e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	bd80      	pop	{r7, pc}
 800a0e8:	40023800 	.word	0x40023800
 800a0ec:	08015348 	.word	0x08015348

0800a0f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a0f4:	f7ff ffdc 	bl	800a0b0 <HAL_RCC_GetHCLKFreq>
 800a0f8:	4602      	mov	r2, r0
 800a0fa:	4b05      	ldr	r3, [pc, #20]	@ (800a110 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a0fc:	689b      	ldr	r3, [r3, #8]
 800a0fe:	0b5b      	lsrs	r3, r3, #13
 800a100:	f003 0307 	and.w	r3, r3, #7
 800a104:	4903      	ldr	r1, [pc, #12]	@ (800a114 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a106:	5ccb      	ldrb	r3, [r1, r3]
 800a108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	bd80      	pop	{r7, pc}
 800a110:	40023800 	.word	0x40023800
 800a114:	08015348 	.word	0x08015348

0800a118 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a118:	b480      	push	{r7}
 800a11a:	b083      	sub	sp, #12
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	220f      	movs	r2, #15
 800a126:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a128:	4b12      	ldr	r3, [pc, #72]	@ (800a174 <HAL_RCC_GetClockConfig+0x5c>)
 800a12a:	689b      	ldr	r3, [r3, #8]
 800a12c:	f003 0203 	and.w	r2, r3, #3
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a134:	4b0f      	ldr	r3, [pc, #60]	@ (800a174 <HAL_RCC_GetClockConfig+0x5c>)
 800a136:	689b      	ldr	r3, [r3, #8]
 800a138:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a140:	4b0c      	ldr	r3, [pc, #48]	@ (800a174 <HAL_RCC_GetClockConfig+0x5c>)
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a14c:	4b09      	ldr	r3, [pc, #36]	@ (800a174 <HAL_RCC_GetClockConfig+0x5c>)
 800a14e:	689b      	ldr	r3, [r3, #8]
 800a150:	08db      	lsrs	r3, r3, #3
 800a152:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a15a:	4b07      	ldr	r3, [pc, #28]	@ (800a178 <HAL_RCC_GetClockConfig+0x60>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f003 0207 	and.w	r2, r3, #7
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	601a      	str	r2, [r3, #0]
}
 800a166:	bf00      	nop
 800a168:	370c      	adds	r7, #12
 800a16a:	46bd      	mov	sp, r7
 800a16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a170:	4770      	bx	lr
 800a172:	bf00      	nop
 800a174:	40023800 	.word	0x40023800
 800a178:	40023c00 	.word	0x40023c00

0800a17c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b082      	sub	sp, #8
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d101      	bne.n	800a18e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a18a:	2301      	movs	r3, #1
 800a18c:	e041      	b.n	800a212 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a194:	b2db      	uxtb	r3, r3
 800a196:	2b00      	cmp	r3, #0
 800a198:	d106      	bne.n	800a1a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2200      	movs	r2, #0
 800a19e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	f7fc fef0 	bl	8006f88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2202      	movs	r2, #2
 800a1ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681a      	ldr	r2, [r3, #0]
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	3304      	adds	r3, #4
 800a1b8:	4619      	mov	r1, r3
 800a1ba:	4610      	mov	r0, r2
 800a1bc:	f001 f89c 	bl	800b2f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2201      	movs	r2, #1
 800a1c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2201      	movs	r2, #1
 800a1cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2201      	movs	r2, #1
 800a1d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2201      	movs	r2, #1
 800a1dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2201      	movs	r2, #1
 800a1fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2201      	movs	r2, #1
 800a204:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2201      	movs	r2, #1
 800a20c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a210:	2300      	movs	r3, #0
}
 800a212:	4618      	mov	r0, r3
 800a214:	3708      	adds	r7, #8
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}
	...

0800a21c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b085      	sub	sp, #20
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a22a:	b2db      	uxtb	r3, r3
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d001      	beq.n	800a234 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a230:	2301      	movs	r3, #1
 800a232:	e04e      	b.n	800a2d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2202      	movs	r2, #2
 800a238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	68da      	ldr	r2, [r3, #12]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f042 0201 	orr.w	r2, r2, #1
 800a24a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	4a23      	ldr	r2, [pc, #140]	@ (800a2e0 <HAL_TIM_Base_Start_IT+0xc4>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d022      	beq.n	800a29c <HAL_TIM_Base_Start_IT+0x80>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a25e:	d01d      	beq.n	800a29c <HAL_TIM_Base_Start_IT+0x80>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a1f      	ldr	r2, [pc, #124]	@ (800a2e4 <HAL_TIM_Base_Start_IT+0xc8>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d018      	beq.n	800a29c <HAL_TIM_Base_Start_IT+0x80>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	4a1e      	ldr	r2, [pc, #120]	@ (800a2e8 <HAL_TIM_Base_Start_IT+0xcc>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d013      	beq.n	800a29c <HAL_TIM_Base_Start_IT+0x80>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a1c      	ldr	r2, [pc, #112]	@ (800a2ec <HAL_TIM_Base_Start_IT+0xd0>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d00e      	beq.n	800a29c <HAL_TIM_Base_Start_IT+0x80>
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	4a1b      	ldr	r2, [pc, #108]	@ (800a2f0 <HAL_TIM_Base_Start_IT+0xd4>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d009      	beq.n	800a29c <HAL_TIM_Base_Start_IT+0x80>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	4a19      	ldr	r2, [pc, #100]	@ (800a2f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800a28e:	4293      	cmp	r3, r2
 800a290:	d004      	beq.n	800a29c <HAL_TIM_Base_Start_IT+0x80>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4a18      	ldr	r2, [pc, #96]	@ (800a2f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d111      	bne.n	800a2c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	689b      	ldr	r3, [r3, #8]
 800a2a2:	f003 0307 	and.w	r3, r3, #7
 800a2a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	2b06      	cmp	r3, #6
 800a2ac:	d010      	beq.n	800a2d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	681a      	ldr	r2, [r3, #0]
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	f042 0201 	orr.w	r2, r2, #1
 800a2bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2be:	e007      	b.n	800a2d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	681a      	ldr	r2, [r3, #0]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f042 0201 	orr.w	r2, r2, #1
 800a2ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a2d0:	2300      	movs	r3, #0
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	3714      	adds	r7, #20
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2dc:	4770      	bx	lr
 800a2de:	bf00      	nop
 800a2e0:	40010000 	.word	0x40010000
 800a2e4:	40000400 	.word	0x40000400
 800a2e8:	40000800 	.word	0x40000800
 800a2ec:	40000c00 	.word	0x40000c00
 800a2f0:	40010400 	.word	0x40010400
 800a2f4:	40014000 	.word	0x40014000
 800a2f8:	40001800 	.word	0x40001800

0800a2fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b082      	sub	sp, #8
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d101      	bne.n	800a30e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a30a:	2301      	movs	r3, #1
 800a30c:	e041      	b.n	800a392 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a314:	b2db      	uxtb	r3, r3
 800a316:	2b00      	cmp	r3, #0
 800a318:	d106      	bne.n	800a328 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f000 f839 	bl	800a39a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2202      	movs	r2, #2
 800a32c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681a      	ldr	r2, [r3, #0]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	3304      	adds	r3, #4
 800a338:	4619      	mov	r1, r3
 800a33a:	4610      	mov	r0, r2
 800a33c:	f000 ffdc 	bl	800b2f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2201      	movs	r2, #1
 800a344:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2201      	movs	r2, #1
 800a34c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2201      	movs	r2, #1
 800a354:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2201      	movs	r2, #1
 800a35c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2201      	movs	r2, #1
 800a364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2201      	movs	r2, #1
 800a36c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2201      	movs	r2, #1
 800a374:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2201      	movs	r2, #1
 800a37c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2201      	movs	r2, #1
 800a384:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2201      	movs	r2, #1
 800a38c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a390:	2300      	movs	r3, #0
}
 800a392:	4618      	mov	r0, r3
 800a394:	3708      	adds	r7, #8
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}

0800a39a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a39a:	b480      	push	{r7}
 800a39c:	b083      	sub	sp, #12
 800a39e:	af00      	add	r7, sp, #0
 800a3a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a3a2:	bf00      	nop
 800a3a4:	370c      	adds	r7, #12
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ac:	4770      	bx	lr
	...

0800a3b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d109      	bne.n	800a3d4 <HAL_TIM_PWM_Start+0x24>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a3c6:	b2db      	uxtb	r3, r3
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	bf14      	ite	ne
 800a3cc:	2301      	movne	r3, #1
 800a3ce:	2300      	moveq	r3, #0
 800a3d0:	b2db      	uxtb	r3, r3
 800a3d2:	e022      	b.n	800a41a <HAL_TIM_PWM_Start+0x6a>
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	2b04      	cmp	r3, #4
 800a3d8:	d109      	bne.n	800a3ee <HAL_TIM_PWM_Start+0x3e>
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a3e0:	b2db      	uxtb	r3, r3
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	bf14      	ite	ne
 800a3e6:	2301      	movne	r3, #1
 800a3e8:	2300      	moveq	r3, #0
 800a3ea:	b2db      	uxtb	r3, r3
 800a3ec:	e015      	b.n	800a41a <HAL_TIM_PWM_Start+0x6a>
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	2b08      	cmp	r3, #8
 800a3f2:	d109      	bne.n	800a408 <HAL_TIM_PWM_Start+0x58>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a3fa:	b2db      	uxtb	r3, r3
 800a3fc:	2b01      	cmp	r3, #1
 800a3fe:	bf14      	ite	ne
 800a400:	2301      	movne	r3, #1
 800a402:	2300      	moveq	r3, #0
 800a404:	b2db      	uxtb	r3, r3
 800a406:	e008      	b.n	800a41a <HAL_TIM_PWM_Start+0x6a>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a40e:	b2db      	uxtb	r3, r3
 800a410:	2b01      	cmp	r3, #1
 800a412:	bf14      	ite	ne
 800a414:	2301      	movne	r3, #1
 800a416:	2300      	moveq	r3, #0
 800a418:	b2db      	uxtb	r3, r3
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d001      	beq.n	800a422 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a41e:	2301      	movs	r3, #1
 800a420:	e07c      	b.n	800a51c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d104      	bne.n	800a432 <HAL_TIM_PWM_Start+0x82>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2202      	movs	r2, #2
 800a42c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a430:	e013      	b.n	800a45a <HAL_TIM_PWM_Start+0xaa>
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	2b04      	cmp	r3, #4
 800a436:	d104      	bne.n	800a442 <HAL_TIM_PWM_Start+0x92>
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2202      	movs	r2, #2
 800a43c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a440:	e00b      	b.n	800a45a <HAL_TIM_PWM_Start+0xaa>
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	2b08      	cmp	r3, #8
 800a446:	d104      	bne.n	800a452 <HAL_TIM_PWM_Start+0xa2>
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2202      	movs	r2, #2
 800a44c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a450:	e003      	b.n	800a45a <HAL_TIM_PWM_Start+0xaa>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2202      	movs	r2, #2
 800a456:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	2201      	movs	r2, #1
 800a460:	6839      	ldr	r1, [r7, #0]
 800a462:	4618      	mov	r0, r3
 800a464:	f001 fb62 	bl	800bb2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	4a2d      	ldr	r2, [pc, #180]	@ (800a524 <HAL_TIM_PWM_Start+0x174>)
 800a46e:	4293      	cmp	r3, r2
 800a470:	d004      	beq.n	800a47c <HAL_TIM_PWM_Start+0xcc>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	4a2c      	ldr	r2, [pc, #176]	@ (800a528 <HAL_TIM_PWM_Start+0x178>)
 800a478:	4293      	cmp	r3, r2
 800a47a:	d101      	bne.n	800a480 <HAL_TIM_PWM_Start+0xd0>
 800a47c:	2301      	movs	r3, #1
 800a47e:	e000      	b.n	800a482 <HAL_TIM_PWM_Start+0xd2>
 800a480:	2300      	movs	r3, #0
 800a482:	2b00      	cmp	r3, #0
 800a484:	d007      	beq.n	800a496 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a494:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a22      	ldr	r2, [pc, #136]	@ (800a524 <HAL_TIM_PWM_Start+0x174>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d022      	beq.n	800a4e6 <HAL_TIM_PWM_Start+0x136>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4a8:	d01d      	beq.n	800a4e6 <HAL_TIM_PWM_Start+0x136>
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4a1f      	ldr	r2, [pc, #124]	@ (800a52c <HAL_TIM_PWM_Start+0x17c>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d018      	beq.n	800a4e6 <HAL_TIM_PWM_Start+0x136>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4a1d      	ldr	r2, [pc, #116]	@ (800a530 <HAL_TIM_PWM_Start+0x180>)
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d013      	beq.n	800a4e6 <HAL_TIM_PWM_Start+0x136>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	4a1c      	ldr	r2, [pc, #112]	@ (800a534 <HAL_TIM_PWM_Start+0x184>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d00e      	beq.n	800a4e6 <HAL_TIM_PWM_Start+0x136>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	4a16      	ldr	r2, [pc, #88]	@ (800a528 <HAL_TIM_PWM_Start+0x178>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d009      	beq.n	800a4e6 <HAL_TIM_PWM_Start+0x136>
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4a18      	ldr	r2, [pc, #96]	@ (800a538 <HAL_TIM_PWM_Start+0x188>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d004      	beq.n	800a4e6 <HAL_TIM_PWM_Start+0x136>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	4a16      	ldr	r2, [pc, #88]	@ (800a53c <HAL_TIM_PWM_Start+0x18c>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d111      	bne.n	800a50a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	f003 0307 	and.w	r3, r3, #7
 800a4f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	2b06      	cmp	r3, #6
 800a4f6:	d010      	beq.n	800a51a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	681a      	ldr	r2, [r3, #0]
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f042 0201 	orr.w	r2, r2, #1
 800a506:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a508:	e007      	b.n	800a51a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	681a      	ldr	r2, [r3, #0]
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	f042 0201 	orr.w	r2, r2, #1
 800a518:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a51a:	2300      	movs	r3, #0
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3710      	adds	r7, #16
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}
 800a524:	40010000 	.word	0x40010000
 800a528:	40010400 	.word	0x40010400
 800a52c:	40000400 	.word	0x40000400
 800a530:	40000800 	.word	0x40000800
 800a534:	40000c00 	.word	0x40000c00
 800a538:	40014000 	.word	0x40014000
 800a53c:	40001800 	.word	0x40001800

0800a540 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b082      	sub	sp, #8
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d101      	bne.n	800a552 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800a54e:	2301      	movs	r3, #1
 800a550:	e041      	b.n	800a5d6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a558:	b2db      	uxtb	r3, r3
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d106      	bne.n	800a56c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2200      	movs	r2, #0
 800a562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f000 f839 	bl	800a5de <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2202      	movs	r2, #2
 800a570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681a      	ldr	r2, [r3, #0]
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	3304      	adds	r3, #4
 800a57c:	4619      	mov	r1, r3
 800a57e:	4610      	mov	r0, r2
 800a580:	f000 feba 	bl	800b2f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2201      	movs	r2, #1
 800a588:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2201      	movs	r2, #1
 800a590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2201      	movs	r2, #1
 800a598:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2201      	movs	r2, #1
 800a5c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a5d4:	2300      	movs	r3, #0
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	3708      	adds	r7, #8
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}

0800a5de <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800a5de:	b480      	push	{r7}
 800a5e0:	b083      	sub	sp, #12
 800a5e2:	af00      	add	r7, sp, #0
 800a5e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800a5e6:	bf00      	nop
 800a5e8:	370c      	adds	r7, #12
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f0:	4770      	bx	lr
	...

0800a5f4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b084      	sub	sp, #16
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
 800a5fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a5fe:	2300      	movs	r3, #0
 800a600:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d104      	bne.n	800a612 <HAL_TIM_IC_Start_IT+0x1e>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a60e:	b2db      	uxtb	r3, r3
 800a610:	e013      	b.n	800a63a <HAL_TIM_IC_Start_IT+0x46>
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	2b04      	cmp	r3, #4
 800a616:	d104      	bne.n	800a622 <HAL_TIM_IC_Start_IT+0x2e>
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a61e:	b2db      	uxtb	r3, r3
 800a620:	e00b      	b.n	800a63a <HAL_TIM_IC_Start_IT+0x46>
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	2b08      	cmp	r3, #8
 800a626:	d104      	bne.n	800a632 <HAL_TIM_IC_Start_IT+0x3e>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a62e:	b2db      	uxtb	r3, r3
 800a630:	e003      	b.n	800a63a <HAL_TIM_IC_Start_IT+0x46>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a638:	b2db      	uxtb	r3, r3
 800a63a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d104      	bne.n	800a64c <HAL_TIM_IC_Start_IT+0x58>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a648:	b2db      	uxtb	r3, r3
 800a64a:	e013      	b.n	800a674 <HAL_TIM_IC_Start_IT+0x80>
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	2b04      	cmp	r3, #4
 800a650:	d104      	bne.n	800a65c <HAL_TIM_IC_Start_IT+0x68>
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a658:	b2db      	uxtb	r3, r3
 800a65a:	e00b      	b.n	800a674 <HAL_TIM_IC_Start_IT+0x80>
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	2b08      	cmp	r3, #8
 800a660:	d104      	bne.n	800a66c <HAL_TIM_IC_Start_IT+0x78>
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a668:	b2db      	uxtb	r3, r3
 800a66a:	e003      	b.n	800a674 <HAL_TIM_IC_Start_IT+0x80>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a672:	b2db      	uxtb	r3, r3
 800a674:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a676:	7bbb      	ldrb	r3, [r7, #14]
 800a678:	2b01      	cmp	r3, #1
 800a67a:	d102      	bne.n	800a682 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a67c:	7b7b      	ldrb	r3, [r7, #13]
 800a67e:	2b01      	cmp	r3, #1
 800a680:	d001      	beq.n	800a686 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800a682:	2301      	movs	r3, #1
 800a684:	e0cc      	b.n	800a820 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d104      	bne.n	800a696 <HAL_TIM_IC_Start_IT+0xa2>
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2202      	movs	r2, #2
 800a690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a694:	e013      	b.n	800a6be <HAL_TIM_IC_Start_IT+0xca>
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	2b04      	cmp	r3, #4
 800a69a:	d104      	bne.n	800a6a6 <HAL_TIM_IC_Start_IT+0xb2>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2202      	movs	r2, #2
 800a6a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a6a4:	e00b      	b.n	800a6be <HAL_TIM_IC_Start_IT+0xca>
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	2b08      	cmp	r3, #8
 800a6aa:	d104      	bne.n	800a6b6 <HAL_TIM_IC_Start_IT+0xc2>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2202      	movs	r2, #2
 800a6b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a6b4:	e003      	b.n	800a6be <HAL_TIM_IC_Start_IT+0xca>
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2202      	movs	r2, #2
 800a6ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d104      	bne.n	800a6ce <HAL_TIM_IC_Start_IT+0xda>
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2202      	movs	r2, #2
 800a6c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a6cc:	e013      	b.n	800a6f6 <HAL_TIM_IC_Start_IT+0x102>
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	2b04      	cmp	r3, #4
 800a6d2:	d104      	bne.n	800a6de <HAL_TIM_IC_Start_IT+0xea>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2202      	movs	r2, #2
 800a6d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a6dc:	e00b      	b.n	800a6f6 <HAL_TIM_IC_Start_IT+0x102>
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	2b08      	cmp	r3, #8
 800a6e2:	d104      	bne.n	800a6ee <HAL_TIM_IC_Start_IT+0xfa>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2202      	movs	r2, #2
 800a6e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a6ec:	e003      	b.n	800a6f6 <HAL_TIM_IC_Start_IT+0x102>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	2202      	movs	r2, #2
 800a6f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	2b0c      	cmp	r3, #12
 800a6fa:	d841      	bhi.n	800a780 <HAL_TIM_IC_Start_IT+0x18c>
 800a6fc:	a201      	add	r2, pc, #4	@ (adr r2, 800a704 <HAL_TIM_IC_Start_IT+0x110>)
 800a6fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a702:	bf00      	nop
 800a704:	0800a739 	.word	0x0800a739
 800a708:	0800a781 	.word	0x0800a781
 800a70c:	0800a781 	.word	0x0800a781
 800a710:	0800a781 	.word	0x0800a781
 800a714:	0800a74b 	.word	0x0800a74b
 800a718:	0800a781 	.word	0x0800a781
 800a71c:	0800a781 	.word	0x0800a781
 800a720:	0800a781 	.word	0x0800a781
 800a724:	0800a75d 	.word	0x0800a75d
 800a728:	0800a781 	.word	0x0800a781
 800a72c:	0800a781 	.word	0x0800a781
 800a730:	0800a781 	.word	0x0800a781
 800a734:	0800a76f 	.word	0x0800a76f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	68da      	ldr	r2, [r3, #12]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f042 0202 	orr.w	r2, r2, #2
 800a746:	60da      	str	r2, [r3, #12]
      break;
 800a748:	e01d      	b.n	800a786 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	68da      	ldr	r2, [r3, #12]
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	f042 0204 	orr.w	r2, r2, #4
 800a758:	60da      	str	r2, [r3, #12]
      break;
 800a75a:	e014      	b.n	800a786 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	68da      	ldr	r2, [r3, #12]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f042 0208 	orr.w	r2, r2, #8
 800a76a:	60da      	str	r2, [r3, #12]
      break;
 800a76c:	e00b      	b.n	800a786 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	68da      	ldr	r2, [r3, #12]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f042 0210 	orr.w	r2, r2, #16
 800a77c:	60da      	str	r2, [r3, #12]
      break;
 800a77e:	e002      	b.n	800a786 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800a780:	2301      	movs	r3, #1
 800a782:	73fb      	strb	r3, [r7, #15]
      break;
 800a784:	bf00      	nop
  }

  if (status == HAL_OK)
 800a786:	7bfb      	ldrb	r3, [r7, #15]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d148      	bne.n	800a81e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	2201      	movs	r2, #1
 800a792:	6839      	ldr	r1, [r7, #0]
 800a794:	4618      	mov	r0, r3
 800a796:	f001 f9c9 	bl	800bb2c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	4a22      	ldr	r2, [pc, #136]	@ (800a828 <HAL_TIM_IC_Start_IT+0x234>)
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	d022      	beq.n	800a7ea <HAL_TIM_IC_Start_IT+0x1f6>
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7ac:	d01d      	beq.n	800a7ea <HAL_TIM_IC_Start_IT+0x1f6>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	4a1e      	ldr	r2, [pc, #120]	@ (800a82c <HAL_TIM_IC_Start_IT+0x238>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d018      	beq.n	800a7ea <HAL_TIM_IC_Start_IT+0x1f6>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	4a1c      	ldr	r2, [pc, #112]	@ (800a830 <HAL_TIM_IC_Start_IT+0x23c>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d013      	beq.n	800a7ea <HAL_TIM_IC_Start_IT+0x1f6>
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	4a1b      	ldr	r2, [pc, #108]	@ (800a834 <HAL_TIM_IC_Start_IT+0x240>)
 800a7c8:	4293      	cmp	r3, r2
 800a7ca:	d00e      	beq.n	800a7ea <HAL_TIM_IC_Start_IT+0x1f6>
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	4a19      	ldr	r2, [pc, #100]	@ (800a838 <HAL_TIM_IC_Start_IT+0x244>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d009      	beq.n	800a7ea <HAL_TIM_IC_Start_IT+0x1f6>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	4a18      	ldr	r2, [pc, #96]	@ (800a83c <HAL_TIM_IC_Start_IT+0x248>)
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	d004      	beq.n	800a7ea <HAL_TIM_IC_Start_IT+0x1f6>
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	4a16      	ldr	r2, [pc, #88]	@ (800a840 <HAL_TIM_IC_Start_IT+0x24c>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d111      	bne.n	800a80e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	689b      	ldr	r3, [r3, #8]
 800a7f0:	f003 0307 	and.w	r3, r3, #7
 800a7f4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	2b06      	cmp	r3, #6
 800a7fa:	d010      	beq.n	800a81e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	681a      	ldr	r2, [r3, #0]
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f042 0201 	orr.w	r2, r2, #1
 800a80a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a80c:	e007      	b.n	800a81e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f042 0201 	orr.w	r2, r2, #1
 800a81c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800a81e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a820:	4618      	mov	r0, r3
 800a822:	3710      	adds	r7, #16
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}
 800a828:	40010000 	.word	0x40010000
 800a82c:	40000400 	.word	0x40000400
 800a830:	40000800 	.word	0x40000800
 800a834:	40000c00 	.word	0x40000c00
 800a838:	40010400 	.word	0x40010400
 800a83c:	40014000 	.word	0x40014000
 800a840:	40001800 	.word	0x40001800

0800a844 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b084      	sub	sp, #16
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
 800a84c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a84e:	2300      	movs	r3, #0
 800a850:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	2b0c      	cmp	r3, #12
 800a856:	d841      	bhi.n	800a8dc <HAL_TIM_IC_Stop_IT+0x98>
 800a858:	a201      	add	r2, pc, #4	@ (adr r2, 800a860 <HAL_TIM_IC_Stop_IT+0x1c>)
 800a85a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a85e:	bf00      	nop
 800a860:	0800a895 	.word	0x0800a895
 800a864:	0800a8dd 	.word	0x0800a8dd
 800a868:	0800a8dd 	.word	0x0800a8dd
 800a86c:	0800a8dd 	.word	0x0800a8dd
 800a870:	0800a8a7 	.word	0x0800a8a7
 800a874:	0800a8dd 	.word	0x0800a8dd
 800a878:	0800a8dd 	.word	0x0800a8dd
 800a87c:	0800a8dd 	.word	0x0800a8dd
 800a880:	0800a8b9 	.word	0x0800a8b9
 800a884:	0800a8dd 	.word	0x0800a8dd
 800a888:	0800a8dd 	.word	0x0800a8dd
 800a88c:	0800a8dd 	.word	0x0800a8dd
 800a890:	0800a8cb 	.word	0x0800a8cb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	68da      	ldr	r2, [r3, #12]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f022 0202 	bic.w	r2, r2, #2
 800a8a2:	60da      	str	r2, [r3, #12]
      break;
 800a8a4:	e01d      	b.n	800a8e2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	68da      	ldr	r2, [r3, #12]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f022 0204 	bic.w	r2, r2, #4
 800a8b4:	60da      	str	r2, [r3, #12]
      break;
 800a8b6:	e014      	b.n	800a8e2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	68da      	ldr	r2, [r3, #12]
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f022 0208 	bic.w	r2, r2, #8
 800a8c6:	60da      	str	r2, [r3, #12]
      break;
 800a8c8:	e00b      	b.n	800a8e2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	68da      	ldr	r2, [r3, #12]
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f022 0210 	bic.w	r2, r2, #16
 800a8d8:	60da      	str	r2, [r3, #12]
      break;
 800a8da:	e002      	b.n	800a8e2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800a8dc:	2301      	movs	r3, #1
 800a8de:	73fb      	strb	r3, [r7, #15]
      break;
 800a8e0:	bf00      	nop
  }

  if (status == HAL_OK)
 800a8e2:	7bfb      	ldrb	r3, [r7, #15]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d156      	bne.n	800a996 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	6839      	ldr	r1, [r7, #0]
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	f001 f91b 	bl	800bb2c <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	6a1a      	ldr	r2, [r3, #32]
 800a8fc:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a900:	4013      	ands	r3, r2
 800a902:	2b00      	cmp	r3, #0
 800a904:	d10f      	bne.n	800a926 <HAL_TIM_IC_Stop_IT+0xe2>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	6a1a      	ldr	r2, [r3, #32]
 800a90c:	f240 4344 	movw	r3, #1092	@ 0x444
 800a910:	4013      	ands	r3, r2
 800a912:	2b00      	cmp	r3, #0
 800a914:	d107      	bne.n	800a926 <HAL_TIM_IC_Stop_IT+0xe2>
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f022 0201 	bic.w	r2, r2, #1
 800a924:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d104      	bne.n	800a936 <HAL_TIM_IC_Stop_IT+0xf2>
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2201      	movs	r2, #1
 800a930:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a934:	e013      	b.n	800a95e <HAL_TIM_IC_Stop_IT+0x11a>
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	2b04      	cmp	r3, #4
 800a93a:	d104      	bne.n	800a946 <HAL_TIM_IC_Stop_IT+0x102>
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2201      	movs	r2, #1
 800a940:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a944:	e00b      	b.n	800a95e <HAL_TIM_IC_Stop_IT+0x11a>
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	2b08      	cmp	r3, #8
 800a94a:	d104      	bne.n	800a956 <HAL_TIM_IC_Stop_IT+0x112>
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2201      	movs	r2, #1
 800a950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a954:	e003      	b.n	800a95e <HAL_TIM_IC_Stop_IT+0x11a>
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2201      	movs	r2, #1
 800a95a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d104      	bne.n	800a96e <HAL_TIM_IC_Stop_IT+0x12a>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2201      	movs	r2, #1
 800a968:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a96c:	e013      	b.n	800a996 <HAL_TIM_IC_Stop_IT+0x152>
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	2b04      	cmp	r3, #4
 800a972:	d104      	bne.n	800a97e <HAL_TIM_IC_Stop_IT+0x13a>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2201      	movs	r2, #1
 800a978:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a97c:	e00b      	b.n	800a996 <HAL_TIM_IC_Stop_IT+0x152>
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	2b08      	cmp	r3, #8
 800a982:	d104      	bne.n	800a98e <HAL_TIM_IC_Stop_IT+0x14a>
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2201      	movs	r2, #1
 800a988:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a98c:	e003      	b.n	800a996 <HAL_TIM_IC_Stop_IT+0x152>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2201      	movs	r2, #1
 800a992:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800a996:	7bfb      	ldrb	r3, [r7, #15]
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3710      	adds	r7, #16
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}

0800a9a0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b086      	sub	sp, #24
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
 800a9a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d101      	bne.n	800a9b4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	e097      	b.n	800aae4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d106      	bne.n	800a9ce <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f7fc fa43 	bl	8006e54 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2202      	movs	r2, #2
 800a9d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	689b      	ldr	r3, [r3, #8]
 800a9dc:	687a      	ldr	r2, [r7, #4]
 800a9de:	6812      	ldr	r2, [r2, #0]
 800a9e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a9e4:	f023 0307 	bic.w	r3, r3, #7
 800a9e8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681a      	ldr	r2, [r3, #0]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	3304      	adds	r3, #4
 800a9f2:	4619      	mov	r1, r3
 800a9f4:	4610      	mov	r0, r2
 800a9f6:	f000 fc7f 	bl	800b2f8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	689b      	ldr	r3, [r3, #8]
 800aa00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	699b      	ldr	r3, [r3, #24]
 800aa08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	6a1b      	ldr	r3, [r3, #32]
 800aa10:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	697a      	ldr	r2, [r7, #20]
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800aa1c:	693b      	ldr	r3, [r7, #16]
 800aa1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa22:	f023 0303 	bic.w	r3, r3, #3
 800aa26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	689a      	ldr	r2, [r3, #8]
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	699b      	ldr	r3, [r3, #24]
 800aa30:	021b      	lsls	r3, r3, #8
 800aa32:	4313      	orrs	r3, r2
 800aa34:	693a      	ldr	r2, [r7, #16]
 800aa36:	4313      	orrs	r3, r2
 800aa38:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800aa3a:	693b      	ldr	r3, [r7, #16]
 800aa3c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800aa40:	f023 030c 	bic.w	r3, r3, #12
 800aa44:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800aa4c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800aa50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	68da      	ldr	r2, [r3, #12]
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	69db      	ldr	r3, [r3, #28]
 800aa5a:	021b      	lsls	r3, r3, #8
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	693a      	ldr	r2, [r7, #16]
 800aa60:	4313      	orrs	r3, r2
 800aa62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	691b      	ldr	r3, [r3, #16]
 800aa68:	011a      	lsls	r2, r3, #4
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	6a1b      	ldr	r3, [r3, #32]
 800aa6e:	031b      	lsls	r3, r3, #12
 800aa70:	4313      	orrs	r3, r2
 800aa72:	693a      	ldr	r2, [r7, #16]
 800aa74:	4313      	orrs	r3, r2
 800aa76:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800aa7e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800aa86:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	685a      	ldr	r2, [r3, #4]
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	695b      	ldr	r3, [r3, #20]
 800aa90:	011b      	lsls	r3, r3, #4
 800aa92:	4313      	orrs	r3, r2
 800aa94:	68fa      	ldr	r2, [r7, #12]
 800aa96:	4313      	orrs	r3, r2
 800aa98:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	697a      	ldr	r2, [r7, #20]
 800aaa0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	693a      	ldr	r2, [r7, #16]
 800aaa8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	68fa      	ldr	r2, [r7, #12]
 800aab0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2201      	movs	r2, #1
 800aab6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2201      	movs	r2, #1
 800aabe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2201      	movs	r2, #1
 800aac6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2201      	movs	r2, #1
 800aace:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	2201      	movs	r2, #1
 800aad6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2201      	movs	r2, #1
 800aade:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aae2:	2300      	movs	r3, #0
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3718      	adds	r7, #24
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}

0800aaec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b084      	sub	sp, #16
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aafc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ab04:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ab0c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ab14:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d110      	bne.n	800ab3e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ab1c:	7bfb      	ldrb	r3, [r7, #15]
 800ab1e:	2b01      	cmp	r3, #1
 800ab20:	d102      	bne.n	800ab28 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800ab22:	7b7b      	ldrb	r3, [r7, #13]
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d001      	beq.n	800ab2c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	e069      	b.n	800ac00 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2202      	movs	r2, #2
 800ab30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2202      	movs	r2, #2
 800ab38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ab3c:	e031      	b.n	800aba2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	2b04      	cmp	r3, #4
 800ab42:	d110      	bne.n	800ab66 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ab44:	7bbb      	ldrb	r3, [r7, #14]
 800ab46:	2b01      	cmp	r3, #1
 800ab48:	d102      	bne.n	800ab50 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ab4a:	7b3b      	ldrb	r3, [r7, #12]
 800ab4c:	2b01      	cmp	r3, #1
 800ab4e:	d001      	beq.n	800ab54 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800ab50:	2301      	movs	r3, #1
 800ab52:	e055      	b.n	800ac00 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2202      	movs	r2, #2
 800ab58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2202      	movs	r2, #2
 800ab60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ab64:	e01d      	b.n	800aba2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ab66:	7bfb      	ldrb	r3, [r7, #15]
 800ab68:	2b01      	cmp	r3, #1
 800ab6a:	d108      	bne.n	800ab7e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ab6c:	7bbb      	ldrb	r3, [r7, #14]
 800ab6e:	2b01      	cmp	r3, #1
 800ab70:	d105      	bne.n	800ab7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ab72:	7b7b      	ldrb	r3, [r7, #13]
 800ab74:	2b01      	cmp	r3, #1
 800ab76:	d102      	bne.n	800ab7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ab78:	7b3b      	ldrb	r3, [r7, #12]
 800ab7a:	2b01      	cmp	r3, #1
 800ab7c:	d001      	beq.n	800ab82 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800ab7e:	2301      	movs	r3, #1
 800ab80:	e03e      	b.n	800ac00 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2202      	movs	r2, #2
 800ab86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2202      	movs	r2, #2
 800ab8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2202      	movs	r2, #2
 800ab96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2202      	movs	r2, #2
 800ab9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d003      	beq.n	800abb0 <HAL_TIM_Encoder_Start+0xc4>
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	2b04      	cmp	r3, #4
 800abac:	d008      	beq.n	800abc0 <HAL_TIM_Encoder_Start+0xd4>
 800abae:	e00f      	b.n	800abd0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2201      	movs	r2, #1
 800abb6:	2100      	movs	r1, #0
 800abb8:	4618      	mov	r0, r3
 800abba:	f000 ffb7 	bl	800bb2c <TIM_CCxChannelCmd>
      break;
 800abbe:	e016      	b.n	800abee <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	2201      	movs	r2, #1
 800abc6:	2104      	movs	r1, #4
 800abc8:	4618      	mov	r0, r3
 800abca:	f000 ffaf 	bl	800bb2c <TIM_CCxChannelCmd>
      break;
 800abce:	e00e      	b.n	800abee <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	2201      	movs	r2, #1
 800abd6:	2100      	movs	r1, #0
 800abd8:	4618      	mov	r0, r3
 800abda:	f000 ffa7 	bl	800bb2c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	2201      	movs	r2, #1
 800abe4:	2104      	movs	r1, #4
 800abe6:	4618      	mov	r0, r3
 800abe8:	f000 ffa0 	bl	800bb2c <TIM_CCxChannelCmd>
      break;
 800abec:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	681a      	ldr	r2, [r3, #0]
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f042 0201 	orr.w	r2, r2, #1
 800abfc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800abfe:	2300      	movs	r3, #0
}
 800ac00:	4618      	mov	r0, r3
 800ac02:	3710      	adds	r7, #16
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}

0800ac08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b084      	sub	sp, #16
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	68db      	ldr	r3, [r3, #12]
 800ac16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	691b      	ldr	r3, [r3, #16]
 800ac1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	f003 0302 	and.w	r3, r3, #2
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d020      	beq.n	800ac6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	f003 0302 	and.w	r3, r3, #2
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d01b      	beq.n	800ac6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f06f 0202 	mvn.w	r2, #2
 800ac3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2201      	movs	r2, #1
 800ac42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	699b      	ldr	r3, [r3, #24]
 800ac4a:	f003 0303 	and.w	r3, r3, #3
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d003      	beq.n	800ac5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f7fb fe32 	bl	80068bc <HAL_TIM_IC_CaptureCallback>
 800ac58:	e005      	b.n	800ac66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	f000 fb2e 	bl	800b2bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f000 fb35 	bl	800b2d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	f003 0304 	and.w	r3, r3, #4
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d020      	beq.n	800acb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f003 0304 	and.w	r3, r3, #4
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d01b      	beq.n	800acb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f06f 0204 	mvn.w	r2, #4
 800ac88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2202      	movs	r2, #2
 800ac8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	699b      	ldr	r3, [r3, #24]
 800ac96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d003      	beq.n	800aca6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	f7fb fe0c 	bl	80068bc <HAL_TIM_IC_CaptureCallback>
 800aca4:	e005      	b.n	800acb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f000 fb08 	bl	800b2bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f000 fb0f 	bl	800b2d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2200      	movs	r2, #0
 800acb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	f003 0308 	and.w	r3, r3, #8
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d020      	beq.n	800ad04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	f003 0308 	and.w	r3, r3, #8
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d01b      	beq.n	800ad04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f06f 0208 	mvn.w	r2, #8
 800acd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2204      	movs	r2, #4
 800acda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	69db      	ldr	r3, [r3, #28]
 800ace2:	f003 0303 	and.w	r3, r3, #3
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d003      	beq.n	800acf2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	f7fb fde6 	bl	80068bc <HAL_TIM_IC_CaptureCallback>
 800acf0:	e005      	b.n	800acfe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f000 fae2 	bl	800b2bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f000 fae9 	bl	800b2d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2200      	movs	r2, #0
 800ad02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	f003 0310 	and.w	r3, r3, #16
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d020      	beq.n	800ad50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	f003 0310 	and.w	r3, r3, #16
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d01b      	beq.n	800ad50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f06f 0210 	mvn.w	r2, #16
 800ad20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2208      	movs	r2, #8
 800ad26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	69db      	ldr	r3, [r3, #28]
 800ad2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d003      	beq.n	800ad3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f7fb fdc0 	bl	80068bc <HAL_TIM_IC_CaptureCallback>
 800ad3c:	e005      	b.n	800ad4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f000 fabc 	bl	800b2bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	f000 fac3 	bl	800b2d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	f003 0301 	and.w	r3, r3, #1
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d00c      	beq.n	800ad74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	f003 0301 	and.w	r3, r3, #1
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d007      	beq.n	800ad74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f06f 0201 	mvn.w	r2, #1
 800ad6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f7f7 f81a 	bl	8001da8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d00c      	beq.n	800ad98 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d007      	beq.n	800ad98 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800ad90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	f000 ffc8 	bl	800bd28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d00c      	beq.n	800adbc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d007      	beq.n	800adbc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800adb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f000 fa94 	bl	800b2e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800adbc:	68bb      	ldr	r3, [r7, #8]
 800adbe:	f003 0320 	and.w	r3, r3, #32
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d00c      	beq.n	800ade0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f003 0320 	and.w	r3, r3, #32
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d007      	beq.n	800ade0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f06f 0220 	mvn.w	r2, #32
 800add8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f000 ff9a 	bl	800bd14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ade0:	bf00      	nop
 800ade2:	3710      	adds	r7, #16
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b086      	sub	sp, #24
 800adec:	af00      	add	r7, sp, #0
 800adee:	60f8      	str	r0, [r7, #12]
 800adf0:	60b9      	str	r1, [r7, #8]
 800adf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800adf4:	2300      	movs	r3, #0
 800adf6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800adfe:	2b01      	cmp	r3, #1
 800ae00:	d101      	bne.n	800ae06 <HAL_TIM_IC_ConfigChannel+0x1e>
 800ae02:	2302      	movs	r3, #2
 800ae04:	e088      	b.n	800af18 <HAL_TIM_IC_ConfigChannel+0x130>
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2201      	movs	r2, #1
 800ae0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d11b      	bne.n	800ae4c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800ae24:	f000 fcbe 	bl	800b7a4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	699a      	ldr	r2, [r3, #24]
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f022 020c 	bic.w	r2, r2, #12
 800ae36:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	6999      	ldr	r1, [r3, #24]
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	689a      	ldr	r2, [r3, #8]
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	430a      	orrs	r2, r1
 800ae48:	619a      	str	r2, [r3, #24]
 800ae4a:	e060      	b.n	800af0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2b04      	cmp	r3, #4
 800ae50:	d11c      	bne.n	800ae8c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800ae62:	f000 fd42 	bl	800b8ea <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	699a      	ldr	r2, [r3, #24]
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800ae74:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	6999      	ldr	r1, [r3, #24]
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	689b      	ldr	r3, [r3, #8]
 800ae80:	021a      	lsls	r2, r3, #8
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	430a      	orrs	r2, r1
 800ae88:	619a      	str	r2, [r3, #24]
 800ae8a:	e040      	b.n	800af0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2b08      	cmp	r3, #8
 800ae90:	d11b      	bne.n	800aeca <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800aea2:	f000 fd8f 	bl	800b9c4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	69da      	ldr	r2, [r3, #28]
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	f022 020c 	bic.w	r2, r2, #12
 800aeb4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	69d9      	ldr	r1, [r3, #28]
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	689a      	ldr	r2, [r3, #8]
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	430a      	orrs	r2, r1
 800aec6:	61da      	str	r2, [r3, #28]
 800aec8:	e021      	b.n	800af0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	2b0c      	cmp	r3, #12
 800aece:	d11c      	bne.n	800af0a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800aee0:	f000 fdac 	bl	800ba3c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	69da      	ldr	r2, [r3, #28]
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800aef2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	69d9      	ldr	r1, [r3, #28]
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	689b      	ldr	r3, [r3, #8]
 800aefe:	021a      	lsls	r2, r3, #8
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	430a      	orrs	r2, r1
 800af06:	61da      	str	r2, [r3, #28]
 800af08:	e001      	b.n	800af0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800af0a:	2301      	movs	r3, #1
 800af0c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	2200      	movs	r2, #0
 800af12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800af16:	7dfb      	ldrb	r3, [r7, #23]
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3718      	adds	r7, #24
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}

0800af20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b086      	sub	sp, #24
 800af24:	af00      	add	r7, sp, #0
 800af26:	60f8      	str	r0, [r7, #12]
 800af28:	60b9      	str	r1, [r7, #8]
 800af2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af2c:	2300      	movs	r3, #0
 800af2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800af36:	2b01      	cmp	r3, #1
 800af38:	d101      	bne.n	800af3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800af3a:	2302      	movs	r3, #2
 800af3c:	e0ae      	b.n	800b09c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	2201      	movs	r2, #1
 800af42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2b0c      	cmp	r3, #12
 800af4a:	f200 809f 	bhi.w	800b08c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800af4e:	a201      	add	r2, pc, #4	@ (adr r2, 800af54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800af50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af54:	0800af89 	.word	0x0800af89
 800af58:	0800b08d 	.word	0x0800b08d
 800af5c:	0800b08d 	.word	0x0800b08d
 800af60:	0800b08d 	.word	0x0800b08d
 800af64:	0800afc9 	.word	0x0800afc9
 800af68:	0800b08d 	.word	0x0800b08d
 800af6c:	0800b08d 	.word	0x0800b08d
 800af70:	0800b08d 	.word	0x0800b08d
 800af74:	0800b00b 	.word	0x0800b00b
 800af78:	0800b08d 	.word	0x0800b08d
 800af7c:	0800b08d 	.word	0x0800b08d
 800af80:	0800b08d 	.word	0x0800b08d
 800af84:	0800b04b 	.word	0x0800b04b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	68b9      	ldr	r1, [r7, #8]
 800af8e:	4618      	mov	r0, r3
 800af90:	f000 fa58 	bl	800b444 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	699a      	ldr	r2, [r3, #24]
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f042 0208 	orr.w	r2, r2, #8
 800afa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	699a      	ldr	r2, [r3, #24]
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f022 0204 	bic.w	r2, r2, #4
 800afb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	6999      	ldr	r1, [r3, #24]
 800afba:	68bb      	ldr	r3, [r7, #8]
 800afbc:	691a      	ldr	r2, [r3, #16]
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	430a      	orrs	r2, r1
 800afc4:	619a      	str	r2, [r3, #24]
      break;
 800afc6:	e064      	b.n	800b092 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	68b9      	ldr	r1, [r7, #8]
 800afce:	4618      	mov	r0, r3
 800afd0:	f000 faa8 	bl	800b524 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	699a      	ldr	r2, [r3, #24]
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800afe2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	699a      	ldr	r2, [r3, #24]
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aff2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	6999      	ldr	r1, [r3, #24]
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	691b      	ldr	r3, [r3, #16]
 800affe:	021a      	lsls	r2, r3, #8
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	430a      	orrs	r2, r1
 800b006:	619a      	str	r2, [r3, #24]
      break;
 800b008:	e043      	b.n	800b092 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	68b9      	ldr	r1, [r7, #8]
 800b010:	4618      	mov	r0, r3
 800b012:	f000 fafd 	bl	800b610 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	69da      	ldr	r2, [r3, #28]
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f042 0208 	orr.w	r2, r2, #8
 800b024:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	69da      	ldr	r2, [r3, #28]
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	f022 0204 	bic.w	r2, r2, #4
 800b034:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	69d9      	ldr	r1, [r3, #28]
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	691a      	ldr	r2, [r3, #16]
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	430a      	orrs	r2, r1
 800b046:	61da      	str	r2, [r3, #28]
      break;
 800b048:	e023      	b.n	800b092 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	68b9      	ldr	r1, [r7, #8]
 800b050:	4618      	mov	r0, r3
 800b052:	f000 fb51 	bl	800b6f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	69da      	ldr	r2, [r3, #28]
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b064:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	69da      	ldr	r2, [r3, #28]
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b074:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	69d9      	ldr	r1, [r3, #28]
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	691b      	ldr	r3, [r3, #16]
 800b080:	021a      	lsls	r2, r3, #8
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	430a      	orrs	r2, r1
 800b088:	61da      	str	r2, [r3, #28]
      break;
 800b08a:	e002      	b.n	800b092 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800b08c:	2301      	movs	r3, #1
 800b08e:	75fb      	strb	r3, [r7, #23]
      break;
 800b090:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	2200      	movs	r2, #0
 800b096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b09a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b09c:	4618      	mov	r0, r3
 800b09e:	3718      	adds	r7, #24
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b0b8:	2b01      	cmp	r3, #1
 800b0ba:	d101      	bne.n	800b0c0 <HAL_TIM_ConfigClockSource+0x1c>
 800b0bc:	2302      	movs	r3, #2
 800b0be:	e0b4      	b.n	800b22a <HAL_TIM_ConfigClockSource+0x186>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2201      	movs	r2, #1
 800b0c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2202      	movs	r2, #2
 800b0cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	689b      	ldr	r3, [r3, #8]
 800b0d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b0de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b0e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	68ba      	ldr	r2, [r7, #8]
 800b0ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0f8:	d03e      	beq.n	800b178 <HAL_TIM_ConfigClockSource+0xd4>
 800b0fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0fe:	f200 8087 	bhi.w	800b210 <HAL_TIM_ConfigClockSource+0x16c>
 800b102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b106:	f000 8086 	beq.w	800b216 <HAL_TIM_ConfigClockSource+0x172>
 800b10a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b10e:	d87f      	bhi.n	800b210 <HAL_TIM_ConfigClockSource+0x16c>
 800b110:	2b70      	cmp	r3, #112	@ 0x70
 800b112:	d01a      	beq.n	800b14a <HAL_TIM_ConfigClockSource+0xa6>
 800b114:	2b70      	cmp	r3, #112	@ 0x70
 800b116:	d87b      	bhi.n	800b210 <HAL_TIM_ConfigClockSource+0x16c>
 800b118:	2b60      	cmp	r3, #96	@ 0x60
 800b11a:	d050      	beq.n	800b1be <HAL_TIM_ConfigClockSource+0x11a>
 800b11c:	2b60      	cmp	r3, #96	@ 0x60
 800b11e:	d877      	bhi.n	800b210 <HAL_TIM_ConfigClockSource+0x16c>
 800b120:	2b50      	cmp	r3, #80	@ 0x50
 800b122:	d03c      	beq.n	800b19e <HAL_TIM_ConfigClockSource+0xfa>
 800b124:	2b50      	cmp	r3, #80	@ 0x50
 800b126:	d873      	bhi.n	800b210 <HAL_TIM_ConfigClockSource+0x16c>
 800b128:	2b40      	cmp	r3, #64	@ 0x40
 800b12a:	d058      	beq.n	800b1de <HAL_TIM_ConfigClockSource+0x13a>
 800b12c:	2b40      	cmp	r3, #64	@ 0x40
 800b12e:	d86f      	bhi.n	800b210 <HAL_TIM_ConfigClockSource+0x16c>
 800b130:	2b30      	cmp	r3, #48	@ 0x30
 800b132:	d064      	beq.n	800b1fe <HAL_TIM_ConfigClockSource+0x15a>
 800b134:	2b30      	cmp	r3, #48	@ 0x30
 800b136:	d86b      	bhi.n	800b210 <HAL_TIM_ConfigClockSource+0x16c>
 800b138:	2b20      	cmp	r3, #32
 800b13a:	d060      	beq.n	800b1fe <HAL_TIM_ConfigClockSource+0x15a>
 800b13c:	2b20      	cmp	r3, #32
 800b13e:	d867      	bhi.n	800b210 <HAL_TIM_ConfigClockSource+0x16c>
 800b140:	2b00      	cmp	r3, #0
 800b142:	d05c      	beq.n	800b1fe <HAL_TIM_ConfigClockSource+0x15a>
 800b144:	2b10      	cmp	r3, #16
 800b146:	d05a      	beq.n	800b1fe <HAL_TIM_ConfigClockSource+0x15a>
 800b148:	e062      	b.n	800b210 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b156:	683b      	ldr	r3, [r7, #0]
 800b158:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b15a:	f000 fcc7 	bl	800baec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	689b      	ldr	r3, [r3, #8]
 800b164:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b16c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	68ba      	ldr	r2, [r7, #8]
 800b174:	609a      	str	r2, [r3, #8]
      break;
 800b176:	e04f      	b.n	800b218 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b188:	f000 fcb0 	bl	800baec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	689a      	ldr	r2, [r3, #8]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b19a:	609a      	str	r2, [r3, #8]
      break;
 800b19c:	e03c      	b.n	800b218 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	f000 fb6e 	bl	800b88c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	2150      	movs	r1, #80	@ 0x50
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f000 fc7d 	bl	800bab6 <TIM_ITRx_SetConfig>
      break;
 800b1bc:	e02c      	b.n	800b218 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b1ca:	461a      	mov	r2, r3
 800b1cc:	f000 fbca 	bl	800b964 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	2160      	movs	r1, #96	@ 0x60
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f000 fc6d 	bl	800bab6 <TIM_ITRx_SetConfig>
      break;
 800b1dc:	e01c      	b.n	800b218 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b1e2:	683b      	ldr	r3, [r7, #0]
 800b1e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1ea:	461a      	mov	r2, r3
 800b1ec:	f000 fb4e 	bl	800b88c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	2140      	movs	r1, #64	@ 0x40
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f000 fc5d 	bl	800bab6 <TIM_ITRx_SetConfig>
      break;
 800b1fc:	e00c      	b.n	800b218 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681a      	ldr	r2, [r3, #0]
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	4619      	mov	r1, r3
 800b208:	4610      	mov	r0, r2
 800b20a:	f000 fc54 	bl	800bab6 <TIM_ITRx_SetConfig>
      break;
 800b20e:	e003      	b.n	800b218 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b210:	2301      	movs	r3, #1
 800b212:	73fb      	strb	r3, [r7, #15]
      break;
 800b214:	e000      	b.n	800b218 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b216:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2201      	movs	r2, #1
 800b21c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2200      	movs	r2, #0
 800b224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b228:	7bfb      	ldrb	r3, [r7, #15]
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3710      	adds	r7, #16
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
	...

0800b234 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b234:	b480      	push	{r7}
 800b236:	b085      	sub	sp, #20
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800b23e:	2300      	movs	r3, #0
 800b240:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	2b0c      	cmp	r3, #12
 800b246:	d831      	bhi.n	800b2ac <HAL_TIM_ReadCapturedValue+0x78>
 800b248:	a201      	add	r2, pc, #4	@ (adr r2, 800b250 <HAL_TIM_ReadCapturedValue+0x1c>)
 800b24a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b24e:	bf00      	nop
 800b250:	0800b285 	.word	0x0800b285
 800b254:	0800b2ad 	.word	0x0800b2ad
 800b258:	0800b2ad 	.word	0x0800b2ad
 800b25c:	0800b2ad 	.word	0x0800b2ad
 800b260:	0800b28f 	.word	0x0800b28f
 800b264:	0800b2ad 	.word	0x0800b2ad
 800b268:	0800b2ad 	.word	0x0800b2ad
 800b26c:	0800b2ad 	.word	0x0800b2ad
 800b270:	0800b299 	.word	0x0800b299
 800b274:	0800b2ad 	.word	0x0800b2ad
 800b278:	0800b2ad 	.word	0x0800b2ad
 800b27c:	0800b2ad 	.word	0x0800b2ad
 800b280:	0800b2a3 	.word	0x0800b2a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b28a:	60fb      	str	r3, [r7, #12]

      break;
 800b28c:	e00f      	b.n	800b2ae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b294:	60fb      	str	r3, [r7, #12]

      break;
 800b296:	e00a      	b.n	800b2ae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b29e:	60fb      	str	r3, [r7, #12]

      break;
 800b2a0:	e005      	b.n	800b2ae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2a8:	60fb      	str	r3, [r7, #12]

      break;
 800b2aa:	e000      	b.n	800b2ae <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800b2ac:	bf00      	nop
  }

  return tmpreg;
 800b2ae:	68fb      	ldr	r3, [r7, #12]
}
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	3714      	adds	r7, #20
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ba:	4770      	bx	lr

0800b2bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b083      	sub	sp, #12
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b2c4:	bf00      	nop
 800b2c6:	370c      	adds	r7, #12
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr

0800b2d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	b083      	sub	sp, #12
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b2d8:	bf00      	nop
 800b2da:	370c      	adds	r7, #12
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e2:	4770      	bx	lr

0800b2e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b2e4:	b480      	push	{r7}
 800b2e6:	b083      	sub	sp, #12
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b2ec:	bf00      	nop
 800b2ee:	370c      	adds	r7, #12
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f6:	4770      	bx	lr

0800b2f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b085      	sub	sp, #20
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	4a43      	ldr	r2, [pc, #268]	@ (800b418 <TIM_Base_SetConfig+0x120>)
 800b30c:	4293      	cmp	r3, r2
 800b30e:	d013      	beq.n	800b338 <TIM_Base_SetConfig+0x40>
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b316:	d00f      	beq.n	800b338 <TIM_Base_SetConfig+0x40>
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	4a40      	ldr	r2, [pc, #256]	@ (800b41c <TIM_Base_SetConfig+0x124>)
 800b31c:	4293      	cmp	r3, r2
 800b31e:	d00b      	beq.n	800b338 <TIM_Base_SetConfig+0x40>
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	4a3f      	ldr	r2, [pc, #252]	@ (800b420 <TIM_Base_SetConfig+0x128>)
 800b324:	4293      	cmp	r3, r2
 800b326:	d007      	beq.n	800b338 <TIM_Base_SetConfig+0x40>
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	4a3e      	ldr	r2, [pc, #248]	@ (800b424 <TIM_Base_SetConfig+0x12c>)
 800b32c:	4293      	cmp	r3, r2
 800b32e:	d003      	beq.n	800b338 <TIM_Base_SetConfig+0x40>
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	4a3d      	ldr	r2, [pc, #244]	@ (800b428 <TIM_Base_SetConfig+0x130>)
 800b334:	4293      	cmp	r3, r2
 800b336:	d108      	bne.n	800b34a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b33e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	685b      	ldr	r3, [r3, #4]
 800b344:	68fa      	ldr	r2, [r7, #12]
 800b346:	4313      	orrs	r3, r2
 800b348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	4a32      	ldr	r2, [pc, #200]	@ (800b418 <TIM_Base_SetConfig+0x120>)
 800b34e:	4293      	cmp	r3, r2
 800b350:	d02b      	beq.n	800b3aa <TIM_Base_SetConfig+0xb2>
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b358:	d027      	beq.n	800b3aa <TIM_Base_SetConfig+0xb2>
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	4a2f      	ldr	r2, [pc, #188]	@ (800b41c <TIM_Base_SetConfig+0x124>)
 800b35e:	4293      	cmp	r3, r2
 800b360:	d023      	beq.n	800b3aa <TIM_Base_SetConfig+0xb2>
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	4a2e      	ldr	r2, [pc, #184]	@ (800b420 <TIM_Base_SetConfig+0x128>)
 800b366:	4293      	cmp	r3, r2
 800b368:	d01f      	beq.n	800b3aa <TIM_Base_SetConfig+0xb2>
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	4a2d      	ldr	r2, [pc, #180]	@ (800b424 <TIM_Base_SetConfig+0x12c>)
 800b36e:	4293      	cmp	r3, r2
 800b370:	d01b      	beq.n	800b3aa <TIM_Base_SetConfig+0xb2>
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	4a2c      	ldr	r2, [pc, #176]	@ (800b428 <TIM_Base_SetConfig+0x130>)
 800b376:	4293      	cmp	r3, r2
 800b378:	d017      	beq.n	800b3aa <TIM_Base_SetConfig+0xb2>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	4a2b      	ldr	r2, [pc, #172]	@ (800b42c <TIM_Base_SetConfig+0x134>)
 800b37e:	4293      	cmp	r3, r2
 800b380:	d013      	beq.n	800b3aa <TIM_Base_SetConfig+0xb2>
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	4a2a      	ldr	r2, [pc, #168]	@ (800b430 <TIM_Base_SetConfig+0x138>)
 800b386:	4293      	cmp	r3, r2
 800b388:	d00f      	beq.n	800b3aa <TIM_Base_SetConfig+0xb2>
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	4a29      	ldr	r2, [pc, #164]	@ (800b434 <TIM_Base_SetConfig+0x13c>)
 800b38e:	4293      	cmp	r3, r2
 800b390:	d00b      	beq.n	800b3aa <TIM_Base_SetConfig+0xb2>
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	4a28      	ldr	r2, [pc, #160]	@ (800b438 <TIM_Base_SetConfig+0x140>)
 800b396:	4293      	cmp	r3, r2
 800b398:	d007      	beq.n	800b3aa <TIM_Base_SetConfig+0xb2>
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	4a27      	ldr	r2, [pc, #156]	@ (800b43c <TIM_Base_SetConfig+0x144>)
 800b39e:	4293      	cmp	r3, r2
 800b3a0:	d003      	beq.n	800b3aa <TIM_Base_SetConfig+0xb2>
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	4a26      	ldr	r2, [pc, #152]	@ (800b440 <TIM_Base_SetConfig+0x148>)
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	d108      	bne.n	800b3bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b3b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	68db      	ldr	r3, [r3, #12]
 800b3b6:	68fa      	ldr	r2, [r7, #12]
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	695b      	ldr	r3, [r3, #20]
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	689a      	ldr	r2, [r3, #8]
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	681a      	ldr	r2, [r3, #0]
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	4a0e      	ldr	r2, [pc, #56]	@ (800b418 <TIM_Base_SetConfig+0x120>)
 800b3de:	4293      	cmp	r3, r2
 800b3e0:	d003      	beq.n	800b3ea <TIM_Base_SetConfig+0xf2>
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	4a10      	ldr	r2, [pc, #64]	@ (800b428 <TIM_Base_SetConfig+0x130>)
 800b3e6:	4293      	cmp	r3, r2
 800b3e8:	d103      	bne.n	800b3f2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	691a      	ldr	r2, [r3, #16]
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	f043 0204 	orr.w	r2, r3, #4
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2201      	movs	r2, #1
 800b402:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	68fa      	ldr	r2, [r7, #12]
 800b408:	601a      	str	r2, [r3, #0]
}
 800b40a:	bf00      	nop
 800b40c:	3714      	adds	r7, #20
 800b40e:	46bd      	mov	sp, r7
 800b410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b414:	4770      	bx	lr
 800b416:	bf00      	nop
 800b418:	40010000 	.word	0x40010000
 800b41c:	40000400 	.word	0x40000400
 800b420:	40000800 	.word	0x40000800
 800b424:	40000c00 	.word	0x40000c00
 800b428:	40010400 	.word	0x40010400
 800b42c:	40014000 	.word	0x40014000
 800b430:	40014400 	.word	0x40014400
 800b434:	40014800 	.word	0x40014800
 800b438:	40001800 	.word	0x40001800
 800b43c:	40001c00 	.word	0x40001c00
 800b440:	40002000 	.word	0x40002000

0800b444 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b444:	b480      	push	{r7}
 800b446:	b087      	sub	sp, #28
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
 800b44c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6a1b      	ldr	r3, [r3, #32]
 800b452:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6a1b      	ldr	r3, [r3, #32]
 800b458:	f023 0201 	bic.w	r2, r3, #1
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	685b      	ldr	r3, [r3, #4]
 800b464:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	699b      	ldr	r3, [r3, #24]
 800b46a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b472:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	f023 0303 	bic.w	r3, r3, #3
 800b47a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	68fa      	ldr	r2, [r7, #12]
 800b482:	4313      	orrs	r3, r2
 800b484:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b486:	697b      	ldr	r3, [r7, #20]
 800b488:	f023 0302 	bic.w	r3, r3, #2
 800b48c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	689b      	ldr	r3, [r3, #8]
 800b492:	697a      	ldr	r2, [r7, #20]
 800b494:	4313      	orrs	r3, r2
 800b496:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	4a20      	ldr	r2, [pc, #128]	@ (800b51c <TIM_OC1_SetConfig+0xd8>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d003      	beq.n	800b4a8 <TIM_OC1_SetConfig+0x64>
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	4a1f      	ldr	r2, [pc, #124]	@ (800b520 <TIM_OC1_SetConfig+0xdc>)
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	d10c      	bne.n	800b4c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	f023 0308 	bic.w	r3, r3, #8
 800b4ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	68db      	ldr	r3, [r3, #12]
 800b4b4:	697a      	ldr	r2, [r7, #20]
 800b4b6:	4313      	orrs	r3, r2
 800b4b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b4ba:	697b      	ldr	r3, [r7, #20]
 800b4bc:	f023 0304 	bic.w	r3, r3, #4
 800b4c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	4a15      	ldr	r2, [pc, #84]	@ (800b51c <TIM_OC1_SetConfig+0xd8>)
 800b4c6:	4293      	cmp	r3, r2
 800b4c8:	d003      	beq.n	800b4d2 <TIM_OC1_SetConfig+0x8e>
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	4a14      	ldr	r2, [pc, #80]	@ (800b520 <TIM_OC1_SetConfig+0xdc>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d111      	bne.n	800b4f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b4d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b4da:	693b      	ldr	r3, [r7, #16]
 800b4dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b4e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	695b      	ldr	r3, [r3, #20]
 800b4e6:	693a      	ldr	r2, [r7, #16]
 800b4e8:	4313      	orrs	r3, r2
 800b4ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	699b      	ldr	r3, [r3, #24]
 800b4f0:	693a      	ldr	r2, [r7, #16]
 800b4f2:	4313      	orrs	r3, r2
 800b4f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	693a      	ldr	r2, [r7, #16]
 800b4fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	68fa      	ldr	r2, [r7, #12]
 800b500:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	685a      	ldr	r2, [r3, #4]
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	697a      	ldr	r2, [r7, #20]
 800b50e:	621a      	str	r2, [r3, #32]
}
 800b510:	bf00      	nop
 800b512:	371c      	adds	r7, #28
 800b514:	46bd      	mov	sp, r7
 800b516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51a:	4770      	bx	lr
 800b51c:	40010000 	.word	0x40010000
 800b520:	40010400 	.word	0x40010400

0800b524 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b524:	b480      	push	{r7}
 800b526:	b087      	sub	sp, #28
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
 800b52c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	6a1b      	ldr	r3, [r3, #32]
 800b532:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	6a1b      	ldr	r3, [r3, #32]
 800b538:	f023 0210 	bic.w	r2, r3, #16
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	685b      	ldr	r3, [r3, #4]
 800b544:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	699b      	ldr	r3, [r3, #24]
 800b54a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b552:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b55a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	021b      	lsls	r3, r3, #8
 800b562:	68fa      	ldr	r2, [r7, #12]
 800b564:	4313      	orrs	r3, r2
 800b566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b568:	697b      	ldr	r3, [r7, #20]
 800b56a:	f023 0320 	bic.w	r3, r3, #32
 800b56e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	689b      	ldr	r3, [r3, #8]
 800b574:	011b      	lsls	r3, r3, #4
 800b576:	697a      	ldr	r2, [r7, #20]
 800b578:	4313      	orrs	r3, r2
 800b57a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	4a22      	ldr	r2, [pc, #136]	@ (800b608 <TIM_OC2_SetConfig+0xe4>)
 800b580:	4293      	cmp	r3, r2
 800b582:	d003      	beq.n	800b58c <TIM_OC2_SetConfig+0x68>
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	4a21      	ldr	r2, [pc, #132]	@ (800b60c <TIM_OC2_SetConfig+0xe8>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	d10d      	bne.n	800b5a8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b58c:	697b      	ldr	r3, [r7, #20]
 800b58e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b592:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	68db      	ldr	r3, [r3, #12]
 800b598:	011b      	lsls	r3, r3, #4
 800b59a:	697a      	ldr	r2, [r7, #20]
 800b59c:	4313      	orrs	r3, r2
 800b59e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b5a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	4a17      	ldr	r2, [pc, #92]	@ (800b608 <TIM_OC2_SetConfig+0xe4>)
 800b5ac:	4293      	cmp	r3, r2
 800b5ae:	d003      	beq.n	800b5b8 <TIM_OC2_SetConfig+0x94>
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	4a16      	ldr	r2, [pc, #88]	@ (800b60c <TIM_OC2_SetConfig+0xe8>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	d113      	bne.n	800b5e0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b5b8:	693b      	ldr	r3, [r7, #16]
 800b5ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b5be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b5c0:	693b      	ldr	r3, [r7, #16]
 800b5c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b5c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b5c8:	683b      	ldr	r3, [r7, #0]
 800b5ca:	695b      	ldr	r3, [r3, #20]
 800b5cc:	009b      	lsls	r3, r3, #2
 800b5ce:	693a      	ldr	r2, [r7, #16]
 800b5d0:	4313      	orrs	r3, r2
 800b5d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	699b      	ldr	r3, [r3, #24]
 800b5d8:	009b      	lsls	r3, r3, #2
 800b5da:	693a      	ldr	r2, [r7, #16]
 800b5dc:	4313      	orrs	r3, r2
 800b5de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	693a      	ldr	r2, [r7, #16]
 800b5e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	68fa      	ldr	r2, [r7, #12]
 800b5ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	685a      	ldr	r2, [r3, #4]
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	697a      	ldr	r2, [r7, #20]
 800b5f8:	621a      	str	r2, [r3, #32]
}
 800b5fa:	bf00      	nop
 800b5fc:	371c      	adds	r7, #28
 800b5fe:	46bd      	mov	sp, r7
 800b600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b604:	4770      	bx	lr
 800b606:	bf00      	nop
 800b608:	40010000 	.word	0x40010000
 800b60c:	40010400 	.word	0x40010400

0800b610 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b610:	b480      	push	{r7}
 800b612:	b087      	sub	sp, #28
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
 800b618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6a1b      	ldr	r3, [r3, #32]
 800b61e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	6a1b      	ldr	r3, [r3, #32]
 800b624:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	685b      	ldr	r3, [r3, #4]
 800b630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	69db      	ldr	r3, [r3, #28]
 800b636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b63e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f023 0303 	bic.w	r3, r3, #3
 800b646:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	68fa      	ldr	r2, [r7, #12]
 800b64e:	4313      	orrs	r3, r2
 800b650:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b652:	697b      	ldr	r3, [r7, #20]
 800b654:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b658:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	689b      	ldr	r3, [r3, #8]
 800b65e:	021b      	lsls	r3, r3, #8
 800b660:	697a      	ldr	r2, [r7, #20]
 800b662:	4313      	orrs	r3, r2
 800b664:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	4a21      	ldr	r2, [pc, #132]	@ (800b6f0 <TIM_OC3_SetConfig+0xe0>)
 800b66a:	4293      	cmp	r3, r2
 800b66c:	d003      	beq.n	800b676 <TIM_OC3_SetConfig+0x66>
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	4a20      	ldr	r2, [pc, #128]	@ (800b6f4 <TIM_OC3_SetConfig+0xe4>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d10d      	bne.n	800b692 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b67c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	68db      	ldr	r3, [r3, #12]
 800b682:	021b      	lsls	r3, r3, #8
 800b684:	697a      	ldr	r2, [r7, #20]
 800b686:	4313      	orrs	r3, r2
 800b688:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b690:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	4a16      	ldr	r2, [pc, #88]	@ (800b6f0 <TIM_OC3_SetConfig+0xe0>)
 800b696:	4293      	cmp	r3, r2
 800b698:	d003      	beq.n	800b6a2 <TIM_OC3_SetConfig+0x92>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	4a15      	ldr	r2, [pc, #84]	@ (800b6f4 <TIM_OC3_SetConfig+0xe4>)
 800b69e:	4293      	cmp	r3, r2
 800b6a0:	d113      	bne.n	800b6ca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b6a2:	693b      	ldr	r3, [r7, #16]
 800b6a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b6a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b6b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	695b      	ldr	r3, [r3, #20]
 800b6b6:	011b      	lsls	r3, r3, #4
 800b6b8:	693a      	ldr	r2, [r7, #16]
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	699b      	ldr	r3, [r3, #24]
 800b6c2:	011b      	lsls	r3, r3, #4
 800b6c4:	693a      	ldr	r2, [r7, #16]
 800b6c6:	4313      	orrs	r3, r2
 800b6c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	693a      	ldr	r2, [r7, #16]
 800b6ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	68fa      	ldr	r2, [r7, #12]
 800b6d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	685a      	ldr	r2, [r3, #4]
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	697a      	ldr	r2, [r7, #20]
 800b6e2:	621a      	str	r2, [r3, #32]
}
 800b6e4:	bf00      	nop
 800b6e6:	371c      	adds	r7, #28
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ee:	4770      	bx	lr
 800b6f0:	40010000 	.word	0x40010000
 800b6f4:	40010400 	.word	0x40010400

0800b6f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b6f8:	b480      	push	{r7}
 800b6fa:	b087      	sub	sp, #28
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
 800b700:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6a1b      	ldr	r3, [r3, #32]
 800b706:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	6a1b      	ldr	r3, [r3, #32]
 800b70c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	685b      	ldr	r3, [r3, #4]
 800b718:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	69db      	ldr	r3, [r3, #28]
 800b71e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b72e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	021b      	lsls	r3, r3, #8
 800b736:	68fa      	ldr	r2, [r7, #12]
 800b738:	4313      	orrs	r3, r2
 800b73a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b73c:	693b      	ldr	r3, [r7, #16]
 800b73e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b742:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	689b      	ldr	r3, [r3, #8]
 800b748:	031b      	lsls	r3, r3, #12
 800b74a:	693a      	ldr	r2, [r7, #16]
 800b74c:	4313      	orrs	r3, r2
 800b74e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	4a12      	ldr	r2, [pc, #72]	@ (800b79c <TIM_OC4_SetConfig+0xa4>)
 800b754:	4293      	cmp	r3, r2
 800b756:	d003      	beq.n	800b760 <TIM_OC4_SetConfig+0x68>
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	4a11      	ldr	r2, [pc, #68]	@ (800b7a0 <TIM_OC4_SetConfig+0xa8>)
 800b75c:	4293      	cmp	r3, r2
 800b75e:	d109      	bne.n	800b774 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b760:	697b      	ldr	r3, [r7, #20]
 800b762:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b766:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	695b      	ldr	r3, [r3, #20]
 800b76c:	019b      	lsls	r3, r3, #6
 800b76e:	697a      	ldr	r2, [r7, #20]
 800b770:	4313      	orrs	r3, r2
 800b772:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	697a      	ldr	r2, [r7, #20]
 800b778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	68fa      	ldr	r2, [r7, #12]
 800b77e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	685a      	ldr	r2, [r3, #4]
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	693a      	ldr	r2, [r7, #16]
 800b78c:	621a      	str	r2, [r3, #32]
}
 800b78e:	bf00      	nop
 800b790:	371c      	adds	r7, #28
 800b792:	46bd      	mov	sp, r7
 800b794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b798:	4770      	bx	lr
 800b79a:	bf00      	nop
 800b79c:	40010000 	.word	0x40010000
 800b7a0:	40010400 	.word	0x40010400

0800b7a4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b087      	sub	sp, #28
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	60f8      	str	r0, [r7, #12]
 800b7ac:	60b9      	str	r1, [r7, #8]
 800b7ae:	607a      	str	r2, [r7, #4]
 800b7b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	6a1b      	ldr	r3, [r3, #32]
 800b7b6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	6a1b      	ldr	r3, [r3, #32]
 800b7bc:	f023 0201 	bic.w	r2, r3, #1
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	699b      	ldr	r3, [r3, #24]
 800b7c8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	4a28      	ldr	r2, [pc, #160]	@ (800b870 <TIM_TI1_SetConfig+0xcc>)
 800b7ce:	4293      	cmp	r3, r2
 800b7d0:	d01b      	beq.n	800b80a <TIM_TI1_SetConfig+0x66>
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7d8:	d017      	beq.n	800b80a <TIM_TI1_SetConfig+0x66>
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	4a25      	ldr	r2, [pc, #148]	@ (800b874 <TIM_TI1_SetConfig+0xd0>)
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d013      	beq.n	800b80a <TIM_TI1_SetConfig+0x66>
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	4a24      	ldr	r2, [pc, #144]	@ (800b878 <TIM_TI1_SetConfig+0xd4>)
 800b7e6:	4293      	cmp	r3, r2
 800b7e8:	d00f      	beq.n	800b80a <TIM_TI1_SetConfig+0x66>
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	4a23      	ldr	r2, [pc, #140]	@ (800b87c <TIM_TI1_SetConfig+0xd8>)
 800b7ee:	4293      	cmp	r3, r2
 800b7f0:	d00b      	beq.n	800b80a <TIM_TI1_SetConfig+0x66>
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	4a22      	ldr	r2, [pc, #136]	@ (800b880 <TIM_TI1_SetConfig+0xdc>)
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d007      	beq.n	800b80a <TIM_TI1_SetConfig+0x66>
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	4a21      	ldr	r2, [pc, #132]	@ (800b884 <TIM_TI1_SetConfig+0xe0>)
 800b7fe:	4293      	cmp	r3, r2
 800b800:	d003      	beq.n	800b80a <TIM_TI1_SetConfig+0x66>
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	4a20      	ldr	r2, [pc, #128]	@ (800b888 <TIM_TI1_SetConfig+0xe4>)
 800b806:	4293      	cmp	r3, r2
 800b808:	d101      	bne.n	800b80e <TIM_TI1_SetConfig+0x6a>
 800b80a:	2301      	movs	r3, #1
 800b80c:	e000      	b.n	800b810 <TIM_TI1_SetConfig+0x6c>
 800b80e:	2300      	movs	r3, #0
 800b810:	2b00      	cmp	r3, #0
 800b812:	d008      	beq.n	800b826 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800b814:	697b      	ldr	r3, [r7, #20]
 800b816:	f023 0303 	bic.w	r3, r3, #3
 800b81a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800b81c:	697a      	ldr	r2, [r7, #20]
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	4313      	orrs	r3, r2
 800b822:	617b      	str	r3, [r7, #20]
 800b824:	e003      	b.n	800b82e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	f043 0301 	orr.w	r3, r3, #1
 800b82c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b834:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	011b      	lsls	r3, r3, #4
 800b83a:	b2db      	uxtb	r3, r3
 800b83c:	697a      	ldr	r2, [r7, #20]
 800b83e:	4313      	orrs	r3, r2
 800b840:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	f023 030a 	bic.w	r3, r3, #10
 800b848:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800b84a:	68bb      	ldr	r3, [r7, #8]
 800b84c:	f003 030a 	and.w	r3, r3, #10
 800b850:	693a      	ldr	r2, [r7, #16]
 800b852:	4313      	orrs	r3, r2
 800b854:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	697a      	ldr	r2, [r7, #20]
 800b85a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	693a      	ldr	r2, [r7, #16]
 800b860:	621a      	str	r2, [r3, #32]
}
 800b862:	bf00      	nop
 800b864:	371c      	adds	r7, #28
 800b866:	46bd      	mov	sp, r7
 800b868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86c:	4770      	bx	lr
 800b86e:	bf00      	nop
 800b870:	40010000 	.word	0x40010000
 800b874:	40000400 	.word	0x40000400
 800b878:	40000800 	.word	0x40000800
 800b87c:	40000c00 	.word	0x40000c00
 800b880:	40010400 	.word	0x40010400
 800b884:	40014000 	.word	0x40014000
 800b888:	40001800 	.word	0x40001800

0800b88c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b087      	sub	sp, #28
 800b890:	af00      	add	r7, sp, #0
 800b892:	60f8      	str	r0, [r7, #12]
 800b894:	60b9      	str	r1, [r7, #8]
 800b896:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	6a1b      	ldr	r3, [r3, #32]
 800b89c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	6a1b      	ldr	r3, [r3, #32]
 800b8a2:	f023 0201 	bic.w	r2, r3, #1
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	699b      	ldr	r3, [r3, #24]
 800b8ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b8b0:	693b      	ldr	r3, [r7, #16]
 800b8b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b8b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	011b      	lsls	r3, r3, #4
 800b8bc:	693a      	ldr	r2, [r7, #16]
 800b8be:	4313      	orrs	r3, r2
 800b8c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b8c2:	697b      	ldr	r3, [r7, #20]
 800b8c4:	f023 030a 	bic.w	r3, r3, #10
 800b8c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b8ca:	697a      	ldr	r2, [r7, #20]
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	693a      	ldr	r2, [r7, #16]
 800b8d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	697a      	ldr	r2, [r7, #20]
 800b8dc:	621a      	str	r2, [r3, #32]
}
 800b8de:	bf00      	nop
 800b8e0:	371c      	adds	r7, #28
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e8:	4770      	bx	lr

0800b8ea <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b8ea:	b480      	push	{r7}
 800b8ec:	b087      	sub	sp, #28
 800b8ee:	af00      	add	r7, sp, #0
 800b8f0:	60f8      	str	r0, [r7, #12]
 800b8f2:	60b9      	str	r1, [r7, #8]
 800b8f4:	607a      	str	r2, [r7, #4]
 800b8f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	6a1b      	ldr	r3, [r3, #32]
 800b8fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	6a1b      	ldr	r3, [r3, #32]
 800b902:	f023 0210 	bic.w	r2, r3, #16
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	699b      	ldr	r3, [r3, #24]
 800b90e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800b910:	693b      	ldr	r3, [r7, #16]
 800b912:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b916:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	021b      	lsls	r3, r3, #8
 800b91c:	693a      	ldr	r2, [r7, #16]
 800b91e:	4313      	orrs	r3, r2
 800b920:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b922:	693b      	ldr	r3, [r7, #16]
 800b924:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b928:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	031b      	lsls	r3, r3, #12
 800b92e:	b29b      	uxth	r3, r3
 800b930:	693a      	ldr	r2, [r7, #16]
 800b932:	4313      	orrs	r3, r2
 800b934:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b936:	697b      	ldr	r3, [r7, #20]
 800b938:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b93c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	011b      	lsls	r3, r3, #4
 800b942:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800b946:	697a      	ldr	r2, [r7, #20]
 800b948:	4313      	orrs	r3, r2
 800b94a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	693a      	ldr	r2, [r7, #16]
 800b950:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	697a      	ldr	r2, [r7, #20]
 800b956:	621a      	str	r2, [r3, #32]
}
 800b958:	bf00      	nop
 800b95a:	371c      	adds	r7, #28
 800b95c:	46bd      	mov	sp, r7
 800b95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b962:	4770      	bx	lr

0800b964 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b964:	b480      	push	{r7}
 800b966:	b087      	sub	sp, #28
 800b968:	af00      	add	r7, sp, #0
 800b96a:	60f8      	str	r0, [r7, #12]
 800b96c:	60b9      	str	r1, [r7, #8]
 800b96e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	6a1b      	ldr	r3, [r3, #32]
 800b974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	6a1b      	ldr	r3, [r3, #32]
 800b97a:	f023 0210 	bic.w	r2, r3, #16
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	699b      	ldr	r3, [r3, #24]
 800b986:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b988:	693b      	ldr	r3, [r7, #16]
 800b98a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b98e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	031b      	lsls	r3, r3, #12
 800b994:	693a      	ldr	r2, [r7, #16]
 800b996:	4313      	orrs	r3, r2
 800b998:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b99a:	697b      	ldr	r3, [r7, #20]
 800b99c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b9a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	011b      	lsls	r3, r3, #4
 800b9a6:	697a      	ldr	r2, [r7, #20]
 800b9a8:	4313      	orrs	r3, r2
 800b9aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	693a      	ldr	r2, [r7, #16]
 800b9b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	697a      	ldr	r2, [r7, #20]
 800b9b6:	621a      	str	r2, [r3, #32]
}
 800b9b8:	bf00      	nop
 800b9ba:	371c      	adds	r7, #28
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c2:	4770      	bx	lr

0800b9c4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b087      	sub	sp, #28
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	60f8      	str	r0, [r7, #12]
 800b9cc:	60b9      	str	r1, [r7, #8]
 800b9ce:	607a      	str	r2, [r7, #4]
 800b9d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	6a1b      	ldr	r3, [r3, #32]
 800b9d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	6a1b      	ldr	r3, [r3, #32]
 800b9dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	69db      	ldr	r3, [r3, #28]
 800b9e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800b9ea:	693b      	ldr	r3, [r7, #16]
 800b9ec:	f023 0303 	bic.w	r3, r3, #3
 800b9f0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800b9f2:	693a      	ldr	r2, [r7, #16]
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	4313      	orrs	r3, r2
 800b9f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800b9fa:	693b      	ldr	r3, [r7, #16]
 800b9fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ba00:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	011b      	lsls	r3, r3, #4
 800ba06:	b2db      	uxtb	r3, r3
 800ba08:	693a      	ldr	r2, [r7, #16]
 800ba0a:	4313      	orrs	r3, r2
 800ba0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ba0e:	697b      	ldr	r3, [r7, #20]
 800ba10:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800ba14:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ba16:	68bb      	ldr	r3, [r7, #8]
 800ba18:	021b      	lsls	r3, r3, #8
 800ba1a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800ba1e:	697a      	ldr	r2, [r7, #20]
 800ba20:	4313      	orrs	r3, r2
 800ba22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	693a      	ldr	r2, [r7, #16]
 800ba28:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	697a      	ldr	r2, [r7, #20]
 800ba2e:	621a      	str	r2, [r3, #32]
}
 800ba30:	bf00      	nop
 800ba32:	371c      	adds	r7, #28
 800ba34:	46bd      	mov	sp, r7
 800ba36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3a:	4770      	bx	lr

0800ba3c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ba3c:	b480      	push	{r7}
 800ba3e:	b087      	sub	sp, #28
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	60f8      	str	r0, [r7, #12]
 800ba44:	60b9      	str	r1, [r7, #8]
 800ba46:	607a      	str	r2, [r7, #4]
 800ba48:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	6a1b      	ldr	r3, [r3, #32]
 800ba4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	6a1b      	ldr	r3, [r3, #32]
 800ba54:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	69db      	ldr	r3, [r3, #28]
 800ba60:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ba68:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	021b      	lsls	r3, r3, #8
 800ba6e:	693a      	ldr	r2, [r7, #16]
 800ba70:	4313      	orrs	r3, r2
 800ba72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ba74:	693b      	ldr	r3, [r7, #16]
 800ba76:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ba7a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	031b      	lsls	r3, r3, #12
 800ba80:	b29b      	uxth	r3, r3
 800ba82:	693a      	ldr	r2, [r7, #16]
 800ba84:	4313      	orrs	r3, r2
 800ba86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ba88:	697b      	ldr	r3, [r7, #20]
 800ba8a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800ba8e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ba90:	68bb      	ldr	r3, [r7, #8]
 800ba92:	031b      	lsls	r3, r3, #12
 800ba94:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800ba98:	697a      	ldr	r2, [r7, #20]
 800ba9a:	4313      	orrs	r3, r2
 800ba9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	693a      	ldr	r2, [r7, #16]
 800baa2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	697a      	ldr	r2, [r7, #20]
 800baa8:	621a      	str	r2, [r3, #32]
}
 800baaa:	bf00      	nop
 800baac:	371c      	adds	r7, #28
 800baae:	46bd      	mov	sp, r7
 800bab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab4:	4770      	bx	lr

0800bab6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bab6:	b480      	push	{r7}
 800bab8:	b085      	sub	sp, #20
 800baba:	af00      	add	r7, sp, #0
 800babc:	6078      	str	r0, [r7, #4]
 800babe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	689b      	ldr	r3, [r3, #8]
 800bac4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bacc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bace:	683a      	ldr	r2, [r7, #0]
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	4313      	orrs	r3, r2
 800bad4:	f043 0307 	orr.w	r3, r3, #7
 800bad8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	68fa      	ldr	r2, [r7, #12]
 800bade:	609a      	str	r2, [r3, #8]
}
 800bae0:	bf00      	nop
 800bae2:	3714      	adds	r7, #20
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr

0800baec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800baec:	b480      	push	{r7}
 800baee:	b087      	sub	sp, #28
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	60f8      	str	r0, [r7, #12]
 800baf4:	60b9      	str	r1, [r7, #8]
 800baf6:	607a      	str	r2, [r7, #4]
 800baf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	689b      	ldr	r3, [r3, #8]
 800bafe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bb06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	021a      	lsls	r2, r3, #8
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	431a      	orrs	r2, r3
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	4313      	orrs	r3, r2
 800bb14:	697a      	ldr	r2, [r7, #20]
 800bb16:	4313      	orrs	r3, r2
 800bb18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	697a      	ldr	r2, [r7, #20]
 800bb1e:	609a      	str	r2, [r3, #8]
}
 800bb20:	bf00      	nop
 800bb22:	371c      	adds	r7, #28
 800bb24:	46bd      	mov	sp, r7
 800bb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2a:	4770      	bx	lr

0800bb2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b087      	sub	sp, #28
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	60f8      	str	r0, [r7, #12]
 800bb34:	60b9      	str	r1, [r7, #8]
 800bb36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bb38:	68bb      	ldr	r3, [r7, #8]
 800bb3a:	f003 031f 	and.w	r3, r3, #31
 800bb3e:	2201      	movs	r2, #1
 800bb40:	fa02 f303 	lsl.w	r3, r2, r3
 800bb44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	6a1a      	ldr	r2, [r3, #32]
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	43db      	mvns	r3, r3
 800bb4e:	401a      	ands	r2, r3
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	6a1a      	ldr	r2, [r3, #32]
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	f003 031f 	and.w	r3, r3, #31
 800bb5e:	6879      	ldr	r1, [r7, #4]
 800bb60:	fa01 f303 	lsl.w	r3, r1, r3
 800bb64:	431a      	orrs	r2, r3
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	621a      	str	r2, [r3, #32]
}
 800bb6a:	bf00      	nop
 800bb6c:	371c      	adds	r7, #28
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb74:	4770      	bx	lr
	...

0800bb78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b085      	sub	sp, #20
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
 800bb80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bb88:	2b01      	cmp	r3, #1
 800bb8a:	d101      	bne.n	800bb90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bb8c:	2302      	movs	r3, #2
 800bb8e:	e05a      	b.n	800bc46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2201      	movs	r2, #1
 800bb94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2202      	movs	r2, #2
 800bb9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	685b      	ldr	r3, [r3, #4]
 800bba6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	689b      	ldr	r3, [r3, #8]
 800bbae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bbb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bbb8:	683b      	ldr	r3, [r7, #0]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	68fa      	ldr	r2, [r7, #12]
 800bbbe:	4313      	orrs	r3, r2
 800bbc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	68fa      	ldr	r2, [r7, #12]
 800bbc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	4a21      	ldr	r2, [pc, #132]	@ (800bc54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	d022      	beq.n	800bc1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bbdc:	d01d      	beq.n	800bc1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	4a1d      	ldr	r2, [pc, #116]	@ (800bc58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800bbe4:	4293      	cmp	r3, r2
 800bbe6:	d018      	beq.n	800bc1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	4a1b      	ldr	r2, [pc, #108]	@ (800bc5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	d013      	beq.n	800bc1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	4a1a      	ldr	r2, [pc, #104]	@ (800bc60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800bbf8:	4293      	cmp	r3, r2
 800bbfa:	d00e      	beq.n	800bc1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	4a18      	ldr	r2, [pc, #96]	@ (800bc64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800bc02:	4293      	cmp	r3, r2
 800bc04:	d009      	beq.n	800bc1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a17      	ldr	r2, [pc, #92]	@ (800bc68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d004      	beq.n	800bc1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	4a15      	ldr	r2, [pc, #84]	@ (800bc6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bc16:	4293      	cmp	r3, r2
 800bc18:	d10c      	bne.n	800bc34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bc20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	685b      	ldr	r3, [r3, #4]
 800bc26:	68ba      	ldr	r2, [r7, #8]
 800bc28:	4313      	orrs	r3, r2
 800bc2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	68ba      	ldr	r2, [r7, #8]
 800bc32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2201      	movs	r2, #1
 800bc38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bc44:	2300      	movs	r3, #0
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	3714      	adds	r7, #20
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc50:	4770      	bx	lr
 800bc52:	bf00      	nop
 800bc54:	40010000 	.word	0x40010000
 800bc58:	40000400 	.word	0x40000400
 800bc5c:	40000800 	.word	0x40000800
 800bc60:	40000c00 	.word	0x40000c00
 800bc64:	40010400 	.word	0x40010400
 800bc68:	40014000 	.word	0x40014000
 800bc6c:	40001800 	.word	0x40001800

0800bc70 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bc70:	b480      	push	{r7}
 800bc72:	b085      	sub	sp, #20
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
 800bc78:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bc84:	2b01      	cmp	r3, #1
 800bc86:	d101      	bne.n	800bc8c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bc88:	2302      	movs	r3, #2
 800bc8a:	e03d      	b.n	800bd08 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2201      	movs	r2, #1
 800bc90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	68db      	ldr	r3, [r3, #12]
 800bc9e:	4313      	orrs	r3, r2
 800bca0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bca8:	683b      	ldr	r3, [r7, #0]
 800bcaa:	689b      	ldr	r3, [r3, #8]
 800bcac:	4313      	orrs	r3, r2
 800bcae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	685b      	ldr	r3, [r3, #4]
 800bcba:	4313      	orrs	r3, r2
 800bcbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	4313      	orrs	r3, r2
 800bcca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	691b      	ldr	r3, [r3, #16]
 800bcd6:	4313      	orrs	r3, r2
 800bcd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	695b      	ldr	r3, [r3, #20]
 800bce4:	4313      	orrs	r3, r2
 800bce6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	69db      	ldr	r3, [r3, #28]
 800bcf2:	4313      	orrs	r3, r2
 800bcf4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	68fa      	ldr	r2, [r7, #12]
 800bcfc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2200      	movs	r2, #0
 800bd02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bd06:	2300      	movs	r3, #0
}
 800bd08:	4618      	mov	r0, r3
 800bd0a:	3714      	adds	r7, #20
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd12:	4770      	bx	lr

0800bd14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bd14:	b480      	push	{r7}
 800bd16:	b083      	sub	sp, #12
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bd1c:	bf00      	nop
 800bd1e:	370c      	adds	r7, #12
 800bd20:	46bd      	mov	sp, r7
 800bd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd26:	4770      	bx	lr

0800bd28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bd28:	b480      	push	{r7}
 800bd2a:	b083      	sub	sp, #12
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bd30:	bf00      	nop
 800bd32:	370c      	adds	r7, #12
 800bd34:	46bd      	mov	sp, r7
 800bd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3a:	4770      	bx	lr

0800bd3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b082      	sub	sp, #8
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d101      	bne.n	800bd4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	e042      	b.n	800bdd4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bd54:	b2db      	uxtb	r3, r3
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d106      	bne.n	800bd68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bd62:	6878      	ldr	r0, [r7, #4]
 800bd64:	f7fb fa52 	bl	800720c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2224      	movs	r2, #36	@ 0x24
 800bd6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	68da      	ldr	r2, [r3, #12]
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bd7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800bd80:	6878      	ldr	r0, [r7, #4]
 800bd82:	f000 fdc9 	bl	800c918 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	691a      	ldr	r2, [r3, #16]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800bd94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	695a      	ldr	r2, [r3, #20]
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800bda4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	68da      	ldr	r2, [r3, #12]
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800bdb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	2200      	movs	r2, #0
 800bdba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2220      	movs	r2, #32
 800bdc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2220      	movs	r2, #32
 800bdc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2200      	movs	r2, #0
 800bdd0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800bdd2:	2300      	movs	r3, #0
}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	3708      	adds	r7, #8
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}

0800bddc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b08a      	sub	sp, #40	@ 0x28
 800bde0:	af02      	add	r7, sp, #8
 800bde2:	60f8      	str	r0, [r7, #12]
 800bde4:	60b9      	str	r1, [r7, #8]
 800bde6:	603b      	str	r3, [r7, #0]
 800bde8:	4613      	mov	r3, r2
 800bdea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800bdec:	2300      	movs	r3, #0
 800bdee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bdf6:	b2db      	uxtb	r3, r3
 800bdf8:	2b20      	cmp	r3, #32
 800bdfa:	d175      	bne.n	800bee8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800bdfc:	68bb      	ldr	r3, [r7, #8]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d002      	beq.n	800be08 <HAL_UART_Transmit+0x2c>
 800be02:	88fb      	ldrh	r3, [r7, #6]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d101      	bne.n	800be0c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800be08:	2301      	movs	r3, #1
 800be0a:	e06e      	b.n	800beea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	2200      	movs	r2, #0
 800be10:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	2221      	movs	r2, #33	@ 0x21
 800be16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800be1a:	f7fb fc09 	bl	8007630 <HAL_GetTick>
 800be1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	88fa      	ldrh	r2, [r7, #6]
 800be24:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	88fa      	ldrh	r2, [r7, #6]
 800be2a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	689b      	ldr	r3, [r3, #8]
 800be30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be34:	d108      	bne.n	800be48 <HAL_UART_Transmit+0x6c>
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	691b      	ldr	r3, [r3, #16]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d104      	bne.n	800be48 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800be3e:	2300      	movs	r3, #0
 800be40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	61bb      	str	r3, [r7, #24]
 800be46:	e003      	b.n	800be50 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800be48:	68bb      	ldr	r3, [r7, #8]
 800be4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800be4c:	2300      	movs	r3, #0
 800be4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800be50:	e02e      	b.n	800beb0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800be52:	683b      	ldr	r3, [r7, #0]
 800be54:	9300      	str	r3, [sp, #0]
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	2200      	movs	r2, #0
 800be5a:	2180      	movs	r1, #128	@ 0x80
 800be5c:	68f8      	ldr	r0, [r7, #12]
 800be5e:	f000 fb2d 	bl	800c4bc <UART_WaitOnFlagUntilTimeout>
 800be62:	4603      	mov	r3, r0
 800be64:	2b00      	cmp	r3, #0
 800be66:	d005      	beq.n	800be74 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	2220      	movs	r2, #32
 800be6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800be70:	2303      	movs	r3, #3
 800be72:	e03a      	b.n	800beea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800be74:	69fb      	ldr	r3, [r7, #28]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d10b      	bne.n	800be92 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800be7a:	69bb      	ldr	r3, [r7, #24]
 800be7c:	881b      	ldrh	r3, [r3, #0]
 800be7e:	461a      	mov	r2, r3
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800be88:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800be8a:	69bb      	ldr	r3, [r7, #24]
 800be8c:	3302      	adds	r3, #2
 800be8e:	61bb      	str	r3, [r7, #24]
 800be90:	e007      	b.n	800bea2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800be92:	69fb      	ldr	r3, [r7, #28]
 800be94:	781a      	ldrb	r2, [r3, #0]
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800be9c:	69fb      	ldr	r3, [r7, #28]
 800be9e:	3301      	adds	r3, #1
 800bea0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bea6:	b29b      	uxth	r3, r3
 800bea8:	3b01      	subs	r3, #1
 800beaa:	b29a      	uxth	r2, r3
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800beb4:	b29b      	uxth	r3, r3
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d1cb      	bne.n	800be52 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	9300      	str	r3, [sp, #0]
 800bebe:	697b      	ldr	r3, [r7, #20]
 800bec0:	2200      	movs	r2, #0
 800bec2:	2140      	movs	r1, #64	@ 0x40
 800bec4:	68f8      	ldr	r0, [r7, #12]
 800bec6:	f000 faf9 	bl	800c4bc <UART_WaitOnFlagUntilTimeout>
 800beca:	4603      	mov	r3, r0
 800becc:	2b00      	cmp	r3, #0
 800bece:	d005      	beq.n	800bedc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	2220      	movs	r2, #32
 800bed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800bed8:	2303      	movs	r3, #3
 800beda:	e006      	b.n	800beea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	2220      	movs	r2, #32
 800bee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800bee4:	2300      	movs	r3, #0
 800bee6:	e000      	b.n	800beea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800bee8:	2302      	movs	r3, #2
  }
}
 800beea:	4618      	mov	r0, r3
 800beec:	3720      	adds	r7, #32
 800beee:	46bd      	mov	sp, r7
 800bef0:	bd80      	pop	{r7, pc}

0800bef2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bef2:	b580      	push	{r7, lr}
 800bef4:	b084      	sub	sp, #16
 800bef6:	af00      	add	r7, sp, #0
 800bef8:	60f8      	str	r0, [r7, #12]
 800befa:	60b9      	str	r1, [r7, #8]
 800befc:	4613      	mov	r3, r2
 800befe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bf06:	b2db      	uxtb	r3, r3
 800bf08:	2b20      	cmp	r3, #32
 800bf0a:	d112      	bne.n	800bf32 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d002      	beq.n	800bf18 <HAL_UART_Receive_IT+0x26>
 800bf12:	88fb      	ldrh	r3, [r7, #6]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d101      	bne.n	800bf1c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800bf18:	2301      	movs	r3, #1
 800bf1a:	e00b      	b.n	800bf34 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	2200      	movs	r2, #0
 800bf20:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800bf22:	88fb      	ldrh	r3, [r7, #6]
 800bf24:	461a      	mov	r2, r3
 800bf26:	68b9      	ldr	r1, [r7, #8]
 800bf28:	68f8      	ldr	r0, [r7, #12]
 800bf2a:	f000 fb20 	bl	800c56e <UART_Start_Receive_IT>
 800bf2e:	4603      	mov	r3, r0
 800bf30:	e000      	b.n	800bf34 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800bf32:	2302      	movs	r3, #2
  }
}
 800bf34:	4618      	mov	r0, r3
 800bf36:	3710      	adds	r7, #16
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	bd80      	pop	{r7, pc}

0800bf3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b0ba      	sub	sp, #232	@ 0xe8
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	68db      	ldr	r3, [r3, #12]
 800bf54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	695b      	ldr	r3, [r3, #20]
 800bf5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800bf62:	2300      	movs	r3, #0
 800bf64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800bf68:	2300      	movs	r3, #0
 800bf6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800bf6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf72:	f003 030f 	and.w	r3, r3, #15
 800bf76:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800bf7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d10f      	bne.n	800bfa2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bf82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf86:	f003 0320 	and.w	r3, r3, #32
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d009      	beq.n	800bfa2 <HAL_UART_IRQHandler+0x66>
 800bf8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf92:	f003 0320 	and.w	r3, r3, #32
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d003      	beq.n	800bfa2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800bf9a:	6878      	ldr	r0, [r7, #4]
 800bf9c:	f000 fbfd 	bl	800c79a <UART_Receive_IT>
      return;
 800bfa0:	e273      	b.n	800c48a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800bfa2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	f000 80de 	beq.w	800c168 <HAL_UART_IRQHandler+0x22c>
 800bfac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bfb0:	f003 0301 	and.w	r3, r3, #1
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d106      	bne.n	800bfc6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800bfb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bfbc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	f000 80d1 	beq.w	800c168 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800bfc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bfca:	f003 0301 	and.w	r3, r3, #1
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d00b      	beq.n	800bfea <HAL_UART_IRQHandler+0xae>
 800bfd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bfd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d005      	beq.n	800bfea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfe2:	f043 0201 	orr.w	r2, r3, #1
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bfea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bfee:	f003 0304 	and.w	r3, r3, #4
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d00b      	beq.n	800c00e <HAL_UART_IRQHandler+0xd2>
 800bff6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bffa:	f003 0301 	and.w	r3, r3, #1
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d005      	beq.n	800c00e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c006:	f043 0202 	orr.w	r2, r3, #2
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c00e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c012:	f003 0302 	and.w	r3, r3, #2
 800c016:	2b00      	cmp	r3, #0
 800c018:	d00b      	beq.n	800c032 <HAL_UART_IRQHandler+0xf6>
 800c01a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c01e:	f003 0301 	and.w	r3, r3, #1
 800c022:	2b00      	cmp	r3, #0
 800c024:	d005      	beq.n	800c032 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c02a:	f043 0204 	orr.w	r2, r3, #4
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800c032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c036:	f003 0308 	and.w	r3, r3, #8
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d011      	beq.n	800c062 <HAL_UART_IRQHandler+0x126>
 800c03e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c042:	f003 0320 	and.w	r3, r3, #32
 800c046:	2b00      	cmp	r3, #0
 800c048:	d105      	bne.n	800c056 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800c04a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c04e:	f003 0301 	and.w	r3, r3, #1
 800c052:	2b00      	cmp	r3, #0
 800c054:	d005      	beq.n	800c062 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c05a:	f043 0208 	orr.w	r2, r3, #8
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c066:	2b00      	cmp	r3, #0
 800c068:	f000 820a 	beq.w	800c480 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c06c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c070:	f003 0320 	and.w	r3, r3, #32
 800c074:	2b00      	cmp	r3, #0
 800c076:	d008      	beq.n	800c08a <HAL_UART_IRQHandler+0x14e>
 800c078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c07c:	f003 0320 	and.w	r3, r3, #32
 800c080:	2b00      	cmp	r3, #0
 800c082:	d002      	beq.n	800c08a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	f000 fb88 	bl	800c79a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	695b      	ldr	r3, [r3, #20]
 800c090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c094:	2b40      	cmp	r3, #64	@ 0x40
 800c096:	bf0c      	ite	eq
 800c098:	2301      	moveq	r3, #1
 800c09a:	2300      	movne	r3, #0
 800c09c:	b2db      	uxtb	r3, r3
 800c09e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0a6:	f003 0308 	and.w	r3, r3, #8
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d103      	bne.n	800c0b6 <HAL_UART_IRQHandler+0x17a>
 800c0ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d04f      	beq.n	800c156 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c0b6:	6878      	ldr	r0, [r7, #4]
 800c0b8:	f000 fa93 	bl	800c5e2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	695b      	ldr	r3, [r3, #20]
 800c0c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0c6:	2b40      	cmp	r3, #64	@ 0x40
 800c0c8:	d141      	bne.n	800c14e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	3314      	adds	r3, #20
 800c0d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c0d8:	e853 3f00 	ldrex	r3, [r3]
 800c0dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c0e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c0e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c0e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	3314      	adds	r3, #20
 800c0f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c0f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c0fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c102:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c106:	e841 2300 	strex	r3, r2, [r1]
 800c10a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c10e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c112:	2b00      	cmp	r3, #0
 800c114:	d1d9      	bne.n	800c0ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d013      	beq.n	800c146 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c122:	4a8a      	ldr	r2, [pc, #552]	@ (800c34c <HAL_UART_IRQHandler+0x410>)
 800c124:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c12a:	4618      	mov	r0, r3
 800c12c:	f7fc f831 	bl	8008192 <HAL_DMA_Abort_IT>
 800c130:	4603      	mov	r3, r0
 800c132:	2b00      	cmp	r3, #0
 800c134:	d016      	beq.n	800c164 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c13a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c13c:	687a      	ldr	r2, [r7, #4]
 800c13e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c140:	4610      	mov	r0, r2
 800c142:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c144:	e00e      	b.n	800c164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c146:	6878      	ldr	r0, [r7, #4]
 800c148:	f7f6 f8ba 	bl	80022c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c14c:	e00a      	b.n	800c164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c14e:	6878      	ldr	r0, [r7, #4]
 800c150:	f7f6 f8b6 	bl	80022c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c154:	e006      	b.n	800c164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f7f6 f8b2 	bl	80022c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2200      	movs	r2, #0
 800c160:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800c162:	e18d      	b.n	800c480 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c164:	bf00      	nop
    return;
 800c166:	e18b      	b.n	800c480 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c16c:	2b01      	cmp	r3, #1
 800c16e:	f040 8167 	bne.w	800c440 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800c172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c176:	f003 0310 	and.w	r3, r3, #16
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	f000 8160 	beq.w	800c440 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800c180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c184:	f003 0310 	and.w	r3, r3, #16
 800c188:	2b00      	cmp	r3, #0
 800c18a:	f000 8159 	beq.w	800c440 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c18e:	2300      	movs	r3, #0
 800c190:	60bb      	str	r3, [r7, #8]
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	60bb      	str	r3, [r7, #8]
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	685b      	ldr	r3, [r3, #4]
 800c1a0:	60bb      	str	r3, [r7, #8]
 800c1a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	695b      	ldr	r3, [r3, #20]
 800c1aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1ae:	2b40      	cmp	r3, #64	@ 0x40
 800c1b0:	f040 80ce 	bne.w	800c350 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	685b      	ldr	r3, [r3, #4]
 800c1bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c1c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	f000 80a9 	beq.w	800c31c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c1ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	f080 80a2 	bcs.w	800c31c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c1de:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1e4:	69db      	ldr	r3, [r3, #28]
 800c1e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c1ea:	f000 8088 	beq.w	800c2fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	330c      	adds	r3, #12
 800c1f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c1fc:	e853 3f00 	ldrex	r3, [r3]
 800c200:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c204:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c20c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	330c      	adds	r3, #12
 800c216:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800c21a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c21e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c222:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c226:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c22a:	e841 2300 	strex	r3, r2, [r1]
 800c22e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c232:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c236:	2b00      	cmp	r3, #0
 800c238:	d1d9      	bne.n	800c1ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	3314      	adds	r3, #20
 800c240:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c242:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c244:	e853 3f00 	ldrex	r3, [r3]
 800c248:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c24a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c24c:	f023 0301 	bic.w	r3, r3, #1
 800c250:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	3314      	adds	r3, #20
 800c25a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c25e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c262:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c264:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c266:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c26a:	e841 2300 	strex	r3, r2, [r1]
 800c26e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c270:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c272:	2b00      	cmp	r3, #0
 800c274:	d1e1      	bne.n	800c23a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	3314      	adds	r3, #20
 800c27c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c27e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c280:	e853 3f00 	ldrex	r3, [r3]
 800c284:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c288:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c28c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	3314      	adds	r3, #20
 800c296:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c29a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c29c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c29e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c2a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c2a2:	e841 2300 	strex	r3, r2, [r1]
 800c2a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c2a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d1e3      	bne.n	800c276 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2220      	movs	r2, #32
 800c2b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	330c      	adds	r3, #12
 800c2c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2c6:	e853 3f00 	ldrex	r3, [r3]
 800c2ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c2cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c2ce:	f023 0310 	bic.w	r3, r3, #16
 800c2d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	330c      	adds	r3, #12
 800c2dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800c2e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 800c2e2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c2e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c2e8:	e841 2300 	strex	r3, r2, [r1]
 800c2ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c2ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d1e3      	bne.n	800c2bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	f7fb feda 	bl	80080b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	2202      	movs	r2, #2
 800c302:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c30c:	b29b      	uxth	r3, r3
 800c30e:	1ad3      	subs	r3, r2, r3
 800c310:	b29b      	uxth	r3, r3
 800c312:	4619      	mov	r1, r3
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	f000 f8c5 	bl	800c4a4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c31a:	e0b3      	b.n	800c484 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c320:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c324:	429a      	cmp	r2, r3
 800c326:	f040 80ad 	bne.w	800c484 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c32e:	69db      	ldr	r3, [r3, #28]
 800c330:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c334:	f040 80a6 	bne.w	800c484 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2202      	movs	r2, #2
 800c33c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c342:	4619      	mov	r1, r3
 800c344:	6878      	ldr	r0, [r7, #4]
 800c346:	f000 f8ad 	bl	800c4a4 <HAL_UARTEx_RxEventCallback>
      return;
 800c34a:	e09b      	b.n	800c484 <HAL_UART_IRQHandler+0x548>
 800c34c:	0800c6a9 	.word	0x0800c6a9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c358:	b29b      	uxth	r3, r3
 800c35a:	1ad3      	subs	r3, r2, r3
 800c35c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c364:	b29b      	uxth	r3, r3
 800c366:	2b00      	cmp	r3, #0
 800c368:	f000 808e 	beq.w	800c488 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800c36c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c370:	2b00      	cmp	r3, #0
 800c372:	f000 8089 	beq.w	800c488 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	330c      	adds	r3, #12
 800c37c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c37e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c380:	e853 3f00 	ldrex	r3, [r3]
 800c384:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c388:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c38c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	330c      	adds	r3, #12
 800c396:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800c39a:	647a      	str	r2, [r7, #68]	@ 0x44
 800c39c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c39e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c3a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c3a2:	e841 2300 	strex	r3, r2, [r1]
 800c3a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c3a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d1e3      	bne.n	800c376 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	3314      	adds	r3, #20
 800c3b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3b8:	e853 3f00 	ldrex	r3, [r3]
 800c3bc:	623b      	str	r3, [r7, #32]
   return(result);
 800c3be:	6a3b      	ldr	r3, [r7, #32]
 800c3c0:	f023 0301 	bic.w	r3, r3, #1
 800c3c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	3314      	adds	r3, #20
 800c3ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c3d2:	633a      	str	r2, [r7, #48]	@ 0x30
 800c3d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c3d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3da:	e841 2300 	strex	r3, r2, [r1]
 800c3de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c3e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d1e3      	bne.n	800c3ae <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	2220      	movs	r2, #32
 800c3ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	330c      	adds	r3, #12
 800c3fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3fc:	693b      	ldr	r3, [r7, #16]
 800c3fe:	e853 3f00 	ldrex	r3, [r3]
 800c402:	60fb      	str	r3, [r7, #12]
   return(result);
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	f023 0310 	bic.w	r3, r3, #16
 800c40a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	330c      	adds	r3, #12
 800c414:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800c418:	61fa      	str	r2, [r7, #28]
 800c41a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c41c:	69b9      	ldr	r1, [r7, #24]
 800c41e:	69fa      	ldr	r2, [r7, #28]
 800c420:	e841 2300 	strex	r3, r2, [r1]
 800c424:	617b      	str	r3, [r7, #20]
   return(result);
 800c426:	697b      	ldr	r3, [r7, #20]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d1e3      	bne.n	800c3f4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	2202      	movs	r2, #2
 800c430:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c432:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c436:	4619      	mov	r1, r3
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f000 f833 	bl	800c4a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c43e:	e023      	b.n	800c488 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c444:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d009      	beq.n	800c460 <HAL_UART_IRQHandler+0x524>
 800c44c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c454:	2b00      	cmp	r3, #0
 800c456:	d003      	beq.n	800c460 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f000 f936 	bl	800c6ca <UART_Transmit_IT>
    return;
 800c45e:	e014      	b.n	800c48a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c460:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d00e      	beq.n	800c48a <HAL_UART_IRQHandler+0x54e>
 800c46c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c474:	2b00      	cmp	r3, #0
 800c476:	d008      	beq.n	800c48a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f000 f976 	bl	800c76a <UART_EndTransmit_IT>
    return;
 800c47e:	e004      	b.n	800c48a <HAL_UART_IRQHandler+0x54e>
    return;
 800c480:	bf00      	nop
 800c482:	e002      	b.n	800c48a <HAL_UART_IRQHandler+0x54e>
      return;
 800c484:	bf00      	nop
 800c486:	e000      	b.n	800c48a <HAL_UART_IRQHandler+0x54e>
      return;
 800c488:	bf00      	nop
  }
}
 800c48a:	37e8      	adds	r7, #232	@ 0xe8
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bd80      	pop	{r7, pc}

0800c490 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c490:	b480      	push	{r7}
 800c492:	b083      	sub	sp, #12
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c498:	bf00      	nop
 800c49a:	370c      	adds	r7, #12
 800c49c:	46bd      	mov	sp, r7
 800c49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a2:	4770      	bx	lr

0800c4a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c4a4:	b480      	push	{r7}
 800c4a6:	b083      	sub	sp, #12
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
 800c4ac:	460b      	mov	r3, r1
 800c4ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c4b0:	bf00      	nop
 800c4b2:	370c      	adds	r7, #12
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ba:	4770      	bx	lr

0800c4bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b086      	sub	sp, #24
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	60f8      	str	r0, [r7, #12]
 800c4c4:	60b9      	str	r1, [r7, #8]
 800c4c6:	603b      	str	r3, [r7, #0]
 800c4c8:	4613      	mov	r3, r2
 800c4ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c4cc:	e03b      	b.n	800c546 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c4ce:	6a3b      	ldr	r3, [r7, #32]
 800c4d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c4d4:	d037      	beq.n	800c546 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c4d6:	f7fb f8ab 	bl	8007630 <HAL_GetTick>
 800c4da:	4602      	mov	r2, r0
 800c4dc:	683b      	ldr	r3, [r7, #0]
 800c4de:	1ad3      	subs	r3, r2, r3
 800c4e0:	6a3a      	ldr	r2, [r7, #32]
 800c4e2:	429a      	cmp	r2, r3
 800c4e4:	d302      	bcc.n	800c4ec <UART_WaitOnFlagUntilTimeout+0x30>
 800c4e6:	6a3b      	ldr	r3, [r7, #32]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d101      	bne.n	800c4f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c4ec:	2303      	movs	r3, #3
 800c4ee:	e03a      	b.n	800c566 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	68db      	ldr	r3, [r3, #12]
 800c4f6:	f003 0304 	and.w	r3, r3, #4
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d023      	beq.n	800c546 <UART_WaitOnFlagUntilTimeout+0x8a>
 800c4fe:	68bb      	ldr	r3, [r7, #8]
 800c500:	2b80      	cmp	r3, #128	@ 0x80
 800c502:	d020      	beq.n	800c546 <UART_WaitOnFlagUntilTimeout+0x8a>
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	2b40      	cmp	r3, #64	@ 0x40
 800c508:	d01d      	beq.n	800c546 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f003 0308 	and.w	r3, r3, #8
 800c514:	2b08      	cmp	r3, #8
 800c516:	d116      	bne.n	800c546 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800c518:	2300      	movs	r3, #0
 800c51a:	617b      	str	r3, [r7, #20]
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	617b      	str	r3, [r7, #20]
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	685b      	ldr	r3, [r3, #4]
 800c52a:	617b      	str	r3, [r7, #20]
 800c52c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c52e:	68f8      	ldr	r0, [r7, #12]
 800c530:	f000 f857 	bl	800c5e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	2208      	movs	r2, #8
 800c538:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	2200      	movs	r2, #0
 800c53e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c542:	2301      	movs	r3, #1
 800c544:	e00f      	b.n	800c566 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	681a      	ldr	r2, [r3, #0]
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	4013      	ands	r3, r2
 800c550:	68ba      	ldr	r2, [r7, #8]
 800c552:	429a      	cmp	r2, r3
 800c554:	bf0c      	ite	eq
 800c556:	2301      	moveq	r3, #1
 800c558:	2300      	movne	r3, #0
 800c55a:	b2db      	uxtb	r3, r3
 800c55c:	461a      	mov	r2, r3
 800c55e:	79fb      	ldrb	r3, [r7, #7]
 800c560:	429a      	cmp	r2, r3
 800c562:	d0b4      	beq.n	800c4ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c564:	2300      	movs	r3, #0
}
 800c566:	4618      	mov	r0, r3
 800c568:	3718      	adds	r7, #24
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}

0800c56e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c56e:	b480      	push	{r7}
 800c570:	b085      	sub	sp, #20
 800c572:	af00      	add	r7, sp, #0
 800c574:	60f8      	str	r0, [r7, #12]
 800c576:	60b9      	str	r1, [r7, #8]
 800c578:	4613      	mov	r3, r2
 800c57a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	68ba      	ldr	r2, [r7, #8]
 800c580:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	88fa      	ldrh	r2, [r7, #6]
 800c586:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	88fa      	ldrh	r2, [r7, #6]
 800c58c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	2200      	movs	r2, #0
 800c592:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	2222      	movs	r2, #34	@ 0x22
 800c598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	691b      	ldr	r3, [r3, #16]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d007      	beq.n	800c5b4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	68da      	ldr	r2, [r3, #12]
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c5b2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	695a      	ldr	r2, [r3, #20]
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	f042 0201 	orr.w	r2, r2, #1
 800c5c2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	68da      	ldr	r2, [r3, #12]
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	f042 0220 	orr.w	r2, r2, #32
 800c5d2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c5d4:	2300      	movs	r3, #0
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	3714      	adds	r7, #20
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e0:	4770      	bx	lr

0800c5e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c5e2:	b480      	push	{r7}
 800c5e4:	b095      	sub	sp, #84	@ 0x54
 800c5e6:	af00      	add	r7, sp, #0
 800c5e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	330c      	adds	r3, #12
 800c5f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5f4:	e853 3f00 	ldrex	r3, [r3]
 800c5f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c5fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c600:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	330c      	adds	r3, #12
 800c608:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c60a:	643a      	str	r2, [r7, #64]	@ 0x40
 800c60c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c60e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c610:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c612:	e841 2300 	strex	r3, r2, [r1]
 800c616:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d1e5      	bne.n	800c5ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	3314      	adds	r3, #20
 800c624:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c626:	6a3b      	ldr	r3, [r7, #32]
 800c628:	e853 3f00 	ldrex	r3, [r3]
 800c62c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c62e:	69fb      	ldr	r3, [r7, #28]
 800c630:	f023 0301 	bic.w	r3, r3, #1
 800c634:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	3314      	adds	r3, #20
 800c63c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c63e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c640:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c642:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c644:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c646:	e841 2300 	strex	r3, r2, [r1]
 800c64a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c64c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d1e5      	bne.n	800c61e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c656:	2b01      	cmp	r3, #1
 800c658:	d119      	bne.n	800c68e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	330c      	adds	r3, #12
 800c660:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	e853 3f00 	ldrex	r3, [r3]
 800c668:	60bb      	str	r3, [r7, #8]
   return(result);
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	f023 0310 	bic.w	r3, r3, #16
 800c670:	647b      	str	r3, [r7, #68]	@ 0x44
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	330c      	adds	r3, #12
 800c678:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c67a:	61ba      	str	r2, [r7, #24]
 800c67c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c67e:	6979      	ldr	r1, [r7, #20]
 800c680:	69ba      	ldr	r2, [r7, #24]
 800c682:	e841 2300 	strex	r3, r2, [r1]
 800c686:	613b      	str	r3, [r7, #16]
   return(result);
 800c688:	693b      	ldr	r3, [r7, #16]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d1e5      	bne.n	800c65a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2220      	movs	r2, #32
 800c692:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	2200      	movs	r2, #0
 800c69a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800c69c:	bf00      	nop
 800c69e:	3754      	adds	r7, #84	@ 0x54
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a6:	4770      	bx	lr

0800c6a8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b084      	sub	sp, #16
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c6bc:	68f8      	ldr	r0, [r7, #12]
 800c6be:	f7f5 fdff 	bl	80022c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c6c2:	bf00      	nop
 800c6c4:	3710      	adds	r7, #16
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}

0800c6ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c6ca:	b480      	push	{r7}
 800c6cc:	b085      	sub	sp, #20
 800c6ce:	af00      	add	r7, sp, #0
 800c6d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c6d8:	b2db      	uxtb	r3, r3
 800c6da:	2b21      	cmp	r3, #33	@ 0x21
 800c6dc:	d13e      	bne.n	800c75c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	689b      	ldr	r3, [r3, #8]
 800c6e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c6e6:	d114      	bne.n	800c712 <UART_Transmit_IT+0x48>
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	691b      	ldr	r3, [r3, #16]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d110      	bne.n	800c712 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	6a1b      	ldr	r3, [r3, #32]
 800c6f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	881b      	ldrh	r3, [r3, #0]
 800c6fa:	461a      	mov	r2, r3
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c704:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	6a1b      	ldr	r3, [r3, #32]
 800c70a:	1c9a      	adds	r2, r3, #2
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	621a      	str	r2, [r3, #32]
 800c710:	e008      	b.n	800c724 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6a1b      	ldr	r3, [r3, #32]
 800c716:	1c59      	adds	r1, r3, #1
 800c718:	687a      	ldr	r2, [r7, #4]
 800c71a:	6211      	str	r1, [r2, #32]
 800c71c:	781a      	ldrb	r2, [r3, #0]
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c728:	b29b      	uxth	r3, r3
 800c72a:	3b01      	subs	r3, #1
 800c72c:	b29b      	uxth	r3, r3
 800c72e:	687a      	ldr	r2, [r7, #4]
 800c730:	4619      	mov	r1, r3
 800c732:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800c734:	2b00      	cmp	r3, #0
 800c736:	d10f      	bne.n	800c758 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	68da      	ldr	r2, [r3, #12]
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c746:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	68da      	ldr	r2, [r3, #12]
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c756:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c758:	2300      	movs	r3, #0
 800c75a:	e000      	b.n	800c75e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c75c:	2302      	movs	r3, #2
  }
}
 800c75e:	4618      	mov	r0, r3
 800c760:	3714      	adds	r7, #20
 800c762:	46bd      	mov	sp, r7
 800c764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c768:	4770      	bx	lr

0800c76a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c76a:	b580      	push	{r7, lr}
 800c76c:	b082      	sub	sp, #8
 800c76e:	af00      	add	r7, sp, #0
 800c770:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	68da      	ldr	r2, [r3, #12]
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c780:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2220      	movs	r2, #32
 800c786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f7ff fe80 	bl	800c490 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c790:	2300      	movs	r3, #0
}
 800c792:	4618      	mov	r0, r3
 800c794:	3708      	adds	r7, #8
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}

0800c79a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c79a:	b580      	push	{r7, lr}
 800c79c:	b08c      	sub	sp, #48	@ 0x30
 800c79e:	af00      	add	r7, sp, #0
 800c7a0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c7b0:	b2db      	uxtb	r3, r3
 800c7b2:	2b22      	cmp	r3, #34	@ 0x22
 800c7b4:	f040 80aa 	bne.w	800c90c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	689b      	ldr	r3, [r3, #8]
 800c7bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c7c0:	d115      	bne.n	800c7ee <UART_Receive_IT+0x54>
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	691b      	ldr	r3, [r3, #16]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d111      	bne.n	800c7ee <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	685b      	ldr	r3, [r3, #4]
 800c7d6:	b29b      	uxth	r3, r3
 800c7d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7dc:	b29a      	uxth	r2, r3
 800c7de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7e6:	1c9a      	adds	r2, r3, #2
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	629a      	str	r2, [r3, #40]	@ 0x28
 800c7ec:	e024      	b.n	800c838 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	689b      	ldr	r3, [r3, #8]
 800c7f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c7fc:	d007      	beq.n	800c80e <UART_Receive_IT+0x74>
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	689b      	ldr	r3, [r3, #8]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d10a      	bne.n	800c81c <UART_Receive_IT+0x82>
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	691b      	ldr	r3, [r3, #16]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d106      	bne.n	800c81c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	685b      	ldr	r3, [r3, #4]
 800c814:	b2da      	uxtb	r2, r3
 800c816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c818:	701a      	strb	r2, [r3, #0]
 800c81a:	e008      	b.n	800c82e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	685b      	ldr	r3, [r3, #4]
 800c822:	b2db      	uxtb	r3, r3
 800c824:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c828:	b2da      	uxtb	r2, r3
 800c82a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c82c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c832:	1c5a      	adds	r2, r3, #1
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c83c:	b29b      	uxth	r3, r3
 800c83e:	3b01      	subs	r3, #1
 800c840:	b29b      	uxth	r3, r3
 800c842:	687a      	ldr	r2, [r7, #4]
 800c844:	4619      	mov	r1, r3
 800c846:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d15d      	bne.n	800c908 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	68da      	ldr	r2, [r3, #12]
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f022 0220 	bic.w	r2, r2, #32
 800c85a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	68da      	ldr	r2, [r3, #12]
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c86a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	695a      	ldr	r2, [r3, #20]
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f022 0201 	bic.w	r2, r2, #1
 800c87a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2220      	movs	r2, #32
 800c880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2200      	movs	r2, #0
 800c888:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c88e:	2b01      	cmp	r3, #1
 800c890:	d135      	bne.n	800c8fe <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	2200      	movs	r2, #0
 800c896:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	330c      	adds	r3, #12
 800c89e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8a0:	697b      	ldr	r3, [r7, #20]
 800c8a2:	e853 3f00 	ldrex	r3, [r3]
 800c8a6:	613b      	str	r3, [r7, #16]
   return(result);
 800c8a8:	693b      	ldr	r3, [r7, #16]
 800c8aa:	f023 0310 	bic.w	r3, r3, #16
 800c8ae:	627b      	str	r3, [r7, #36]	@ 0x24
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	330c      	adds	r3, #12
 800c8b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c8b8:	623a      	str	r2, [r7, #32]
 800c8ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8bc:	69f9      	ldr	r1, [r7, #28]
 800c8be:	6a3a      	ldr	r2, [r7, #32]
 800c8c0:	e841 2300 	strex	r3, r2, [r1]
 800c8c4:	61bb      	str	r3, [r7, #24]
   return(result);
 800c8c6:	69bb      	ldr	r3, [r7, #24]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d1e5      	bne.n	800c898 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f003 0310 	and.w	r3, r3, #16
 800c8d6:	2b10      	cmp	r3, #16
 800c8d8:	d10a      	bne.n	800c8f0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c8da:	2300      	movs	r3, #0
 800c8dc:	60fb      	str	r3, [r7, #12]
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	60fb      	str	r3, [r7, #12]
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	685b      	ldr	r3, [r3, #4]
 800c8ec:	60fb      	str	r3, [r7, #12]
 800c8ee:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c8f4:	4619      	mov	r1, r3
 800c8f6:	6878      	ldr	r0, [r7, #4]
 800c8f8:	f7ff fdd4 	bl	800c4a4 <HAL_UARTEx_RxEventCallback>
 800c8fc:	e002      	b.n	800c904 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c8fe:	6878      	ldr	r0, [r7, #4]
 800c900:	f7f5 fc86 	bl	8002210 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c904:	2300      	movs	r3, #0
 800c906:	e002      	b.n	800c90e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800c908:	2300      	movs	r3, #0
 800c90a:	e000      	b.n	800c90e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800c90c:	2302      	movs	r3, #2
  }
}
 800c90e:	4618      	mov	r0, r3
 800c910:	3730      	adds	r7, #48	@ 0x30
 800c912:	46bd      	mov	sp, r7
 800c914:	bd80      	pop	{r7, pc}
	...

0800c918 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c91c:	b0c0      	sub	sp, #256	@ 0x100
 800c91e:	af00      	add	r7, sp, #0
 800c920:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	691b      	ldr	r3, [r3, #16]
 800c92c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c934:	68d9      	ldr	r1, [r3, #12]
 800c936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c93a:	681a      	ldr	r2, [r3, #0]
 800c93c:	ea40 0301 	orr.w	r3, r0, r1
 800c940:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c946:	689a      	ldr	r2, [r3, #8]
 800c948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c94c:	691b      	ldr	r3, [r3, #16]
 800c94e:	431a      	orrs	r2, r3
 800c950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c954:	695b      	ldr	r3, [r3, #20]
 800c956:	431a      	orrs	r2, r3
 800c958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c95c:	69db      	ldr	r3, [r3, #28]
 800c95e:	4313      	orrs	r3, r2
 800c960:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	68db      	ldr	r3, [r3, #12]
 800c96c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800c970:	f021 010c 	bic.w	r1, r1, #12
 800c974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c978:	681a      	ldr	r2, [r3, #0]
 800c97a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800c97e:	430b      	orrs	r3, r1
 800c980:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	695b      	ldr	r3, [r3, #20]
 800c98a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800c98e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c992:	6999      	ldr	r1, [r3, #24]
 800c994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c998:	681a      	ldr	r2, [r3, #0]
 800c99a:	ea40 0301 	orr.w	r3, r0, r1
 800c99e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c9a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c9a4:	681a      	ldr	r2, [r3, #0]
 800c9a6:	4b8f      	ldr	r3, [pc, #572]	@ (800cbe4 <UART_SetConfig+0x2cc>)
 800c9a8:	429a      	cmp	r2, r3
 800c9aa:	d005      	beq.n	800c9b8 <UART_SetConfig+0xa0>
 800c9ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c9b0:	681a      	ldr	r2, [r3, #0]
 800c9b2:	4b8d      	ldr	r3, [pc, #564]	@ (800cbe8 <UART_SetConfig+0x2d0>)
 800c9b4:	429a      	cmp	r2, r3
 800c9b6:	d104      	bne.n	800c9c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c9b8:	f7fd fb9a 	bl	800a0f0 <HAL_RCC_GetPCLK2Freq>
 800c9bc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800c9c0:	e003      	b.n	800c9ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c9c2:	f7fd fb81 	bl	800a0c8 <HAL_RCC_GetPCLK1Freq>
 800c9c6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c9ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c9ce:	69db      	ldr	r3, [r3, #28]
 800c9d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c9d4:	f040 810c 	bne.w	800cbf0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c9d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c9dc:	2200      	movs	r2, #0
 800c9de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c9e2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800c9e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800c9ea:	4622      	mov	r2, r4
 800c9ec:	462b      	mov	r3, r5
 800c9ee:	1891      	adds	r1, r2, r2
 800c9f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 800c9f2:	415b      	adcs	r3, r3
 800c9f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c9f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c9fa:	4621      	mov	r1, r4
 800c9fc:	eb12 0801 	adds.w	r8, r2, r1
 800ca00:	4629      	mov	r1, r5
 800ca02:	eb43 0901 	adc.w	r9, r3, r1
 800ca06:	f04f 0200 	mov.w	r2, #0
 800ca0a:	f04f 0300 	mov.w	r3, #0
 800ca0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ca12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ca16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ca1a:	4690      	mov	r8, r2
 800ca1c:	4699      	mov	r9, r3
 800ca1e:	4623      	mov	r3, r4
 800ca20:	eb18 0303 	adds.w	r3, r8, r3
 800ca24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ca28:	462b      	mov	r3, r5
 800ca2a:	eb49 0303 	adc.w	r3, r9, r3
 800ca2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ca32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ca36:	685b      	ldr	r3, [r3, #4]
 800ca38:	2200      	movs	r2, #0
 800ca3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800ca3e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800ca42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800ca46:	460b      	mov	r3, r1
 800ca48:	18db      	adds	r3, r3, r3
 800ca4a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ca4c:	4613      	mov	r3, r2
 800ca4e:	eb42 0303 	adc.w	r3, r2, r3
 800ca52:	657b      	str	r3, [r7, #84]	@ 0x54
 800ca54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800ca58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800ca5c:	f7f4 f924 	bl	8000ca8 <__aeabi_uldivmod>
 800ca60:	4602      	mov	r2, r0
 800ca62:	460b      	mov	r3, r1
 800ca64:	4b61      	ldr	r3, [pc, #388]	@ (800cbec <UART_SetConfig+0x2d4>)
 800ca66:	fba3 2302 	umull	r2, r3, r3, r2
 800ca6a:	095b      	lsrs	r3, r3, #5
 800ca6c:	011c      	lsls	r4, r3, #4
 800ca6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ca72:	2200      	movs	r2, #0
 800ca74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ca78:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800ca7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800ca80:	4642      	mov	r2, r8
 800ca82:	464b      	mov	r3, r9
 800ca84:	1891      	adds	r1, r2, r2
 800ca86:	64b9      	str	r1, [r7, #72]	@ 0x48
 800ca88:	415b      	adcs	r3, r3
 800ca8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ca8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800ca90:	4641      	mov	r1, r8
 800ca92:	eb12 0a01 	adds.w	sl, r2, r1
 800ca96:	4649      	mov	r1, r9
 800ca98:	eb43 0b01 	adc.w	fp, r3, r1
 800ca9c:	f04f 0200 	mov.w	r2, #0
 800caa0:	f04f 0300 	mov.w	r3, #0
 800caa4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800caa8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800caac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cab0:	4692      	mov	sl, r2
 800cab2:	469b      	mov	fp, r3
 800cab4:	4643      	mov	r3, r8
 800cab6:	eb1a 0303 	adds.w	r3, sl, r3
 800caba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cabe:	464b      	mov	r3, r9
 800cac0:	eb4b 0303 	adc.w	r3, fp, r3
 800cac4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800cac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cacc:	685b      	ldr	r3, [r3, #4]
 800cace:	2200      	movs	r2, #0
 800cad0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cad4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800cad8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800cadc:	460b      	mov	r3, r1
 800cade:	18db      	adds	r3, r3, r3
 800cae0:	643b      	str	r3, [r7, #64]	@ 0x40
 800cae2:	4613      	mov	r3, r2
 800cae4:	eb42 0303 	adc.w	r3, r2, r3
 800cae8:	647b      	str	r3, [r7, #68]	@ 0x44
 800caea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800caee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800caf2:	f7f4 f8d9 	bl	8000ca8 <__aeabi_uldivmod>
 800caf6:	4602      	mov	r2, r0
 800caf8:	460b      	mov	r3, r1
 800cafa:	4611      	mov	r1, r2
 800cafc:	4b3b      	ldr	r3, [pc, #236]	@ (800cbec <UART_SetConfig+0x2d4>)
 800cafe:	fba3 2301 	umull	r2, r3, r3, r1
 800cb02:	095b      	lsrs	r3, r3, #5
 800cb04:	2264      	movs	r2, #100	@ 0x64
 800cb06:	fb02 f303 	mul.w	r3, r2, r3
 800cb0a:	1acb      	subs	r3, r1, r3
 800cb0c:	00db      	lsls	r3, r3, #3
 800cb0e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800cb12:	4b36      	ldr	r3, [pc, #216]	@ (800cbec <UART_SetConfig+0x2d4>)
 800cb14:	fba3 2302 	umull	r2, r3, r3, r2
 800cb18:	095b      	lsrs	r3, r3, #5
 800cb1a:	005b      	lsls	r3, r3, #1
 800cb1c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800cb20:	441c      	add	r4, r3
 800cb22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cb26:	2200      	movs	r2, #0
 800cb28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cb2c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800cb30:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800cb34:	4642      	mov	r2, r8
 800cb36:	464b      	mov	r3, r9
 800cb38:	1891      	adds	r1, r2, r2
 800cb3a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800cb3c:	415b      	adcs	r3, r3
 800cb3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800cb44:	4641      	mov	r1, r8
 800cb46:	1851      	adds	r1, r2, r1
 800cb48:	6339      	str	r1, [r7, #48]	@ 0x30
 800cb4a:	4649      	mov	r1, r9
 800cb4c:	414b      	adcs	r3, r1
 800cb4e:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb50:	f04f 0200 	mov.w	r2, #0
 800cb54:	f04f 0300 	mov.w	r3, #0
 800cb58:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800cb5c:	4659      	mov	r1, fp
 800cb5e:	00cb      	lsls	r3, r1, #3
 800cb60:	4651      	mov	r1, sl
 800cb62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cb66:	4651      	mov	r1, sl
 800cb68:	00ca      	lsls	r2, r1, #3
 800cb6a:	4610      	mov	r0, r2
 800cb6c:	4619      	mov	r1, r3
 800cb6e:	4603      	mov	r3, r0
 800cb70:	4642      	mov	r2, r8
 800cb72:	189b      	adds	r3, r3, r2
 800cb74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cb78:	464b      	mov	r3, r9
 800cb7a:	460a      	mov	r2, r1
 800cb7c:	eb42 0303 	adc.w	r3, r2, r3
 800cb80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cb84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cb88:	685b      	ldr	r3, [r3, #4]
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800cb90:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800cb94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800cb98:	460b      	mov	r3, r1
 800cb9a:	18db      	adds	r3, r3, r3
 800cb9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb9e:	4613      	mov	r3, r2
 800cba0:	eb42 0303 	adc.w	r3, r2, r3
 800cba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cba6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800cbaa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800cbae:	f7f4 f87b 	bl	8000ca8 <__aeabi_uldivmod>
 800cbb2:	4602      	mov	r2, r0
 800cbb4:	460b      	mov	r3, r1
 800cbb6:	4b0d      	ldr	r3, [pc, #52]	@ (800cbec <UART_SetConfig+0x2d4>)
 800cbb8:	fba3 1302 	umull	r1, r3, r3, r2
 800cbbc:	095b      	lsrs	r3, r3, #5
 800cbbe:	2164      	movs	r1, #100	@ 0x64
 800cbc0:	fb01 f303 	mul.w	r3, r1, r3
 800cbc4:	1ad3      	subs	r3, r2, r3
 800cbc6:	00db      	lsls	r3, r3, #3
 800cbc8:	3332      	adds	r3, #50	@ 0x32
 800cbca:	4a08      	ldr	r2, [pc, #32]	@ (800cbec <UART_SetConfig+0x2d4>)
 800cbcc:	fba2 2303 	umull	r2, r3, r2, r3
 800cbd0:	095b      	lsrs	r3, r3, #5
 800cbd2:	f003 0207 	and.w	r2, r3, #7
 800cbd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	4422      	add	r2, r4
 800cbde:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800cbe0:	e106      	b.n	800cdf0 <UART_SetConfig+0x4d8>
 800cbe2:	bf00      	nop
 800cbe4:	40011000 	.word	0x40011000
 800cbe8:	40011400 	.word	0x40011400
 800cbec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800cbf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800cbfa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800cbfe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800cc02:	4642      	mov	r2, r8
 800cc04:	464b      	mov	r3, r9
 800cc06:	1891      	adds	r1, r2, r2
 800cc08:	6239      	str	r1, [r7, #32]
 800cc0a:	415b      	adcs	r3, r3
 800cc0c:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800cc12:	4641      	mov	r1, r8
 800cc14:	1854      	adds	r4, r2, r1
 800cc16:	4649      	mov	r1, r9
 800cc18:	eb43 0501 	adc.w	r5, r3, r1
 800cc1c:	f04f 0200 	mov.w	r2, #0
 800cc20:	f04f 0300 	mov.w	r3, #0
 800cc24:	00eb      	lsls	r3, r5, #3
 800cc26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cc2a:	00e2      	lsls	r2, r4, #3
 800cc2c:	4614      	mov	r4, r2
 800cc2e:	461d      	mov	r5, r3
 800cc30:	4643      	mov	r3, r8
 800cc32:	18e3      	adds	r3, r4, r3
 800cc34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cc38:	464b      	mov	r3, r9
 800cc3a:	eb45 0303 	adc.w	r3, r5, r3
 800cc3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cc42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc46:	685b      	ldr	r3, [r3, #4]
 800cc48:	2200      	movs	r2, #0
 800cc4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cc4e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800cc52:	f04f 0200 	mov.w	r2, #0
 800cc56:	f04f 0300 	mov.w	r3, #0
 800cc5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800cc5e:	4629      	mov	r1, r5
 800cc60:	008b      	lsls	r3, r1, #2
 800cc62:	4621      	mov	r1, r4
 800cc64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cc68:	4621      	mov	r1, r4
 800cc6a:	008a      	lsls	r2, r1, #2
 800cc6c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800cc70:	f7f4 f81a 	bl	8000ca8 <__aeabi_uldivmod>
 800cc74:	4602      	mov	r2, r0
 800cc76:	460b      	mov	r3, r1
 800cc78:	4b60      	ldr	r3, [pc, #384]	@ (800cdfc <UART_SetConfig+0x4e4>)
 800cc7a:	fba3 2302 	umull	r2, r3, r3, r2
 800cc7e:	095b      	lsrs	r3, r3, #5
 800cc80:	011c      	lsls	r4, r3, #4
 800cc82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cc86:	2200      	movs	r2, #0
 800cc88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cc8c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800cc90:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800cc94:	4642      	mov	r2, r8
 800cc96:	464b      	mov	r3, r9
 800cc98:	1891      	adds	r1, r2, r2
 800cc9a:	61b9      	str	r1, [r7, #24]
 800cc9c:	415b      	adcs	r3, r3
 800cc9e:	61fb      	str	r3, [r7, #28]
 800cca0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cca4:	4641      	mov	r1, r8
 800cca6:	1851      	adds	r1, r2, r1
 800cca8:	6139      	str	r1, [r7, #16]
 800ccaa:	4649      	mov	r1, r9
 800ccac:	414b      	adcs	r3, r1
 800ccae:	617b      	str	r3, [r7, #20]
 800ccb0:	f04f 0200 	mov.w	r2, #0
 800ccb4:	f04f 0300 	mov.w	r3, #0
 800ccb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ccbc:	4659      	mov	r1, fp
 800ccbe:	00cb      	lsls	r3, r1, #3
 800ccc0:	4651      	mov	r1, sl
 800ccc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ccc6:	4651      	mov	r1, sl
 800ccc8:	00ca      	lsls	r2, r1, #3
 800ccca:	4610      	mov	r0, r2
 800cccc:	4619      	mov	r1, r3
 800ccce:	4603      	mov	r3, r0
 800ccd0:	4642      	mov	r2, r8
 800ccd2:	189b      	adds	r3, r3, r2
 800ccd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ccd8:	464b      	mov	r3, r9
 800ccda:	460a      	mov	r2, r1
 800ccdc:	eb42 0303 	adc.w	r3, r2, r3
 800cce0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cce8:	685b      	ldr	r3, [r3, #4]
 800ccea:	2200      	movs	r2, #0
 800ccec:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ccee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ccf0:	f04f 0200 	mov.w	r2, #0
 800ccf4:	f04f 0300 	mov.w	r3, #0
 800ccf8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ccfc:	4649      	mov	r1, r9
 800ccfe:	008b      	lsls	r3, r1, #2
 800cd00:	4641      	mov	r1, r8
 800cd02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cd06:	4641      	mov	r1, r8
 800cd08:	008a      	lsls	r2, r1, #2
 800cd0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800cd0e:	f7f3 ffcb 	bl	8000ca8 <__aeabi_uldivmod>
 800cd12:	4602      	mov	r2, r0
 800cd14:	460b      	mov	r3, r1
 800cd16:	4611      	mov	r1, r2
 800cd18:	4b38      	ldr	r3, [pc, #224]	@ (800cdfc <UART_SetConfig+0x4e4>)
 800cd1a:	fba3 2301 	umull	r2, r3, r3, r1
 800cd1e:	095b      	lsrs	r3, r3, #5
 800cd20:	2264      	movs	r2, #100	@ 0x64
 800cd22:	fb02 f303 	mul.w	r3, r2, r3
 800cd26:	1acb      	subs	r3, r1, r3
 800cd28:	011b      	lsls	r3, r3, #4
 800cd2a:	3332      	adds	r3, #50	@ 0x32
 800cd2c:	4a33      	ldr	r2, [pc, #204]	@ (800cdfc <UART_SetConfig+0x4e4>)
 800cd2e:	fba2 2303 	umull	r2, r3, r2, r3
 800cd32:	095b      	lsrs	r3, r3, #5
 800cd34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cd38:	441c      	add	r4, r3
 800cd3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cd3e:	2200      	movs	r2, #0
 800cd40:	673b      	str	r3, [r7, #112]	@ 0x70
 800cd42:	677a      	str	r2, [r7, #116]	@ 0x74
 800cd44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800cd48:	4642      	mov	r2, r8
 800cd4a:	464b      	mov	r3, r9
 800cd4c:	1891      	adds	r1, r2, r2
 800cd4e:	60b9      	str	r1, [r7, #8]
 800cd50:	415b      	adcs	r3, r3
 800cd52:	60fb      	str	r3, [r7, #12]
 800cd54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800cd58:	4641      	mov	r1, r8
 800cd5a:	1851      	adds	r1, r2, r1
 800cd5c:	6039      	str	r1, [r7, #0]
 800cd5e:	4649      	mov	r1, r9
 800cd60:	414b      	adcs	r3, r1
 800cd62:	607b      	str	r3, [r7, #4]
 800cd64:	f04f 0200 	mov.w	r2, #0
 800cd68:	f04f 0300 	mov.w	r3, #0
 800cd6c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800cd70:	4659      	mov	r1, fp
 800cd72:	00cb      	lsls	r3, r1, #3
 800cd74:	4651      	mov	r1, sl
 800cd76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cd7a:	4651      	mov	r1, sl
 800cd7c:	00ca      	lsls	r2, r1, #3
 800cd7e:	4610      	mov	r0, r2
 800cd80:	4619      	mov	r1, r3
 800cd82:	4603      	mov	r3, r0
 800cd84:	4642      	mov	r2, r8
 800cd86:	189b      	adds	r3, r3, r2
 800cd88:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cd8a:	464b      	mov	r3, r9
 800cd8c:	460a      	mov	r2, r1
 800cd8e:	eb42 0303 	adc.w	r3, r2, r3
 800cd92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cd94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cd98:	685b      	ldr	r3, [r3, #4]
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	663b      	str	r3, [r7, #96]	@ 0x60
 800cd9e:	667a      	str	r2, [r7, #100]	@ 0x64
 800cda0:	f04f 0200 	mov.w	r2, #0
 800cda4:	f04f 0300 	mov.w	r3, #0
 800cda8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800cdac:	4649      	mov	r1, r9
 800cdae:	008b      	lsls	r3, r1, #2
 800cdb0:	4641      	mov	r1, r8
 800cdb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cdb6:	4641      	mov	r1, r8
 800cdb8:	008a      	lsls	r2, r1, #2
 800cdba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800cdbe:	f7f3 ff73 	bl	8000ca8 <__aeabi_uldivmod>
 800cdc2:	4602      	mov	r2, r0
 800cdc4:	460b      	mov	r3, r1
 800cdc6:	4b0d      	ldr	r3, [pc, #52]	@ (800cdfc <UART_SetConfig+0x4e4>)
 800cdc8:	fba3 1302 	umull	r1, r3, r3, r2
 800cdcc:	095b      	lsrs	r3, r3, #5
 800cdce:	2164      	movs	r1, #100	@ 0x64
 800cdd0:	fb01 f303 	mul.w	r3, r1, r3
 800cdd4:	1ad3      	subs	r3, r2, r3
 800cdd6:	011b      	lsls	r3, r3, #4
 800cdd8:	3332      	adds	r3, #50	@ 0x32
 800cdda:	4a08      	ldr	r2, [pc, #32]	@ (800cdfc <UART_SetConfig+0x4e4>)
 800cddc:	fba2 2303 	umull	r2, r3, r2, r3
 800cde0:	095b      	lsrs	r3, r3, #5
 800cde2:	f003 020f 	and.w	r2, r3, #15
 800cde6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	4422      	add	r2, r4
 800cdee:	609a      	str	r2, [r3, #8]
}
 800cdf0:	bf00      	nop
 800cdf2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800cdf6:	46bd      	mov	sp, r7
 800cdf8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cdfc:	51eb851f 	.word	0x51eb851f

0800ce00 <__NVIC_SetPriority>:
{
 800ce00:	b480      	push	{r7}
 800ce02:	b083      	sub	sp, #12
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	4603      	mov	r3, r0
 800ce08:	6039      	str	r1, [r7, #0]
 800ce0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ce0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	db0a      	blt.n	800ce2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	b2da      	uxtb	r2, r3
 800ce18:	490c      	ldr	r1, [pc, #48]	@ (800ce4c <__NVIC_SetPriority+0x4c>)
 800ce1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce1e:	0112      	lsls	r2, r2, #4
 800ce20:	b2d2      	uxtb	r2, r2
 800ce22:	440b      	add	r3, r1
 800ce24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ce28:	e00a      	b.n	800ce40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ce2a:	683b      	ldr	r3, [r7, #0]
 800ce2c:	b2da      	uxtb	r2, r3
 800ce2e:	4908      	ldr	r1, [pc, #32]	@ (800ce50 <__NVIC_SetPriority+0x50>)
 800ce30:	79fb      	ldrb	r3, [r7, #7]
 800ce32:	f003 030f 	and.w	r3, r3, #15
 800ce36:	3b04      	subs	r3, #4
 800ce38:	0112      	lsls	r2, r2, #4
 800ce3a:	b2d2      	uxtb	r2, r2
 800ce3c:	440b      	add	r3, r1
 800ce3e:	761a      	strb	r2, [r3, #24]
}
 800ce40:	bf00      	nop
 800ce42:	370c      	adds	r7, #12
 800ce44:	46bd      	mov	sp, r7
 800ce46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4a:	4770      	bx	lr
 800ce4c:	e000e100 	.word	0xe000e100
 800ce50:	e000ed00 	.word	0xe000ed00

0800ce54 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ce54:	b580      	push	{r7, lr}
 800ce56:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ce58:	2100      	movs	r1, #0
 800ce5a:	f06f 0004 	mvn.w	r0, #4
 800ce5e:	f7ff ffcf 	bl	800ce00 <__NVIC_SetPriority>
#endif
}
 800ce62:	bf00      	nop
 800ce64:	bd80      	pop	{r7, pc}
	...

0800ce68 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ce68:	b480      	push	{r7}
 800ce6a:	b083      	sub	sp, #12
 800ce6c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ce6e:	f3ef 8305 	mrs	r3, IPSR
 800ce72:	603b      	str	r3, [r7, #0]
  return(result);
 800ce74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d003      	beq.n	800ce82 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ce7a:	f06f 0305 	mvn.w	r3, #5
 800ce7e:	607b      	str	r3, [r7, #4]
 800ce80:	e00c      	b.n	800ce9c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ce82:	4b0a      	ldr	r3, [pc, #40]	@ (800ceac <osKernelInitialize+0x44>)
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d105      	bne.n	800ce96 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ce8a:	4b08      	ldr	r3, [pc, #32]	@ (800ceac <osKernelInitialize+0x44>)
 800ce8c:	2201      	movs	r2, #1
 800ce8e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ce90:	2300      	movs	r3, #0
 800ce92:	607b      	str	r3, [r7, #4]
 800ce94:	e002      	b.n	800ce9c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ce96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ce9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ce9c:	687b      	ldr	r3, [r7, #4]
}
 800ce9e:	4618      	mov	r0, r3
 800cea0:	370c      	adds	r7, #12
 800cea2:	46bd      	mov	sp, r7
 800cea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea8:	4770      	bx	lr
 800ceaa:	bf00      	nop
 800ceac:	20000d94 	.word	0x20000d94

0800ceb0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b082      	sub	sp, #8
 800ceb4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ceb6:	f3ef 8305 	mrs	r3, IPSR
 800ceba:	603b      	str	r3, [r7, #0]
  return(result);
 800cebc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d003      	beq.n	800ceca <osKernelStart+0x1a>
    stat = osErrorISR;
 800cec2:	f06f 0305 	mvn.w	r3, #5
 800cec6:	607b      	str	r3, [r7, #4]
 800cec8:	e010      	b.n	800ceec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ceca:	4b0b      	ldr	r3, [pc, #44]	@ (800cef8 <osKernelStart+0x48>)
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	2b01      	cmp	r3, #1
 800ced0:	d109      	bne.n	800cee6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ced2:	f7ff ffbf 	bl	800ce54 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ced6:	4b08      	ldr	r3, [pc, #32]	@ (800cef8 <osKernelStart+0x48>)
 800ced8:	2202      	movs	r2, #2
 800ceda:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800cedc:	f001 fbb8 	bl	800e650 <vTaskStartScheduler>
      stat = osOK;
 800cee0:	2300      	movs	r3, #0
 800cee2:	607b      	str	r3, [r7, #4]
 800cee4:	e002      	b.n	800ceec <osKernelStart+0x3c>
    } else {
      stat = osError;
 800cee6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ceea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ceec:	687b      	ldr	r3, [r7, #4]
}
 800ceee:	4618      	mov	r0, r3
 800cef0:	3708      	adds	r7, #8
 800cef2:	46bd      	mov	sp, r7
 800cef4:	bd80      	pop	{r7, pc}
 800cef6:	bf00      	nop
 800cef8:	20000d94 	.word	0x20000d94

0800cefc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800cefc:	b580      	push	{r7, lr}
 800cefe:	b082      	sub	sp, #8
 800cf00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cf02:	f3ef 8305 	mrs	r3, IPSR
 800cf06:	603b      	str	r3, [r7, #0]
  return(result);
 800cf08:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d003      	beq.n	800cf16 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800cf0e:	f001 fcc3 	bl	800e898 <xTaskGetTickCountFromISR>
 800cf12:	6078      	str	r0, [r7, #4]
 800cf14:	e002      	b.n	800cf1c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800cf16:	f001 fcaf 	bl	800e878 <xTaskGetTickCount>
 800cf1a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800cf1c:	687b      	ldr	r3, [r7, #4]
}
 800cf1e:	4618      	mov	r0, r3
 800cf20:	3708      	adds	r7, #8
 800cf22:	46bd      	mov	sp, r7
 800cf24:	bd80      	pop	{r7, pc}

0800cf26 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800cf26:	b580      	push	{r7, lr}
 800cf28:	b08e      	sub	sp, #56	@ 0x38
 800cf2a:	af04      	add	r7, sp, #16
 800cf2c:	60f8      	str	r0, [r7, #12]
 800cf2e:	60b9      	str	r1, [r7, #8]
 800cf30:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800cf32:	2300      	movs	r3, #0
 800cf34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cf36:	f3ef 8305 	mrs	r3, IPSR
 800cf3a:	617b      	str	r3, [r7, #20]
  return(result);
 800cf3c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d17e      	bne.n	800d040 <osThreadNew+0x11a>
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d07b      	beq.n	800d040 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800cf48:	2380      	movs	r3, #128	@ 0x80
 800cf4a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800cf4c:	2318      	movs	r3, #24
 800cf4e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800cf50:	2300      	movs	r3, #0
 800cf52:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800cf54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cf58:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d045      	beq.n	800cfec <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d002      	beq.n	800cf6e <osThreadNew+0x48>
        name = attr->name;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	699b      	ldr	r3, [r3, #24]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d002      	beq.n	800cf7c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	699b      	ldr	r3, [r3, #24]
 800cf7a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800cf7c:	69fb      	ldr	r3, [r7, #28]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d008      	beq.n	800cf94 <osThreadNew+0x6e>
 800cf82:	69fb      	ldr	r3, [r7, #28]
 800cf84:	2b38      	cmp	r3, #56	@ 0x38
 800cf86:	d805      	bhi.n	800cf94 <osThreadNew+0x6e>
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	685b      	ldr	r3, [r3, #4]
 800cf8c:	f003 0301 	and.w	r3, r3, #1
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d001      	beq.n	800cf98 <osThreadNew+0x72>
        return (NULL);
 800cf94:	2300      	movs	r3, #0
 800cf96:	e054      	b.n	800d042 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	695b      	ldr	r3, [r3, #20]
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d003      	beq.n	800cfa8 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	695b      	ldr	r3, [r3, #20]
 800cfa4:	089b      	lsrs	r3, r3, #2
 800cfa6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	689b      	ldr	r3, [r3, #8]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d00e      	beq.n	800cfce <osThreadNew+0xa8>
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	68db      	ldr	r3, [r3, #12]
 800cfb4:	2b5b      	cmp	r3, #91	@ 0x5b
 800cfb6:	d90a      	bls.n	800cfce <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d006      	beq.n	800cfce <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	695b      	ldr	r3, [r3, #20]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d002      	beq.n	800cfce <osThreadNew+0xa8>
        mem = 1;
 800cfc8:	2301      	movs	r3, #1
 800cfca:	61bb      	str	r3, [r7, #24]
 800cfcc:	e010      	b.n	800cff0 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	689b      	ldr	r3, [r3, #8]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d10c      	bne.n	800cff0 <osThreadNew+0xca>
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	68db      	ldr	r3, [r3, #12]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d108      	bne.n	800cff0 <osThreadNew+0xca>
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	691b      	ldr	r3, [r3, #16]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d104      	bne.n	800cff0 <osThreadNew+0xca>
          mem = 0;
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	61bb      	str	r3, [r7, #24]
 800cfea:	e001      	b.n	800cff0 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800cfec:	2300      	movs	r3, #0
 800cfee:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800cff0:	69bb      	ldr	r3, [r7, #24]
 800cff2:	2b01      	cmp	r3, #1
 800cff4:	d110      	bne.n	800d018 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800cffa:	687a      	ldr	r2, [r7, #4]
 800cffc:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800cffe:	9202      	str	r2, [sp, #8]
 800d000:	9301      	str	r3, [sp, #4]
 800d002:	69fb      	ldr	r3, [r7, #28]
 800d004:	9300      	str	r3, [sp, #0]
 800d006:	68bb      	ldr	r3, [r7, #8]
 800d008:	6a3a      	ldr	r2, [r7, #32]
 800d00a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d00c:	68f8      	ldr	r0, [r7, #12]
 800d00e:	f001 f943 	bl	800e298 <xTaskCreateStatic>
 800d012:	4603      	mov	r3, r0
 800d014:	613b      	str	r3, [r7, #16]
 800d016:	e013      	b.n	800d040 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d018:	69bb      	ldr	r3, [r7, #24]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d110      	bne.n	800d040 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d01e:	6a3b      	ldr	r3, [r7, #32]
 800d020:	b29a      	uxth	r2, r3
 800d022:	f107 0310 	add.w	r3, r7, #16
 800d026:	9301      	str	r3, [sp, #4]
 800d028:	69fb      	ldr	r3, [r7, #28]
 800d02a:	9300      	str	r3, [sp, #0]
 800d02c:	68bb      	ldr	r3, [r7, #8]
 800d02e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d030:	68f8      	ldr	r0, [r7, #12]
 800d032:	f001 f991 	bl	800e358 <xTaskCreate>
 800d036:	4603      	mov	r3, r0
 800d038:	2b01      	cmp	r3, #1
 800d03a:	d001      	beq.n	800d040 <osThreadNew+0x11a>
            hTask = NULL;
 800d03c:	2300      	movs	r3, #0
 800d03e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d040:	693b      	ldr	r3, [r7, #16]
}
 800d042:	4618      	mov	r0, r3
 800d044:	3728      	adds	r7, #40	@ 0x28
 800d046:	46bd      	mov	sp, r7
 800d048:	bd80      	pop	{r7, pc}

0800d04a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d04a:	b580      	push	{r7, lr}
 800d04c:	b084      	sub	sp, #16
 800d04e:	af00      	add	r7, sp, #0
 800d050:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d052:	f3ef 8305 	mrs	r3, IPSR
 800d056:	60bb      	str	r3, [r7, #8]
  return(result);
 800d058:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d003      	beq.n	800d066 <osDelay+0x1c>
    stat = osErrorISR;
 800d05e:	f06f 0305 	mvn.w	r3, #5
 800d062:	60fb      	str	r3, [r7, #12]
 800d064:	e007      	b.n	800d076 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d066:	2300      	movs	r3, #0
 800d068:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d002      	beq.n	800d076 <osDelay+0x2c>
      vTaskDelay(ticks);
 800d070:	6878      	ldr	r0, [r7, #4]
 800d072:	f001 fab7 	bl	800e5e4 <vTaskDelay>
    }
  }

  return (stat);
 800d076:	68fb      	ldr	r3, [r7, #12]
}
 800d078:	4618      	mov	r0, r3
 800d07a:	3710      	adds	r7, #16
 800d07c:	46bd      	mov	sp, r7
 800d07e:	bd80      	pop	{r7, pc}

0800d080 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800d080:	b580      	push	{r7, lr}
 800d082:	b088      	sub	sp, #32
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800d088:	2300      	movs	r3, #0
 800d08a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d08c:	f3ef 8305 	mrs	r3, IPSR
 800d090:	60bb      	str	r3, [r7, #8]
  return(result);
 800d092:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800d094:	2b00      	cmp	r3, #0
 800d096:	d174      	bne.n	800d182 <osMutexNew+0x102>
    if (attr != NULL) {
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d003      	beq.n	800d0a6 <osMutexNew+0x26>
      type = attr->attr_bits;
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	685b      	ldr	r3, [r3, #4]
 800d0a2:	61bb      	str	r3, [r7, #24]
 800d0a4:	e001      	b.n	800d0aa <osMutexNew+0x2a>
    } else {
      type = 0U;
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800d0aa:	69bb      	ldr	r3, [r7, #24]
 800d0ac:	f003 0301 	and.w	r3, r3, #1
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d002      	beq.n	800d0ba <osMutexNew+0x3a>
      rmtx = 1U;
 800d0b4:	2301      	movs	r3, #1
 800d0b6:	617b      	str	r3, [r7, #20]
 800d0b8:	e001      	b.n	800d0be <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800d0be:	69bb      	ldr	r3, [r7, #24]
 800d0c0:	f003 0308 	and.w	r3, r3, #8
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d15c      	bne.n	800d182 <osMutexNew+0x102>
      mem = -1;
 800d0c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d0cc:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d015      	beq.n	800d100 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	689b      	ldr	r3, [r3, #8]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d006      	beq.n	800d0ea <osMutexNew+0x6a>
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	68db      	ldr	r3, [r3, #12]
 800d0e0:	2b4f      	cmp	r3, #79	@ 0x4f
 800d0e2:	d902      	bls.n	800d0ea <osMutexNew+0x6a>
          mem = 1;
 800d0e4:	2301      	movs	r3, #1
 800d0e6:	613b      	str	r3, [r7, #16]
 800d0e8:	e00c      	b.n	800d104 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	689b      	ldr	r3, [r3, #8]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d108      	bne.n	800d104 <osMutexNew+0x84>
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	68db      	ldr	r3, [r3, #12]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d104      	bne.n	800d104 <osMutexNew+0x84>
            mem = 0;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	613b      	str	r3, [r7, #16]
 800d0fe:	e001      	b.n	800d104 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800d100:	2300      	movs	r3, #0
 800d102:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800d104:	693b      	ldr	r3, [r7, #16]
 800d106:	2b01      	cmp	r3, #1
 800d108:	d112      	bne.n	800d130 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800d10a:	697b      	ldr	r3, [r7, #20]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d007      	beq.n	800d120 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	689b      	ldr	r3, [r3, #8]
 800d114:	4619      	mov	r1, r3
 800d116:	2004      	movs	r0, #4
 800d118:	f000 fb1f 	bl	800d75a <xQueueCreateMutexStatic>
 800d11c:	61f8      	str	r0, [r7, #28]
 800d11e:	e016      	b.n	800d14e <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	689b      	ldr	r3, [r3, #8]
 800d124:	4619      	mov	r1, r3
 800d126:	2001      	movs	r0, #1
 800d128:	f000 fb17 	bl	800d75a <xQueueCreateMutexStatic>
 800d12c:	61f8      	str	r0, [r7, #28]
 800d12e:	e00e      	b.n	800d14e <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800d130:	693b      	ldr	r3, [r7, #16]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d10b      	bne.n	800d14e <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800d136:	697b      	ldr	r3, [r7, #20]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d004      	beq.n	800d146 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800d13c:	2004      	movs	r0, #4
 800d13e:	f000 faf4 	bl	800d72a <xQueueCreateMutex>
 800d142:	61f8      	str	r0, [r7, #28]
 800d144:	e003      	b.n	800d14e <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800d146:	2001      	movs	r0, #1
 800d148:	f000 faef 	bl	800d72a <xQueueCreateMutex>
 800d14c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800d14e:	69fb      	ldr	r3, [r7, #28]
 800d150:	2b00      	cmp	r3, #0
 800d152:	d00c      	beq.n	800d16e <osMutexNew+0xee>
        if (attr != NULL) {
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d003      	beq.n	800d162 <osMutexNew+0xe2>
          name = attr->name;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	60fb      	str	r3, [r7, #12]
 800d160:	e001      	b.n	800d166 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800d162:	2300      	movs	r3, #0
 800d164:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800d166:	68f9      	ldr	r1, [r7, #12]
 800d168:	69f8      	ldr	r0, [r7, #28]
 800d16a:	f001 f837 	bl	800e1dc <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800d16e:	69fb      	ldr	r3, [r7, #28]
 800d170:	2b00      	cmp	r3, #0
 800d172:	d006      	beq.n	800d182 <osMutexNew+0x102>
 800d174:	697b      	ldr	r3, [r7, #20]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d003      	beq.n	800d182 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800d17a:	69fb      	ldr	r3, [r7, #28]
 800d17c:	f043 0301 	orr.w	r3, r3, #1
 800d180:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800d182:	69fb      	ldr	r3, [r7, #28]
}
 800d184:	4618      	mov	r0, r3
 800d186:	3720      	adds	r7, #32
 800d188:	46bd      	mov	sp, r7
 800d18a:	bd80      	pop	{r7, pc}

0800d18c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b086      	sub	sp, #24
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
 800d194:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	f023 0301 	bic.w	r3, r3, #1
 800d19c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	f003 0301 	and.w	r3, r3, #1
 800d1a4:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d1aa:	f3ef 8305 	mrs	r3, IPSR
 800d1ae:	60bb      	str	r3, [r7, #8]
  return(result);
 800d1b0:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d003      	beq.n	800d1be <osMutexAcquire+0x32>
    stat = osErrorISR;
 800d1b6:	f06f 0305 	mvn.w	r3, #5
 800d1ba:	617b      	str	r3, [r7, #20]
 800d1bc:	e02c      	b.n	800d218 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800d1be:	693b      	ldr	r3, [r7, #16]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d103      	bne.n	800d1cc <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800d1c4:	f06f 0303 	mvn.w	r3, #3
 800d1c8:	617b      	str	r3, [r7, #20]
 800d1ca:	e025      	b.n	800d218 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d011      	beq.n	800d1f6 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800d1d2:	6839      	ldr	r1, [r7, #0]
 800d1d4:	6938      	ldr	r0, [r7, #16]
 800d1d6:	f000 fb10 	bl	800d7fa <xQueueTakeMutexRecursive>
 800d1da:	4603      	mov	r3, r0
 800d1dc:	2b01      	cmp	r3, #1
 800d1de:	d01b      	beq.n	800d218 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800d1e0:	683b      	ldr	r3, [r7, #0]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d003      	beq.n	800d1ee <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800d1e6:	f06f 0301 	mvn.w	r3, #1
 800d1ea:	617b      	str	r3, [r7, #20]
 800d1ec:	e014      	b.n	800d218 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800d1ee:	f06f 0302 	mvn.w	r3, #2
 800d1f2:	617b      	str	r3, [r7, #20]
 800d1f4:	e010      	b.n	800d218 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800d1f6:	6839      	ldr	r1, [r7, #0]
 800d1f8:	6938      	ldr	r0, [r7, #16]
 800d1fa:	f000 fdb7 	bl	800dd6c <xQueueSemaphoreTake>
 800d1fe:	4603      	mov	r3, r0
 800d200:	2b01      	cmp	r3, #1
 800d202:	d009      	beq.n	800d218 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d003      	beq.n	800d212 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800d20a:	f06f 0301 	mvn.w	r3, #1
 800d20e:	617b      	str	r3, [r7, #20]
 800d210:	e002      	b.n	800d218 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800d212:	f06f 0302 	mvn.w	r3, #2
 800d216:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800d218:	697b      	ldr	r3, [r7, #20]
}
 800d21a:	4618      	mov	r0, r3
 800d21c:	3718      	adds	r7, #24
 800d21e:	46bd      	mov	sp, r7
 800d220:	bd80      	pop	{r7, pc}

0800d222 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800d222:	b580      	push	{r7, lr}
 800d224:	b086      	sub	sp, #24
 800d226:	af00      	add	r7, sp, #0
 800d228:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f023 0301 	bic.w	r3, r3, #1
 800d230:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f003 0301 	and.w	r3, r3, #1
 800d238:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800d23a:	2300      	movs	r3, #0
 800d23c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d23e:	f3ef 8305 	mrs	r3, IPSR
 800d242:	60bb      	str	r3, [r7, #8]
  return(result);
 800d244:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800d246:	2b00      	cmp	r3, #0
 800d248:	d003      	beq.n	800d252 <osMutexRelease+0x30>
    stat = osErrorISR;
 800d24a:	f06f 0305 	mvn.w	r3, #5
 800d24e:	617b      	str	r3, [r7, #20]
 800d250:	e01f      	b.n	800d292 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d103      	bne.n	800d260 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800d258:	f06f 0303 	mvn.w	r3, #3
 800d25c:	617b      	str	r3, [r7, #20]
 800d25e:	e018      	b.n	800d292 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	2b00      	cmp	r3, #0
 800d264:	d009      	beq.n	800d27a <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800d266:	6938      	ldr	r0, [r7, #16]
 800d268:	f000 fa92 	bl	800d790 <xQueueGiveMutexRecursive>
 800d26c:	4603      	mov	r3, r0
 800d26e:	2b01      	cmp	r3, #1
 800d270:	d00f      	beq.n	800d292 <osMutexRelease+0x70>
        stat = osErrorResource;
 800d272:	f06f 0302 	mvn.w	r3, #2
 800d276:	617b      	str	r3, [r7, #20]
 800d278:	e00b      	b.n	800d292 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800d27a:	2300      	movs	r3, #0
 800d27c:	2200      	movs	r2, #0
 800d27e:	2100      	movs	r1, #0
 800d280:	6938      	ldr	r0, [r7, #16]
 800d282:	f000 faf1 	bl	800d868 <xQueueGenericSend>
 800d286:	4603      	mov	r3, r0
 800d288:	2b01      	cmp	r3, #1
 800d28a:	d002      	beq.n	800d292 <osMutexRelease+0x70>
        stat = osErrorResource;
 800d28c:	f06f 0302 	mvn.w	r3, #2
 800d290:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800d292:	697b      	ldr	r3, [r7, #20]
}
 800d294:	4618      	mov	r0, r3
 800d296:	3718      	adds	r7, #24
 800d298:	46bd      	mov	sp, r7
 800d29a:	bd80      	pop	{r7, pc}

0800d29c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d29c:	b480      	push	{r7}
 800d29e:	b085      	sub	sp, #20
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	60f8      	str	r0, [r7, #12]
 800d2a4:	60b9      	str	r1, [r7, #8]
 800d2a6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	4a07      	ldr	r2, [pc, #28]	@ (800d2c8 <vApplicationGetIdleTaskMemory+0x2c>)
 800d2ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d2ae:	68bb      	ldr	r3, [r7, #8]
 800d2b0:	4a06      	ldr	r2, [pc, #24]	@ (800d2cc <vApplicationGetIdleTaskMemory+0x30>)
 800d2b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	2280      	movs	r2, #128	@ 0x80
 800d2b8:	601a      	str	r2, [r3, #0]
}
 800d2ba:	bf00      	nop
 800d2bc:	3714      	adds	r7, #20
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c4:	4770      	bx	lr
 800d2c6:	bf00      	nop
 800d2c8:	20000d98 	.word	0x20000d98
 800d2cc:	20000df4 	.word	0x20000df4

0800d2d0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d2d0:	b480      	push	{r7}
 800d2d2:	b085      	sub	sp, #20
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	60f8      	str	r0, [r7, #12]
 800d2d8:	60b9      	str	r1, [r7, #8]
 800d2da:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	4a07      	ldr	r2, [pc, #28]	@ (800d2fc <vApplicationGetTimerTaskMemory+0x2c>)
 800d2e0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	4a06      	ldr	r2, [pc, #24]	@ (800d300 <vApplicationGetTimerTaskMemory+0x30>)
 800d2e6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d2ee:	601a      	str	r2, [r3, #0]
}
 800d2f0:	bf00      	nop
 800d2f2:	3714      	adds	r7, #20
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fa:	4770      	bx	lr
 800d2fc:	20000ff4 	.word	0x20000ff4
 800d300:	20001050 	.word	0x20001050

0800d304 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d304:	b480      	push	{r7}
 800d306:	b083      	sub	sp, #12
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	f103 0208 	add.w	r2, r3, #8
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d31c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	f103 0208 	add.w	r2, r3, #8
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	f103 0208 	add.w	r2, r3, #8
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2200      	movs	r2, #0
 800d336:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d338:	bf00      	nop
 800d33a:	370c      	adds	r7, #12
 800d33c:	46bd      	mov	sp, r7
 800d33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d342:	4770      	bx	lr

0800d344 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d344:	b480      	push	{r7}
 800d346:	b083      	sub	sp, #12
 800d348:	af00      	add	r7, sp, #0
 800d34a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2200      	movs	r2, #0
 800d350:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d352:	bf00      	nop
 800d354:	370c      	adds	r7, #12
 800d356:	46bd      	mov	sp, r7
 800d358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35c:	4770      	bx	lr

0800d35e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d35e:	b480      	push	{r7}
 800d360:	b085      	sub	sp, #20
 800d362:	af00      	add	r7, sp, #0
 800d364:	6078      	str	r0, [r7, #4]
 800d366:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	685b      	ldr	r3, [r3, #4]
 800d36c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	68fa      	ldr	r2, [r7, #12]
 800d372:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	689a      	ldr	r2, [r3, #8]
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	689b      	ldr	r3, [r3, #8]
 800d380:	683a      	ldr	r2, [r7, #0]
 800d382:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	683a      	ldr	r2, [r7, #0]
 800d388:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	687a      	ldr	r2, [r7, #4]
 800d38e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	1c5a      	adds	r2, r3, #1
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	601a      	str	r2, [r3, #0]
}
 800d39a:	bf00      	nop
 800d39c:	3714      	adds	r7, #20
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a4:	4770      	bx	lr

0800d3a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d3a6:	b480      	push	{r7}
 800d3a8:	b085      	sub	sp, #20
 800d3aa:	af00      	add	r7, sp, #0
 800d3ac:	6078      	str	r0, [r7, #4]
 800d3ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d3b0:	683b      	ldr	r3, [r7, #0]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d3bc:	d103      	bne.n	800d3c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	691b      	ldr	r3, [r3, #16]
 800d3c2:	60fb      	str	r3, [r7, #12]
 800d3c4:	e00c      	b.n	800d3e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	3308      	adds	r3, #8
 800d3ca:	60fb      	str	r3, [r7, #12]
 800d3cc:	e002      	b.n	800d3d4 <vListInsert+0x2e>
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	685b      	ldr	r3, [r3, #4]
 800d3d2:	60fb      	str	r3, [r7, #12]
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	685b      	ldr	r3, [r3, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	68ba      	ldr	r2, [r7, #8]
 800d3dc:	429a      	cmp	r2, r3
 800d3de:	d2f6      	bcs.n	800d3ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	685a      	ldr	r2, [r3, #4]
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d3e8:	683b      	ldr	r3, [r7, #0]
 800d3ea:	685b      	ldr	r3, [r3, #4]
 800d3ec:	683a      	ldr	r2, [r7, #0]
 800d3ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d3f0:	683b      	ldr	r3, [r7, #0]
 800d3f2:	68fa      	ldr	r2, [r7, #12]
 800d3f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	683a      	ldr	r2, [r7, #0]
 800d3fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	687a      	ldr	r2, [r7, #4]
 800d400:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	1c5a      	adds	r2, r3, #1
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	601a      	str	r2, [r3, #0]
}
 800d40c:	bf00      	nop
 800d40e:	3714      	adds	r7, #20
 800d410:	46bd      	mov	sp, r7
 800d412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d416:	4770      	bx	lr

0800d418 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d418:	b480      	push	{r7}
 800d41a:	b085      	sub	sp, #20
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	691b      	ldr	r3, [r3, #16]
 800d424:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	685b      	ldr	r3, [r3, #4]
 800d42a:	687a      	ldr	r2, [r7, #4]
 800d42c:	6892      	ldr	r2, [r2, #8]
 800d42e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	689b      	ldr	r3, [r3, #8]
 800d434:	687a      	ldr	r2, [r7, #4]
 800d436:	6852      	ldr	r2, [r2, #4]
 800d438:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	685b      	ldr	r3, [r3, #4]
 800d43e:	687a      	ldr	r2, [r7, #4]
 800d440:	429a      	cmp	r2, r3
 800d442:	d103      	bne.n	800d44c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	689a      	ldr	r2, [r3, #8]
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	2200      	movs	r2, #0
 800d450:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	1e5a      	subs	r2, r3, #1
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	681b      	ldr	r3, [r3, #0]
}
 800d460:	4618      	mov	r0, r3
 800d462:	3714      	adds	r7, #20
 800d464:	46bd      	mov	sp, r7
 800d466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46a:	4770      	bx	lr

0800d46c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b084      	sub	sp, #16
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
 800d474:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d10b      	bne.n	800d498 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d484:	f383 8811 	msr	BASEPRI, r3
 800d488:	f3bf 8f6f 	isb	sy
 800d48c:	f3bf 8f4f 	dsb	sy
 800d490:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d492:	bf00      	nop
 800d494:	bf00      	nop
 800d496:	e7fd      	b.n	800d494 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d498:	f002 fbb6 	bl	800fc08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	681a      	ldr	r2, [r3, #0]
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4a4:	68f9      	ldr	r1, [r7, #12]
 800d4a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d4a8:	fb01 f303 	mul.w	r3, r1, r3
 800d4ac:	441a      	add	r2, r3
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	681a      	ldr	r2, [r3, #0]
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	681a      	ldr	r2, [r3, #0]
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4c8:	3b01      	subs	r3, #1
 800d4ca:	68f9      	ldr	r1, [r7, #12]
 800d4cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d4ce:	fb01 f303 	mul.w	r3, r1, r3
 800d4d2:	441a      	add	r2, r3
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	22ff      	movs	r2, #255	@ 0xff
 800d4dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	22ff      	movs	r2, #255	@ 0xff
 800d4e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d114      	bne.n	800d518 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	691b      	ldr	r3, [r3, #16]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d01a      	beq.n	800d52c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	3310      	adds	r3, #16
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f001 fb48 	bl	800eb90 <xTaskRemoveFromEventList>
 800d500:	4603      	mov	r3, r0
 800d502:	2b00      	cmp	r3, #0
 800d504:	d012      	beq.n	800d52c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d506:	4b0d      	ldr	r3, [pc, #52]	@ (800d53c <xQueueGenericReset+0xd0>)
 800d508:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d50c:	601a      	str	r2, [r3, #0]
 800d50e:	f3bf 8f4f 	dsb	sy
 800d512:	f3bf 8f6f 	isb	sy
 800d516:	e009      	b.n	800d52c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	3310      	adds	r3, #16
 800d51c:	4618      	mov	r0, r3
 800d51e:	f7ff fef1 	bl	800d304 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	3324      	adds	r3, #36	@ 0x24
 800d526:	4618      	mov	r0, r3
 800d528:	f7ff feec 	bl	800d304 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d52c:	f002 fb9e 	bl	800fc6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d530:	2301      	movs	r3, #1
}
 800d532:	4618      	mov	r0, r3
 800d534:	3710      	adds	r7, #16
 800d536:	46bd      	mov	sp, r7
 800d538:	bd80      	pop	{r7, pc}
 800d53a:	bf00      	nop
 800d53c:	e000ed04 	.word	0xe000ed04

0800d540 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d540:	b580      	push	{r7, lr}
 800d542:	b08e      	sub	sp, #56	@ 0x38
 800d544:	af02      	add	r7, sp, #8
 800d546:	60f8      	str	r0, [r7, #12]
 800d548:	60b9      	str	r1, [r7, #8]
 800d54a:	607a      	str	r2, [r7, #4]
 800d54c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	2b00      	cmp	r3, #0
 800d552:	d10b      	bne.n	800d56c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800d554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d558:	f383 8811 	msr	BASEPRI, r3
 800d55c:	f3bf 8f6f 	isb	sy
 800d560:	f3bf 8f4f 	dsb	sy
 800d564:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d566:	bf00      	nop
 800d568:	bf00      	nop
 800d56a:	e7fd      	b.n	800d568 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d56c:	683b      	ldr	r3, [r7, #0]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d10b      	bne.n	800d58a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800d572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d576:	f383 8811 	msr	BASEPRI, r3
 800d57a:	f3bf 8f6f 	isb	sy
 800d57e:	f3bf 8f4f 	dsb	sy
 800d582:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d584:	bf00      	nop
 800d586:	bf00      	nop
 800d588:	e7fd      	b.n	800d586 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d002      	beq.n	800d596 <xQueueGenericCreateStatic+0x56>
 800d590:	68bb      	ldr	r3, [r7, #8]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d001      	beq.n	800d59a <xQueueGenericCreateStatic+0x5a>
 800d596:	2301      	movs	r3, #1
 800d598:	e000      	b.n	800d59c <xQueueGenericCreateStatic+0x5c>
 800d59a:	2300      	movs	r3, #0
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d10b      	bne.n	800d5b8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800d5a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5a4:	f383 8811 	msr	BASEPRI, r3
 800d5a8:	f3bf 8f6f 	isb	sy
 800d5ac:	f3bf 8f4f 	dsb	sy
 800d5b0:	623b      	str	r3, [r7, #32]
}
 800d5b2:	bf00      	nop
 800d5b4:	bf00      	nop
 800d5b6:	e7fd      	b.n	800d5b4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d102      	bne.n	800d5c4 <xQueueGenericCreateStatic+0x84>
 800d5be:	68bb      	ldr	r3, [r7, #8]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d101      	bne.n	800d5c8 <xQueueGenericCreateStatic+0x88>
 800d5c4:	2301      	movs	r3, #1
 800d5c6:	e000      	b.n	800d5ca <xQueueGenericCreateStatic+0x8a>
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d10b      	bne.n	800d5e6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d5ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5d2:	f383 8811 	msr	BASEPRI, r3
 800d5d6:	f3bf 8f6f 	isb	sy
 800d5da:	f3bf 8f4f 	dsb	sy
 800d5de:	61fb      	str	r3, [r7, #28]
}
 800d5e0:	bf00      	nop
 800d5e2:	bf00      	nop
 800d5e4:	e7fd      	b.n	800d5e2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d5e6:	2350      	movs	r3, #80	@ 0x50
 800d5e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d5ea:	697b      	ldr	r3, [r7, #20]
 800d5ec:	2b50      	cmp	r3, #80	@ 0x50
 800d5ee:	d00b      	beq.n	800d608 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d5f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5f4:	f383 8811 	msr	BASEPRI, r3
 800d5f8:	f3bf 8f6f 	isb	sy
 800d5fc:	f3bf 8f4f 	dsb	sy
 800d600:	61bb      	str	r3, [r7, #24]
}
 800d602:	bf00      	nop
 800d604:	bf00      	nop
 800d606:	e7fd      	b.n	800d604 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d608:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d60a:	683b      	ldr	r3, [r7, #0]
 800d60c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d610:	2b00      	cmp	r3, #0
 800d612:	d00d      	beq.n	800d630 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d616:	2201      	movs	r2, #1
 800d618:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d61c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d622:	9300      	str	r3, [sp, #0]
 800d624:	4613      	mov	r3, r2
 800d626:	687a      	ldr	r2, [r7, #4]
 800d628:	68b9      	ldr	r1, [r7, #8]
 800d62a:	68f8      	ldr	r0, [r7, #12]
 800d62c:	f000 f840 	bl	800d6b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d632:	4618      	mov	r0, r3
 800d634:	3730      	adds	r7, #48	@ 0x30
 800d636:	46bd      	mov	sp, r7
 800d638:	bd80      	pop	{r7, pc}

0800d63a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d63a:	b580      	push	{r7, lr}
 800d63c:	b08a      	sub	sp, #40	@ 0x28
 800d63e:	af02      	add	r7, sp, #8
 800d640:	60f8      	str	r0, [r7, #12]
 800d642:	60b9      	str	r1, [r7, #8]
 800d644:	4613      	mov	r3, r2
 800d646:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d10b      	bne.n	800d666 <xQueueGenericCreate+0x2c>
	__asm volatile
 800d64e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d652:	f383 8811 	msr	BASEPRI, r3
 800d656:	f3bf 8f6f 	isb	sy
 800d65a:	f3bf 8f4f 	dsb	sy
 800d65e:	613b      	str	r3, [r7, #16]
}
 800d660:	bf00      	nop
 800d662:	bf00      	nop
 800d664:	e7fd      	b.n	800d662 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	68ba      	ldr	r2, [r7, #8]
 800d66a:	fb02 f303 	mul.w	r3, r2, r3
 800d66e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d670:	69fb      	ldr	r3, [r7, #28]
 800d672:	3350      	adds	r3, #80	@ 0x50
 800d674:	4618      	mov	r0, r3
 800d676:	f002 fbe9 	bl	800fe4c <pvPortMalloc>
 800d67a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d67c:	69bb      	ldr	r3, [r7, #24]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d011      	beq.n	800d6a6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d682:	69bb      	ldr	r3, [r7, #24]
 800d684:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d686:	697b      	ldr	r3, [r7, #20]
 800d688:	3350      	adds	r3, #80	@ 0x50
 800d68a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d68c:	69bb      	ldr	r3, [r7, #24]
 800d68e:	2200      	movs	r2, #0
 800d690:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d694:	79fa      	ldrb	r2, [r7, #7]
 800d696:	69bb      	ldr	r3, [r7, #24]
 800d698:	9300      	str	r3, [sp, #0]
 800d69a:	4613      	mov	r3, r2
 800d69c:	697a      	ldr	r2, [r7, #20]
 800d69e:	68b9      	ldr	r1, [r7, #8]
 800d6a0:	68f8      	ldr	r0, [r7, #12]
 800d6a2:	f000 f805 	bl	800d6b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d6a6:	69bb      	ldr	r3, [r7, #24]
	}
 800d6a8:	4618      	mov	r0, r3
 800d6aa:	3720      	adds	r7, #32
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	bd80      	pop	{r7, pc}

0800d6b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b084      	sub	sp, #16
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	60f8      	str	r0, [r7, #12]
 800d6b8:	60b9      	str	r1, [r7, #8]
 800d6ba:	607a      	str	r2, [r7, #4]
 800d6bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d6be:	68bb      	ldr	r3, [r7, #8]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d103      	bne.n	800d6cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d6c4:	69bb      	ldr	r3, [r7, #24]
 800d6c6:	69ba      	ldr	r2, [r7, #24]
 800d6c8:	601a      	str	r2, [r3, #0]
 800d6ca:	e002      	b.n	800d6d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d6cc:	69bb      	ldr	r3, [r7, #24]
 800d6ce:	687a      	ldr	r2, [r7, #4]
 800d6d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d6d2:	69bb      	ldr	r3, [r7, #24]
 800d6d4:	68fa      	ldr	r2, [r7, #12]
 800d6d6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d6d8:	69bb      	ldr	r3, [r7, #24]
 800d6da:	68ba      	ldr	r2, [r7, #8]
 800d6dc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d6de:	2101      	movs	r1, #1
 800d6e0:	69b8      	ldr	r0, [r7, #24]
 800d6e2:	f7ff fec3 	bl	800d46c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d6e6:	69bb      	ldr	r3, [r7, #24]
 800d6e8:	78fa      	ldrb	r2, [r7, #3]
 800d6ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d6ee:	bf00      	nop
 800d6f0:	3710      	adds	r7, #16
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}

0800d6f6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d6f6:	b580      	push	{r7, lr}
 800d6f8:	b082      	sub	sp, #8
 800d6fa:	af00      	add	r7, sp, #0
 800d6fc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d00e      	beq.n	800d722 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	2200      	movs	r2, #0
 800d708:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	2200      	movs	r2, #0
 800d70e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	2200      	movs	r2, #0
 800d714:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d716:	2300      	movs	r3, #0
 800d718:	2200      	movs	r2, #0
 800d71a:	2100      	movs	r1, #0
 800d71c:	6878      	ldr	r0, [r7, #4]
 800d71e:	f000 f8a3 	bl	800d868 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d722:	bf00      	nop
 800d724:	3708      	adds	r7, #8
 800d726:	46bd      	mov	sp, r7
 800d728:	bd80      	pop	{r7, pc}

0800d72a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d72a:	b580      	push	{r7, lr}
 800d72c:	b086      	sub	sp, #24
 800d72e:	af00      	add	r7, sp, #0
 800d730:	4603      	mov	r3, r0
 800d732:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d734:	2301      	movs	r3, #1
 800d736:	617b      	str	r3, [r7, #20]
 800d738:	2300      	movs	r3, #0
 800d73a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d73c:	79fb      	ldrb	r3, [r7, #7]
 800d73e:	461a      	mov	r2, r3
 800d740:	6939      	ldr	r1, [r7, #16]
 800d742:	6978      	ldr	r0, [r7, #20]
 800d744:	f7ff ff79 	bl	800d63a <xQueueGenericCreate>
 800d748:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d74a:	68f8      	ldr	r0, [r7, #12]
 800d74c:	f7ff ffd3 	bl	800d6f6 <prvInitialiseMutex>

		return xNewQueue;
 800d750:	68fb      	ldr	r3, [r7, #12]
	}
 800d752:	4618      	mov	r0, r3
 800d754:	3718      	adds	r7, #24
 800d756:	46bd      	mov	sp, r7
 800d758:	bd80      	pop	{r7, pc}

0800d75a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d75a:	b580      	push	{r7, lr}
 800d75c:	b088      	sub	sp, #32
 800d75e:	af02      	add	r7, sp, #8
 800d760:	4603      	mov	r3, r0
 800d762:	6039      	str	r1, [r7, #0]
 800d764:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d766:	2301      	movs	r3, #1
 800d768:	617b      	str	r3, [r7, #20]
 800d76a:	2300      	movs	r3, #0
 800d76c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d76e:	79fb      	ldrb	r3, [r7, #7]
 800d770:	9300      	str	r3, [sp, #0]
 800d772:	683b      	ldr	r3, [r7, #0]
 800d774:	2200      	movs	r2, #0
 800d776:	6939      	ldr	r1, [r7, #16]
 800d778:	6978      	ldr	r0, [r7, #20]
 800d77a:	f7ff fee1 	bl	800d540 <xQueueGenericCreateStatic>
 800d77e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d780:	68f8      	ldr	r0, [r7, #12]
 800d782:	f7ff ffb8 	bl	800d6f6 <prvInitialiseMutex>

		return xNewQueue;
 800d786:	68fb      	ldr	r3, [r7, #12]
	}
 800d788:	4618      	mov	r0, r3
 800d78a:	3718      	adds	r7, #24
 800d78c:	46bd      	mov	sp, r7
 800d78e:	bd80      	pop	{r7, pc}

0800d790 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800d790:	b590      	push	{r4, r7, lr}
 800d792:	b087      	sub	sp, #28
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800d79c:	693b      	ldr	r3, [r7, #16]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d10b      	bne.n	800d7ba <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800d7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7a6:	f383 8811 	msr	BASEPRI, r3
 800d7aa:	f3bf 8f6f 	isb	sy
 800d7ae:	f3bf 8f4f 	dsb	sy
 800d7b2:	60fb      	str	r3, [r7, #12]
}
 800d7b4:	bf00      	nop
 800d7b6:	bf00      	nop
 800d7b8:	e7fd      	b.n	800d7b6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	689c      	ldr	r4, [r3, #8]
 800d7be:	f001 fba7 	bl	800ef10 <xTaskGetCurrentTaskHandle>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	429c      	cmp	r4, r3
 800d7c6:	d111      	bne.n	800d7ec <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800d7c8:	693b      	ldr	r3, [r7, #16]
 800d7ca:	68db      	ldr	r3, [r3, #12]
 800d7cc:	1e5a      	subs	r2, r3, #1
 800d7ce:	693b      	ldr	r3, [r7, #16]
 800d7d0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800d7d2:	693b      	ldr	r3, [r7, #16]
 800d7d4:	68db      	ldr	r3, [r3, #12]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d105      	bne.n	800d7e6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800d7da:	2300      	movs	r3, #0
 800d7dc:	2200      	movs	r2, #0
 800d7de:	2100      	movs	r1, #0
 800d7e0:	6938      	ldr	r0, [r7, #16]
 800d7e2:	f000 f841 	bl	800d868 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800d7e6:	2301      	movs	r3, #1
 800d7e8:	617b      	str	r3, [r7, #20]
 800d7ea:	e001      	b.n	800d7f0 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800d7f0:	697b      	ldr	r3, [r7, #20]
	}
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	371c      	adds	r7, #28
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	bd90      	pop	{r4, r7, pc}

0800d7fa <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800d7fa:	b590      	push	{r4, r7, lr}
 800d7fc:	b087      	sub	sp, #28
 800d7fe:	af00      	add	r7, sp, #0
 800d800:	6078      	str	r0, [r7, #4]
 800d802:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800d808:	693b      	ldr	r3, [r7, #16]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d10b      	bne.n	800d826 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800d80e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d812:	f383 8811 	msr	BASEPRI, r3
 800d816:	f3bf 8f6f 	isb	sy
 800d81a:	f3bf 8f4f 	dsb	sy
 800d81e:	60fb      	str	r3, [r7, #12]
}
 800d820:	bf00      	nop
 800d822:	bf00      	nop
 800d824:	e7fd      	b.n	800d822 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800d826:	693b      	ldr	r3, [r7, #16]
 800d828:	689c      	ldr	r4, [r3, #8]
 800d82a:	f001 fb71 	bl	800ef10 <xTaskGetCurrentTaskHandle>
 800d82e:	4603      	mov	r3, r0
 800d830:	429c      	cmp	r4, r3
 800d832:	d107      	bne.n	800d844 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800d834:	693b      	ldr	r3, [r7, #16]
 800d836:	68db      	ldr	r3, [r3, #12]
 800d838:	1c5a      	adds	r2, r3, #1
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800d83e:	2301      	movs	r3, #1
 800d840:	617b      	str	r3, [r7, #20]
 800d842:	e00c      	b.n	800d85e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800d844:	6839      	ldr	r1, [r7, #0]
 800d846:	6938      	ldr	r0, [r7, #16]
 800d848:	f000 fa90 	bl	800dd6c <xQueueSemaphoreTake>
 800d84c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800d84e:	697b      	ldr	r3, [r7, #20]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d004      	beq.n	800d85e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800d854:	693b      	ldr	r3, [r7, #16]
 800d856:	68db      	ldr	r3, [r3, #12]
 800d858:	1c5a      	adds	r2, r3, #1
 800d85a:	693b      	ldr	r3, [r7, #16]
 800d85c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800d85e:	697b      	ldr	r3, [r7, #20]
	}
 800d860:	4618      	mov	r0, r3
 800d862:	371c      	adds	r7, #28
 800d864:	46bd      	mov	sp, r7
 800d866:	bd90      	pop	{r4, r7, pc}

0800d868 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b08e      	sub	sp, #56	@ 0x38
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	60f8      	str	r0, [r7, #12]
 800d870:	60b9      	str	r1, [r7, #8]
 800d872:	607a      	str	r2, [r7, #4]
 800d874:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d876:	2300      	movs	r3, #0
 800d878:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d87e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d880:	2b00      	cmp	r3, #0
 800d882:	d10b      	bne.n	800d89c <xQueueGenericSend+0x34>
	__asm volatile
 800d884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d888:	f383 8811 	msr	BASEPRI, r3
 800d88c:	f3bf 8f6f 	isb	sy
 800d890:	f3bf 8f4f 	dsb	sy
 800d894:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d896:	bf00      	nop
 800d898:	bf00      	nop
 800d89a:	e7fd      	b.n	800d898 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d89c:	68bb      	ldr	r3, [r7, #8]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d103      	bne.n	800d8aa <xQueueGenericSend+0x42>
 800d8a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d101      	bne.n	800d8ae <xQueueGenericSend+0x46>
 800d8aa:	2301      	movs	r3, #1
 800d8ac:	e000      	b.n	800d8b0 <xQueueGenericSend+0x48>
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d10b      	bne.n	800d8cc <xQueueGenericSend+0x64>
	__asm volatile
 800d8b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8b8:	f383 8811 	msr	BASEPRI, r3
 800d8bc:	f3bf 8f6f 	isb	sy
 800d8c0:	f3bf 8f4f 	dsb	sy
 800d8c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d8c6:	bf00      	nop
 800d8c8:	bf00      	nop
 800d8ca:	e7fd      	b.n	800d8c8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	2b02      	cmp	r3, #2
 800d8d0:	d103      	bne.n	800d8da <xQueueGenericSend+0x72>
 800d8d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d8d6:	2b01      	cmp	r3, #1
 800d8d8:	d101      	bne.n	800d8de <xQueueGenericSend+0x76>
 800d8da:	2301      	movs	r3, #1
 800d8dc:	e000      	b.n	800d8e0 <xQueueGenericSend+0x78>
 800d8de:	2300      	movs	r3, #0
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d10b      	bne.n	800d8fc <xQueueGenericSend+0x94>
	__asm volatile
 800d8e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8e8:	f383 8811 	msr	BASEPRI, r3
 800d8ec:	f3bf 8f6f 	isb	sy
 800d8f0:	f3bf 8f4f 	dsb	sy
 800d8f4:	623b      	str	r3, [r7, #32]
}
 800d8f6:	bf00      	nop
 800d8f8:	bf00      	nop
 800d8fa:	e7fd      	b.n	800d8f8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d8fc:	f001 fb18 	bl	800ef30 <xTaskGetSchedulerState>
 800d900:	4603      	mov	r3, r0
 800d902:	2b00      	cmp	r3, #0
 800d904:	d102      	bne.n	800d90c <xQueueGenericSend+0xa4>
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d101      	bne.n	800d910 <xQueueGenericSend+0xa8>
 800d90c:	2301      	movs	r3, #1
 800d90e:	e000      	b.n	800d912 <xQueueGenericSend+0xaa>
 800d910:	2300      	movs	r3, #0
 800d912:	2b00      	cmp	r3, #0
 800d914:	d10b      	bne.n	800d92e <xQueueGenericSend+0xc6>
	__asm volatile
 800d916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d91a:	f383 8811 	msr	BASEPRI, r3
 800d91e:	f3bf 8f6f 	isb	sy
 800d922:	f3bf 8f4f 	dsb	sy
 800d926:	61fb      	str	r3, [r7, #28]
}
 800d928:	bf00      	nop
 800d92a:	bf00      	nop
 800d92c:	e7fd      	b.n	800d92a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d92e:	f002 f96b 	bl	800fc08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d934:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d93a:	429a      	cmp	r2, r3
 800d93c:	d302      	bcc.n	800d944 <xQueueGenericSend+0xdc>
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	2b02      	cmp	r3, #2
 800d942:	d129      	bne.n	800d998 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d944:	683a      	ldr	r2, [r7, #0]
 800d946:	68b9      	ldr	r1, [r7, #8]
 800d948:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d94a:	f000 fb37 	bl	800dfbc <prvCopyDataToQueue>
 800d94e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d954:	2b00      	cmp	r3, #0
 800d956:	d010      	beq.n	800d97a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d95a:	3324      	adds	r3, #36	@ 0x24
 800d95c:	4618      	mov	r0, r3
 800d95e:	f001 f917 	bl	800eb90 <xTaskRemoveFromEventList>
 800d962:	4603      	mov	r3, r0
 800d964:	2b00      	cmp	r3, #0
 800d966:	d013      	beq.n	800d990 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d968:	4b3f      	ldr	r3, [pc, #252]	@ (800da68 <xQueueGenericSend+0x200>)
 800d96a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d96e:	601a      	str	r2, [r3, #0]
 800d970:	f3bf 8f4f 	dsb	sy
 800d974:	f3bf 8f6f 	isb	sy
 800d978:	e00a      	b.n	800d990 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d97a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d007      	beq.n	800d990 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d980:	4b39      	ldr	r3, [pc, #228]	@ (800da68 <xQueueGenericSend+0x200>)
 800d982:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d986:	601a      	str	r2, [r3, #0]
 800d988:	f3bf 8f4f 	dsb	sy
 800d98c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d990:	f002 f96c 	bl	800fc6c <vPortExitCritical>
				return pdPASS;
 800d994:	2301      	movs	r3, #1
 800d996:	e063      	b.n	800da60 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d103      	bne.n	800d9a6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d99e:	f002 f965 	bl	800fc6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	e05c      	b.n	800da60 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d9a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d106      	bne.n	800d9ba <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d9ac:	f107 0314 	add.w	r3, r7, #20
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	f001 f951 	bl	800ec58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d9ba:	f002 f957 	bl	800fc6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d9be:	f000 feaf 	bl	800e720 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d9c2:	f002 f921 	bl	800fc08 <vPortEnterCritical>
 800d9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d9cc:	b25b      	sxtb	r3, r3
 800d9ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d9d2:	d103      	bne.n	800d9dc <xQueueGenericSend+0x174>
 800d9d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d9dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d9e2:	b25b      	sxtb	r3, r3
 800d9e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d9e8:	d103      	bne.n	800d9f2 <xQueueGenericSend+0x18a>
 800d9ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d9f2:	f002 f93b 	bl	800fc6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d9f6:	1d3a      	adds	r2, r7, #4
 800d9f8:	f107 0314 	add.w	r3, r7, #20
 800d9fc:	4611      	mov	r1, r2
 800d9fe:	4618      	mov	r0, r3
 800da00:	f001 f940 	bl	800ec84 <xTaskCheckForTimeOut>
 800da04:	4603      	mov	r3, r0
 800da06:	2b00      	cmp	r3, #0
 800da08:	d124      	bne.n	800da54 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800da0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da0c:	f000 fbce 	bl	800e1ac <prvIsQueueFull>
 800da10:	4603      	mov	r3, r0
 800da12:	2b00      	cmp	r3, #0
 800da14:	d018      	beq.n	800da48 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800da16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da18:	3310      	adds	r3, #16
 800da1a:	687a      	ldr	r2, [r7, #4]
 800da1c:	4611      	mov	r1, r2
 800da1e:	4618      	mov	r0, r3
 800da20:	f001 f864 	bl	800eaec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800da24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da26:	f000 fb59 	bl	800e0dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800da2a:	f000 fe87 	bl	800e73c <xTaskResumeAll>
 800da2e:	4603      	mov	r3, r0
 800da30:	2b00      	cmp	r3, #0
 800da32:	f47f af7c 	bne.w	800d92e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800da36:	4b0c      	ldr	r3, [pc, #48]	@ (800da68 <xQueueGenericSend+0x200>)
 800da38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da3c:	601a      	str	r2, [r3, #0]
 800da3e:	f3bf 8f4f 	dsb	sy
 800da42:	f3bf 8f6f 	isb	sy
 800da46:	e772      	b.n	800d92e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800da48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da4a:	f000 fb47 	bl	800e0dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800da4e:	f000 fe75 	bl	800e73c <xTaskResumeAll>
 800da52:	e76c      	b.n	800d92e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800da54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da56:	f000 fb41 	bl	800e0dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800da5a:	f000 fe6f 	bl	800e73c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800da5e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800da60:	4618      	mov	r0, r3
 800da62:	3738      	adds	r7, #56	@ 0x38
 800da64:	46bd      	mov	sp, r7
 800da66:	bd80      	pop	{r7, pc}
 800da68:	e000ed04 	.word	0xe000ed04

0800da6c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800da6c:	b580      	push	{r7, lr}
 800da6e:	b090      	sub	sp, #64	@ 0x40
 800da70:	af00      	add	r7, sp, #0
 800da72:	60f8      	str	r0, [r7, #12]
 800da74:	60b9      	str	r1, [r7, #8]
 800da76:	607a      	str	r2, [r7, #4]
 800da78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800da7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da80:	2b00      	cmp	r3, #0
 800da82:	d10b      	bne.n	800da9c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800da84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da88:	f383 8811 	msr	BASEPRI, r3
 800da8c:	f3bf 8f6f 	isb	sy
 800da90:	f3bf 8f4f 	dsb	sy
 800da94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800da96:	bf00      	nop
 800da98:	bf00      	nop
 800da9a:	e7fd      	b.n	800da98 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800da9c:	68bb      	ldr	r3, [r7, #8]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d103      	bne.n	800daaa <xQueueGenericSendFromISR+0x3e>
 800daa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d101      	bne.n	800daae <xQueueGenericSendFromISR+0x42>
 800daaa:	2301      	movs	r3, #1
 800daac:	e000      	b.n	800dab0 <xQueueGenericSendFromISR+0x44>
 800daae:	2300      	movs	r3, #0
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d10b      	bne.n	800dacc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800dab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dab8:	f383 8811 	msr	BASEPRI, r3
 800dabc:	f3bf 8f6f 	isb	sy
 800dac0:	f3bf 8f4f 	dsb	sy
 800dac4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800dac6:	bf00      	nop
 800dac8:	bf00      	nop
 800daca:	e7fd      	b.n	800dac8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	2b02      	cmp	r3, #2
 800dad0:	d103      	bne.n	800dada <xQueueGenericSendFromISR+0x6e>
 800dad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dad6:	2b01      	cmp	r3, #1
 800dad8:	d101      	bne.n	800dade <xQueueGenericSendFromISR+0x72>
 800dada:	2301      	movs	r3, #1
 800dadc:	e000      	b.n	800dae0 <xQueueGenericSendFromISR+0x74>
 800dade:	2300      	movs	r3, #0
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d10b      	bne.n	800dafc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800dae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dae8:	f383 8811 	msr	BASEPRI, r3
 800daec:	f3bf 8f6f 	isb	sy
 800daf0:	f3bf 8f4f 	dsb	sy
 800daf4:	623b      	str	r3, [r7, #32]
}
 800daf6:	bf00      	nop
 800daf8:	bf00      	nop
 800dafa:	e7fd      	b.n	800daf8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dafc:	f002 f964 	bl	800fdc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800db00:	f3ef 8211 	mrs	r2, BASEPRI
 800db04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db08:	f383 8811 	msr	BASEPRI, r3
 800db0c:	f3bf 8f6f 	isb	sy
 800db10:	f3bf 8f4f 	dsb	sy
 800db14:	61fa      	str	r2, [r7, #28]
 800db16:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800db18:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800db1a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800db1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800db20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db24:	429a      	cmp	r2, r3
 800db26:	d302      	bcc.n	800db2e <xQueueGenericSendFromISR+0xc2>
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	2b02      	cmp	r3, #2
 800db2c:	d12f      	bne.n	800db8e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800db2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800db34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800db38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800db3e:	683a      	ldr	r2, [r7, #0]
 800db40:	68b9      	ldr	r1, [r7, #8]
 800db42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800db44:	f000 fa3a 	bl	800dfbc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800db48:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800db4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800db50:	d112      	bne.n	800db78 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800db52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db56:	2b00      	cmp	r3, #0
 800db58:	d016      	beq.n	800db88 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800db5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db5c:	3324      	adds	r3, #36	@ 0x24
 800db5e:	4618      	mov	r0, r3
 800db60:	f001 f816 	bl	800eb90 <xTaskRemoveFromEventList>
 800db64:	4603      	mov	r3, r0
 800db66:	2b00      	cmp	r3, #0
 800db68:	d00e      	beq.n	800db88 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d00b      	beq.n	800db88 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	2201      	movs	r2, #1
 800db74:	601a      	str	r2, [r3, #0]
 800db76:	e007      	b.n	800db88 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800db78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800db7c:	3301      	adds	r3, #1
 800db7e:	b2db      	uxtb	r3, r3
 800db80:	b25a      	sxtb	r2, r3
 800db82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800db88:	2301      	movs	r3, #1
 800db8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800db8c:	e001      	b.n	800db92 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800db8e:	2300      	movs	r3, #0
 800db90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800db92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db94:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800db96:	697b      	ldr	r3, [r7, #20]
 800db98:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800db9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800db9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800dba0:	4618      	mov	r0, r3
 800dba2:	3740      	adds	r7, #64	@ 0x40
 800dba4:	46bd      	mov	sp, r7
 800dba6:	bd80      	pop	{r7, pc}

0800dba8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b08c      	sub	sp, #48	@ 0x30
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	60f8      	str	r0, [r7, #12]
 800dbb0:	60b9      	str	r1, [r7, #8]
 800dbb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800dbbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d10b      	bne.n	800dbda <xQueueReceive+0x32>
	__asm volatile
 800dbc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbc6:	f383 8811 	msr	BASEPRI, r3
 800dbca:	f3bf 8f6f 	isb	sy
 800dbce:	f3bf 8f4f 	dsb	sy
 800dbd2:	623b      	str	r3, [r7, #32]
}
 800dbd4:	bf00      	nop
 800dbd6:	bf00      	nop
 800dbd8:	e7fd      	b.n	800dbd6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d103      	bne.n	800dbe8 <xQueueReceive+0x40>
 800dbe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d101      	bne.n	800dbec <xQueueReceive+0x44>
 800dbe8:	2301      	movs	r3, #1
 800dbea:	e000      	b.n	800dbee <xQueueReceive+0x46>
 800dbec:	2300      	movs	r3, #0
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d10b      	bne.n	800dc0a <xQueueReceive+0x62>
	__asm volatile
 800dbf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbf6:	f383 8811 	msr	BASEPRI, r3
 800dbfa:	f3bf 8f6f 	isb	sy
 800dbfe:	f3bf 8f4f 	dsb	sy
 800dc02:	61fb      	str	r3, [r7, #28]
}
 800dc04:	bf00      	nop
 800dc06:	bf00      	nop
 800dc08:	e7fd      	b.n	800dc06 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dc0a:	f001 f991 	bl	800ef30 <xTaskGetSchedulerState>
 800dc0e:	4603      	mov	r3, r0
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d102      	bne.n	800dc1a <xQueueReceive+0x72>
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d101      	bne.n	800dc1e <xQueueReceive+0x76>
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	e000      	b.n	800dc20 <xQueueReceive+0x78>
 800dc1e:	2300      	movs	r3, #0
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d10b      	bne.n	800dc3c <xQueueReceive+0x94>
	__asm volatile
 800dc24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc28:	f383 8811 	msr	BASEPRI, r3
 800dc2c:	f3bf 8f6f 	isb	sy
 800dc30:	f3bf 8f4f 	dsb	sy
 800dc34:	61bb      	str	r3, [r7, #24]
}
 800dc36:	bf00      	nop
 800dc38:	bf00      	nop
 800dc3a:	e7fd      	b.n	800dc38 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800dc3c:	f001 ffe4 	bl	800fc08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dc40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc44:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dc46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d01f      	beq.n	800dc8c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800dc4c:	68b9      	ldr	r1, [r7, #8]
 800dc4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc50:	f000 fa1e 	bl	800e090 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800dc54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc56:	1e5a      	subs	r2, r3, #1
 800dc58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc5a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dc5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc5e:	691b      	ldr	r3, [r3, #16]
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d00f      	beq.n	800dc84 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dc64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc66:	3310      	adds	r3, #16
 800dc68:	4618      	mov	r0, r3
 800dc6a:	f000 ff91 	bl	800eb90 <xTaskRemoveFromEventList>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d007      	beq.n	800dc84 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800dc74:	4b3c      	ldr	r3, [pc, #240]	@ (800dd68 <xQueueReceive+0x1c0>)
 800dc76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc7a:	601a      	str	r2, [r3, #0]
 800dc7c:	f3bf 8f4f 	dsb	sy
 800dc80:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800dc84:	f001 fff2 	bl	800fc6c <vPortExitCritical>
				return pdPASS;
 800dc88:	2301      	movs	r3, #1
 800dc8a:	e069      	b.n	800dd60 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d103      	bne.n	800dc9a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800dc92:	f001 ffeb 	bl	800fc6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800dc96:	2300      	movs	r3, #0
 800dc98:	e062      	b.n	800dd60 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dc9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d106      	bne.n	800dcae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dca0:	f107 0310 	add.w	r3, r7, #16
 800dca4:	4618      	mov	r0, r3
 800dca6:	f000 ffd7 	bl	800ec58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dcaa:	2301      	movs	r3, #1
 800dcac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dcae:	f001 ffdd 	bl	800fc6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dcb2:	f000 fd35 	bl	800e720 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dcb6:	f001 ffa7 	bl	800fc08 <vPortEnterCritical>
 800dcba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dcc0:	b25b      	sxtb	r3, r3
 800dcc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800dcc6:	d103      	bne.n	800dcd0 <xQueueReceive+0x128>
 800dcc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcca:	2200      	movs	r2, #0
 800dccc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dcd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcd2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dcd6:	b25b      	sxtb	r3, r3
 800dcd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800dcdc:	d103      	bne.n	800dce6 <xQueueReceive+0x13e>
 800dcde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dce0:	2200      	movs	r2, #0
 800dce2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dce6:	f001 ffc1 	bl	800fc6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dcea:	1d3a      	adds	r2, r7, #4
 800dcec:	f107 0310 	add.w	r3, r7, #16
 800dcf0:	4611      	mov	r1, r2
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	f000 ffc6 	bl	800ec84 <xTaskCheckForTimeOut>
 800dcf8:	4603      	mov	r3, r0
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d123      	bne.n	800dd46 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dcfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd00:	f000 fa3e 	bl	800e180 <prvIsQueueEmpty>
 800dd04:	4603      	mov	r3, r0
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d017      	beq.n	800dd3a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dd0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd0c:	3324      	adds	r3, #36	@ 0x24
 800dd0e:	687a      	ldr	r2, [r7, #4]
 800dd10:	4611      	mov	r1, r2
 800dd12:	4618      	mov	r0, r3
 800dd14:	f000 feea 	bl	800eaec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dd18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd1a:	f000 f9df 	bl	800e0dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dd1e:	f000 fd0d 	bl	800e73c <xTaskResumeAll>
 800dd22:	4603      	mov	r3, r0
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d189      	bne.n	800dc3c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800dd28:	4b0f      	ldr	r3, [pc, #60]	@ (800dd68 <xQueueReceive+0x1c0>)
 800dd2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dd2e:	601a      	str	r2, [r3, #0]
 800dd30:	f3bf 8f4f 	dsb	sy
 800dd34:	f3bf 8f6f 	isb	sy
 800dd38:	e780      	b.n	800dc3c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800dd3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd3c:	f000 f9ce 	bl	800e0dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dd40:	f000 fcfc 	bl	800e73c <xTaskResumeAll>
 800dd44:	e77a      	b.n	800dc3c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800dd46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd48:	f000 f9c8 	bl	800e0dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dd4c:	f000 fcf6 	bl	800e73c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dd50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dd52:	f000 fa15 	bl	800e180 <prvIsQueueEmpty>
 800dd56:	4603      	mov	r3, r0
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	f43f af6f 	beq.w	800dc3c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dd5e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dd60:	4618      	mov	r0, r3
 800dd62:	3730      	adds	r7, #48	@ 0x30
 800dd64:	46bd      	mov	sp, r7
 800dd66:	bd80      	pop	{r7, pc}
 800dd68:	e000ed04 	.word	0xe000ed04

0800dd6c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b08e      	sub	sp, #56	@ 0x38
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
 800dd74:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800dd76:	2300      	movs	r3, #0
 800dd78:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800dd7e:	2300      	movs	r3, #0
 800dd80:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800dd82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d10b      	bne.n	800dda0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800dd88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd8c:	f383 8811 	msr	BASEPRI, r3
 800dd90:	f3bf 8f6f 	isb	sy
 800dd94:	f3bf 8f4f 	dsb	sy
 800dd98:	623b      	str	r3, [r7, #32]
}
 800dd9a:	bf00      	nop
 800dd9c:	bf00      	nop
 800dd9e:	e7fd      	b.n	800dd9c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800dda0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dda2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d00b      	beq.n	800ddc0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800dda8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddac:	f383 8811 	msr	BASEPRI, r3
 800ddb0:	f3bf 8f6f 	isb	sy
 800ddb4:	f3bf 8f4f 	dsb	sy
 800ddb8:	61fb      	str	r3, [r7, #28]
}
 800ddba:	bf00      	nop
 800ddbc:	bf00      	nop
 800ddbe:	e7fd      	b.n	800ddbc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ddc0:	f001 f8b6 	bl	800ef30 <xTaskGetSchedulerState>
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d102      	bne.n	800ddd0 <xQueueSemaphoreTake+0x64>
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d101      	bne.n	800ddd4 <xQueueSemaphoreTake+0x68>
 800ddd0:	2301      	movs	r3, #1
 800ddd2:	e000      	b.n	800ddd6 <xQueueSemaphoreTake+0x6a>
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d10b      	bne.n	800ddf2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800ddda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddde:	f383 8811 	msr	BASEPRI, r3
 800dde2:	f3bf 8f6f 	isb	sy
 800dde6:	f3bf 8f4f 	dsb	sy
 800ddea:	61bb      	str	r3, [r7, #24]
}
 800ddec:	bf00      	nop
 800ddee:	bf00      	nop
 800ddf0:	e7fd      	b.n	800ddee <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ddf2:	f001 ff09 	bl	800fc08 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ddf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddfa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ddfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d024      	beq.n	800de4c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800de02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de04:	1e5a      	subs	r2, r3, #1
 800de06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de08:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800de0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d104      	bne.n	800de1c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800de12:	f001 fa07 	bl	800f224 <pvTaskIncrementMutexHeldCount>
 800de16:	4602      	mov	r2, r0
 800de18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de1a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800de1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de1e:	691b      	ldr	r3, [r3, #16]
 800de20:	2b00      	cmp	r3, #0
 800de22:	d00f      	beq.n	800de44 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800de24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de26:	3310      	adds	r3, #16
 800de28:	4618      	mov	r0, r3
 800de2a:	f000 feb1 	bl	800eb90 <xTaskRemoveFromEventList>
 800de2e:	4603      	mov	r3, r0
 800de30:	2b00      	cmp	r3, #0
 800de32:	d007      	beq.n	800de44 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800de34:	4b54      	ldr	r3, [pc, #336]	@ (800df88 <xQueueSemaphoreTake+0x21c>)
 800de36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800de3a:	601a      	str	r2, [r3, #0]
 800de3c:	f3bf 8f4f 	dsb	sy
 800de40:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800de44:	f001 ff12 	bl	800fc6c <vPortExitCritical>
				return pdPASS;
 800de48:	2301      	movs	r3, #1
 800de4a:	e098      	b.n	800df7e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d112      	bne.n	800de78 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800de52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de54:	2b00      	cmp	r3, #0
 800de56:	d00b      	beq.n	800de70 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800de58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de5c:	f383 8811 	msr	BASEPRI, r3
 800de60:	f3bf 8f6f 	isb	sy
 800de64:	f3bf 8f4f 	dsb	sy
 800de68:	617b      	str	r3, [r7, #20]
}
 800de6a:	bf00      	nop
 800de6c:	bf00      	nop
 800de6e:	e7fd      	b.n	800de6c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800de70:	f001 fefc 	bl	800fc6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800de74:	2300      	movs	r3, #0
 800de76:	e082      	b.n	800df7e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800de78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d106      	bne.n	800de8c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800de7e:	f107 030c 	add.w	r3, r7, #12
 800de82:	4618      	mov	r0, r3
 800de84:	f000 fee8 	bl	800ec58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800de88:	2301      	movs	r3, #1
 800de8a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800de8c:	f001 feee 	bl	800fc6c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800de90:	f000 fc46 	bl	800e720 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800de94:	f001 feb8 	bl	800fc08 <vPortEnterCritical>
 800de98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de9a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de9e:	b25b      	sxtb	r3, r3
 800dea0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800dea4:	d103      	bne.n	800deae <xQueueSemaphoreTake+0x142>
 800dea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dea8:	2200      	movs	r2, #0
 800deaa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800deae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deb0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800deb4:	b25b      	sxtb	r3, r3
 800deb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800deba:	d103      	bne.n	800dec4 <xQueueSemaphoreTake+0x158>
 800debc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800debe:	2200      	movs	r2, #0
 800dec0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dec4:	f001 fed2 	bl	800fc6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dec8:	463a      	mov	r2, r7
 800deca:	f107 030c 	add.w	r3, r7, #12
 800dece:	4611      	mov	r1, r2
 800ded0:	4618      	mov	r0, r3
 800ded2:	f000 fed7 	bl	800ec84 <xTaskCheckForTimeOut>
 800ded6:	4603      	mov	r3, r0
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d132      	bne.n	800df42 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dedc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dede:	f000 f94f 	bl	800e180 <prvIsQueueEmpty>
 800dee2:	4603      	mov	r3, r0
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d026      	beq.n	800df36 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d109      	bne.n	800df04 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800def0:	f001 fe8a 	bl	800fc08 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800def4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800def6:	689b      	ldr	r3, [r3, #8]
 800def8:	4618      	mov	r0, r3
 800defa:	f001 f837 	bl	800ef6c <xTaskPriorityInherit>
 800defe:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800df00:	f001 feb4 	bl	800fc6c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800df04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df06:	3324      	adds	r3, #36	@ 0x24
 800df08:	683a      	ldr	r2, [r7, #0]
 800df0a:	4611      	mov	r1, r2
 800df0c:	4618      	mov	r0, r3
 800df0e:	f000 fded 	bl	800eaec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800df12:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df14:	f000 f8e2 	bl	800e0dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800df18:	f000 fc10 	bl	800e73c <xTaskResumeAll>
 800df1c:	4603      	mov	r3, r0
 800df1e:	2b00      	cmp	r3, #0
 800df20:	f47f af67 	bne.w	800ddf2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800df24:	4b18      	ldr	r3, [pc, #96]	@ (800df88 <xQueueSemaphoreTake+0x21c>)
 800df26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df2a:	601a      	str	r2, [r3, #0]
 800df2c:	f3bf 8f4f 	dsb	sy
 800df30:	f3bf 8f6f 	isb	sy
 800df34:	e75d      	b.n	800ddf2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800df36:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df38:	f000 f8d0 	bl	800e0dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800df3c:	f000 fbfe 	bl	800e73c <xTaskResumeAll>
 800df40:	e757      	b.n	800ddf2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800df42:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df44:	f000 f8ca 	bl	800e0dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800df48:	f000 fbf8 	bl	800e73c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800df4c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df4e:	f000 f917 	bl	800e180 <prvIsQueueEmpty>
 800df52:	4603      	mov	r3, r0
 800df54:	2b00      	cmp	r3, #0
 800df56:	f43f af4c 	beq.w	800ddf2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800df5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d00d      	beq.n	800df7c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800df60:	f001 fe52 	bl	800fc08 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800df64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df66:	f000 f811 	bl	800df8c <prvGetDisinheritPriorityAfterTimeout>
 800df6a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800df6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df6e:	689b      	ldr	r3, [r3, #8]
 800df70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800df72:	4618      	mov	r0, r3
 800df74:	f001 f8d2 	bl	800f11c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800df78:	f001 fe78 	bl	800fc6c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800df7c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800df7e:	4618      	mov	r0, r3
 800df80:	3738      	adds	r7, #56	@ 0x38
 800df82:	46bd      	mov	sp, r7
 800df84:	bd80      	pop	{r7, pc}
 800df86:	bf00      	nop
 800df88:	e000ed04 	.word	0xe000ed04

0800df8c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800df8c:	b480      	push	{r7}
 800df8e:	b085      	sub	sp, #20
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d006      	beq.n	800dfaa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800dfa6:	60fb      	str	r3, [r7, #12]
 800dfa8:	e001      	b.n	800dfae <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800dfaa:	2300      	movs	r3, #0
 800dfac:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800dfae:	68fb      	ldr	r3, [r7, #12]
	}
 800dfb0:	4618      	mov	r0, r3
 800dfb2:	3714      	adds	r7, #20
 800dfb4:	46bd      	mov	sp, r7
 800dfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfba:	4770      	bx	lr

0800dfbc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	b086      	sub	sp, #24
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	60f8      	str	r0, [r7, #12]
 800dfc4:	60b9      	str	r1, [r7, #8]
 800dfc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dfc8:	2300      	movs	r3, #0
 800dfca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfd0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d10d      	bne.n	800dff6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d14d      	bne.n	800e07e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	689b      	ldr	r3, [r3, #8]
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	f001 f828 	bl	800f03c <xTaskPriorityDisinherit>
 800dfec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	2200      	movs	r2, #0
 800dff2:	609a      	str	r2, [r3, #8]
 800dff4:	e043      	b.n	800e07e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d119      	bne.n	800e030 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	6858      	ldr	r0, [r3, #4]
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e004:	461a      	mov	r2, r3
 800e006:	68b9      	ldr	r1, [r7, #8]
 800e008:	f003 fe60 	bl	8011ccc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	685a      	ldr	r2, [r3, #4]
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e014:	441a      	add	r2, r3
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	685a      	ldr	r2, [r3, #4]
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	689b      	ldr	r3, [r3, #8]
 800e022:	429a      	cmp	r2, r3
 800e024:	d32b      	bcc.n	800e07e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	681a      	ldr	r2, [r3, #0]
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	605a      	str	r2, [r3, #4]
 800e02e:	e026      	b.n	800e07e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	68d8      	ldr	r0, [r3, #12]
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e038:	461a      	mov	r2, r3
 800e03a:	68b9      	ldr	r1, [r7, #8]
 800e03c:	f003 fe46 	bl	8011ccc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	68da      	ldr	r2, [r3, #12]
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e048:	425b      	negs	r3, r3
 800e04a:	441a      	add	r2, r3
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	68da      	ldr	r2, [r3, #12]
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	429a      	cmp	r2, r3
 800e05a:	d207      	bcs.n	800e06c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	689a      	ldr	r2, [r3, #8]
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e064:	425b      	negs	r3, r3
 800e066:	441a      	add	r2, r3
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2b02      	cmp	r3, #2
 800e070:	d105      	bne.n	800e07e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e072:	693b      	ldr	r3, [r7, #16]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d002      	beq.n	800e07e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e078:	693b      	ldr	r3, [r7, #16]
 800e07a:	3b01      	subs	r3, #1
 800e07c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e07e:	693b      	ldr	r3, [r7, #16]
 800e080:	1c5a      	adds	r2, r3, #1
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800e086:	697b      	ldr	r3, [r7, #20]
}
 800e088:	4618      	mov	r0, r3
 800e08a:	3718      	adds	r7, #24
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd80      	pop	{r7, pc}

0800e090 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b082      	sub	sp, #8
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
 800e098:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d018      	beq.n	800e0d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	68da      	ldr	r2, [r3, #12]
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e0aa:	441a      	add	r2, r3
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	68da      	ldr	r2, [r3, #12]
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	689b      	ldr	r3, [r3, #8]
 800e0b8:	429a      	cmp	r2, r3
 800e0ba:	d303      	bcc.n	800e0c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681a      	ldr	r2, [r3, #0]
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	68d9      	ldr	r1, [r3, #12]
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e0cc:	461a      	mov	r2, r3
 800e0ce:	6838      	ldr	r0, [r7, #0]
 800e0d0:	f003 fdfc 	bl	8011ccc <memcpy>
	}
}
 800e0d4:	bf00      	nop
 800e0d6:	3708      	adds	r7, #8
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	bd80      	pop	{r7, pc}

0800e0dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b084      	sub	sp, #16
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e0e4:	f001 fd90 	bl	800fc08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e0ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e0f0:	e011      	b.n	800e116 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d012      	beq.n	800e120 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	3324      	adds	r3, #36	@ 0x24
 800e0fe:	4618      	mov	r0, r3
 800e100:	f000 fd46 	bl	800eb90 <xTaskRemoveFromEventList>
 800e104:	4603      	mov	r3, r0
 800e106:	2b00      	cmp	r3, #0
 800e108:	d001      	beq.n	800e10e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e10a:	f000 fe1f 	bl	800ed4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e10e:	7bfb      	ldrb	r3, [r7, #15]
 800e110:	3b01      	subs	r3, #1
 800e112:	b2db      	uxtb	r3, r3
 800e114:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e116:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	dce9      	bgt.n	800e0f2 <prvUnlockQueue+0x16>
 800e11e:	e000      	b.n	800e122 <prvUnlockQueue+0x46>
					break;
 800e120:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	22ff      	movs	r2, #255	@ 0xff
 800e126:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800e12a:	f001 fd9f 	bl	800fc6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e12e:	f001 fd6b 	bl	800fc08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e138:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e13a:	e011      	b.n	800e160 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	691b      	ldr	r3, [r3, #16]
 800e140:	2b00      	cmp	r3, #0
 800e142:	d012      	beq.n	800e16a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	3310      	adds	r3, #16
 800e148:	4618      	mov	r0, r3
 800e14a:	f000 fd21 	bl	800eb90 <xTaskRemoveFromEventList>
 800e14e:	4603      	mov	r3, r0
 800e150:	2b00      	cmp	r3, #0
 800e152:	d001      	beq.n	800e158 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e154:	f000 fdfa 	bl	800ed4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e158:	7bbb      	ldrb	r3, [r7, #14]
 800e15a:	3b01      	subs	r3, #1
 800e15c:	b2db      	uxtb	r3, r3
 800e15e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e160:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e164:	2b00      	cmp	r3, #0
 800e166:	dce9      	bgt.n	800e13c <prvUnlockQueue+0x60>
 800e168:	e000      	b.n	800e16c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e16a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	22ff      	movs	r2, #255	@ 0xff
 800e170:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800e174:	f001 fd7a 	bl	800fc6c <vPortExitCritical>
}
 800e178:	bf00      	nop
 800e17a:	3710      	adds	r7, #16
 800e17c:	46bd      	mov	sp, r7
 800e17e:	bd80      	pop	{r7, pc}

0800e180 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e180:	b580      	push	{r7, lr}
 800e182:	b084      	sub	sp, #16
 800e184:	af00      	add	r7, sp, #0
 800e186:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e188:	f001 fd3e 	bl	800fc08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e190:	2b00      	cmp	r3, #0
 800e192:	d102      	bne.n	800e19a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e194:	2301      	movs	r3, #1
 800e196:	60fb      	str	r3, [r7, #12]
 800e198:	e001      	b.n	800e19e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e19a:	2300      	movs	r3, #0
 800e19c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e19e:	f001 fd65 	bl	800fc6c <vPortExitCritical>

	return xReturn;
 800e1a2:	68fb      	ldr	r3, [r7, #12]
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3710      	adds	r7, #16
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	bd80      	pop	{r7, pc}

0800e1ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e1ac:	b580      	push	{r7, lr}
 800e1ae:	b084      	sub	sp, #16
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e1b4:	f001 fd28 	bl	800fc08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1c0:	429a      	cmp	r2, r3
 800e1c2:	d102      	bne.n	800e1ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	60fb      	str	r3, [r7, #12]
 800e1c8:	e001      	b.n	800e1ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e1ce:	f001 fd4d 	bl	800fc6c <vPortExitCritical>

	return xReturn;
 800e1d2:	68fb      	ldr	r3, [r7, #12]
}
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	3710      	adds	r7, #16
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bd80      	pop	{r7, pc}

0800e1dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e1dc:	b480      	push	{r7}
 800e1de:	b085      	sub	sp, #20
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
 800e1e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	60fb      	str	r3, [r7, #12]
 800e1ea:	e014      	b.n	800e216 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e1ec:	4a0f      	ldr	r2, [pc, #60]	@ (800e22c <vQueueAddToRegistry+0x50>)
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d10b      	bne.n	800e210 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e1f8:	490c      	ldr	r1, [pc, #48]	@ (800e22c <vQueueAddToRegistry+0x50>)
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	683a      	ldr	r2, [r7, #0]
 800e1fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e202:	4a0a      	ldr	r2, [pc, #40]	@ (800e22c <vQueueAddToRegistry+0x50>)
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	00db      	lsls	r3, r3, #3
 800e208:	4413      	add	r3, r2
 800e20a:	687a      	ldr	r2, [r7, #4]
 800e20c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e20e:	e006      	b.n	800e21e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	3301      	adds	r3, #1
 800e214:	60fb      	str	r3, [r7, #12]
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	2b07      	cmp	r3, #7
 800e21a:	d9e7      	bls.n	800e1ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e21c:	bf00      	nop
 800e21e:	bf00      	nop
 800e220:	3714      	adds	r7, #20
 800e222:	46bd      	mov	sp, r7
 800e224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e228:	4770      	bx	lr
 800e22a:	bf00      	nop
 800e22c:	20001450 	.word	0x20001450

0800e230 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e230:	b580      	push	{r7, lr}
 800e232:	b086      	sub	sp, #24
 800e234:	af00      	add	r7, sp, #0
 800e236:	60f8      	str	r0, [r7, #12]
 800e238:	60b9      	str	r1, [r7, #8]
 800e23a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e240:	f001 fce2 	bl	800fc08 <vPortEnterCritical>
 800e244:	697b      	ldr	r3, [r7, #20]
 800e246:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e24a:	b25b      	sxtb	r3, r3
 800e24c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e250:	d103      	bne.n	800e25a <vQueueWaitForMessageRestricted+0x2a>
 800e252:	697b      	ldr	r3, [r7, #20]
 800e254:	2200      	movs	r2, #0
 800e256:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e25a:	697b      	ldr	r3, [r7, #20]
 800e25c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e260:	b25b      	sxtb	r3, r3
 800e262:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e266:	d103      	bne.n	800e270 <vQueueWaitForMessageRestricted+0x40>
 800e268:	697b      	ldr	r3, [r7, #20]
 800e26a:	2200      	movs	r2, #0
 800e26c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e270:	f001 fcfc 	bl	800fc6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e274:	697b      	ldr	r3, [r7, #20]
 800e276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d106      	bne.n	800e28a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e27c:	697b      	ldr	r3, [r7, #20]
 800e27e:	3324      	adds	r3, #36	@ 0x24
 800e280:	687a      	ldr	r2, [r7, #4]
 800e282:	68b9      	ldr	r1, [r7, #8]
 800e284:	4618      	mov	r0, r3
 800e286:	f000 fc57 	bl	800eb38 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e28a:	6978      	ldr	r0, [r7, #20]
 800e28c:	f7ff ff26 	bl	800e0dc <prvUnlockQueue>
	}
 800e290:	bf00      	nop
 800e292:	3718      	adds	r7, #24
 800e294:	46bd      	mov	sp, r7
 800e296:	bd80      	pop	{r7, pc}

0800e298 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e298:	b580      	push	{r7, lr}
 800e29a:	b08e      	sub	sp, #56	@ 0x38
 800e29c:	af04      	add	r7, sp, #16
 800e29e:	60f8      	str	r0, [r7, #12]
 800e2a0:	60b9      	str	r1, [r7, #8]
 800e2a2:	607a      	str	r2, [r7, #4]
 800e2a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e2a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d10b      	bne.n	800e2c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800e2ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2b0:	f383 8811 	msr	BASEPRI, r3
 800e2b4:	f3bf 8f6f 	isb	sy
 800e2b8:	f3bf 8f4f 	dsb	sy
 800e2bc:	623b      	str	r3, [r7, #32]
}
 800e2be:	bf00      	nop
 800e2c0:	bf00      	nop
 800e2c2:	e7fd      	b.n	800e2c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e2c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d10b      	bne.n	800e2e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800e2ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2ce:	f383 8811 	msr	BASEPRI, r3
 800e2d2:	f3bf 8f6f 	isb	sy
 800e2d6:	f3bf 8f4f 	dsb	sy
 800e2da:	61fb      	str	r3, [r7, #28]
}
 800e2dc:	bf00      	nop
 800e2de:	bf00      	nop
 800e2e0:	e7fd      	b.n	800e2de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e2e2:	235c      	movs	r3, #92	@ 0x5c
 800e2e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e2e6:	693b      	ldr	r3, [r7, #16]
 800e2e8:	2b5c      	cmp	r3, #92	@ 0x5c
 800e2ea:	d00b      	beq.n	800e304 <xTaskCreateStatic+0x6c>
	__asm volatile
 800e2ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2f0:	f383 8811 	msr	BASEPRI, r3
 800e2f4:	f3bf 8f6f 	isb	sy
 800e2f8:	f3bf 8f4f 	dsb	sy
 800e2fc:	61bb      	str	r3, [r7, #24]
}
 800e2fe:	bf00      	nop
 800e300:	bf00      	nop
 800e302:	e7fd      	b.n	800e300 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e304:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d01e      	beq.n	800e34a <xTaskCreateStatic+0xb2>
 800e30c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d01b      	beq.n	800e34a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e314:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e318:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e31a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e31e:	2202      	movs	r2, #2
 800e320:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e324:	2300      	movs	r3, #0
 800e326:	9303      	str	r3, [sp, #12]
 800e328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e32a:	9302      	str	r3, [sp, #8]
 800e32c:	f107 0314 	add.w	r3, r7, #20
 800e330:	9301      	str	r3, [sp, #4]
 800e332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e334:	9300      	str	r3, [sp, #0]
 800e336:	683b      	ldr	r3, [r7, #0]
 800e338:	687a      	ldr	r2, [r7, #4]
 800e33a:	68b9      	ldr	r1, [r7, #8]
 800e33c:	68f8      	ldr	r0, [r7, #12]
 800e33e:	f000 f850 	bl	800e3e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e342:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e344:	f000 f8de 	bl	800e504 <prvAddNewTaskToReadyList>
 800e348:	e001      	b.n	800e34e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800e34a:	2300      	movs	r3, #0
 800e34c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e34e:	697b      	ldr	r3, [r7, #20]
	}
 800e350:	4618      	mov	r0, r3
 800e352:	3728      	adds	r7, #40	@ 0x28
 800e354:	46bd      	mov	sp, r7
 800e356:	bd80      	pop	{r7, pc}

0800e358 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e358:	b580      	push	{r7, lr}
 800e35a:	b08c      	sub	sp, #48	@ 0x30
 800e35c:	af04      	add	r7, sp, #16
 800e35e:	60f8      	str	r0, [r7, #12]
 800e360:	60b9      	str	r1, [r7, #8]
 800e362:	603b      	str	r3, [r7, #0]
 800e364:	4613      	mov	r3, r2
 800e366:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e368:	88fb      	ldrh	r3, [r7, #6]
 800e36a:	009b      	lsls	r3, r3, #2
 800e36c:	4618      	mov	r0, r3
 800e36e:	f001 fd6d 	bl	800fe4c <pvPortMalloc>
 800e372:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e374:	697b      	ldr	r3, [r7, #20]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d00e      	beq.n	800e398 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e37a:	205c      	movs	r0, #92	@ 0x5c
 800e37c:	f001 fd66 	bl	800fe4c <pvPortMalloc>
 800e380:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e382:	69fb      	ldr	r3, [r7, #28]
 800e384:	2b00      	cmp	r3, #0
 800e386:	d003      	beq.n	800e390 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e388:	69fb      	ldr	r3, [r7, #28]
 800e38a:	697a      	ldr	r2, [r7, #20]
 800e38c:	631a      	str	r2, [r3, #48]	@ 0x30
 800e38e:	e005      	b.n	800e39c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e390:	6978      	ldr	r0, [r7, #20]
 800e392:	f001 fe29 	bl	800ffe8 <vPortFree>
 800e396:	e001      	b.n	800e39c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e398:	2300      	movs	r3, #0
 800e39a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e39c:	69fb      	ldr	r3, [r7, #28]
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d017      	beq.n	800e3d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e3a2:	69fb      	ldr	r3, [r7, #28]
 800e3a4:	2200      	movs	r2, #0
 800e3a6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e3aa:	88fa      	ldrh	r2, [r7, #6]
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	9303      	str	r3, [sp, #12]
 800e3b0:	69fb      	ldr	r3, [r7, #28]
 800e3b2:	9302      	str	r3, [sp, #8]
 800e3b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3b6:	9301      	str	r3, [sp, #4]
 800e3b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3ba:	9300      	str	r3, [sp, #0]
 800e3bc:	683b      	ldr	r3, [r7, #0]
 800e3be:	68b9      	ldr	r1, [r7, #8]
 800e3c0:	68f8      	ldr	r0, [r7, #12]
 800e3c2:	f000 f80e 	bl	800e3e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e3c6:	69f8      	ldr	r0, [r7, #28]
 800e3c8:	f000 f89c 	bl	800e504 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e3cc:	2301      	movs	r3, #1
 800e3ce:	61bb      	str	r3, [r7, #24]
 800e3d0:	e002      	b.n	800e3d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e3d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e3d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e3d8:	69bb      	ldr	r3, [r7, #24]
	}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	3720      	adds	r7, #32
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bd80      	pop	{r7, pc}

0800e3e2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e3e2:	b580      	push	{r7, lr}
 800e3e4:	b088      	sub	sp, #32
 800e3e6:	af00      	add	r7, sp, #0
 800e3e8:	60f8      	str	r0, [r7, #12]
 800e3ea:	60b9      	str	r1, [r7, #8]
 800e3ec:	607a      	str	r2, [r7, #4]
 800e3ee:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e3f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3f2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	009b      	lsls	r3, r3, #2
 800e3f8:	461a      	mov	r2, r3
 800e3fa:	21a5      	movs	r1, #165	@ 0xa5
 800e3fc:	f003 fc0a 	bl	8011c14 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e402:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e40a:	3b01      	subs	r3, #1
 800e40c:	009b      	lsls	r3, r3, #2
 800e40e:	4413      	add	r3, r2
 800e410:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e412:	69bb      	ldr	r3, [r7, #24]
 800e414:	f023 0307 	bic.w	r3, r3, #7
 800e418:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e41a:	69bb      	ldr	r3, [r7, #24]
 800e41c:	f003 0307 	and.w	r3, r3, #7
 800e420:	2b00      	cmp	r3, #0
 800e422:	d00b      	beq.n	800e43c <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e428:	f383 8811 	msr	BASEPRI, r3
 800e42c:	f3bf 8f6f 	isb	sy
 800e430:	f3bf 8f4f 	dsb	sy
 800e434:	617b      	str	r3, [r7, #20]
}
 800e436:	bf00      	nop
 800e438:	bf00      	nop
 800e43a:	e7fd      	b.n	800e438 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e43c:	68bb      	ldr	r3, [r7, #8]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d01f      	beq.n	800e482 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e442:	2300      	movs	r3, #0
 800e444:	61fb      	str	r3, [r7, #28]
 800e446:	e012      	b.n	800e46e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e448:	68ba      	ldr	r2, [r7, #8]
 800e44a:	69fb      	ldr	r3, [r7, #28]
 800e44c:	4413      	add	r3, r2
 800e44e:	7819      	ldrb	r1, [r3, #0]
 800e450:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e452:	69fb      	ldr	r3, [r7, #28]
 800e454:	4413      	add	r3, r2
 800e456:	3334      	adds	r3, #52	@ 0x34
 800e458:	460a      	mov	r2, r1
 800e45a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e45c:	68ba      	ldr	r2, [r7, #8]
 800e45e:	69fb      	ldr	r3, [r7, #28]
 800e460:	4413      	add	r3, r2
 800e462:	781b      	ldrb	r3, [r3, #0]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d006      	beq.n	800e476 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e468:	69fb      	ldr	r3, [r7, #28]
 800e46a:	3301      	adds	r3, #1
 800e46c:	61fb      	str	r3, [r7, #28]
 800e46e:	69fb      	ldr	r3, [r7, #28]
 800e470:	2b0f      	cmp	r3, #15
 800e472:	d9e9      	bls.n	800e448 <prvInitialiseNewTask+0x66>
 800e474:	e000      	b.n	800e478 <prvInitialiseNewTask+0x96>
			{
				break;
 800e476:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e47a:	2200      	movs	r2, #0
 800e47c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e480:	e003      	b.n	800e48a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e484:	2200      	movs	r2, #0
 800e486:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e48a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e48c:	2b37      	cmp	r3, #55	@ 0x37
 800e48e:	d901      	bls.n	800e494 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e490:	2337      	movs	r3, #55	@ 0x37
 800e492:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e496:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e498:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e49c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e49e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e4a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4a8:	3304      	adds	r3, #4
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	f7fe ff4a 	bl	800d344 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4b2:	3318      	adds	r3, #24
 800e4b4:	4618      	mov	r0, r3
 800e4b6:	f7fe ff45 	bl	800d344 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e4ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4be:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e4c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4c2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e4c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4c8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e4ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4ce:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e4d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e4d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4d8:	2200      	movs	r2, #0
 800e4da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e4de:	683a      	ldr	r2, [r7, #0]
 800e4e0:	68f9      	ldr	r1, [r7, #12]
 800e4e2:	69b8      	ldr	r0, [r7, #24]
 800e4e4:	f001 fa60 	bl	800f9a8 <pxPortInitialiseStack>
 800e4e8:	4602      	mov	r2, r0
 800e4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e4ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d002      	beq.n	800e4fa <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e4f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e4fa:	bf00      	nop
 800e4fc:	3720      	adds	r7, #32
 800e4fe:	46bd      	mov	sp, r7
 800e500:	bd80      	pop	{r7, pc}
	...

0800e504 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b082      	sub	sp, #8
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e50c:	f001 fb7c 	bl	800fc08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e510:	4b2d      	ldr	r3, [pc, #180]	@ (800e5c8 <prvAddNewTaskToReadyList+0xc4>)
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	3301      	adds	r3, #1
 800e516:	4a2c      	ldr	r2, [pc, #176]	@ (800e5c8 <prvAddNewTaskToReadyList+0xc4>)
 800e518:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e51a:	4b2c      	ldr	r3, [pc, #176]	@ (800e5cc <prvAddNewTaskToReadyList+0xc8>)
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d109      	bne.n	800e536 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e522:	4a2a      	ldr	r2, [pc, #168]	@ (800e5cc <prvAddNewTaskToReadyList+0xc8>)
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e528:	4b27      	ldr	r3, [pc, #156]	@ (800e5c8 <prvAddNewTaskToReadyList+0xc4>)
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	2b01      	cmp	r3, #1
 800e52e:	d110      	bne.n	800e552 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e530:	f000 fc30 	bl	800ed94 <prvInitialiseTaskLists>
 800e534:	e00d      	b.n	800e552 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e536:	4b26      	ldr	r3, [pc, #152]	@ (800e5d0 <prvAddNewTaskToReadyList+0xcc>)
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d109      	bne.n	800e552 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e53e:	4b23      	ldr	r3, [pc, #140]	@ (800e5cc <prvAddNewTaskToReadyList+0xc8>)
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e548:	429a      	cmp	r2, r3
 800e54a:	d802      	bhi.n	800e552 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e54c:	4a1f      	ldr	r2, [pc, #124]	@ (800e5cc <prvAddNewTaskToReadyList+0xc8>)
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e552:	4b20      	ldr	r3, [pc, #128]	@ (800e5d4 <prvAddNewTaskToReadyList+0xd0>)
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	3301      	adds	r3, #1
 800e558:	4a1e      	ldr	r2, [pc, #120]	@ (800e5d4 <prvAddNewTaskToReadyList+0xd0>)
 800e55a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e55c:	4b1d      	ldr	r3, [pc, #116]	@ (800e5d4 <prvAddNewTaskToReadyList+0xd0>)
 800e55e:	681a      	ldr	r2, [r3, #0]
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e568:	4b1b      	ldr	r3, [pc, #108]	@ (800e5d8 <prvAddNewTaskToReadyList+0xd4>)
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	429a      	cmp	r2, r3
 800e56e:	d903      	bls.n	800e578 <prvAddNewTaskToReadyList+0x74>
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e574:	4a18      	ldr	r2, [pc, #96]	@ (800e5d8 <prvAddNewTaskToReadyList+0xd4>)
 800e576:	6013      	str	r3, [r2, #0]
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e57c:	4613      	mov	r3, r2
 800e57e:	009b      	lsls	r3, r3, #2
 800e580:	4413      	add	r3, r2
 800e582:	009b      	lsls	r3, r3, #2
 800e584:	4a15      	ldr	r2, [pc, #84]	@ (800e5dc <prvAddNewTaskToReadyList+0xd8>)
 800e586:	441a      	add	r2, r3
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	3304      	adds	r3, #4
 800e58c:	4619      	mov	r1, r3
 800e58e:	4610      	mov	r0, r2
 800e590:	f7fe fee5 	bl	800d35e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e594:	f001 fb6a 	bl	800fc6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e598:	4b0d      	ldr	r3, [pc, #52]	@ (800e5d0 <prvAddNewTaskToReadyList+0xcc>)
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d00e      	beq.n	800e5be <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e5a0:	4b0a      	ldr	r3, [pc, #40]	@ (800e5cc <prvAddNewTaskToReadyList+0xc8>)
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5aa:	429a      	cmp	r2, r3
 800e5ac:	d207      	bcs.n	800e5be <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e5ae:	4b0c      	ldr	r3, [pc, #48]	@ (800e5e0 <prvAddNewTaskToReadyList+0xdc>)
 800e5b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e5b4:	601a      	str	r2, [r3, #0]
 800e5b6:	f3bf 8f4f 	dsb	sy
 800e5ba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e5be:	bf00      	nop
 800e5c0:	3708      	adds	r7, #8
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	bd80      	pop	{r7, pc}
 800e5c6:	bf00      	nop
 800e5c8:	20001964 	.word	0x20001964
 800e5cc:	20001490 	.word	0x20001490
 800e5d0:	20001970 	.word	0x20001970
 800e5d4:	20001980 	.word	0x20001980
 800e5d8:	2000196c 	.word	0x2000196c
 800e5dc:	20001494 	.word	0x20001494
 800e5e0:	e000ed04 	.word	0xe000ed04

0800e5e4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b084      	sub	sp, #16
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d018      	beq.n	800e628 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e5f6:	4b14      	ldr	r3, [pc, #80]	@ (800e648 <vTaskDelay+0x64>)
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d00b      	beq.n	800e616 <vTaskDelay+0x32>
	__asm volatile
 800e5fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e602:	f383 8811 	msr	BASEPRI, r3
 800e606:	f3bf 8f6f 	isb	sy
 800e60a:	f3bf 8f4f 	dsb	sy
 800e60e:	60bb      	str	r3, [r7, #8]
}
 800e610:	bf00      	nop
 800e612:	bf00      	nop
 800e614:	e7fd      	b.n	800e612 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e616:	f000 f883 	bl	800e720 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e61a:	2100      	movs	r1, #0
 800e61c:	6878      	ldr	r0, [r7, #4]
 800e61e:	f000 fe15 	bl	800f24c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e622:	f000 f88b 	bl	800e73c <xTaskResumeAll>
 800e626:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d107      	bne.n	800e63e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e62e:	4b07      	ldr	r3, [pc, #28]	@ (800e64c <vTaskDelay+0x68>)
 800e630:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e634:	601a      	str	r2, [r3, #0]
 800e636:	f3bf 8f4f 	dsb	sy
 800e63a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e63e:	bf00      	nop
 800e640:	3710      	adds	r7, #16
 800e642:	46bd      	mov	sp, r7
 800e644:	bd80      	pop	{r7, pc}
 800e646:	bf00      	nop
 800e648:	2000198c 	.word	0x2000198c
 800e64c:	e000ed04 	.word	0xe000ed04

0800e650 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e650:	b580      	push	{r7, lr}
 800e652:	b08a      	sub	sp, #40	@ 0x28
 800e654:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e656:	2300      	movs	r3, #0
 800e658:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e65a:	2300      	movs	r3, #0
 800e65c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e65e:	463a      	mov	r2, r7
 800e660:	1d39      	adds	r1, r7, #4
 800e662:	f107 0308 	add.w	r3, r7, #8
 800e666:	4618      	mov	r0, r3
 800e668:	f7fe fe18 	bl	800d29c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e66c:	6839      	ldr	r1, [r7, #0]
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	68ba      	ldr	r2, [r7, #8]
 800e672:	9202      	str	r2, [sp, #8]
 800e674:	9301      	str	r3, [sp, #4]
 800e676:	2300      	movs	r3, #0
 800e678:	9300      	str	r3, [sp, #0]
 800e67a:	2300      	movs	r3, #0
 800e67c:	460a      	mov	r2, r1
 800e67e:	4922      	ldr	r1, [pc, #136]	@ (800e708 <vTaskStartScheduler+0xb8>)
 800e680:	4822      	ldr	r0, [pc, #136]	@ (800e70c <vTaskStartScheduler+0xbc>)
 800e682:	f7ff fe09 	bl	800e298 <xTaskCreateStatic>
 800e686:	4603      	mov	r3, r0
 800e688:	4a21      	ldr	r2, [pc, #132]	@ (800e710 <vTaskStartScheduler+0xc0>)
 800e68a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e68c:	4b20      	ldr	r3, [pc, #128]	@ (800e710 <vTaskStartScheduler+0xc0>)
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d002      	beq.n	800e69a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e694:	2301      	movs	r3, #1
 800e696:	617b      	str	r3, [r7, #20]
 800e698:	e001      	b.n	800e69e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e69a:	2300      	movs	r3, #0
 800e69c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e69e:	697b      	ldr	r3, [r7, #20]
 800e6a0:	2b01      	cmp	r3, #1
 800e6a2:	d102      	bne.n	800e6aa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e6a4:	f000 fe26 	bl	800f2f4 <xTimerCreateTimerTask>
 800e6a8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e6aa:	697b      	ldr	r3, [r7, #20]
 800e6ac:	2b01      	cmp	r3, #1
 800e6ae:	d116      	bne.n	800e6de <vTaskStartScheduler+0x8e>
	__asm volatile
 800e6b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6b4:	f383 8811 	msr	BASEPRI, r3
 800e6b8:	f3bf 8f6f 	isb	sy
 800e6bc:	f3bf 8f4f 	dsb	sy
 800e6c0:	613b      	str	r3, [r7, #16]
}
 800e6c2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e6c4:	4b13      	ldr	r3, [pc, #76]	@ (800e714 <vTaskStartScheduler+0xc4>)
 800e6c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e6ca:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e6cc:	4b12      	ldr	r3, [pc, #72]	@ (800e718 <vTaskStartScheduler+0xc8>)
 800e6ce:	2201      	movs	r2, #1
 800e6d0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e6d2:	4b12      	ldr	r3, [pc, #72]	@ (800e71c <vTaskStartScheduler+0xcc>)
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e6d8:	f001 f9f2 	bl	800fac0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e6dc:	e00f      	b.n	800e6fe <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e6de:	697b      	ldr	r3, [r7, #20]
 800e6e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e6e4:	d10b      	bne.n	800e6fe <vTaskStartScheduler+0xae>
	__asm volatile
 800e6e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ea:	f383 8811 	msr	BASEPRI, r3
 800e6ee:	f3bf 8f6f 	isb	sy
 800e6f2:	f3bf 8f4f 	dsb	sy
 800e6f6:	60fb      	str	r3, [r7, #12]
}
 800e6f8:	bf00      	nop
 800e6fa:	bf00      	nop
 800e6fc:	e7fd      	b.n	800e6fa <vTaskStartScheduler+0xaa>
}
 800e6fe:	bf00      	nop
 800e700:	3718      	adds	r7, #24
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}
 800e706:	bf00      	nop
 800e708:	080147e4 	.word	0x080147e4
 800e70c:	0800ed65 	.word	0x0800ed65
 800e710:	20001988 	.word	0x20001988
 800e714:	20001984 	.word	0x20001984
 800e718:	20001970 	.word	0x20001970
 800e71c:	20001968 	.word	0x20001968

0800e720 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e720:	b480      	push	{r7}
 800e722:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e724:	4b04      	ldr	r3, [pc, #16]	@ (800e738 <vTaskSuspendAll+0x18>)
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	3301      	adds	r3, #1
 800e72a:	4a03      	ldr	r2, [pc, #12]	@ (800e738 <vTaskSuspendAll+0x18>)
 800e72c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e72e:	bf00      	nop
 800e730:	46bd      	mov	sp, r7
 800e732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e736:	4770      	bx	lr
 800e738:	2000198c 	.word	0x2000198c

0800e73c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b084      	sub	sp, #16
 800e740:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e742:	2300      	movs	r3, #0
 800e744:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e746:	2300      	movs	r3, #0
 800e748:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e74a:	4b42      	ldr	r3, [pc, #264]	@ (800e854 <xTaskResumeAll+0x118>)
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d10b      	bne.n	800e76a <xTaskResumeAll+0x2e>
	__asm volatile
 800e752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e756:	f383 8811 	msr	BASEPRI, r3
 800e75a:	f3bf 8f6f 	isb	sy
 800e75e:	f3bf 8f4f 	dsb	sy
 800e762:	603b      	str	r3, [r7, #0]
}
 800e764:	bf00      	nop
 800e766:	bf00      	nop
 800e768:	e7fd      	b.n	800e766 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e76a:	f001 fa4d 	bl	800fc08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e76e:	4b39      	ldr	r3, [pc, #228]	@ (800e854 <xTaskResumeAll+0x118>)
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	3b01      	subs	r3, #1
 800e774:	4a37      	ldr	r2, [pc, #220]	@ (800e854 <xTaskResumeAll+0x118>)
 800e776:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e778:	4b36      	ldr	r3, [pc, #216]	@ (800e854 <xTaskResumeAll+0x118>)
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d162      	bne.n	800e846 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e780:	4b35      	ldr	r3, [pc, #212]	@ (800e858 <xTaskResumeAll+0x11c>)
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d05e      	beq.n	800e846 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e788:	e02f      	b.n	800e7ea <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e78a:	4b34      	ldr	r3, [pc, #208]	@ (800e85c <xTaskResumeAll+0x120>)
 800e78c:	68db      	ldr	r3, [r3, #12]
 800e78e:	68db      	ldr	r3, [r3, #12]
 800e790:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	3318      	adds	r3, #24
 800e796:	4618      	mov	r0, r3
 800e798:	f7fe fe3e 	bl	800d418 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	3304      	adds	r3, #4
 800e7a0:	4618      	mov	r0, r3
 800e7a2:	f7fe fe39 	bl	800d418 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7aa:	4b2d      	ldr	r3, [pc, #180]	@ (800e860 <xTaskResumeAll+0x124>)
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	429a      	cmp	r2, r3
 800e7b0:	d903      	bls.n	800e7ba <xTaskResumeAll+0x7e>
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7b6:	4a2a      	ldr	r2, [pc, #168]	@ (800e860 <xTaskResumeAll+0x124>)
 800e7b8:	6013      	str	r3, [r2, #0]
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7be:	4613      	mov	r3, r2
 800e7c0:	009b      	lsls	r3, r3, #2
 800e7c2:	4413      	add	r3, r2
 800e7c4:	009b      	lsls	r3, r3, #2
 800e7c6:	4a27      	ldr	r2, [pc, #156]	@ (800e864 <xTaskResumeAll+0x128>)
 800e7c8:	441a      	add	r2, r3
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	3304      	adds	r3, #4
 800e7ce:	4619      	mov	r1, r3
 800e7d0:	4610      	mov	r0, r2
 800e7d2:	f7fe fdc4 	bl	800d35e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7da:	4b23      	ldr	r3, [pc, #140]	@ (800e868 <xTaskResumeAll+0x12c>)
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7e0:	429a      	cmp	r2, r3
 800e7e2:	d302      	bcc.n	800e7ea <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800e7e4:	4b21      	ldr	r3, [pc, #132]	@ (800e86c <xTaskResumeAll+0x130>)
 800e7e6:	2201      	movs	r2, #1
 800e7e8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e7ea:	4b1c      	ldr	r3, [pc, #112]	@ (800e85c <xTaskResumeAll+0x120>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d1cb      	bne.n	800e78a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d001      	beq.n	800e7fc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e7f8:	f000 fb6a 	bl	800eed0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e7fc:	4b1c      	ldr	r3, [pc, #112]	@ (800e870 <xTaskResumeAll+0x134>)
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d010      	beq.n	800e82a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e808:	f000 f858 	bl	800e8bc <xTaskIncrementTick>
 800e80c:	4603      	mov	r3, r0
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d002      	beq.n	800e818 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800e812:	4b16      	ldr	r3, [pc, #88]	@ (800e86c <xTaskResumeAll+0x130>)
 800e814:	2201      	movs	r2, #1
 800e816:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	3b01      	subs	r3, #1
 800e81c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d1f1      	bne.n	800e808 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800e824:	4b12      	ldr	r3, [pc, #72]	@ (800e870 <xTaskResumeAll+0x134>)
 800e826:	2200      	movs	r2, #0
 800e828:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e82a:	4b10      	ldr	r3, [pc, #64]	@ (800e86c <xTaskResumeAll+0x130>)
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d009      	beq.n	800e846 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e832:	2301      	movs	r3, #1
 800e834:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e836:	4b0f      	ldr	r3, [pc, #60]	@ (800e874 <xTaskResumeAll+0x138>)
 800e838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e83c:	601a      	str	r2, [r3, #0]
 800e83e:	f3bf 8f4f 	dsb	sy
 800e842:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e846:	f001 fa11 	bl	800fc6c <vPortExitCritical>

	return xAlreadyYielded;
 800e84a:	68bb      	ldr	r3, [r7, #8]
}
 800e84c:	4618      	mov	r0, r3
 800e84e:	3710      	adds	r7, #16
 800e850:	46bd      	mov	sp, r7
 800e852:	bd80      	pop	{r7, pc}
 800e854:	2000198c 	.word	0x2000198c
 800e858:	20001964 	.word	0x20001964
 800e85c:	20001924 	.word	0x20001924
 800e860:	2000196c 	.word	0x2000196c
 800e864:	20001494 	.word	0x20001494
 800e868:	20001490 	.word	0x20001490
 800e86c:	20001978 	.word	0x20001978
 800e870:	20001974 	.word	0x20001974
 800e874:	e000ed04 	.word	0xe000ed04

0800e878 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e878:	b480      	push	{r7}
 800e87a:	b083      	sub	sp, #12
 800e87c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e87e:	4b05      	ldr	r3, [pc, #20]	@ (800e894 <xTaskGetTickCount+0x1c>)
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e884:	687b      	ldr	r3, [r7, #4]
}
 800e886:	4618      	mov	r0, r3
 800e888:	370c      	adds	r7, #12
 800e88a:	46bd      	mov	sp, r7
 800e88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e890:	4770      	bx	lr
 800e892:	bf00      	nop
 800e894:	20001968 	.word	0x20001968

0800e898 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800e898:	b580      	push	{r7, lr}
 800e89a:	b082      	sub	sp, #8
 800e89c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e89e:	f001 fa93 	bl	800fdc8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800e8a6:	4b04      	ldr	r3, [pc, #16]	@ (800e8b8 <xTaskGetTickCountFromISR+0x20>)
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e8ac:	683b      	ldr	r3, [r7, #0]
}
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	3708      	adds	r7, #8
 800e8b2:	46bd      	mov	sp, r7
 800e8b4:	bd80      	pop	{r7, pc}
 800e8b6:	bf00      	nop
 800e8b8:	20001968 	.word	0x20001968

0800e8bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e8bc:	b580      	push	{r7, lr}
 800e8be:	b086      	sub	sp, #24
 800e8c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e8c2:	2300      	movs	r3, #0
 800e8c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e8c6:	4b4f      	ldr	r3, [pc, #316]	@ (800ea04 <xTaskIncrementTick+0x148>)
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	f040 8090 	bne.w	800e9f0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e8d0:	4b4d      	ldr	r3, [pc, #308]	@ (800ea08 <xTaskIncrementTick+0x14c>)
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	3301      	adds	r3, #1
 800e8d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e8d8:	4a4b      	ldr	r2, [pc, #300]	@ (800ea08 <xTaskIncrementTick+0x14c>)
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e8de:	693b      	ldr	r3, [r7, #16]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d121      	bne.n	800e928 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e8e4:	4b49      	ldr	r3, [pc, #292]	@ (800ea0c <xTaskIncrementTick+0x150>)
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d00b      	beq.n	800e906 <xTaskIncrementTick+0x4a>
	__asm volatile
 800e8ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8f2:	f383 8811 	msr	BASEPRI, r3
 800e8f6:	f3bf 8f6f 	isb	sy
 800e8fa:	f3bf 8f4f 	dsb	sy
 800e8fe:	603b      	str	r3, [r7, #0]
}
 800e900:	bf00      	nop
 800e902:	bf00      	nop
 800e904:	e7fd      	b.n	800e902 <xTaskIncrementTick+0x46>
 800e906:	4b41      	ldr	r3, [pc, #260]	@ (800ea0c <xTaskIncrementTick+0x150>)
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	60fb      	str	r3, [r7, #12]
 800e90c:	4b40      	ldr	r3, [pc, #256]	@ (800ea10 <xTaskIncrementTick+0x154>)
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	4a3e      	ldr	r2, [pc, #248]	@ (800ea0c <xTaskIncrementTick+0x150>)
 800e912:	6013      	str	r3, [r2, #0]
 800e914:	4a3e      	ldr	r2, [pc, #248]	@ (800ea10 <xTaskIncrementTick+0x154>)
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	6013      	str	r3, [r2, #0]
 800e91a:	4b3e      	ldr	r3, [pc, #248]	@ (800ea14 <xTaskIncrementTick+0x158>)
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	3301      	adds	r3, #1
 800e920:	4a3c      	ldr	r2, [pc, #240]	@ (800ea14 <xTaskIncrementTick+0x158>)
 800e922:	6013      	str	r3, [r2, #0]
 800e924:	f000 fad4 	bl	800eed0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e928:	4b3b      	ldr	r3, [pc, #236]	@ (800ea18 <xTaskIncrementTick+0x15c>)
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	693a      	ldr	r2, [r7, #16]
 800e92e:	429a      	cmp	r2, r3
 800e930:	d349      	bcc.n	800e9c6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e932:	4b36      	ldr	r3, [pc, #216]	@ (800ea0c <xTaskIncrementTick+0x150>)
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d104      	bne.n	800e946 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e93c:	4b36      	ldr	r3, [pc, #216]	@ (800ea18 <xTaskIncrementTick+0x15c>)
 800e93e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e942:	601a      	str	r2, [r3, #0]
					break;
 800e944:	e03f      	b.n	800e9c6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e946:	4b31      	ldr	r3, [pc, #196]	@ (800ea0c <xTaskIncrementTick+0x150>)
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	68db      	ldr	r3, [r3, #12]
 800e94c:	68db      	ldr	r3, [r3, #12]
 800e94e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e950:	68bb      	ldr	r3, [r7, #8]
 800e952:	685b      	ldr	r3, [r3, #4]
 800e954:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e956:	693a      	ldr	r2, [r7, #16]
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	429a      	cmp	r2, r3
 800e95c:	d203      	bcs.n	800e966 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e95e:	4a2e      	ldr	r2, [pc, #184]	@ (800ea18 <xTaskIncrementTick+0x15c>)
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e964:	e02f      	b.n	800e9c6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e966:	68bb      	ldr	r3, [r7, #8]
 800e968:	3304      	adds	r3, #4
 800e96a:	4618      	mov	r0, r3
 800e96c:	f7fe fd54 	bl	800d418 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e970:	68bb      	ldr	r3, [r7, #8]
 800e972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e974:	2b00      	cmp	r3, #0
 800e976:	d004      	beq.n	800e982 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e978:	68bb      	ldr	r3, [r7, #8]
 800e97a:	3318      	adds	r3, #24
 800e97c:	4618      	mov	r0, r3
 800e97e:	f7fe fd4b 	bl	800d418 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e982:	68bb      	ldr	r3, [r7, #8]
 800e984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e986:	4b25      	ldr	r3, [pc, #148]	@ (800ea1c <xTaskIncrementTick+0x160>)
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	429a      	cmp	r2, r3
 800e98c:	d903      	bls.n	800e996 <xTaskIncrementTick+0xda>
 800e98e:	68bb      	ldr	r3, [r7, #8]
 800e990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e992:	4a22      	ldr	r2, [pc, #136]	@ (800ea1c <xTaskIncrementTick+0x160>)
 800e994:	6013      	str	r3, [r2, #0]
 800e996:	68bb      	ldr	r3, [r7, #8]
 800e998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e99a:	4613      	mov	r3, r2
 800e99c:	009b      	lsls	r3, r3, #2
 800e99e:	4413      	add	r3, r2
 800e9a0:	009b      	lsls	r3, r3, #2
 800e9a2:	4a1f      	ldr	r2, [pc, #124]	@ (800ea20 <xTaskIncrementTick+0x164>)
 800e9a4:	441a      	add	r2, r3
 800e9a6:	68bb      	ldr	r3, [r7, #8]
 800e9a8:	3304      	adds	r3, #4
 800e9aa:	4619      	mov	r1, r3
 800e9ac:	4610      	mov	r0, r2
 800e9ae:	f7fe fcd6 	bl	800d35e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e9b2:	68bb      	ldr	r3, [r7, #8]
 800e9b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9b6:	4b1b      	ldr	r3, [pc, #108]	@ (800ea24 <xTaskIncrementTick+0x168>)
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9bc:	429a      	cmp	r2, r3
 800e9be:	d3b8      	bcc.n	800e932 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e9c0:	2301      	movs	r3, #1
 800e9c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e9c4:	e7b5      	b.n	800e932 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e9c6:	4b17      	ldr	r3, [pc, #92]	@ (800ea24 <xTaskIncrementTick+0x168>)
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9cc:	4914      	ldr	r1, [pc, #80]	@ (800ea20 <xTaskIncrementTick+0x164>)
 800e9ce:	4613      	mov	r3, r2
 800e9d0:	009b      	lsls	r3, r3, #2
 800e9d2:	4413      	add	r3, r2
 800e9d4:	009b      	lsls	r3, r3, #2
 800e9d6:	440b      	add	r3, r1
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	2b01      	cmp	r3, #1
 800e9dc:	d901      	bls.n	800e9e2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800e9de:	2301      	movs	r3, #1
 800e9e0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e9e2:	4b11      	ldr	r3, [pc, #68]	@ (800ea28 <xTaskIncrementTick+0x16c>)
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d007      	beq.n	800e9fa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800e9ea:	2301      	movs	r3, #1
 800e9ec:	617b      	str	r3, [r7, #20]
 800e9ee:	e004      	b.n	800e9fa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e9f0:	4b0e      	ldr	r3, [pc, #56]	@ (800ea2c <xTaskIncrementTick+0x170>)
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	3301      	adds	r3, #1
 800e9f6:	4a0d      	ldr	r2, [pc, #52]	@ (800ea2c <xTaskIncrementTick+0x170>)
 800e9f8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e9fa:	697b      	ldr	r3, [r7, #20]
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	3718      	adds	r7, #24
 800ea00:	46bd      	mov	sp, r7
 800ea02:	bd80      	pop	{r7, pc}
 800ea04:	2000198c 	.word	0x2000198c
 800ea08:	20001968 	.word	0x20001968
 800ea0c:	2000191c 	.word	0x2000191c
 800ea10:	20001920 	.word	0x20001920
 800ea14:	2000197c 	.word	0x2000197c
 800ea18:	20001984 	.word	0x20001984
 800ea1c:	2000196c 	.word	0x2000196c
 800ea20:	20001494 	.word	0x20001494
 800ea24:	20001490 	.word	0x20001490
 800ea28:	20001978 	.word	0x20001978
 800ea2c:	20001974 	.word	0x20001974

0800ea30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ea30:	b480      	push	{r7}
 800ea32:	b085      	sub	sp, #20
 800ea34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ea36:	4b28      	ldr	r3, [pc, #160]	@ (800ead8 <vTaskSwitchContext+0xa8>)
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d003      	beq.n	800ea46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ea3e:	4b27      	ldr	r3, [pc, #156]	@ (800eadc <vTaskSwitchContext+0xac>)
 800ea40:	2201      	movs	r2, #1
 800ea42:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ea44:	e042      	b.n	800eacc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800ea46:	4b25      	ldr	r3, [pc, #148]	@ (800eadc <vTaskSwitchContext+0xac>)
 800ea48:	2200      	movs	r2, #0
 800ea4a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea4c:	4b24      	ldr	r3, [pc, #144]	@ (800eae0 <vTaskSwitchContext+0xb0>)
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	60fb      	str	r3, [r7, #12]
 800ea52:	e011      	b.n	800ea78 <vTaskSwitchContext+0x48>
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d10b      	bne.n	800ea72 <vTaskSwitchContext+0x42>
	__asm volatile
 800ea5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea5e:	f383 8811 	msr	BASEPRI, r3
 800ea62:	f3bf 8f6f 	isb	sy
 800ea66:	f3bf 8f4f 	dsb	sy
 800ea6a:	607b      	str	r3, [r7, #4]
}
 800ea6c:	bf00      	nop
 800ea6e:	bf00      	nop
 800ea70:	e7fd      	b.n	800ea6e <vTaskSwitchContext+0x3e>
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	3b01      	subs	r3, #1
 800ea76:	60fb      	str	r3, [r7, #12]
 800ea78:	491a      	ldr	r1, [pc, #104]	@ (800eae4 <vTaskSwitchContext+0xb4>)
 800ea7a:	68fa      	ldr	r2, [r7, #12]
 800ea7c:	4613      	mov	r3, r2
 800ea7e:	009b      	lsls	r3, r3, #2
 800ea80:	4413      	add	r3, r2
 800ea82:	009b      	lsls	r3, r3, #2
 800ea84:	440b      	add	r3, r1
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d0e3      	beq.n	800ea54 <vTaskSwitchContext+0x24>
 800ea8c:	68fa      	ldr	r2, [r7, #12]
 800ea8e:	4613      	mov	r3, r2
 800ea90:	009b      	lsls	r3, r3, #2
 800ea92:	4413      	add	r3, r2
 800ea94:	009b      	lsls	r3, r3, #2
 800ea96:	4a13      	ldr	r2, [pc, #76]	@ (800eae4 <vTaskSwitchContext+0xb4>)
 800ea98:	4413      	add	r3, r2
 800ea9a:	60bb      	str	r3, [r7, #8]
 800ea9c:	68bb      	ldr	r3, [r7, #8]
 800ea9e:	685b      	ldr	r3, [r3, #4]
 800eaa0:	685a      	ldr	r2, [r3, #4]
 800eaa2:	68bb      	ldr	r3, [r7, #8]
 800eaa4:	605a      	str	r2, [r3, #4]
 800eaa6:	68bb      	ldr	r3, [r7, #8]
 800eaa8:	685a      	ldr	r2, [r3, #4]
 800eaaa:	68bb      	ldr	r3, [r7, #8]
 800eaac:	3308      	adds	r3, #8
 800eaae:	429a      	cmp	r2, r3
 800eab0:	d104      	bne.n	800eabc <vTaskSwitchContext+0x8c>
 800eab2:	68bb      	ldr	r3, [r7, #8]
 800eab4:	685b      	ldr	r3, [r3, #4]
 800eab6:	685a      	ldr	r2, [r3, #4]
 800eab8:	68bb      	ldr	r3, [r7, #8]
 800eaba:	605a      	str	r2, [r3, #4]
 800eabc:	68bb      	ldr	r3, [r7, #8]
 800eabe:	685b      	ldr	r3, [r3, #4]
 800eac0:	68db      	ldr	r3, [r3, #12]
 800eac2:	4a09      	ldr	r2, [pc, #36]	@ (800eae8 <vTaskSwitchContext+0xb8>)
 800eac4:	6013      	str	r3, [r2, #0]
 800eac6:	4a06      	ldr	r2, [pc, #24]	@ (800eae0 <vTaskSwitchContext+0xb0>)
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	6013      	str	r3, [r2, #0]
}
 800eacc:	bf00      	nop
 800eace:	3714      	adds	r7, #20
 800ead0:	46bd      	mov	sp, r7
 800ead2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead6:	4770      	bx	lr
 800ead8:	2000198c 	.word	0x2000198c
 800eadc:	20001978 	.word	0x20001978
 800eae0:	2000196c 	.word	0x2000196c
 800eae4:	20001494 	.word	0x20001494
 800eae8:	20001490 	.word	0x20001490

0800eaec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b084      	sub	sp, #16
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	6078      	str	r0, [r7, #4]
 800eaf4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d10b      	bne.n	800eb14 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800eafc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb00:	f383 8811 	msr	BASEPRI, r3
 800eb04:	f3bf 8f6f 	isb	sy
 800eb08:	f3bf 8f4f 	dsb	sy
 800eb0c:	60fb      	str	r3, [r7, #12]
}
 800eb0e:	bf00      	nop
 800eb10:	bf00      	nop
 800eb12:	e7fd      	b.n	800eb10 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800eb14:	4b07      	ldr	r3, [pc, #28]	@ (800eb34 <vTaskPlaceOnEventList+0x48>)
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	3318      	adds	r3, #24
 800eb1a:	4619      	mov	r1, r3
 800eb1c:	6878      	ldr	r0, [r7, #4]
 800eb1e:	f7fe fc42 	bl	800d3a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800eb22:	2101      	movs	r1, #1
 800eb24:	6838      	ldr	r0, [r7, #0]
 800eb26:	f000 fb91 	bl	800f24c <prvAddCurrentTaskToDelayedList>
}
 800eb2a:	bf00      	nop
 800eb2c:	3710      	adds	r7, #16
 800eb2e:	46bd      	mov	sp, r7
 800eb30:	bd80      	pop	{r7, pc}
 800eb32:	bf00      	nop
 800eb34:	20001490 	.word	0x20001490

0800eb38 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b086      	sub	sp, #24
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	60f8      	str	r0, [r7, #12]
 800eb40:	60b9      	str	r1, [r7, #8]
 800eb42:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d10b      	bne.n	800eb62 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800eb4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb4e:	f383 8811 	msr	BASEPRI, r3
 800eb52:	f3bf 8f6f 	isb	sy
 800eb56:	f3bf 8f4f 	dsb	sy
 800eb5a:	617b      	str	r3, [r7, #20]
}
 800eb5c:	bf00      	nop
 800eb5e:	bf00      	nop
 800eb60:	e7fd      	b.n	800eb5e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800eb62:	4b0a      	ldr	r3, [pc, #40]	@ (800eb8c <vTaskPlaceOnEventListRestricted+0x54>)
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	3318      	adds	r3, #24
 800eb68:	4619      	mov	r1, r3
 800eb6a:	68f8      	ldr	r0, [r7, #12]
 800eb6c:	f7fe fbf7 	bl	800d35e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d002      	beq.n	800eb7c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800eb76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800eb7a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800eb7c:	6879      	ldr	r1, [r7, #4]
 800eb7e:	68b8      	ldr	r0, [r7, #8]
 800eb80:	f000 fb64 	bl	800f24c <prvAddCurrentTaskToDelayedList>
	}
 800eb84:	bf00      	nop
 800eb86:	3718      	adds	r7, #24
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	bd80      	pop	{r7, pc}
 800eb8c:	20001490 	.word	0x20001490

0800eb90 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b086      	sub	sp, #24
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	68db      	ldr	r3, [r3, #12]
 800eb9c:	68db      	ldr	r3, [r3, #12]
 800eb9e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800eba0:	693b      	ldr	r3, [r7, #16]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d10b      	bne.n	800ebbe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800eba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebaa:	f383 8811 	msr	BASEPRI, r3
 800ebae:	f3bf 8f6f 	isb	sy
 800ebb2:	f3bf 8f4f 	dsb	sy
 800ebb6:	60fb      	str	r3, [r7, #12]
}
 800ebb8:	bf00      	nop
 800ebba:	bf00      	nop
 800ebbc:	e7fd      	b.n	800ebba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ebbe:	693b      	ldr	r3, [r7, #16]
 800ebc0:	3318      	adds	r3, #24
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	f7fe fc28 	bl	800d418 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ebc8:	4b1d      	ldr	r3, [pc, #116]	@ (800ec40 <xTaskRemoveFromEventList+0xb0>)
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d11d      	bne.n	800ec0c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ebd0:	693b      	ldr	r3, [r7, #16]
 800ebd2:	3304      	adds	r3, #4
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	f7fe fc1f 	bl	800d418 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ebda:	693b      	ldr	r3, [r7, #16]
 800ebdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ebde:	4b19      	ldr	r3, [pc, #100]	@ (800ec44 <xTaskRemoveFromEventList+0xb4>)
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	429a      	cmp	r2, r3
 800ebe4:	d903      	bls.n	800ebee <xTaskRemoveFromEventList+0x5e>
 800ebe6:	693b      	ldr	r3, [r7, #16]
 800ebe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebea:	4a16      	ldr	r2, [pc, #88]	@ (800ec44 <xTaskRemoveFromEventList+0xb4>)
 800ebec:	6013      	str	r3, [r2, #0]
 800ebee:	693b      	ldr	r3, [r7, #16]
 800ebf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ebf2:	4613      	mov	r3, r2
 800ebf4:	009b      	lsls	r3, r3, #2
 800ebf6:	4413      	add	r3, r2
 800ebf8:	009b      	lsls	r3, r3, #2
 800ebfa:	4a13      	ldr	r2, [pc, #76]	@ (800ec48 <xTaskRemoveFromEventList+0xb8>)
 800ebfc:	441a      	add	r2, r3
 800ebfe:	693b      	ldr	r3, [r7, #16]
 800ec00:	3304      	adds	r3, #4
 800ec02:	4619      	mov	r1, r3
 800ec04:	4610      	mov	r0, r2
 800ec06:	f7fe fbaa 	bl	800d35e <vListInsertEnd>
 800ec0a:	e005      	b.n	800ec18 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ec0c:	693b      	ldr	r3, [r7, #16]
 800ec0e:	3318      	adds	r3, #24
 800ec10:	4619      	mov	r1, r3
 800ec12:	480e      	ldr	r0, [pc, #56]	@ (800ec4c <xTaskRemoveFromEventList+0xbc>)
 800ec14:	f7fe fba3 	bl	800d35e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ec18:	693b      	ldr	r3, [r7, #16]
 800ec1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ec1c:	4b0c      	ldr	r3, [pc, #48]	@ (800ec50 <xTaskRemoveFromEventList+0xc0>)
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec22:	429a      	cmp	r2, r3
 800ec24:	d905      	bls.n	800ec32 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ec26:	2301      	movs	r3, #1
 800ec28:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ec2a:	4b0a      	ldr	r3, [pc, #40]	@ (800ec54 <xTaskRemoveFromEventList+0xc4>)
 800ec2c:	2201      	movs	r2, #1
 800ec2e:	601a      	str	r2, [r3, #0]
 800ec30:	e001      	b.n	800ec36 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ec32:	2300      	movs	r3, #0
 800ec34:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ec36:	697b      	ldr	r3, [r7, #20]
}
 800ec38:	4618      	mov	r0, r3
 800ec3a:	3718      	adds	r7, #24
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	bd80      	pop	{r7, pc}
 800ec40:	2000198c 	.word	0x2000198c
 800ec44:	2000196c 	.word	0x2000196c
 800ec48:	20001494 	.word	0x20001494
 800ec4c:	20001924 	.word	0x20001924
 800ec50:	20001490 	.word	0x20001490
 800ec54:	20001978 	.word	0x20001978

0800ec58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ec58:	b480      	push	{r7}
 800ec5a:	b083      	sub	sp, #12
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ec60:	4b06      	ldr	r3, [pc, #24]	@ (800ec7c <vTaskInternalSetTimeOutState+0x24>)
 800ec62:	681a      	ldr	r2, [r3, #0]
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ec68:	4b05      	ldr	r3, [pc, #20]	@ (800ec80 <vTaskInternalSetTimeOutState+0x28>)
 800ec6a:	681a      	ldr	r2, [r3, #0]
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	605a      	str	r2, [r3, #4]
}
 800ec70:	bf00      	nop
 800ec72:	370c      	adds	r7, #12
 800ec74:	46bd      	mov	sp, r7
 800ec76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7a:	4770      	bx	lr
 800ec7c:	2000197c 	.word	0x2000197c
 800ec80:	20001968 	.word	0x20001968

0800ec84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	b088      	sub	sp, #32
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
 800ec8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d10b      	bne.n	800ecac <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ec94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec98:	f383 8811 	msr	BASEPRI, r3
 800ec9c:	f3bf 8f6f 	isb	sy
 800eca0:	f3bf 8f4f 	dsb	sy
 800eca4:	613b      	str	r3, [r7, #16]
}
 800eca6:	bf00      	nop
 800eca8:	bf00      	nop
 800ecaa:	e7fd      	b.n	800eca8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ecac:	683b      	ldr	r3, [r7, #0]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d10b      	bne.n	800ecca <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ecb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecb6:	f383 8811 	msr	BASEPRI, r3
 800ecba:	f3bf 8f6f 	isb	sy
 800ecbe:	f3bf 8f4f 	dsb	sy
 800ecc2:	60fb      	str	r3, [r7, #12]
}
 800ecc4:	bf00      	nop
 800ecc6:	bf00      	nop
 800ecc8:	e7fd      	b.n	800ecc6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ecca:	f000 ff9d 	bl	800fc08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ecce:	4b1d      	ldr	r3, [pc, #116]	@ (800ed44 <xTaskCheckForTimeOut+0xc0>)
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	685b      	ldr	r3, [r3, #4]
 800ecd8:	69ba      	ldr	r2, [r7, #24]
 800ecda:	1ad3      	subs	r3, r2, r3
 800ecdc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ecde:	683b      	ldr	r3, [r7, #0]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ece6:	d102      	bne.n	800ecee <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ece8:	2300      	movs	r3, #0
 800ecea:	61fb      	str	r3, [r7, #28]
 800ecec:	e023      	b.n	800ed36 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	681a      	ldr	r2, [r3, #0]
 800ecf2:	4b15      	ldr	r3, [pc, #84]	@ (800ed48 <xTaskCheckForTimeOut+0xc4>)
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	429a      	cmp	r2, r3
 800ecf8:	d007      	beq.n	800ed0a <xTaskCheckForTimeOut+0x86>
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	685b      	ldr	r3, [r3, #4]
 800ecfe:	69ba      	ldr	r2, [r7, #24]
 800ed00:	429a      	cmp	r2, r3
 800ed02:	d302      	bcc.n	800ed0a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ed04:	2301      	movs	r3, #1
 800ed06:	61fb      	str	r3, [r7, #28]
 800ed08:	e015      	b.n	800ed36 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	697a      	ldr	r2, [r7, #20]
 800ed10:	429a      	cmp	r2, r3
 800ed12:	d20b      	bcs.n	800ed2c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ed14:	683b      	ldr	r3, [r7, #0]
 800ed16:	681a      	ldr	r2, [r3, #0]
 800ed18:	697b      	ldr	r3, [r7, #20]
 800ed1a:	1ad2      	subs	r2, r2, r3
 800ed1c:	683b      	ldr	r3, [r7, #0]
 800ed1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ed20:	6878      	ldr	r0, [r7, #4]
 800ed22:	f7ff ff99 	bl	800ec58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ed26:	2300      	movs	r3, #0
 800ed28:	61fb      	str	r3, [r7, #28]
 800ed2a:	e004      	b.n	800ed36 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ed2c:	683b      	ldr	r3, [r7, #0]
 800ed2e:	2200      	movs	r2, #0
 800ed30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ed32:	2301      	movs	r3, #1
 800ed34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ed36:	f000 ff99 	bl	800fc6c <vPortExitCritical>

	return xReturn;
 800ed3a:	69fb      	ldr	r3, [r7, #28]
}
 800ed3c:	4618      	mov	r0, r3
 800ed3e:	3720      	adds	r7, #32
 800ed40:	46bd      	mov	sp, r7
 800ed42:	bd80      	pop	{r7, pc}
 800ed44:	20001968 	.word	0x20001968
 800ed48:	2000197c 	.word	0x2000197c

0800ed4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ed4c:	b480      	push	{r7}
 800ed4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ed50:	4b03      	ldr	r3, [pc, #12]	@ (800ed60 <vTaskMissedYield+0x14>)
 800ed52:	2201      	movs	r2, #1
 800ed54:	601a      	str	r2, [r3, #0]
}
 800ed56:	bf00      	nop
 800ed58:	46bd      	mov	sp, r7
 800ed5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed5e:	4770      	bx	lr
 800ed60:	20001978 	.word	0x20001978

0800ed64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ed64:	b580      	push	{r7, lr}
 800ed66:	b082      	sub	sp, #8
 800ed68:	af00      	add	r7, sp, #0
 800ed6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ed6c:	f000 f852 	bl	800ee14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ed70:	4b06      	ldr	r3, [pc, #24]	@ (800ed8c <prvIdleTask+0x28>)
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	2b01      	cmp	r3, #1
 800ed76:	d9f9      	bls.n	800ed6c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ed78:	4b05      	ldr	r3, [pc, #20]	@ (800ed90 <prvIdleTask+0x2c>)
 800ed7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ed7e:	601a      	str	r2, [r3, #0]
 800ed80:	f3bf 8f4f 	dsb	sy
 800ed84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ed88:	e7f0      	b.n	800ed6c <prvIdleTask+0x8>
 800ed8a:	bf00      	nop
 800ed8c:	20001494 	.word	0x20001494
 800ed90:	e000ed04 	.word	0xe000ed04

0800ed94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ed94:	b580      	push	{r7, lr}
 800ed96:	b082      	sub	sp, #8
 800ed98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	607b      	str	r3, [r7, #4]
 800ed9e:	e00c      	b.n	800edba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800eda0:	687a      	ldr	r2, [r7, #4]
 800eda2:	4613      	mov	r3, r2
 800eda4:	009b      	lsls	r3, r3, #2
 800eda6:	4413      	add	r3, r2
 800eda8:	009b      	lsls	r3, r3, #2
 800edaa:	4a12      	ldr	r2, [pc, #72]	@ (800edf4 <prvInitialiseTaskLists+0x60>)
 800edac:	4413      	add	r3, r2
 800edae:	4618      	mov	r0, r3
 800edb0:	f7fe faa8 	bl	800d304 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	3301      	adds	r3, #1
 800edb8:	607b      	str	r3, [r7, #4]
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	2b37      	cmp	r3, #55	@ 0x37
 800edbe:	d9ef      	bls.n	800eda0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800edc0:	480d      	ldr	r0, [pc, #52]	@ (800edf8 <prvInitialiseTaskLists+0x64>)
 800edc2:	f7fe fa9f 	bl	800d304 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800edc6:	480d      	ldr	r0, [pc, #52]	@ (800edfc <prvInitialiseTaskLists+0x68>)
 800edc8:	f7fe fa9c 	bl	800d304 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800edcc:	480c      	ldr	r0, [pc, #48]	@ (800ee00 <prvInitialiseTaskLists+0x6c>)
 800edce:	f7fe fa99 	bl	800d304 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800edd2:	480c      	ldr	r0, [pc, #48]	@ (800ee04 <prvInitialiseTaskLists+0x70>)
 800edd4:	f7fe fa96 	bl	800d304 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800edd8:	480b      	ldr	r0, [pc, #44]	@ (800ee08 <prvInitialiseTaskLists+0x74>)
 800edda:	f7fe fa93 	bl	800d304 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800edde:	4b0b      	ldr	r3, [pc, #44]	@ (800ee0c <prvInitialiseTaskLists+0x78>)
 800ede0:	4a05      	ldr	r2, [pc, #20]	@ (800edf8 <prvInitialiseTaskLists+0x64>)
 800ede2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ede4:	4b0a      	ldr	r3, [pc, #40]	@ (800ee10 <prvInitialiseTaskLists+0x7c>)
 800ede6:	4a05      	ldr	r2, [pc, #20]	@ (800edfc <prvInitialiseTaskLists+0x68>)
 800ede8:	601a      	str	r2, [r3, #0]
}
 800edea:	bf00      	nop
 800edec:	3708      	adds	r7, #8
 800edee:	46bd      	mov	sp, r7
 800edf0:	bd80      	pop	{r7, pc}
 800edf2:	bf00      	nop
 800edf4:	20001494 	.word	0x20001494
 800edf8:	200018f4 	.word	0x200018f4
 800edfc:	20001908 	.word	0x20001908
 800ee00:	20001924 	.word	0x20001924
 800ee04:	20001938 	.word	0x20001938
 800ee08:	20001950 	.word	0x20001950
 800ee0c:	2000191c 	.word	0x2000191c
 800ee10:	20001920 	.word	0x20001920

0800ee14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ee14:	b580      	push	{r7, lr}
 800ee16:	b082      	sub	sp, #8
 800ee18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ee1a:	e019      	b.n	800ee50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ee1c:	f000 fef4 	bl	800fc08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee20:	4b10      	ldr	r3, [pc, #64]	@ (800ee64 <prvCheckTasksWaitingTermination+0x50>)
 800ee22:	68db      	ldr	r3, [r3, #12]
 800ee24:	68db      	ldr	r3, [r3, #12]
 800ee26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	3304      	adds	r3, #4
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	f7fe faf3 	bl	800d418 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ee32:	4b0d      	ldr	r3, [pc, #52]	@ (800ee68 <prvCheckTasksWaitingTermination+0x54>)
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	3b01      	subs	r3, #1
 800ee38:	4a0b      	ldr	r2, [pc, #44]	@ (800ee68 <prvCheckTasksWaitingTermination+0x54>)
 800ee3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ee3c:	4b0b      	ldr	r3, [pc, #44]	@ (800ee6c <prvCheckTasksWaitingTermination+0x58>)
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	3b01      	subs	r3, #1
 800ee42:	4a0a      	ldr	r2, [pc, #40]	@ (800ee6c <prvCheckTasksWaitingTermination+0x58>)
 800ee44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ee46:	f000 ff11 	bl	800fc6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ee4a:	6878      	ldr	r0, [r7, #4]
 800ee4c:	f000 f810 	bl	800ee70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ee50:	4b06      	ldr	r3, [pc, #24]	@ (800ee6c <prvCheckTasksWaitingTermination+0x58>)
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d1e1      	bne.n	800ee1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ee58:	bf00      	nop
 800ee5a:	bf00      	nop
 800ee5c:	3708      	adds	r7, #8
 800ee5e:	46bd      	mov	sp, r7
 800ee60:	bd80      	pop	{r7, pc}
 800ee62:	bf00      	nop
 800ee64:	20001938 	.word	0x20001938
 800ee68:	20001964 	.word	0x20001964
 800ee6c:	2000194c 	.word	0x2000194c

0800ee70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ee70:	b580      	push	{r7, lr}
 800ee72:	b084      	sub	sp, #16
 800ee74:	af00      	add	r7, sp, #0
 800ee76:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d108      	bne.n	800ee94 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee86:	4618      	mov	r0, r3
 800ee88:	f001 f8ae 	bl	800ffe8 <vPortFree>
				vPortFree( pxTCB );
 800ee8c:	6878      	ldr	r0, [r7, #4]
 800ee8e:	f001 f8ab 	bl	800ffe8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ee92:	e019      	b.n	800eec8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800ee9a:	2b01      	cmp	r3, #1
 800ee9c:	d103      	bne.n	800eea6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800ee9e:	6878      	ldr	r0, [r7, #4]
 800eea0:	f001 f8a2 	bl	800ffe8 <vPortFree>
	}
 800eea4:	e010      	b.n	800eec8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800eeac:	2b02      	cmp	r3, #2
 800eeae:	d00b      	beq.n	800eec8 <prvDeleteTCB+0x58>
	__asm volatile
 800eeb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eeb4:	f383 8811 	msr	BASEPRI, r3
 800eeb8:	f3bf 8f6f 	isb	sy
 800eebc:	f3bf 8f4f 	dsb	sy
 800eec0:	60fb      	str	r3, [r7, #12]
}
 800eec2:	bf00      	nop
 800eec4:	bf00      	nop
 800eec6:	e7fd      	b.n	800eec4 <prvDeleteTCB+0x54>
	}
 800eec8:	bf00      	nop
 800eeca:	3710      	adds	r7, #16
 800eecc:	46bd      	mov	sp, r7
 800eece:	bd80      	pop	{r7, pc}

0800eed0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800eed0:	b480      	push	{r7}
 800eed2:	b083      	sub	sp, #12
 800eed4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eed6:	4b0c      	ldr	r3, [pc, #48]	@ (800ef08 <prvResetNextTaskUnblockTime+0x38>)
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d104      	bne.n	800eeea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800eee0:	4b0a      	ldr	r3, [pc, #40]	@ (800ef0c <prvResetNextTaskUnblockTime+0x3c>)
 800eee2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800eee6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800eee8:	e008      	b.n	800eefc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eeea:	4b07      	ldr	r3, [pc, #28]	@ (800ef08 <prvResetNextTaskUnblockTime+0x38>)
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	68db      	ldr	r3, [r3, #12]
 800eef0:	68db      	ldr	r3, [r3, #12]
 800eef2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	685b      	ldr	r3, [r3, #4]
 800eef8:	4a04      	ldr	r2, [pc, #16]	@ (800ef0c <prvResetNextTaskUnblockTime+0x3c>)
 800eefa:	6013      	str	r3, [r2, #0]
}
 800eefc:	bf00      	nop
 800eefe:	370c      	adds	r7, #12
 800ef00:	46bd      	mov	sp, r7
 800ef02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef06:	4770      	bx	lr
 800ef08:	2000191c 	.word	0x2000191c
 800ef0c:	20001984 	.word	0x20001984

0800ef10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800ef10:	b480      	push	{r7}
 800ef12:	b083      	sub	sp, #12
 800ef14:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800ef16:	4b05      	ldr	r3, [pc, #20]	@ (800ef2c <xTaskGetCurrentTaskHandle+0x1c>)
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800ef1c:	687b      	ldr	r3, [r7, #4]
	}
 800ef1e:	4618      	mov	r0, r3
 800ef20:	370c      	adds	r7, #12
 800ef22:	46bd      	mov	sp, r7
 800ef24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef28:	4770      	bx	lr
 800ef2a:	bf00      	nop
 800ef2c:	20001490 	.word	0x20001490

0800ef30 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ef30:	b480      	push	{r7}
 800ef32:	b083      	sub	sp, #12
 800ef34:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ef36:	4b0b      	ldr	r3, [pc, #44]	@ (800ef64 <xTaskGetSchedulerState+0x34>)
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d102      	bne.n	800ef44 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ef3e:	2301      	movs	r3, #1
 800ef40:	607b      	str	r3, [r7, #4]
 800ef42:	e008      	b.n	800ef56 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ef44:	4b08      	ldr	r3, [pc, #32]	@ (800ef68 <xTaskGetSchedulerState+0x38>)
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d102      	bne.n	800ef52 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ef4c:	2302      	movs	r3, #2
 800ef4e:	607b      	str	r3, [r7, #4]
 800ef50:	e001      	b.n	800ef56 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ef52:	2300      	movs	r3, #0
 800ef54:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ef56:	687b      	ldr	r3, [r7, #4]
	}
 800ef58:	4618      	mov	r0, r3
 800ef5a:	370c      	adds	r7, #12
 800ef5c:	46bd      	mov	sp, r7
 800ef5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef62:	4770      	bx	lr
 800ef64:	20001970 	.word	0x20001970
 800ef68:	2000198c 	.word	0x2000198c

0800ef6c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b084      	sub	sp, #16
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ef78:	2300      	movs	r3, #0
 800ef7a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d051      	beq.n	800f026 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ef82:	68bb      	ldr	r3, [r7, #8]
 800ef84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef86:	4b2a      	ldr	r3, [pc, #168]	@ (800f030 <xTaskPriorityInherit+0xc4>)
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef8c:	429a      	cmp	r2, r3
 800ef8e:	d241      	bcs.n	800f014 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ef90:	68bb      	ldr	r3, [r7, #8]
 800ef92:	699b      	ldr	r3, [r3, #24]
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	db06      	blt.n	800efa6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ef98:	4b25      	ldr	r3, [pc, #148]	@ (800f030 <xTaskPriorityInherit+0xc4>)
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef9e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800efa2:	68bb      	ldr	r3, [r7, #8]
 800efa4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800efa6:	68bb      	ldr	r3, [r7, #8]
 800efa8:	6959      	ldr	r1, [r3, #20]
 800efaa:	68bb      	ldr	r3, [r7, #8]
 800efac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efae:	4613      	mov	r3, r2
 800efb0:	009b      	lsls	r3, r3, #2
 800efb2:	4413      	add	r3, r2
 800efb4:	009b      	lsls	r3, r3, #2
 800efb6:	4a1f      	ldr	r2, [pc, #124]	@ (800f034 <xTaskPriorityInherit+0xc8>)
 800efb8:	4413      	add	r3, r2
 800efba:	4299      	cmp	r1, r3
 800efbc:	d122      	bne.n	800f004 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800efbe:	68bb      	ldr	r3, [r7, #8]
 800efc0:	3304      	adds	r3, #4
 800efc2:	4618      	mov	r0, r3
 800efc4:	f7fe fa28 	bl	800d418 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800efc8:	4b19      	ldr	r3, [pc, #100]	@ (800f030 <xTaskPriorityInherit+0xc4>)
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efce:	68bb      	ldr	r3, [r7, #8]
 800efd0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800efd2:	68bb      	ldr	r3, [r7, #8]
 800efd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efd6:	4b18      	ldr	r3, [pc, #96]	@ (800f038 <xTaskPriorityInherit+0xcc>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	429a      	cmp	r2, r3
 800efdc:	d903      	bls.n	800efe6 <xTaskPriorityInherit+0x7a>
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efe2:	4a15      	ldr	r2, [pc, #84]	@ (800f038 <xTaskPriorityInherit+0xcc>)
 800efe4:	6013      	str	r3, [r2, #0]
 800efe6:	68bb      	ldr	r3, [r7, #8]
 800efe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efea:	4613      	mov	r3, r2
 800efec:	009b      	lsls	r3, r3, #2
 800efee:	4413      	add	r3, r2
 800eff0:	009b      	lsls	r3, r3, #2
 800eff2:	4a10      	ldr	r2, [pc, #64]	@ (800f034 <xTaskPriorityInherit+0xc8>)
 800eff4:	441a      	add	r2, r3
 800eff6:	68bb      	ldr	r3, [r7, #8]
 800eff8:	3304      	adds	r3, #4
 800effa:	4619      	mov	r1, r3
 800effc:	4610      	mov	r0, r2
 800effe:	f7fe f9ae 	bl	800d35e <vListInsertEnd>
 800f002:	e004      	b.n	800f00e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f004:	4b0a      	ldr	r3, [pc, #40]	@ (800f030 <xTaskPriorityInherit+0xc4>)
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f00a:	68bb      	ldr	r3, [r7, #8]
 800f00c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800f00e:	2301      	movs	r3, #1
 800f010:	60fb      	str	r3, [r7, #12]
 800f012:	e008      	b.n	800f026 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f014:	68bb      	ldr	r3, [r7, #8]
 800f016:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f018:	4b05      	ldr	r3, [pc, #20]	@ (800f030 <xTaskPriorityInherit+0xc4>)
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f01e:	429a      	cmp	r2, r3
 800f020:	d201      	bcs.n	800f026 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f022:	2301      	movs	r3, #1
 800f024:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f026:	68fb      	ldr	r3, [r7, #12]
	}
 800f028:	4618      	mov	r0, r3
 800f02a:	3710      	adds	r7, #16
 800f02c:	46bd      	mov	sp, r7
 800f02e:	bd80      	pop	{r7, pc}
 800f030:	20001490 	.word	0x20001490
 800f034:	20001494 	.word	0x20001494
 800f038:	2000196c 	.word	0x2000196c

0800f03c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f03c:	b580      	push	{r7, lr}
 800f03e:	b086      	sub	sp, #24
 800f040:	af00      	add	r7, sp, #0
 800f042:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f048:	2300      	movs	r3, #0
 800f04a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d058      	beq.n	800f104 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f052:	4b2f      	ldr	r3, [pc, #188]	@ (800f110 <xTaskPriorityDisinherit+0xd4>)
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	693a      	ldr	r2, [r7, #16]
 800f058:	429a      	cmp	r2, r3
 800f05a:	d00b      	beq.n	800f074 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800f05c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f060:	f383 8811 	msr	BASEPRI, r3
 800f064:	f3bf 8f6f 	isb	sy
 800f068:	f3bf 8f4f 	dsb	sy
 800f06c:	60fb      	str	r3, [r7, #12]
}
 800f06e:	bf00      	nop
 800f070:	bf00      	nop
 800f072:	e7fd      	b.n	800f070 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f074:	693b      	ldr	r3, [r7, #16]
 800f076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d10b      	bne.n	800f094 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800f07c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f080:	f383 8811 	msr	BASEPRI, r3
 800f084:	f3bf 8f6f 	isb	sy
 800f088:	f3bf 8f4f 	dsb	sy
 800f08c:	60bb      	str	r3, [r7, #8]
}
 800f08e:	bf00      	nop
 800f090:	bf00      	nop
 800f092:	e7fd      	b.n	800f090 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800f094:	693b      	ldr	r3, [r7, #16]
 800f096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f098:	1e5a      	subs	r2, r3, #1
 800f09a:	693b      	ldr	r3, [r7, #16]
 800f09c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f09e:	693b      	ldr	r3, [r7, #16]
 800f0a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0a2:	693b      	ldr	r3, [r7, #16]
 800f0a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f0a6:	429a      	cmp	r2, r3
 800f0a8:	d02c      	beq.n	800f104 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f0aa:	693b      	ldr	r3, [r7, #16]
 800f0ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d128      	bne.n	800f104 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f0b2:	693b      	ldr	r3, [r7, #16]
 800f0b4:	3304      	adds	r3, #4
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f7fe f9ae 	bl	800d418 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f0bc:	693b      	ldr	r3, [r7, #16]
 800f0be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f0c0:	693b      	ldr	r3, [r7, #16]
 800f0c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f0c4:	693b      	ldr	r3, [r7, #16]
 800f0c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f0cc:	693b      	ldr	r3, [r7, #16]
 800f0ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f0d0:	693b      	ldr	r3, [r7, #16]
 800f0d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0d4:	4b0f      	ldr	r3, [pc, #60]	@ (800f114 <xTaskPriorityDisinherit+0xd8>)
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	429a      	cmp	r2, r3
 800f0da:	d903      	bls.n	800f0e4 <xTaskPriorityDisinherit+0xa8>
 800f0dc:	693b      	ldr	r3, [r7, #16]
 800f0de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0e0:	4a0c      	ldr	r2, [pc, #48]	@ (800f114 <xTaskPriorityDisinherit+0xd8>)
 800f0e2:	6013      	str	r3, [r2, #0]
 800f0e4:	693b      	ldr	r3, [r7, #16]
 800f0e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0e8:	4613      	mov	r3, r2
 800f0ea:	009b      	lsls	r3, r3, #2
 800f0ec:	4413      	add	r3, r2
 800f0ee:	009b      	lsls	r3, r3, #2
 800f0f0:	4a09      	ldr	r2, [pc, #36]	@ (800f118 <xTaskPriorityDisinherit+0xdc>)
 800f0f2:	441a      	add	r2, r3
 800f0f4:	693b      	ldr	r3, [r7, #16]
 800f0f6:	3304      	adds	r3, #4
 800f0f8:	4619      	mov	r1, r3
 800f0fa:	4610      	mov	r0, r2
 800f0fc:	f7fe f92f 	bl	800d35e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f100:	2301      	movs	r3, #1
 800f102:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f104:	697b      	ldr	r3, [r7, #20]
	}
 800f106:	4618      	mov	r0, r3
 800f108:	3718      	adds	r7, #24
 800f10a:	46bd      	mov	sp, r7
 800f10c:	bd80      	pop	{r7, pc}
 800f10e:	bf00      	nop
 800f110:	20001490 	.word	0x20001490
 800f114:	2000196c 	.word	0x2000196c
 800f118:	20001494 	.word	0x20001494

0800f11c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f11c:	b580      	push	{r7, lr}
 800f11e:	b088      	sub	sp, #32
 800f120:	af00      	add	r7, sp, #0
 800f122:	6078      	str	r0, [r7, #4]
 800f124:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f12a:	2301      	movs	r3, #1
 800f12c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	2b00      	cmp	r3, #0
 800f132:	d06c      	beq.n	800f20e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f134:	69bb      	ldr	r3, [r7, #24]
 800f136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d10b      	bne.n	800f154 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800f13c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f140:	f383 8811 	msr	BASEPRI, r3
 800f144:	f3bf 8f6f 	isb	sy
 800f148:	f3bf 8f4f 	dsb	sy
 800f14c:	60fb      	str	r3, [r7, #12]
}
 800f14e:	bf00      	nop
 800f150:	bf00      	nop
 800f152:	e7fd      	b.n	800f150 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f154:	69bb      	ldr	r3, [r7, #24]
 800f156:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f158:	683a      	ldr	r2, [r7, #0]
 800f15a:	429a      	cmp	r2, r3
 800f15c:	d902      	bls.n	800f164 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f15e:	683b      	ldr	r3, [r7, #0]
 800f160:	61fb      	str	r3, [r7, #28]
 800f162:	e002      	b.n	800f16a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f164:	69bb      	ldr	r3, [r7, #24]
 800f166:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f168:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f16a:	69bb      	ldr	r3, [r7, #24]
 800f16c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f16e:	69fa      	ldr	r2, [r7, #28]
 800f170:	429a      	cmp	r2, r3
 800f172:	d04c      	beq.n	800f20e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f174:	69bb      	ldr	r3, [r7, #24]
 800f176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f178:	697a      	ldr	r2, [r7, #20]
 800f17a:	429a      	cmp	r2, r3
 800f17c:	d147      	bne.n	800f20e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f17e:	4b26      	ldr	r3, [pc, #152]	@ (800f218 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	69ba      	ldr	r2, [r7, #24]
 800f184:	429a      	cmp	r2, r3
 800f186:	d10b      	bne.n	800f1a0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800f188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f18c:	f383 8811 	msr	BASEPRI, r3
 800f190:	f3bf 8f6f 	isb	sy
 800f194:	f3bf 8f4f 	dsb	sy
 800f198:	60bb      	str	r3, [r7, #8]
}
 800f19a:	bf00      	nop
 800f19c:	bf00      	nop
 800f19e:	e7fd      	b.n	800f19c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f1a0:	69bb      	ldr	r3, [r7, #24]
 800f1a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1a4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f1a6:	69bb      	ldr	r3, [r7, #24]
 800f1a8:	69fa      	ldr	r2, [r7, #28]
 800f1aa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f1ac:	69bb      	ldr	r3, [r7, #24]
 800f1ae:	699b      	ldr	r3, [r3, #24]
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	db04      	blt.n	800f1be <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f1b4:	69fb      	ldr	r3, [r7, #28]
 800f1b6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f1ba:	69bb      	ldr	r3, [r7, #24]
 800f1bc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f1be:	69bb      	ldr	r3, [r7, #24]
 800f1c0:	6959      	ldr	r1, [r3, #20]
 800f1c2:	693a      	ldr	r2, [r7, #16]
 800f1c4:	4613      	mov	r3, r2
 800f1c6:	009b      	lsls	r3, r3, #2
 800f1c8:	4413      	add	r3, r2
 800f1ca:	009b      	lsls	r3, r3, #2
 800f1cc:	4a13      	ldr	r2, [pc, #76]	@ (800f21c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f1ce:	4413      	add	r3, r2
 800f1d0:	4299      	cmp	r1, r3
 800f1d2:	d11c      	bne.n	800f20e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f1d4:	69bb      	ldr	r3, [r7, #24]
 800f1d6:	3304      	adds	r3, #4
 800f1d8:	4618      	mov	r0, r3
 800f1da:	f7fe f91d 	bl	800d418 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f1de:	69bb      	ldr	r3, [r7, #24]
 800f1e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f1e2:	4b0f      	ldr	r3, [pc, #60]	@ (800f220 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	429a      	cmp	r2, r3
 800f1e8:	d903      	bls.n	800f1f2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800f1ea:	69bb      	ldr	r3, [r7, #24]
 800f1ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1ee:	4a0c      	ldr	r2, [pc, #48]	@ (800f220 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f1f0:	6013      	str	r3, [r2, #0]
 800f1f2:	69bb      	ldr	r3, [r7, #24]
 800f1f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f1f6:	4613      	mov	r3, r2
 800f1f8:	009b      	lsls	r3, r3, #2
 800f1fa:	4413      	add	r3, r2
 800f1fc:	009b      	lsls	r3, r3, #2
 800f1fe:	4a07      	ldr	r2, [pc, #28]	@ (800f21c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f200:	441a      	add	r2, r3
 800f202:	69bb      	ldr	r3, [r7, #24]
 800f204:	3304      	adds	r3, #4
 800f206:	4619      	mov	r1, r3
 800f208:	4610      	mov	r0, r2
 800f20a:	f7fe f8a8 	bl	800d35e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f20e:	bf00      	nop
 800f210:	3720      	adds	r7, #32
 800f212:	46bd      	mov	sp, r7
 800f214:	bd80      	pop	{r7, pc}
 800f216:	bf00      	nop
 800f218:	20001490 	.word	0x20001490
 800f21c:	20001494 	.word	0x20001494
 800f220:	2000196c 	.word	0x2000196c

0800f224 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f224:	b480      	push	{r7}
 800f226:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f228:	4b07      	ldr	r3, [pc, #28]	@ (800f248 <pvTaskIncrementMutexHeldCount+0x24>)
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d004      	beq.n	800f23a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f230:	4b05      	ldr	r3, [pc, #20]	@ (800f248 <pvTaskIncrementMutexHeldCount+0x24>)
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f236:	3201      	adds	r2, #1
 800f238:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800f23a:	4b03      	ldr	r3, [pc, #12]	@ (800f248 <pvTaskIncrementMutexHeldCount+0x24>)
 800f23c:	681b      	ldr	r3, [r3, #0]
	}
 800f23e:	4618      	mov	r0, r3
 800f240:	46bd      	mov	sp, r7
 800f242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f246:	4770      	bx	lr
 800f248:	20001490 	.word	0x20001490

0800f24c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f24c:	b580      	push	{r7, lr}
 800f24e:	b084      	sub	sp, #16
 800f250:	af00      	add	r7, sp, #0
 800f252:	6078      	str	r0, [r7, #4]
 800f254:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f256:	4b21      	ldr	r3, [pc, #132]	@ (800f2dc <prvAddCurrentTaskToDelayedList+0x90>)
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f25c:	4b20      	ldr	r3, [pc, #128]	@ (800f2e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	3304      	adds	r3, #4
 800f262:	4618      	mov	r0, r3
 800f264:	f7fe f8d8 	bl	800d418 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f26e:	d10a      	bne.n	800f286 <prvAddCurrentTaskToDelayedList+0x3a>
 800f270:	683b      	ldr	r3, [r7, #0]
 800f272:	2b00      	cmp	r3, #0
 800f274:	d007      	beq.n	800f286 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f276:	4b1a      	ldr	r3, [pc, #104]	@ (800f2e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	3304      	adds	r3, #4
 800f27c:	4619      	mov	r1, r3
 800f27e:	4819      	ldr	r0, [pc, #100]	@ (800f2e4 <prvAddCurrentTaskToDelayedList+0x98>)
 800f280:	f7fe f86d 	bl	800d35e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f284:	e026      	b.n	800f2d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f286:	68fa      	ldr	r2, [r7, #12]
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	4413      	add	r3, r2
 800f28c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f28e:	4b14      	ldr	r3, [pc, #80]	@ (800f2e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	68ba      	ldr	r2, [r7, #8]
 800f294:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f296:	68ba      	ldr	r2, [r7, #8]
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	429a      	cmp	r2, r3
 800f29c:	d209      	bcs.n	800f2b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f29e:	4b12      	ldr	r3, [pc, #72]	@ (800f2e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f2a0:	681a      	ldr	r2, [r3, #0]
 800f2a2:	4b0f      	ldr	r3, [pc, #60]	@ (800f2e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	3304      	adds	r3, #4
 800f2a8:	4619      	mov	r1, r3
 800f2aa:	4610      	mov	r0, r2
 800f2ac:	f7fe f87b 	bl	800d3a6 <vListInsert>
}
 800f2b0:	e010      	b.n	800f2d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f2b2:	4b0e      	ldr	r3, [pc, #56]	@ (800f2ec <prvAddCurrentTaskToDelayedList+0xa0>)
 800f2b4:	681a      	ldr	r2, [r3, #0]
 800f2b6:	4b0a      	ldr	r3, [pc, #40]	@ (800f2e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	3304      	adds	r3, #4
 800f2bc:	4619      	mov	r1, r3
 800f2be:	4610      	mov	r0, r2
 800f2c0:	f7fe f871 	bl	800d3a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f2c4:	4b0a      	ldr	r3, [pc, #40]	@ (800f2f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	68ba      	ldr	r2, [r7, #8]
 800f2ca:	429a      	cmp	r2, r3
 800f2cc:	d202      	bcs.n	800f2d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f2ce:	4a08      	ldr	r2, [pc, #32]	@ (800f2f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f2d0:	68bb      	ldr	r3, [r7, #8]
 800f2d2:	6013      	str	r3, [r2, #0]
}
 800f2d4:	bf00      	nop
 800f2d6:	3710      	adds	r7, #16
 800f2d8:	46bd      	mov	sp, r7
 800f2da:	bd80      	pop	{r7, pc}
 800f2dc:	20001968 	.word	0x20001968
 800f2e0:	20001490 	.word	0x20001490
 800f2e4:	20001950 	.word	0x20001950
 800f2e8:	20001920 	.word	0x20001920
 800f2ec:	2000191c 	.word	0x2000191c
 800f2f0:	20001984 	.word	0x20001984

0800f2f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	b08a      	sub	sp, #40	@ 0x28
 800f2f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f2fa:	2300      	movs	r3, #0
 800f2fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f2fe:	f000 fb13 	bl	800f928 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f302:	4b1d      	ldr	r3, [pc, #116]	@ (800f378 <xTimerCreateTimerTask+0x84>)
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	2b00      	cmp	r3, #0
 800f308:	d021      	beq.n	800f34e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f30a:	2300      	movs	r3, #0
 800f30c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f30e:	2300      	movs	r3, #0
 800f310:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f312:	1d3a      	adds	r2, r7, #4
 800f314:	f107 0108 	add.w	r1, r7, #8
 800f318:	f107 030c 	add.w	r3, r7, #12
 800f31c:	4618      	mov	r0, r3
 800f31e:	f7fd ffd7 	bl	800d2d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f322:	6879      	ldr	r1, [r7, #4]
 800f324:	68bb      	ldr	r3, [r7, #8]
 800f326:	68fa      	ldr	r2, [r7, #12]
 800f328:	9202      	str	r2, [sp, #8]
 800f32a:	9301      	str	r3, [sp, #4]
 800f32c:	2302      	movs	r3, #2
 800f32e:	9300      	str	r3, [sp, #0]
 800f330:	2300      	movs	r3, #0
 800f332:	460a      	mov	r2, r1
 800f334:	4911      	ldr	r1, [pc, #68]	@ (800f37c <xTimerCreateTimerTask+0x88>)
 800f336:	4812      	ldr	r0, [pc, #72]	@ (800f380 <xTimerCreateTimerTask+0x8c>)
 800f338:	f7fe ffae 	bl	800e298 <xTaskCreateStatic>
 800f33c:	4603      	mov	r3, r0
 800f33e:	4a11      	ldr	r2, [pc, #68]	@ (800f384 <xTimerCreateTimerTask+0x90>)
 800f340:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f342:	4b10      	ldr	r3, [pc, #64]	@ (800f384 <xTimerCreateTimerTask+0x90>)
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	2b00      	cmp	r3, #0
 800f348:	d001      	beq.n	800f34e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f34a:	2301      	movs	r3, #1
 800f34c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f34e:	697b      	ldr	r3, [r7, #20]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d10b      	bne.n	800f36c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800f354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f358:	f383 8811 	msr	BASEPRI, r3
 800f35c:	f3bf 8f6f 	isb	sy
 800f360:	f3bf 8f4f 	dsb	sy
 800f364:	613b      	str	r3, [r7, #16]
}
 800f366:	bf00      	nop
 800f368:	bf00      	nop
 800f36a:	e7fd      	b.n	800f368 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f36c:	697b      	ldr	r3, [r7, #20]
}
 800f36e:	4618      	mov	r0, r3
 800f370:	3718      	adds	r7, #24
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}
 800f376:	bf00      	nop
 800f378:	200019c0 	.word	0x200019c0
 800f37c:	080147ec 	.word	0x080147ec
 800f380:	0800f4c1 	.word	0x0800f4c1
 800f384:	200019c4 	.word	0x200019c4

0800f388 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f388:	b580      	push	{r7, lr}
 800f38a:	b08a      	sub	sp, #40	@ 0x28
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	60f8      	str	r0, [r7, #12]
 800f390:	60b9      	str	r1, [r7, #8]
 800f392:	607a      	str	r2, [r7, #4]
 800f394:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f396:	2300      	movs	r3, #0
 800f398:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d10b      	bne.n	800f3b8 <xTimerGenericCommand+0x30>
	__asm volatile
 800f3a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3a4:	f383 8811 	msr	BASEPRI, r3
 800f3a8:	f3bf 8f6f 	isb	sy
 800f3ac:	f3bf 8f4f 	dsb	sy
 800f3b0:	623b      	str	r3, [r7, #32]
}
 800f3b2:	bf00      	nop
 800f3b4:	bf00      	nop
 800f3b6:	e7fd      	b.n	800f3b4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f3b8:	4b19      	ldr	r3, [pc, #100]	@ (800f420 <xTimerGenericCommand+0x98>)
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d02a      	beq.n	800f416 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f3c0:	68bb      	ldr	r3, [r7, #8]
 800f3c2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f3cc:	68bb      	ldr	r3, [r7, #8]
 800f3ce:	2b05      	cmp	r3, #5
 800f3d0:	dc18      	bgt.n	800f404 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f3d2:	f7ff fdad 	bl	800ef30 <xTaskGetSchedulerState>
 800f3d6:	4603      	mov	r3, r0
 800f3d8:	2b02      	cmp	r3, #2
 800f3da:	d109      	bne.n	800f3f0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f3dc:	4b10      	ldr	r3, [pc, #64]	@ (800f420 <xTimerGenericCommand+0x98>)
 800f3de:	6818      	ldr	r0, [r3, #0]
 800f3e0:	f107 0110 	add.w	r1, r7, #16
 800f3e4:	2300      	movs	r3, #0
 800f3e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f3e8:	f7fe fa3e 	bl	800d868 <xQueueGenericSend>
 800f3ec:	6278      	str	r0, [r7, #36]	@ 0x24
 800f3ee:	e012      	b.n	800f416 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f3f0:	4b0b      	ldr	r3, [pc, #44]	@ (800f420 <xTimerGenericCommand+0x98>)
 800f3f2:	6818      	ldr	r0, [r3, #0]
 800f3f4:	f107 0110 	add.w	r1, r7, #16
 800f3f8:	2300      	movs	r3, #0
 800f3fa:	2200      	movs	r2, #0
 800f3fc:	f7fe fa34 	bl	800d868 <xQueueGenericSend>
 800f400:	6278      	str	r0, [r7, #36]	@ 0x24
 800f402:	e008      	b.n	800f416 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f404:	4b06      	ldr	r3, [pc, #24]	@ (800f420 <xTimerGenericCommand+0x98>)
 800f406:	6818      	ldr	r0, [r3, #0]
 800f408:	f107 0110 	add.w	r1, r7, #16
 800f40c:	2300      	movs	r3, #0
 800f40e:	683a      	ldr	r2, [r7, #0]
 800f410:	f7fe fb2c 	bl	800da6c <xQueueGenericSendFromISR>
 800f414:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f418:	4618      	mov	r0, r3
 800f41a:	3728      	adds	r7, #40	@ 0x28
 800f41c:	46bd      	mov	sp, r7
 800f41e:	bd80      	pop	{r7, pc}
 800f420:	200019c0 	.word	0x200019c0

0800f424 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f424:	b580      	push	{r7, lr}
 800f426:	b088      	sub	sp, #32
 800f428:	af02      	add	r7, sp, #8
 800f42a:	6078      	str	r0, [r7, #4]
 800f42c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f42e:	4b23      	ldr	r3, [pc, #140]	@ (800f4bc <prvProcessExpiredTimer+0x98>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	68db      	ldr	r3, [r3, #12]
 800f434:	68db      	ldr	r3, [r3, #12]
 800f436:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f438:	697b      	ldr	r3, [r7, #20]
 800f43a:	3304      	adds	r3, #4
 800f43c:	4618      	mov	r0, r3
 800f43e:	f7fd ffeb 	bl	800d418 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f442:	697b      	ldr	r3, [r7, #20]
 800f444:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f448:	f003 0304 	and.w	r3, r3, #4
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d023      	beq.n	800f498 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f450:	697b      	ldr	r3, [r7, #20]
 800f452:	699a      	ldr	r2, [r3, #24]
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	18d1      	adds	r1, r2, r3
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	683a      	ldr	r2, [r7, #0]
 800f45c:	6978      	ldr	r0, [r7, #20]
 800f45e:	f000 f8d5 	bl	800f60c <prvInsertTimerInActiveList>
 800f462:	4603      	mov	r3, r0
 800f464:	2b00      	cmp	r3, #0
 800f466:	d020      	beq.n	800f4aa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f468:	2300      	movs	r3, #0
 800f46a:	9300      	str	r3, [sp, #0]
 800f46c:	2300      	movs	r3, #0
 800f46e:	687a      	ldr	r2, [r7, #4]
 800f470:	2100      	movs	r1, #0
 800f472:	6978      	ldr	r0, [r7, #20]
 800f474:	f7ff ff88 	bl	800f388 <xTimerGenericCommand>
 800f478:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f47a:	693b      	ldr	r3, [r7, #16]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d114      	bne.n	800f4aa <prvProcessExpiredTimer+0x86>
	__asm volatile
 800f480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f484:	f383 8811 	msr	BASEPRI, r3
 800f488:	f3bf 8f6f 	isb	sy
 800f48c:	f3bf 8f4f 	dsb	sy
 800f490:	60fb      	str	r3, [r7, #12]
}
 800f492:	bf00      	nop
 800f494:	bf00      	nop
 800f496:	e7fd      	b.n	800f494 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f498:	697b      	ldr	r3, [r7, #20]
 800f49a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f49e:	f023 0301 	bic.w	r3, r3, #1
 800f4a2:	b2da      	uxtb	r2, r3
 800f4a4:	697b      	ldr	r3, [r7, #20]
 800f4a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f4aa:	697b      	ldr	r3, [r7, #20]
 800f4ac:	6a1b      	ldr	r3, [r3, #32]
 800f4ae:	6978      	ldr	r0, [r7, #20]
 800f4b0:	4798      	blx	r3
}
 800f4b2:	bf00      	nop
 800f4b4:	3718      	adds	r7, #24
 800f4b6:	46bd      	mov	sp, r7
 800f4b8:	bd80      	pop	{r7, pc}
 800f4ba:	bf00      	nop
 800f4bc:	200019b8 	.word	0x200019b8

0800f4c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f4c0:	b580      	push	{r7, lr}
 800f4c2:	b084      	sub	sp, #16
 800f4c4:	af00      	add	r7, sp, #0
 800f4c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f4c8:	f107 0308 	add.w	r3, r7, #8
 800f4cc:	4618      	mov	r0, r3
 800f4ce:	f000 f859 	bl	800f584 <prvGetNextExpireTime>
 800f4d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f4d4:	68bb      	ldr	r3, [r7, #8]
 800f4d6:	4619      	mov	r1, r3
 800f4d8:	68f8      	ldr	r0, [r7, #12]
 800f4da:	f000 f805 	bl	800f4e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f4de:	f000 f8d7 	bl	800f690 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f4e2:	bf00      	nop
 800f4e4:	e7f0      	b.n	800f4c8 <prvTimerTask+0x8>
	...

0800f4e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	b084      	sub	sp, #16
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	6078      	str	r0, [r7, #4]
 800f4f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f4f2:	f7ff f915 	bl	800e720 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f4f6:	f107 0308 	add.w	r3, r7, #8
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f000 f866 	bl	800f5cc <prvSampleTimeNow>
 800f500:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f502:	68bb      	ldr	r3, [r7, #8]
 800f504:	2b00      	cmp	r3, #0
 800f506:	d130      	bne.n	800f56a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f508:	683b      	ldr	r3, [r7, #0]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d10a      	bne.n	800f524 <prvProcessTimerOrBlockTask+0x3c>
 800f50e:	687a      	ldr	r2, [r7, #4]
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	429a      	cmp	r2, r3
 800f514:	d806      	bhi.n	800f524 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f516:	f7ff f911 	bl	800e73c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f51a:	68f9      	ldr	r1, [r7, #12]
 800f51c:	6878      	ldr	r0, [r7, #4]
 800f51e:	f7ff ff81 	bl	800f424 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f522:	e024      	b.n	800f56e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f524:	683b      	ldr	r3, [r7, #0]
 800f526:	2b00      	cmp	r3, #0
 800f528:	d008      	beq.n	800f53c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f52a:	4b13      	ldr	r3, [pc, #76]	@ (800f578 <prvProcessTimerOrBlockTask+0x90>)
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	2b00      	cmp	r3, #0
 800f532:	d101      	bne.n	800f538 <prvProcessTimerOrBlockTask+0x50>
 800f534:	2301      	movs	r3, #1
 800f536:	e000      	b.n	800f53a <prvProcessTimerOrBlockTask+0x52>
 800f538:	2300      	movs	r3, #0
 800f53a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f53c:	4b0f      	ldr	r3, [pc, #60]	@ (800f57c <prvProcessTimerOrBlockTask+0x94>)
 800f53e:	6818      	ldr	r0, [r3, #0]
 800f540:	687a      	ldr	r2, [r7, #4]
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	1ad3      	subs	r3, r2, r3
 800f546:	683a      	ldr	r2, [r7, #0]
 800f548:	4619      	mov	r1, r3
 800f54a:	f7fe fe71 	bl	800e230 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f54e:	f7ff f8f5 	bl	800e73c <xTaskResumeAll>
 800f552:	4603      	mov	r3, r0
 800f554:	2b00      	cmp	r3, #0
 800f556:	d10a      	bne.n	800f56e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f558:	4b09      	ldr	r3, [pc, #36]	@ (800f580 <prvProcessTimerOrBlockTask+0x98>)
 800f55a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f55e:	601a      	str	r2, [r3, #0]
 800f560:	f3bf 8f4f 	dsb	sy
 800f564:	f3bf 8f6f 	isb	sy
}
 800f568:	e001      	b.n	800f56e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f56a:	f7ff f8e7 	bl	800e73c <xTaskResumeAll>
}
 800f56e:	bf00      	nop
 800f570:	3710      	adds	r7, #16
 800f572:	46bd      	mov	sp, r7
 800f574:	bd80      	pop	{r7, pc}
 800f576:	bf00      	nop
 800f578:	200019bc 	.word	0x200019bc
 800f57c:	200019c0 	.word	0x200019c0
 800f580:	e000ed04 	.word	0xe000ed04

0800f584 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f584:	b480      	push	{r7}
 800f586:	b085      	sub	sp, #20
 800f588:	af00      	add	r7, sp, #0
 800f58a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f58c:	4b0e      	ldr	r3, [pc, #56]	@ (800f5c8 <prvGetNextExpireTime+0x44>)
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	2b00      	cmp	r3, #0
 800f594:	d101      	bne.n	800f59a <prvGetNextExpireTime+0x16>
 800f596:	2201      	movs	r2, #1
 800f598:	e000      	b.n	800f59c <prvGetNextExpireTime+0x18>
 800f59a:	2200      	movs	r2, #0
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d105      	bne.n	800f5b4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f5a8:	4b07      	ldr	r3, [pc, #28]	@ (800f5c8 <prvGetNextExpireTime+0x44>)
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	68db      	ldr	r3, [r3, #12]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	60fb      	str	r3, [r7, #12]
 800f5b2:	e001      	b.n	800f5b8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f5b4:	2300      	movs	r3, #0
 800f5b6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f5b8:	68fb      	ldr	r3, [r7, #12]
}
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	3714      	adds	r7, #20
 800f5be:	46bd      	mov	sp, r7
 800f5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c4:	4770      	bx	lr
 800f5c6:	bf00      	nop
 800f5c8:	200019b8 	.word	0x200019b8

0800f5cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b084      	sub	sp, #16
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f5d4:	f7ff f950 	bl	800e878 <xTaskGetTickCount>
 800f5d8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f5da:	4b0b      	ldr	r3, [pc, #44]	@ (800f608 <prvSampleTimeNow+0x3c>)
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	68fa      	ldr	r2, [r7, #12]
 800f5e0:	429a      	cmp	r2, r3
 800f5e2:	d205      	bcs.n	800f5f0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f5e4:	f000 f93a 	bl	800f85c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	2201      	movs	r2, #1
 800f5ec:	601a      	str	r2, [r3, #0]
 800f5ee:	e002      	b.n	800f5f6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f5f6:	4a04      	ldr	r2, [pc, #16]	@ (800f608 <prvSampleTimeNow+0x3c>)
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f5fc:	68fb      	ldr	r3, [r7, #12]
}
 800f5fe:	4618      	mov	r0, r3
 800f600:	3710      	adds	r7, #16
 800f602:	46bd      	mov	sp, r7
 800f604:	bd80      	pop	{r7, pc}
 800f606:	bf00      	nop
 800f608:	200019c8 	.word	0x200019c8

0800f60c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f60c:	b580      	push	{r7, lr}
 800f60e:	b086      	sub	sp, #24
 800f610:	af00      	add	r7, sp, #0
 800f612:	60f8      	str	r0, [r7, #12]
 800f614:	60b9      	str	r1, [r7, #8]
 800f616:	607a      	str	r2, [r7, #4]
 800f618:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f61a:	2300      	movs	r3, #0
 800f61c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	68ba      	ldr	r2, [r7, #8]
 800f622:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	68fa      	ldr	r2, [r7, #12]
 800f628:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f62a:	68ba      	ldr	r2, [r7, #8]
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	429a      	cmp	r2, r3
 800f630:	d812      	bhi.n	800f658 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f632:	687a      	ldr	r2, [r7, #4]
 800f634:	683b      	ldr	r3, [r7, #0]
 800f636:	1ad2      	subs	r2, r2, r3
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	699b      	ldr	r3, [r3, #24]
 800f63c:	429a      	cmp	r2, r3
 800f63e:	d302      	bcc.n	800f646 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f640:	2301      	movs	r3, #1
 800f642:	617b      	str	r3, [r7, #20]
 800f644:	e01b      	b.n	800f67e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f646:	4b10      	ldr	r3, [pc, #64]	@ (800f688 <prvInsertTimerInActiveList+0x7c>)
 800f648:	681a      	ldr	r2, [r3, #0]
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	3304      	adds	r3, #4
 800f64e:	4619      	mov	r1, r3
 800f650:	4610      	mov	r0, r2
 800f652:	f7fd fea8 	bl	800d3a6 <vListInsert>
 800f656:	e012      	b.n	800f67e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f658:	687a      	ldr	r2, [r7, #4]
 800f65a:	683b      	ldr	r3, [r7, #0]
 800f65c:	429a      	cmp	r2, r3
 800f65e:	d206      	bcs.n	800f66e <prvInsertTimerInActiveList+0x62>
 800f660:	68ba      	ldr	r2, [r7, #8]
 800f662:	683b      	ldr	r3, [r7, #0]
 800f664:	429a      	cmp	r2, r3
 800f666:	d302      	bcc.n	800f66e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f668:	2301      	movs	r3, #1
 800f66a:	617b      	str	r3, [r7, #20]
 800f66c:	e007      	b.n	800f67e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f66e:	4b07      	ldr	r3, [pc, #28]	@ (800f68c <prvInsertTimerInActiveList+0x80>)
 800f670:	681a      	ldr	r2, [r3, #0]
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	3304      	adds	r3, #4
 800f676:	4619      	mov	r1, r3
 800f678:	4610      	mov	r0, r2
 800f67a:	f7fd fe94 	bl	800d3a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f67e:	697b      	ldr	r3, [r7, #20]
}
 800f680:	4618      	mov	r0, r3
 800f682:	3718      	adds	r7, #24
 800f684:	46bd      	mov	sp, r7
 800f686:	bd80      	pop	{r7, pc}
 800f688:	200019bc 	.word	0x200019bc
 800f68c:	200019b8 	.word	0x200019b8

0800f690 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f690:	b580      	push	{r7, lr}
 800f692:	b08e      	sub	sp, #56	@ 0x38
 800f694:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f696:	e0ce      	b.n	800f836 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	da19      	bge.n	800f6d2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f69e:	1d3b      	adds	r3, r7, #4
 800f6a0:	3304      	adds	r3, #4
 800f6a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f6a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d10b      	bne.n	800f6c2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800f6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6ae:	f383 8811 	msr	BASEPRI, r3
 800f6b2:	f3bf 8f6f 	isb	sy
 800f6b6:	f3bf 8f4f 	dsb	sy
 800f6ba:	61fb      	str	r3, [r7, #28]
}
 800f6bc:	bf00      	nop
 800f6be:	bf00      	nop
 800f6c0:	e7fd      	b.n	800f6be <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f6c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f6c8:	6850      	ldr	r0, [r2, #4]
 800f6ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f6cc:	6892      	ldr	r2, [r2, #8]
 800f6ce:	4611      	mov	r1, r2
 800f6d0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	f2c0 80ae 	blt.w	800f836 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f6de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6e0:	695b      	ldr	r3, [r3, #20]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d004      	beq.n	800f6f0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f6e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6e8:	3304      	adds	r3, #4
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	f7fd fe94 	bl	800d418 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f6f0:	463b      	mov	r3, r7
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	f7ff ff6a 	bl	800f5cc <prvSampleTimeNow>
 800f6f8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	2b09      	cmp	r3, #9
 800f6fe:	f200 8097 	bhi.w	800f830 <prvProcessReceivedCommands+0x1a0>
 800f702:	a201      	add	r2, pc, #4	@ (adr r2, 800f708 <prvProcessReceivedCommands+0x78>)
 800f704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f708:	0800f731 	.word	0x0800f731
 800f70c:	0800f731 	.word	0x0800f731
 800f710:	0800f731 	.word	0x0800f731
 800f714:	0800f7a7 	.word	0x0800f7a7
 800f718:	0800f7bb 	.word	0x0800f7bb
 800f71c:	0800f807 	.word	0x0800f807
 800f720:	0800f731 	.word	0x0800f731
 800f724:	0800f731 	.word	0x0800f731
 800f728:	0800f7a7 	.word	0x0800f7a7
 800f72c:	0800f7bb 	.word	0x0800f7bb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f732:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f736:	f043 0301 	orr.w	r3, r3, #1
 800f73a:	b2da      	uxtb	r2, r3
 800f73c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f73e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f742:	68ba      	ldr	r2, [r7, #8]
 800f744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f746:	699b      	ldr	r3, [r3, #24]
 800f748:	18d1      	adds	r1, r2, r3
 800f74a:	68bb      	ldr	r3, [r7, #8]
 800f74c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f74e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f750:	f7ff ff5c 	bl	800f60c <prvInsertTimerInActiveList>
 800f754:	4603      	mov	r3, r0
 800f756:	2b00      	cmp	r3, #0
 800f758:	d06c      	beq.n	800f834 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f75a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f75c:	6a1b      	ldr	r3, [r3, #32]
 800f75e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f760:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f764:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f768:	f003 0304 	and.w	r3, r3, #4
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d061      	beq.n	800f834 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f770:	68ba      	ldr	r2, [r7, #8]
 800f772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f774:	699b      	ldr	r3, [r3, #24]
 800f776:	441a      	add	r2, r3
 800f778:	2300      	movs	r3, #0
 800f77a:	9300      	str	r3, [sp, #0]
 800f77c:	2300      	movs	r3, #0
 800f77e:	2100      	movs	r1, #0
 800f780:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f782:	f7ff fe01 	bl	800f388 <xTimerGenericCommand>
 800f786:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f788:	6a3b      	ldr	r3, [r7, #32]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d152      	bne.n	800f834 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800f78e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f792:	f383 8811 	msr	BASEPRI, r3
 800f796:	f3bf 8f6f 	isb	sy
 800f79a:	f3bf 8f4f 	dsb	sy
 800f79e:	61bb      	str	r3, [r7, #24]
}
 800f7a0:	bf00      	nop
 800f7a2:	bf00      	nop
 800f7a4:	e7fd      	b.n	800f7a2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f7a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f7ac:	f023 0301 	bic.w	r3, r3, #1
 800f7b0:	b2da      	uxtb	r2, r3
 800f7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f7b8:	e03d      	b.n	800f836 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f7ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f7c0:	f043 0301 	orr.w	r3, r3, #1
 800f7c4:	b2da      	uxtb	r2, r3
 800f7c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f7cc:	68ba      	ldr	r2, [r7, #8]
 800f7ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7d0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f7d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7d4:	699b      	ldr	r3, [r3, #24]
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d10b      	bne.n	800f7f2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800f7da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7de:	f383 8811 	msr	BASEPRI, r3
 800f7e2:	f3bf 8f6f 	isb	sy
 800f7e6:	f3bf 8f4f 	dsb	sy
 800f7ea:	617b      	str	r3, [r7, #20]
}
 800f7ec:	bf00      	nop
 800f7ee:	bf00      	nop
 800f7f0:	e7fd      	b.n	800f7ee <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f7f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7f4:	699a      	ldr	r2, [r3, #24]
 800f7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7f8:	18d1      	adds	r1, r2, r3
 800f7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f7fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f800:	f7ff ff04 	bl	800f60c <prvInsertTimerInActiveList>
					break;
 800f804:	e017      	b.n	800f836 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f808:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f80c:	f003 0302 	and.w	r3, r3, #2
 800f810:	2b00      	cmp	r3, #0
 800f812:	d103      	bne.n	800f81c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800f814:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f816:	f000 fbe7 	bl	800ffe8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f81a:	e00c      	b.n	800f836 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f81c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f81e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f822:	f023 0301 	bic.w	r3, r3, #1
 800f826:	b2da      	uxtb	r2, r3
 800f828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f82a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f82e:	e002      	b.n	800f836 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800f830:	bf00      	nop
 800f832:	e000      	b.n	800f836 <prvProcessReceivedCommands+0x1a6>
					break;
 800f834:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f836:	4b08      	ldr	r3, [pc, #32]	@ (800f858 <prvProcessReceivedCommands+0x1c8>)
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	1d39      	adds	r1, r7, #4
 800f83c:	2200      	movs	r2, #0
 800f83e:	4618      	mov	r0, r3
 800f840:	f7fe f9b2 	bl	800dba8 <xQueueReceive>
 800f844:	4603      	mov	r3, r0
 800f846:	2b00      	cmp	r3, #0
 800f848:	f47f af26 	bne.w	800f698 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f84c:	bf00      	nop
 800f84e:	bf00      	nop
 800f850:	3730      	adds	r7, #48	@ 0x30
 800f852:	46bd      	mov	sp, r7
 800f854:	bd80      	pop	{r7, pc}
 800f856:	bf00      	nop
 800f858:	200019c0 	.word	0x200019c0

0800f85c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f85c:	b580      	push	{r7, lr}
 800f85e:	b088      	sub	sp, #32
 800f860:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f862:	e049      	b.n	800f8f8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f864:	4b2e      	ldr	r3, [pc, #184]	@ (800f920 <prvSwitchTimerLists+0xc4>)
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	68db      	ldr	r3, [r3, #12]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f86e:	4b2c      	ldr	r3, [pc, #176]	@ (800f920 <prvSwitchTimerLists+0xc4>)
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	68db      	ldr	r3, [r3, #12]
 800f874:	68db      	ldr	r3, [r3, #12]
 800f876:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	3304      	adds	r3, #4
 800f87c:	4618      	mov	r0, r3
 800f87e:	f7fd fdcb 	bl	800d418 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	6a1b      	ldr	r3, [r3, #32]
 800f886:	68f8      	ldr	r0, [r7, #12]
 800f888:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f890:	f003 0304 	and.w	r3, r3, #4
 800f894:	2b00      	cmp	r3, #0
 800f896:	d02f      	beq.n	800f8f8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	699b      	ldr	r3, [r3, #24]
 800f89c:	693a      	ldr	r2, [r7, #16]
 800f89e:	4413      	add	r3, r2
 800f8a0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f8a2:	68ba      	ldr	r2, [r7, #8]
 800f8a4:	693b      	ldr	r3, [r7, #16]
 800f8a6:	429a      	cmp	r2, r3
 800f8a8:	d90e      	bls.n	800f8c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	68ba      	ldr	r2, [r7, #8]
 800f8ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	68fa      	ldr	r2, [r7, #12]
 800f8b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f8b6:	4b1a      	ldr	r3, [pc, #104]	@ (800f920 <prvSwitchTimerLists+0xc4>)
 800f8b8:	681a      	ldr	r2, [r3, #0]
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	3304      	adds	r3, #4
 800f8be:	4619      	mov	r1, r3
 800f8c0:	4610      	mov	r0, r2
 800f8c2:	f7fd fd70 	bl	800d3a6 <vListInsert>
 800f8c6:	e017      	b.n	800f8f8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	9300      	str	r3, [sp, #0]
 800f8cc:	2300      	movs	r3, #0
 800f8ce:	693a      	ldr	r2, [r7, #16]
 800f8d0:	2100      	movs	r1, #0
 800f8d2:	68f8      	ldr	r0, [r7, #12]
 800f8d4:	f7ff fd58 	bl	800f388 <xTimerGenericCommand>
 800f8d8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d10b      	bne.n	800f8f8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800f8e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8e4:	f383 8811 	msr	BASEPRI, r3
 800f8e8:	f3bf 8f6f 	isb	sy
 800f8ec:	f3bf 8f4f 	dsb	sy
 800f8f0:	603b      	str	r3, [r7, #0]
}
 800f8f2:	bf00      	nop
 800f8f4:	bf00      	nop
 800f8f6:	e7fd      	b.n	800f8f4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f8f8:	4b09      	ldr	r3, [pc, #36]	@ (800f920 <prvSwitchTimerLists+0xc4>)
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d1b0      	bne.n	800f864 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f902:	4b07      	ldr	r3, [pc, #28]	@ (800f920 <prvSwitchTimerLists+0xc4>)
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f908:	4b06      	ldr	r3, [pc, #24]	@ (800f924 <prvSwitchTimerLists+0xc8>)
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	4a04      	ldr	r2, [pc, #16]	@ (800f920 <prvSwitchTimerLists+0xc4>)
 800f90e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f910:	4a04      	ldr	r2, [pc, #16]	@ (800f924 <prvSwitchTimerLists+0xc8>)
 800f912:	697b      	ldr	r3, [r7, #20]
 800f914:	6013      	str	r3, [r2, #0]
}
 800f916:	bf00      	nop
 800f918:	3718      	adds	r7, #24
 800f91a:	46bd      	mov	sp, r7
 800f91c:	bd80      	pop	{r7, pc}
 800f91e:	bf00      	nop
 800f920:	200019b8 	.word	0x200019b8
 800f924:	200019bc 	.word	0x200019bc

0800f928 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f928:	b580      	push	{r7, lr}
 800f92a:	b082      	sub	sp, #8
 800f92c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f92e:	f000 f96b 	bl	800fc08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f932:	4b15      	ldr	r3, [pc, #84]	@ (800f988 <prvCheckForValidListAndQueue+0x60>)
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d120      	bne.n	800f97c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f93a:	4814      	ldr	r0, [pc, #80]	@ (800f98c <prvCheckForValidListAndQueue+0x64>)
 800f93c:	f7fd fce2 	bl	800d304 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f940:	4813      	ldr	r0, [pc, #76]	@ (800f990 <prvCheckForValidListAndQueue+0x68>)
 800f942:	f7fd fcdf 	bl	800d304 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f946:	4b13      	ldr	r3, [pc, #76]	@ (800f994 <prvCheckForValidListAndQueue+0x6c>)
 800f948:	4a10      	ldr	r2, [pc, #64]	@ (800f98c <prvCheckForValidListAndQueue+0x64>)
 800f94a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f94c:	4b12      	ldr	r3, [pc, #72]	@ (800f998 <prvCheckForValidListAndQueue+0x70>)
 800f94e:	4a10      	ldr	r2, [pc, #64]	@ (800f990 <prvCheckForValidListAndQueue+0x68>)
 800f950:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f952:	2300      	movs	r3, #0
 800f954:	9300      	str	r3, [sp, #0]
 800f956:	4b11      	ldr	r3, [pc, #68]	@ (800f99c <prvCheckForValidListAndQueue+0x74>)
 800f958:	4a11      	ldr	r2, [pc, #68]	@ (800f9a0 <prvCheckForValidListAndQueue+0x78>)
 800f95a:	2110      	movs	r1, #16
 800f95c:	200a      	movs	r0, #10
 800f95e:	f7fd fdef 	bl	800d540 <xQueueGenericCreateStatic>
 800f962:	4603      	mov	r3, r0
 800f964:	4a08      	ldr	r2, [pc, #32]	@ (800f988 <prvCheckForValidListAndQueue+0x60>)
 800f966:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f968:	4b07      	ldr	r3, [pc, #28]	@ (800f988 <prvCheckForValidListAndQueue+0x60>)
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d005      	beq.n	800f97c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f970:	4b05      	ldr	r3, [pc, #20]	@ (800f988 <prvCheckForValidListAndQueue+0x60>)
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	490b      	ldr	r1, [pc, #44]	@ (800f9a4 <prvCheckForValidListAndQueue+0x7c>)
 800f976:	4618      	mov	r0, r3
 800f978:	f7fe fc30 	bl	800e1dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f97c:	f000 f976 	bl	800fc6c <vPortExitCritical>
}
 800f980:	bf00      	nop
 800f982:	46bd      	mov	sp, r7
 800f984:	bd80      	pop	{r7, pc}
 800f986:	bf00      	nop
 800f988:	200019c0 	.word	0x200019c0
 800f98c:	20001990 	.word	0x20001990
 800f990:	200019a4 	.word	0x200019a4
 800f994:	200019b8 	.word	0x200019b8
 800f998:	200019bc 	.word	0x200019bc
 800f99c:	20001a6c 	.word	0x20001a6c
 800f9a0:	200019cc 	.word	0x200019cc
 800f9a4:	080147f4 	.word	0x080147f4

0800f9a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f9a8:	b480      	push	{r7}
 800f9aa:	b085      	sub	sp, #20
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	60f8      	str	r0, [r7, #12]
 800f9b0:	60b9      	str	r1, [r7, #8]
 800f9b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	3b04      	subs	r3, #4
 800f9b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f9c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	3b04      	subs	r3, #4
 800f9c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f9c8:	68bb      	ldr	r3, [r7, #8]
 800f9ca:	f023 0201 	bic.w	r2, r3, #1
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	3b04      	subs	r3, #4
 800f9d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f9d8:	4a0c      	ldr	r2, [pc, #48]	@ (800fa0c <pxPortInitialiseStack+0x64>)
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	3b14      	subs	r3, #20
 800f9e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f9e4:	687a      	ldr	r2, [r7, #4]
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	3b04      	subs	r3, #4
 800f9ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	f06f 0202 	mvn.w	r2, #2
 800f9f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	3b20      	subs	r3, #32
 800f9fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f9fe:	68fb      	ldr	r3, [r7, #12]
}
 800fa00:	4618      	mov	r0, r3
 800fa02:	3714      	adds	r7, #20
 800fa04:	46bd      	mov	sp, r7
 800fa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa0a:	4770      	bx	lr
 800fa0c:	0800fa11 	.word	0x0800fa11

0800fa10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800fa10:	b480      	push	{r7}
 800fa12:	b085      	sub	sp, #20
 800fa14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800fa16:	2300      	movs	r3, #0
 800fa18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800fa1a:	4b13      	ldr	r3, [pc, #76]	@ (800fa68 <prvTaskExitError+0x58>)
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800fa22:	d00b      	beq.n	800fa3c <prvTaskExitError+0x2c>
	__asm volatile
 800fa24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa28:	f383 8811 	msr	BASEPRI, r3
 800fa2c:	f3bf 8f6f 	isb	sy
 800fa30:	f3bf 8f4f 	dsb	sy
 800fa34:	60fb      	str	r3, [r7, #12]
}
 800fa36:	bf00      	nop
 800fa38:	bf00      	nop
 800fa3a:	e7fd      	b.n	800fa38 <prvTaskExitError+0x28>
	__asm volatile
 800fa3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa40:	f383 8811 	msr	BASEPRI, r3
 800fa44:	f3bf 8f6f 	isb	sy
 800fa48:	f3bf 8f4f 	dsb	sy
 800fa4c:	60bb      	str	r3, [r7, #8]
}
 800fa4e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800fa50:	bf00      	nop
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d0fc      	beq.n	800fa52 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800fa58:	bf00      	nop
 800fa5a:	bf00      	nop
 800fa5c:	3714      	adds	r7, #20
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa64:	4770      	bx	lr
 800fa66:	bf00      	nop
 800fa68:	20000034 	.word	0x20000034
 800fa6c:	00000000 	.word	0x00000000

0800fa70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800fa70:	4b07      	ldr	r3, [pc, #28]	@ (800fa90 <pxCurrentTCBConst2>)
 800fa72:	6819      	ldr	r1, [r3, #0]
 800fa74:	6808      	ldr	r0, [r1, #0]
 800fa76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa7a:	f380 8809 	msr	PSP, r0
 800fa7e:	f3bf 8f6f 	isb	sy
 800fa82:	f04f 0000 	mov.w	r0, #0
 800fa86:	f380 8811 	msr	BASEPRI, r0
 800fa8a:	4770      	bx	lr
 800fa8c:	f3af 8000 	nop.w

0800fa90 <pxCurrentTCBConst2>:
 800fa90:	20001490 	.word	0x20001490
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800fa94:	bf00      	nop
 800fa96:	bf00      	nop

0800fa98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800fa98:	4808      	ldr	r0, [pc, #32]	@ (800fabc <prvPortStartFirstTask+0x24>)
 800fa9a:	6800      	ldr	r0, [r0, #0]
 800fa9c:	6800      	ldr	r0, [r0, #0]
 800fa9e:	f380 8808 	msr	MSP, r0
 800faa2:	f04f 0000 	mov.w	r0, #0
 800faa6:	f380 8814 	msr	CONTROL, r0
 800faaa:	b662      	cpsie	i
 800faac:	b661      	cpsie	f
 800faae:	f3bf 8f4f 	dsb	sy
 800fab2:	f3bf 8f6f 	isb	sy
 800fab6:	df00      	svc	0
 800fab8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800faba:	bf00      	nop
 800fabc:	e000ed08 	.word	0xe000ed08

0800fac0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800fac0:	b580      	push	{r7, lr}
 800fac2:	b086      	sub	sp, #24
 800fac4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800fac6:	4b47      	ldr	r3, [pc, #284]	@ (800fbe4 <xPortStartScheduler+0x124>)
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	4a47      	ldr	r2, [pc, #284]	@ (800fbe8 <xPortStartScheduler+0x128>)
 800facc:	4293      	cmp	r3, r2
 800face:	d10b      	bne.n	800fae8 <xPortStartScheduler+0x28>
	__asm volatile
 800fad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fad4:	f383 8811 	msr	BASEPRI, r3
 800fad8:	f3bf 8f6f 	isb	sy
 800fadc:	f3bf 8f4f 	dsb	sy
 800fae0:	60fb      	str	r3, [r7, #12]
}
 800fae2:	bf00      	nop
 800fae4:	bf00      	nop
 800fae6:	e7fd      	b.n	800fae4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800fae8:	4b3e      	ldr	r3, [pc, #248]	@ (800fbe4 <xPortStartScheduler+0x124>)
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	4a3f      	ldr	r2, [pc, #252]	@ (800fbec <xPortStartScheduler+0x12c>)
 800faee:	4293      	cmp	r3, r2
 800faf0:	d10b      	bne.n	800fb0a <xPortStartScheduler+0x4a>
	__asm volatile
 800faf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800faf6:	f383 8811 	msr	BASEPRI, r3
 800fafa:	f3bf 8f6f 	isb	sy
 800fafe:	f3bf 8f4f 	dsb	sy
 800fb02:	613b      	str	r3, [r7, #16]
}
 800fb04:	bf00      	nop
 800fb06:	bf00      	nop
 800fb08:	e7fd      	b.n	800fb06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800fb0a:	4b39      	ldr	r3, [pc, #228]	@ (800fbf0 <xPortStartScheduler+0x130>)
 800fb0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800fb0e:	697b      	ldr	r3, [r7, #20]
 800fb10:	781b      	ldrb	r3, [r3, #0]
 800fb12:	b2db      	uxtb	r3, r3
 800fb14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800fb16:	697b      	ldr	r3, [r7, #20]
 800fb18:	22ff      	movs	r2, #255	@ 0xff
 800fb1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800fb1c:	697b      	ldr	r3, [r7, #20]
 800fb1e:	781b      	ldrb	r3, [r3, #0]
 800fb20:	b2db      	uxtb	r3, r3
 800fb22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800fb24:	78fb      	ldrb	r3, [r7, #3]
 800fb26:	b2db      	uxtb	r3, r3
 800fb28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800fb2c:	b2da      	uxtb	r2, r3
 800fb2e:	4b31      	ldr	r3, [pc, #196]	@ (800fbf4 <xPortStartScheduler+0x134>)
 800fb30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800fb32:	4b31      	ldr	r3, [pc, #196]	@ (800fbf8 <xPortStartScheduler+0x138>)
 800fb34:	2207      	movs	r2, #7
 800fb36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fb38:	e009      	b.n	800fb4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800fb3a:	4b2f      	ldr	r3, [pc, #188]	@ (800fbf8 <xPortStartScheduler+0x138>)
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	3b01      	subs	r3, #1
 800fb40:	4a2d      	ldr	r2, [pc, #180]	@ (800fbf8 <xPortStartScheduler+0x138>)
 800fb42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800fb44:	78fb      	ldrb	r3, [r7, #3]
 800fb46:	b2db      	uxtb	r3, r3
 800fb48:	005b      	lsls	r3, r3, #1
 800fb4a:	b2db      	uxtb	r3, r3
 800fb4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fb4e:	78fb      	ldrb	r3, [r7, #3]
 800fb50:	b2db      	uxtb	r3, r3
 800fb52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fb56:	2b80      	cmp	r3, #128	@ 0x80
 800fb58:	d0ef      	beq.n	800fb3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800fb5a:	4b27      	ldr	r3, [pc, #156]	@ (800fbf8 <xPortStartScheduler+0x138>)
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	f1c3 0307 	rsb	r3, r3, #7
 800fb62:	2b04      	cmp	r3, #4
 800fb64:	d00b      	beq.n	800fb7e <xPortStartScheduler+0xbe>
	__asm volatile
 800fb66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb6a:	f383 8811 	msr	BASEPRI, r3
 800fb6e:	f3bf 8f6f 	isb	sy
 800fb72:	f3bf 8f4f 	dsb	sy
 800fb76:	60bb      	str	r3, [r7, #8]
}
 800fb78:	bf00      	nop
 800fb7a:	bf00      	nop
 800fb7c:	e7fd      	b.n	800fb7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fb7e:	4b1e      	ldr	r3, [pc, #120]	@ (800fbf8 <xPortStartScheduler+0x138>)
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	021b      	lsls	r3, r3, #8
 800fb84:	4a1c      	ldr	r2, [pc, #112]	@ (800fbf8 <xPortStartScheduler+0x138>)
 800fb86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fb88:	4b1b      	ldr	r3, [pc, #108]	@ (800fbf8 <xPortStartScheduler+0x138>)
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800fb90:	4a19      	ldr	r2, [pc, #100]	@ (800fbf8 <xPortStartScheduler+0x138>)
 800fb92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	b2da      	uxtb	r2, r3
 800fb98:	697b      	ldr	r3, [r7, #20]
 800fb9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800fb9c:	4b17      	ldr	r3, [pc, #92]	@ (800fbfc <xPortStartScheduler+0x13c>)
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	4a16      	ldr	r2, [pc, #88]	@ (800fbfc <xPortStartScheduler+0x13c>)
 800fba2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800fba6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fba8:	4b14      	ldr	r3, [pc, #80]	@ (800fbfc <xPortStartScheduler+0x13c>)
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	4a13      	ldr	r2, [pc, #76]	@ (800fbfc <xPortStartScheduler+0x13c>)
 800fbae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800fbb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fbb4:	f000 f8da 	bl	800fd6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fbb8:	4b11      	ldr	r3, [pc, #68]	@ (800fc00 <xPortStartScheduler+0x140>)
 800fbba:	2200      	movs	r2, #0
 800fbbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fbbe:	f000 f8f9 	bl	800fdb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fbc2:	4b10      	ldr	r3, [pc, #64]	@ (800fc04 <xPortStartScheduler+0x144>)
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	4a0f      	ldr	r2, [pc, #60]	@ (800fc04 <xPortStartScheduler+0x144>)
 800fbc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800fbcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fbce:	f7ff ff63 	bl	800fa98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fbd2:	f7fe ff2d 	bl	800ea30 <vTaskSwitchContext>
	prvTaskExitError();
 800fbd6:	f7ff ff1b 	bl	800fa10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fbda:	2300      	movs	r3, #0
}
 800fbdc:	4618      	mov	r0, r3
 800fbde:	3718      	adds	r7, #24
 800fbe0:	46bd      	mov	sp, r7
 800fbe2:	bd80      	pop	{r7, pc}
 800fbe4:	e000ed00 	.word	0xe000ed00
 800fbe8:	410fc271 	.word	0x410fc271
 800fbec:	410fc270 	.word	0x410fc270
 800fbf0:	e000e400 	.word	0xe000e400
 800fbf4:	20001abc 	.word	0x20001abc
 800fbf8:	20001ac0 	.word	0x20001ac0
 800fbfc:	e000ed20 	.word	0xe000ed20
 800fc00:	20000034 	.word	0x20000034
 800fc04:	e000ef34 	.word	0xe000ef34

0800fc08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fc08:	b480      	push	{r7}
 800fc0a:	b083      	sub	sp, #12
 800fc0c:	af00      	add	r7, sp, #0
	__asm volatile
 800fc0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc12:	f383 8811 	msr	BASEPRI, r3
 800fc16:	f3bf 8f6f 	isb	sy
 800fc1a:	f3bf 8f4f 	dsb	sy
 800fc1e:	607b      	str	r3, [r7, #4]
}
 800fc20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fc22:	4b10      	ldr	r3, [pc, #64]	@ (800fc64 <vPortEnterCritical+0x5c>)
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	3301      	adds	r3, #1
 800fc28:	4a0e      	ldr	r2, [pc, #56]	@ (800fc64 <vPortEnterCritical+0x5c>)
 800fc2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fc2c:	4b0d      	ldr	r3, [pc, #52]	@ (800fc64 <vPortEnterCritical+0x5c>)
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	2b01      	cmp	r3, #1
 800fc32:	d110      	bne.n	800fc56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fc34:	4b0c      	ldr	r3, [pc, #48]	@ (800fc68 <vPortEnterCritical+0x60>)
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	b2db      	uxtb	r3, r3
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d00b      	beq.n	800fc56 <vPortEnterCritical+0x4e>
	__asm volatile
 800fc3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc42:	f383 8811 	msr	BASEPRI, r3
 800fc46:	f3bf 8f6f 	isb	sy
 800fc4a:	f3bf 8f4f 	dsb	sy
 800fc4e:	603b      	str	r3, [r7, #0]
}
 800fc50:	bf00      	nop
 800fc52:	bf00      	nop
 800fc54:	e7fd      	b.n	800fc52 <vPortEnterCritical+0x4a>
	}
}
 800fc56:	bf00      	nop
 800fc58:	370c      	adds	r7, #12
 800fc5a:	46bd      	mov	sp, r7
 800fc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc60:	4770      	bx	lr
 800fc62:	bf00      	nop
 800fc64:	20000034 	.word	0x20000034
 800fc68:	e000ed04 	.word	0xe000ed04

0800fc6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fc6c:	b480      	push	{r7}
 800fc6e:	b083      	sub	sp, #12
 800fc70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fc72:	4b12      	ldr	r3, [pc, #72]	@ (800fcbc <vPortExitCritical+0x50>)
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d10b      	bne.n	800fc92 <vPortExitCritical+0x26>
	__asm volatile
 800fc7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc7e:	f383 8811 	msr	BASEPRI, r3
 800fc82:	f3bf 8f6f 	isb	sy
 800fc86:	f3bf 8f4f 	dsb	sy
 800fc8a:	607b      	str	r3, [r7, #4]
}
 800fc8c:	bf00      	nop
 800fc8e:	bf00      	nop
 800fc90:	e7fd      	b.n	800fc8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800fc92:	4b0a      	ldr	r3, [pc, #40]	@ (800fcbc <vPortExitCritical+0x50>)
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	3b01      	subs	r3, #1
 800fc98:	4a08      	ldr	r2, [pc, #32]	@ (800fcbc <vPortExitCritical+0x50>)
 800fc9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fc9c:	4b07      	ldr	r3, [pc, #28]	@ (800fcbc <vPortExitCritical+0x50>)
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d105      	bne.n	800fcb0 <vPortExitCritical+0x44>
 800fca4:	2300      	movs	r3, #0
 800fca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fca8:	683b      	ldr	r3, [r7, #0]
 800fcaa:	f383 8811 	msr	BASEPRI, r3
}
 800fcae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fcb0:	bf00      	nop
 800fcb2:	370c      	adds	r7, #12
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcba:	4770      	bx	lr
 800fcbc:	20000034 	.word	0x20000034

0800fcc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fcc0:	f3ef 8009 	mrs	r0, PSP
 800fcc4:	f3bf 8f6f 	isb	sy
 800fcc8:	4b15      	ldr	r3, [pc, #84]	@ (800fd20 <pxCurrentTCBConst>)
 800fcca:	681a      	ldr	r2, [r3, #0]
 800fccc:	f01e 0f10 	tst.w	lr, #16
 800fcd0:	bf08      	it	eq
 800fcd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fcd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcda:	6010      	str	r0, [r2, #0]
 800fcdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fce0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800fce4:	f380 8811 	msr	BASEPRI, r0
 800fce8:	f3bf 8f4f 	dsb	sy
 800fcec:	f3bf 8f6f 	isb	sy
 800fcf0:	f7fe fe9e 	bl	800ea30 <vTaskSwitchContext>
 800fcf4:	f04f 0000 	mov.w	r0, #0
 800fcf8:	f380 8811 	msr	BASEPRI, r0
 800fcfc:	bc09      	pop	{r0, r3}
 800fcfe:	6819      	ldr	r1, [r3, #0]
 800fd00:	6808      	ldr	r0, [r1, #0]
 800fd02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd06:	f01e 0f10 	tst.w	lr, #16
 800fd0a:	bf08      	it	eq
 800fd0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fd10:	f380 8809 	msr	PSP, r0
 800fd14:	f3bf 8f6f 	isb	sy
 800fd18:	4770      	bx	lr
 800fd1a:	bf00      	nop
 800fd1c:	f3af 8000 	nop.w

0800fd20 <pxCurrentTCBConst>:
 800fd20:	20001490 	.word	0x20001490
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fd24:	bf00      	nop
 800fd26:	bf00      	nop

0800fd28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b082      	sub	sp, #8
 800fd2c:	af00      	add	r7, sp, #0
	__asm volatile
 800fd2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd32:	f383 8811 	msr	BASEPRI, r3
 800fd36:	f3bf 8f6f 	isb	sy
 800fd3a:	f3bf 8f4f 	dsb	sy
 800fd3e:	607b      	str	r3, [r7, #4]
}
 800fd40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fd42:	f7fe fdbb 	bl	800e8bc <xTaskIncrementTick>
 800fd46:	4603      	mov	r3, r0
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d003      	beq.n	800fd54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fd4c:	4b06      	ldr	r3, [pc, #24]	@ (800fd68 <xPortSysTickHandler+0x40>)
 800fd4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fd52:	601a      	str	r2, [r3, #0]
 800fd54:	2300      	movs	r3, #0
 800fd56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fd58:	683b      	ldr	r3, [r7, #0]
 800fd5a:	f383 8811 	msr	BASEPRI, r3
}
 800fd5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fd60:	bf00      	nop
 800fd62:	3708      	adds	r7, #8
 800fd64:	46bd      	mov	sp, r7
 800fd66:	bd80      	pop	{r7, pc}
 800fd68:	e000ed04 	.word	0xe000ed04

0800fd6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fd6c:	b480      	push	{r7}
 800fd6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fd70:	4b0b      	ldr	r3, [pc, #44]	@ (800fda0 <vPortSetupTimerInterrupt+0x34>)
 800fd72:	2200      	movs	r2, #0
 800fd74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fd76:	4b0b      	ldr	r3, [pc, #44]	@ (800fda4 <vPortSetupTimerInterrupt+0x38>)
 800fd78:	2200      	movs	r2, #0
 800fd7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fd7c:	4b0a      	ldr	r3, [pc, #40]	@ (800fda8 <vPortSetupTimerInterrupt+0x3c>)
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	4a0a      	ldr	r2, [pc, #40]	@ (800fdac <vPortSetupTimerInterrupt+0x40>)
 800fd82:	fba2 2303 	umull	r2, r3, r2, r3
 800fd86:	099b      	lsrs	r3, r3, #6
 800fd88:	4a09      	ldr	r2, [pc, #36]	@ (800fdb0 <vPortSetupTimerInterrupt+0x44>)
 800fd8a:	3b01      	subs	r3, #1
 800fd8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fd8e:	4b04      	ldr	r3, [pc, #16]	@ (800fda0 <vPortSetupTimerInterrupt+0x34>)
 800fd90:	2207      	movs	r2, #7
 800fd92:	601a      	str	r2, [r3, #0]
}
 800fd94:	bf00      	nop
 800fd96:	46bd      	mov	sp, r7
 800fd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd9c:	4770      	bx	lr
 800fd9e:	bf00      	nop
 800fda0:	e000e010 	.word	0xe000e010
 800fda4:	e000e018 	.word	0xe000e018
 800fda8:	20000028 	.word	0x20000028
 800fdac:	10624dd3 	.word	0x10624dd3
 800fdb0:	e000e014 	.word	0xe000e014

0800fdb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fdb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800fdc4 <vPortEnableVFP+0x10>
 800fdb8:	6801      	ldr	r1, [r0, #0]
 800fdba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800fdbe:	6001      	str	r1, [r0, #0]
 800fdc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fdc2:	bf00      	nop
 800fdc4:	e000ed88 	.word	0xe000ed88

0800fdc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fdc8:	b480      	push	{r7}
 800fdca:	b085      	sub	sp, #20
 800fdcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800fdce:	f3ef 8305 	mrs	r3, IPSR
 800fdd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	2b0f      	cmp	r3, #15
 800fdd8:	d915      	bls.n	800fe06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800fdda:	4a18      	ldr	r2, [pc, #96]	@ (800fe3c <vPortValidateInterruptPriority+0x74>)
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	4413      	add	r3, r2
 800fde0:	781b      	ldrb	r3, [r3, #0]
 800fde2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800fde4:	4b16      	ldr	r3, [pc, #88]	@ (800fe40 <vPortValidateInterruptPriority+0x78>)
 800fde6:	781b      	ldrb	r3, [r3, #0]
 800fde8:	7afa      	ldrb	r2, [r7, #11]
 800fdea:	429a      	cmp	r2, r3
 800fdec:	d20b      	bcs.n	800fe06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800fdee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdf2:	f383 8811 	msr	BASEPRI, r3
 800fdf6:	f3bf 8f6f 	isb	sy
 800fdfa:	f3bf 8f4f 	dsb	sy
 800fdfe:	607b      	str	r3, [r7, #4]
}
 800fe00:	bf00      	nop
 800fe02:	bf00      	nop
 800fe04:	e7fd      	b.n	800fe02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fe06:	4b0f      	ldr	r3, [pc, #60]	@ (800fe44 <vPortValidateInterruptPriority+0x7c>)
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800fe0e:	4b0e      	ldr	r3, [pc, #56]	@ (800fe48 <vPortValidateInterruptPriority+0x80>)
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	429a      	cmp	r2, r3
 800fe14:	d90b      	bls.n	800fe2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800fe16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe1a:	f383 8811 	msr	BASEPRI, r3
 800fe1e:	f3bf 8f6f 	isb	sy
 800fe22:	f3bf 8f4f 	dsb	sy
 800fe26:	603b      	str	r3, [r7, #0]
}
 800fe28:	bf00      	nop
 800fe2a:	bf00      	nop
 800fe2c:	e7fd      	b.n	800fe2a <vPortValidateInterruptPriority+0x62>
	}
 800fe2e:	bf00      	nop
 800fe30:	3714      	adds	r7, #20
 800fe32:	46bd      	mov	sp, r7
 800fe34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe38:	4770      	bx	lr
 800fe3a:	bf00      	nop
 800fe3c:	e000e3f0 	.word	0xe000e3f0
 800fe40:	20001abc 	.word	0x20001abc
 800fe44:	e000ed0c 	.word	0xe000ed0c
 800fe48:	20001ac0 	.word	0x20001ac0

0800fe4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b08a      	sub	sp, #40	@ 0x28
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fe54:	2300      	movs	r3, #0
 800fe56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fe58:	f7fe fc62 	bl	800e720 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fe5c:	4b5c      	ldr	r3, [pc, #368]	@ (800ffd0 <pvPortMalloc+0x184>)
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	d101      	bne.n	800fe68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fe64:	f000 f924 	bl	80100b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fe68:	4b5a      	ldr	r3, [pc, #360]	@ (800ffd4 <pvPortMalloc+0x188>)
 800fe6a:	681a      	ldr	r2, [r3, #0]
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	4013      	ands	r3, r2
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	f040 8095 	bne.w	800ffa0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d01e      	beq.n	800feba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800fe7c:	2208      	movs	r2, #8
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	4413      	add	r3, r2
 800fe82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	f003 0307 	and.w	r3, r3, #7
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d015      	beq.n	800feba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	f023 0307 	bic.w	r3, r3, #7
 800fe94:	3308      	adds	r3, #8
 800fe96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	f003 0307 	and.w	r3, r3, #7
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d00b      	beq.n	800feba <pvPortMalloc+0x6e>
	__asm volatile
 800fea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fea6:	f383 8811 	msr	BASEPRI, r3
 800feaa:	f3bf 8f6f 	isb	sy
 800feae:	f3bf 8f4f 	dsb	sy
 800feb2:	617b      	str	r3, [r7, #20]
}
 800feb4:	bf00      	nop
 800feb6:	bf00      	nop
 800feb8:	e7fd      	b.n	800feb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	2b00      	cmp	r3, #0
 800febe:	d06f      	beq.n	800ffa0 <pvPortMalloc+0x154>
 800fec0:	4b45      	ldr	r3, [pc, #276]	@ (800ffd8 <pvPortMalloc+0x18c>)
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	687a      	ldr	r2, [r7, #4]
 800fec6:	429a      	cmp	r2, r3
 800fec8:	d86a      	bhi.n	800ffa0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800feca:	4b44      	ldr	r3, [pc, #272]	@ (800ffdc <pvPortMalloc+0x190>)
 800fecc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fece:	4b43      	ldr	r3, [pc, #268]	@ (800ffdc <pvPortMalloc+0x190>)
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fed4:	e004      	b.n	800fee0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800fed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fed8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800feda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fee2:	685b      	ldr	r3, [r3, #4]
 800fee4:	687a      	ldr	r2, [r7, #4]
 800fee6:	429a      	cmp	r2, r3
 800fee8:	d903      	bls.n	800fef2 <pvPortMalloc+0xa6>
 800feea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d1f1      	bne.n	800fed6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fef2:	4b37      	ldr	r3, [pc, #220]	@ (800ffd0 <pvPortMalloc+0x184>)
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fef8:	429a      	cmp	r2, r3
 800fefa:	d051      	beq.n	800ffa0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fefc:	6a3b      	ldr	r3, [r7, #32]
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	2208      	movs	r2, #8
 800ff02:	4413      	add	r3, r2
 800ff04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ff06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff08:	681a      	ldr	r2, [r3, #0]
 800ff0a:	6a3b      	ldr	r3, [r7, #32]
 800ff0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ff0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff10:	685a      	ldr	r2, [r3, #4]
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	1ad2      	subs	r2, r2, r3
 800ff16:	2308      	movs	r3, #8
 800ff18:	005b      	lsls	r3, r3, #1
 800ff1a:	429a      	cmp	r2, r3
 800ff1c:	d920      	bls.n	800ff60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ff1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	4413      	add	r3, r2
 800ff24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ff26:	69bb      	ldr	r3, [r7, #24]
 800ff28:	f003 0307 	and.w	r3, r3, #7
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d00b      	beq.n	800ff48 <pvPortMalloc+0xfc>
	__asm volatile
 800ff30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff34:	f383 8811 	msr	BASEPRI, r3
 800ff38:	f3bf 8f6f 	isb	sy
 800ff3c:	f3bf 8f4f 	dsb	sy
 800ff40:	613b      	str	r3, [r7, #16]
}
 800ff42:	bf00      	nop
 800ff44:	bf00      	nop
 800ff46:	e7fd      	b.n	800ff44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ff48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff4a:	685a      	ldr	r2, [r3, #4]
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	1ad2      	subs	r2, r2, r3
 800ff50:	69bb      	ldr	r3, [r7, #24]
 800ff52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ff54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff56:	687a      	ldr	r2, [r7, #4]
 800ff58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ff5a:	69b8      	ldr	r0, [r7, #24]
 800ff5c:	f000 f90a 	bl	8010174 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ff60:	4b1d      	ldr	r3, [pc, #116]	@ (800ffd8 <pvPortMalloc+0x18c>)
 800ff62:	681a      	ldr	r2, [r3, #0]
 800ff64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff66:	685b      	ldr	r3, [r3, #4]
 800ff68:	1ad3      	subs	r3, r2, r3
 800ff6a:	4a1b      	ldr	r2, [pc, #108]	@ (800ffd8 <pvPortMalloc+0x18c>)
 800ff6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ff6e:	4b1a      	ldr	r3, [pc, #104]	@ (800ffd8 <pvPortMalloc+0x18c>)
 800ff70:	681a      	ldr	r2, [r3, #0]
 800ff72:	4b1b      	ldr	r3, [pc, #108]	@ (800ffe0 <pvPortMalloc+0x194>)
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	429a      	cmp	r2, r3
 800ff78:	d203      	bcs.n	800ff82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ff7a:	4b17      	ldr	r3, [pc, #92]	@ (800ffd8 <pvPortMalloc+0x18c>)
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	4a18      	ldr	r2, [pc, #96]	@ (800ffe0 <pvPortMalloc+0x194>)
 800ff80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ff82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff84:	685a      	ldr	r2, [r3, #4]
 800ff86:	4b13      	ldr	r3, [pc, #76]	@ (800ffd4 <pvPortMalloc+0x188>)
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	431a      	orrs	r2, r3
 800ff8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ff90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff92:	2200      	movs	r2, #0
 800ff94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ff96:	4b13      	ldr	r3, [pc, #76]	@ (800ffe4 <pvPortMalloc+0x198>)
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	3301      	adds	r3, #1
 800ff9c:	4a11      	ldr	r2, [pc, #68]	@ (800ffe4 <pvPortMalloc+0x198>)
 800ff9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ffa0:	f7fe fbcc 	bl	800e73c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ffa4:	69fb      	ldr	r3, [r7, #28]
 800ffa6:	f003 0307 	and.w	r3, r3, #7
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d00b      	beq.n	800ffc6 <pvPortMalloc+0x17a>
	__asm volatile
 800ffae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffb2:	f383 8811 	msr	BASEPRI, r3
 800ffb6:	f3bf 8f6f 	isb	sy
 800ffba:	f3bf 8f4f 	dsb	sy
 800ffbe:	60fb      	str	r3, [r7, #12]
}
 800ffc0:	bf00      	nop
 800ffc2:	bf00      	nop
 800ffc4:	e7fd      	b.n	800ffc2 <pvPortMalloc+0x176>
	return pvReturn;
 800ffc6:	69fb      	ldr	r3, [r7, #28]
}
 800ffc8:	4618      	mov	r0, r3
 800ffca:	3728      	adds	r7, #40	@ 0x28
 800ffcc:	46bd      	mov	sp, r7
 800ffce:	bd80      	pop	{r7, pc}
 800ffd0:	200056cc 	.word	0x200056cc
 800ffd4:	200056e0 	.word	0x200056e0
 800ffd8:	200056d0 	.word	0x200056d0
 800ffdc:	200056c4 	.word	0x200056c4
 800ffe0:	200056d4 	.word	0x200056d4
 800ffe4:	200056d8 	.word	0x200056d8

0800ffe8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b086      	sub	sp, #24
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d04f      	beq.n	801009a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fffa:	2308      	movs	r3, #8
 800fffc:	425b      	negs	r3, r3
 800fffe:	697a      	ldr	r2, [r7, #20]
 8010000:	4413      	add	r3, r2
 8010002:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010004:	697b      	ldr	r3, [r7, #20]
 8010006:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010008:	693b      	ldr	r3, [r7, #16]
 801000a:	685a      	ldr	r2, [r3, #4]
 801000c:	4b25      	ldr	r3, [pc, #148]	@ (80100a4 <vPortFree+0xbc>)
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	4013      	ands	r3, r2
 8010012:	2b00      	cmp	r3, #0
 8010014:	d10b      	bne.n	801002e <vPortFree+0x46>
	__asm volatile
 8010016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801001a:	f383 8811 	msr	BASEPRI, r3
 801001e:	f3bf 8f6f 	isb	sy
 8010022:	f3bf 8f4f 	dsb	sy
 8010026:	60fb      	str	r3, [r7, #12]
}
 8010028:	bf00      	nop
 801002a:	bf00      	nop
 801002c:	e7fd      	b.n	801002a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801002e:	693b      	ldr	r3, [r7, #16]
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d00b      	beq.n	801004e <vPortFree+0x66>
	__asm volatile
 8010036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801003a:	f383 8811 	msr	BASEPRI, r3
 801003e:	f3bf 8f6f 	isb	sy
 8010042:	f3bf 8f4f 	dsb	sy
 8010046:	60bb      	str	r3, [r7, #8]
}
 8010048:	bf00      	nop
 801004a:	bf00      	nop
 801004c:	e7fd      	b.n	801004a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801004e:	693b      	ldr	r3, [r7, #16]
 8010050:	685a      	ldr	r2, [r3, #4]
 8010052:	4b14      	ldr	r3, [pc, #80]	@ (80100a4 <vPortFree+0xbc>)
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	4013      	ands	r3, r2
 8010058:	2b00      	cmp	r3, #0
 801005a:	d01e      	beq.n	801009a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801005c:	693b      	ldr	r3, [r7, #16]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d11a      	bne.n	801009a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010064:	693b      	ldr	r3, [r7, #16]
 8010066:	685a      	ldr	r2, [r3, #4]
 8010068:	4b0e      	ldr	r3, [pc, #56]	@ (80100a4 <vPortFree+0xbc>)
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	43db      	mvns	r3, r3
 801006e:	401a      	ands	r2, r3
 8010070:	693b      	ldr	r3, [r7, #16]
 8010072:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010074:	f7fe fb54 	bl	800e720 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010078:	693b      	ldr	r3, [r7, #16]
 801007a:	685a      	ldr	r2, [r3, #4]
 801007c:	4b0a      	ldr	r3, [pc, #40]	@ (80100a8 <vPortFree+0xc0>)
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	4413      	add	r3, r2
 8010082:	4a09      	ldr	r2, [pc, #36]	@ (80100a8 <vPortFree+0xc0>)
 8010084:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010086:	6938      	ldr	r0, [r7, #16]
 8010088:	f000 f874 	bl	8010174 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801008c:	4b07      	ldr	r3, [pc, #28]	@ (80100ac <vPortFree+0xc4>)
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	3301      	adds	r3, #1
 8010092:	4a06      	ldr	r2, [pc, #24]	@ (80100ac <vPortFree+0xc4>)
 8010094:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8010096:	f7fe fb51 	bl	800e73c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801009a:	bf00      	nop
 801009c:	3718      	adds	r7, #24
 801009e:	46bd      	mov	sp, r7
 80100a0:	bd80      	pop	{r7, pc}
 80100a2:	bf00      	nop
 80100a4:	200056e0 	.word	0x200056e0
 80100a8:	200056d0 	.word	0x200056d0
 80100ac:	200056dc 	.word	0x200056dc

080100b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80100b0:	b480      	push	{r7}
 80100b2:	b085      	sub	sp, #20
 80100b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80100b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80100ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80100bc:	4b27      	ldr	r3, [pc, #156]	@ (801015c <prvHeapInit+0xac>)
 80100be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	f003 0307 	and.w	r3, r3, #7
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d00c      	beq.n	80100e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	3307      	adds	r3, #7
 80100ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	f023 0307 	bic.w	r3, r3, #7
 80100d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80100d8:	68ba      	ldr	r2, [r7, #8]
 80100da:	68fb      	ldr	r3, [r7, #12]
 80100dc:	1ad3      	subs	r3, r2, r3
 80100de:	4a1f      	ldr	r2, [pc, #124]	@ (801015c <prvHeapInit+0xac>)
 80100e0:	4413      	add	r3, r2
 80100e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80100e8:	4a1d      	ldr	r2, [pc, #116]	@ (8010160 <prvHeapInit+0xb0>)
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80100ee:	4b1c      	ldr	r3, [pc, #112]	@ (8010160 <prvHeapInit+0xb0>)
 80100f0:	2200      	movs	r2, #0
 80100f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	68ba      	ldr	r2, [r7, #8]
 80100f8:	4413      	add	r3, r2
 80100fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80100fc:	2208      	movs	r2, #8
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	1a9b      	subs	r3, r3, r2
 8010102:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	f023 0307 	bic.w	r3, r3, #7
 801010a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	4a15      	ldr	r2, [pc, #84]	@ (8010164 <prvHeapInit+0xb4>)
 8010110:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010112:	4b14      	ldr	r3, [pc, #80]	@ (8010164 <prvHeapInit+0xb4>)
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	2200      	movs	r2, #0
 8010118:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801011a:	4b12      	ldr	r3, [pc, #72]	@ (8010164 <prvHeapInit+0xb4>)
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	2200      	movs	r2, #0
 8010120:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010126:	683b      	ldr	r3, [r7, #0]
 8010128:	68fa      	ldr	r2, [r7, #12]
 801012a:	1ad2      	subs	r2, r2, r3
 801012c:	683b      	ldr	r3, [r7, #0]
 801012e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010130:	4b0c      	ldr	r3, [pc, #48]	@ (8010164 <prvHeapInit+0xb4>)
 8010132:	681a      	ldr	r2, [r3, #0]
 8010134:	683b      	ldr	r3, [r7, #0]
 8010136:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010138:	683b      	ldr	r3, [r7, #0]
 801013a:	685b      	ldr	r3, [r3, #4]
 801013c:	4a0a      	ldr	r2, [pc, #40]	@ (8010168 <prvHeapInit+0xb8>)
 801013e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010140:	683b      	ldr	r3, [r7, #0]
 8010142:	685b      	ldr	r3, [r3, #4]
 8010144:	4a09      	ldr	r2, [pc, #36]	@ (801016c <prvHeapInit+0xbc>)
 8010146:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010148:	4b09      	ldr	r3, [pc, #36]	@ (8010170 <prvHeapInit+0xc0>)
 801014a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801014e:	601a      	str	r2, [r3, #0]
}
 8010150:	bf00      	nop
 8010152:	3714      	adds	r7, #20
 8010154:	46bd      	mov	sp, r7
 8010156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801015a:	4770      	bx	lr
 801015c:	20001ac4 	.word	0x20001ac4
 8010160:	200056c4 	.word	0x200056c4
 8010164:	200056cc 	.word	0x200056cc
 8010168:	200056d4 	.word	0x200056d4
 801016c:	200056d0 	.word	0x200056d0
 8010170:	200056e0 	.word	0x200056e0

08010174 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010174:	b480      	push	{r7}
 8010176:	b085      	sub	sp, #20
 8010178:	af00      	add	r7, sp, #0
 801017a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801017c:	4b28      	ldr	r3, [pc, #160]	@ (8010220 <prvInsertBlockIntoFreeList+0xac>)
 801017e:	60fb      	str	r3, [r7, #12]
 8010180:	e002      	b.n	8010188 <prvInsertBlockIntoFreeList+0x14>
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	60fb      	str	r3, [r7, #12]
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	687a      	ldr	r2, [r7, #4]
 801018e:	429a      	cmp	r2, r3
 8010190:	d8f7      	bhi.n	8010182 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	685b      	ldr	r3, [r3, #4]
 801019a:	68ba      	ldr	r2, [r7, #8]
 801019c:	4413      	add	r3, r2
 801019e:	687a      	ldr	r2, [r7, #4]
 80101a0:	429a      	cmp	r2, r3
 80101a2:	d108      	bne.n	80101b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	685a      	ldr	r2, [r3, #4]
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	685b      	ldr	r3, [r3, #4]
 80101ac:	441a      	add	r2, r3
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	685b      	ldr	r3, [r3, #4]
 80101be:	68ba      	ldr	r2, [r7, #8]
 80101c0:	441a      	add	r2, r3
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	429a      	cmp	r2, r3
 80101c8:	d118      	bne.n	80101fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	681a      	ldr	r2, [r3, #0]
 80101ce:	4b15      	ldr	r3, [pc, #84]	@ (8010224 <prvInsertBlockIntoFreeList+0xb0>)
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	429a      	cmp	r2, r3
 80101d4:	d00d      	beq.n	80101f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	685a      	ldr	r2, [r3, #4]
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	685b      	ldr	r3, [r3, #4]
 80101e0:	441a      	add	r2, r3
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	681a      	ldr	r2, [r3, #0]
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	601a      	str	r2, [r3, #0]
 80101f0:	e008      	b.n	8010204 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80101f2:	4b0c      	ldr	r3, [pc, #48]	@ (8010224 <prvInsertBlockIntoFreeList+0xb0>)
 80101f4:	681a      	ldr	r2, [r3, #0]
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	601a      	str	r2, [r3, #0]
 80101fa:	e003      	b.n	8010204 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	681a      	ldr	r2, [r3, #0]
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010204:	68fa      	ldr	r2, [r7, #12]
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	429a      	cmp	r2, r3
 801020a:	d002      	beq.n	8010212 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	687a      	ldr	r2, [r7, #4]
 8010210:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010212:	bf00      	nop
 8010214:	3714      	adds	r7, #20
 8010216:	46bd      	mov	sp, r7
 8010218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801021c:	4770      	bx	lr
 801021e:	bf00      	nop
 8010220:	200056c4 	.word	0x200056c4
 8010224:	200056cc 	.word	0x200056cc

08010228 <__cvt>:
 8010228:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801022c:	ec57 6b10 	vmov	r6, r7, d0
 8010230:	2f00      	cmp	r7, #0
 8010232:	460c      	mov	r4, r1
 8010234:	4619      	mov	r1, r3
 8010236:	463b      	mov	r3, r7
 8010238:	bfbb      	ittet	lt
 801023a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801023e:	461f      	movlt	r7, r3
 8010240:	2300      	movge	r3, #0
 8010242:	232d      	movlt	r3, #45	@ 0x2d
 8010244:	700b      	strb	r3, [r1, #0]
 8010246:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010248:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801024c:	4691      	mov	r9, r2
 801024e:	f023 0820 	bic.w	r8, r3, #32
 8010252:	bfbc      	itt	lt
 8010254:	4632      	movlt	r2, r6
 8010256:	4616      	movlt	r6, r2
 8010258:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801025c:	d005      	beq.n	801026a <__cvt+0x42>
 801025e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010262:	d100      	bne.n	8010266 <__cvt+0x3e>
 8010264:	3401      	adds	r4, #1
 8010266:	2102      	movs	r1, #2
 8010268:	e000      	b.n	801026c <__cvt+0x44>
 801026a:	2103      	movs	r1, #3
 801026c:	ab03      	add	r3, sp, #12
 801026e:	9301      	str	r3, [sp, #4]
 8010270:	ab02      	add	r3, sp, #8
 8010272:	9300      	str	r3, [sp, #0]
 8010274:	ec47 6b10 	vmov	d0, r6, r7
 8010278:	4653      	mov	r3, sl
 801027a:	4622      	mov	r2, r4
 801027c:	f001 fdcc 	bl	8011e18 <_dtoa_r>
 8010280:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010284:	4605      	mov	r5, r0
 8010286:	d119      	bne.n	80102bc <__cvt+0x94>
 8010288:	f019 0f01 	tst.w	r9, #1
 801028c:	d00e      	beq.n	80102ac <__cvt+0x84>
 801028e:	eb00 0904 	add.w	r9, r0, r4
 8010292:	2200      	movs	r2, #0
 8010294:	2300      	movs	r3, #0
 8010296:	4630      	mov	r0, r6
 8010298:	4639      	mov	r1, r7
 801029a:	f7f0 fc25 	bl	8000ae8 <__aeabi_dcmpeq>
 801029e:	b108      	cbz	r0, 80102a4 <__cvt+0x7c>
 80102a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80102a4:	2230      	movs	r2, #48	@ 0x30
 80102a6:	9b03      	ldr	r3, [sp, #12]
 80102a8:	454b      	cmp	r3, r9
 80102aa:	d31e      	bcc.n	80102ea <__cvt+0xc2>
 80102ac:	9b03      	ldr	r3, [sp, #12]
 80102ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80102b0:	1b5b      	subs	r3, r3, r5
 80102b2:	4628      	mov	r0, r5
 80102b4:	6013      	str	r3, [r2, #0]
 80102b6:	b004      	add	sp, #16
 80102b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80102c0:	eb00 0904 	add.w	r9, r0, r4
 80102c4:	d1e5      	bne.n	8010292 <__cvt+0x6a>
 80102c6:	7803      	ldrb	r3, [r0, #0]
 80102c8:	2b30      	cmp	r3, #48	@ 0x30
 80102ca:	d10a      	bne.n	80102e2 <__cvt+0xba>
 80102cc:	2200      	movs	r2, #0
 80102ce:	2300      	movs	r3, #0
 80102d0:	4630      	mov	r0, r6
 80102d2:	4639      	mov	r1, r7
 80102d4:	f7f0 fc08 	bl	8000ae8 <__aeabi_dcmpeq>
 80102d8:	b918      	cbnz	r0, 80102e2 <__cvt+0xba>
 80102da:	f1c4 0401 	rsb	r4, r4, #1
 80102de:	f8ca 4000 	str.w	r4, [sl]
 80102e2:	f8da 3000 	ldr.w	r3, [sl]
 80102e6:	4499      	add	r9, r3
 80102e8:	e7d3      	b.n	8010292 <__cvt+0x6a>
 80102ea:	1c59      	adds	r1, r3, #1
 80102ec:	9103      	str	r1, [sp, #12]
 80102ee:	701a      	strb	r2, [r3, #0]
 80102f0:	e7d9      	b.n	80102a6 <__cvt+0x7e>

080102f2 <__exponent>:
 80102f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80102f4:	2900      	cmp	r1, #0
 80102f6:	bfba      	itte	lt
 80102f8:	4249      	neglt	r1, r1
 80102fa:	232d      	movlt	r3, #45	@ 0x2d
 80102fc:	232b      	movge	r3, #43	@ 0x2b
 80102fe:	2909      	cmp	r1, #9
 8010300:	7002      	strb	r2, [r0, #0]
 8010302:	7043      	strb	r3, [r0, #1]
 8010304:	dd29      	ble.n	801035a <__exponent+0x68>
 8010306:	f10d 0307 	add.w	r3, sp, #7
 801030a:	461d      	mov	r5, r3
 801030c:	270a      	movs	r7, #10
 801030e:	461a      	mov	r2, r3
 8010310:	fbb1 f6f7 	udiv	r6, r1, r7
 8010314:	fb07 1416 	mls	r4, r7, r6, r1
 8010318:	3430      	adds	r4, #48	@ 0x30
 801031a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801031e:	460c      	mov	r4, r1
 8010320:	2c63      	cmp	r4, #99	@ 0x63
 8010322:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8010326:	4631      	mov	r1, r6
 8010328:	dcf1      	bgt.n	801030e <__exponent+0x1c>
 801032a:	3130      	adds	r1, #48	@ 0x30
 801032c:	1e94      	subs	r4, r2, #2
 801032e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010332:	1c41      	adds	r1, r0, #1
 8010334:	4623      	mov	r3, r4
 8010336:	42ab      	cmp	r3, r5
 8010338:	d30a      	bcc.n	8010350 <__exponent+0x5e>
 801033a:	f10d 0309 	add.w	r3, sp, #9
 801033e:	1a9b      	subs	r3, r3, r2
 8010340:	42ac      	cmp	r4, r5
 8010342:	bf88      	it	hi
 8010344:	2300      	movhi	r3, #0
 8010346:	3302      	adds	r3, #2
 8010348:	4403      	add	r3, r0
 801034a:	1a18      	subs	r0, r3, r0
 801034c:	b003      	add	sp, #12
 801034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010350:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010354:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010358:	e7ed      	b.n	8010336 <__exponent+0x44>
 801035a:	2330      	movs	r3, #48	@ 0x30
 801035c:	3130      	adds	r1, #48	@ 0x30
 801035e:	7083      	strb	r3, [r0, #2]
 8010360:	70c1      	strb	r1, [r0, #3]
 8010362:	1d03      	adds	r3, r0, #4
 8010364:	e7f1      	b.n	801034a <__exponent+0x58>
	...

08010368 <_printf_float>:
 8010368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801036c:	b08d      	sub	sp, #52	@ 0x34
 801036e:	460c      	mov	r4, r1
 8010370:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010374:	4616      	mov	r6, r2
 8010376:	461f      	mov	r7, r3
 8010378:	4605      	mov	r5, r0
 801037a:	f001 fca3 	bl	8011cc4 <_localeconv_r>
 801037e:	6803      	ldr	r3, [r0, #0]
 8010380:	9304      	str	r3, [sp, #16]
 8010382:	4618      	mov	r0, r3
 8010384:	f7ef ff84 	bl	8000290 <strlen>
 8010388:	2300      	movs	r3, #0
 801038a:	930a      	str	r3, [sp, #40]	@ 0x28
 801038c:	f8d8 3000 	ldr.w	r3, [r8]
 8010390:	9005      	str	r0, [sp, #20]
 8010392:	3307      	adds	r3, #7
 8010394:	f023 0307 	bic.w	r3, r3, #7
 8010398:	f103 0208 	add.w	r2, r3, #8
 801039c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80103a0:	f8d4 b000 	ldr.w	fp, [r4]
 80103a4:	f8c8 2000 	str.w	r2, [r8]
 80103a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80103ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80103b0:	9307      	str	r3, [sp, #28]
 80103b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80103b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80103ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80103be:	4b9c      	ldr	r3, [pc, #624]	@ (8010630 <_printf_float+0x2c8>)
 80103c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80103c4:	f7f0 fbc2 	bl	8000b4c <__aeabi_dcmpun>
 80103c8:	bb70      	cbnz	r0, 8010428 <_printf_float+0xc0>
 80103ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80103ce:	4b98      	ldr	r3, [pc, #608]	@ (8010630 <_printf_float+0x2c8>)
 80103d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80103d4:	f7f0 fb9c 	bl	8000b10 <__aeabi_dcmple>
 80103d8:	bb30      	cbnz	r0, 8010428 <_printf_float+0xc0>
 80103da:	2200      	movs	r2, #0
 80103dc:	2300      	movs	r3, #0
 80103de:	4640      	mov	r0, r8
 80103e0:	4649      	mov	r1, r9
 80103e2:	f7f0 fb8b 	bl	8000afc <__aeabi_dcmplt>
 80103e6:	b110      	cbz	r0, 80103ee <_printf_float+0x86>
 80103e8:	232d      	movs	r3, #45	@ 0x2d
 80103ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80103ee:	4a91      	ldr	r2, [pc, #580]	@ (8010634 <_printf_float+0x2cc>)
 80103f0:	4b91      	ldr	r3, [pc, #580]	@ (8010638 <_printf_float+0x2d0>)
 80103f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80103f6:	bf8c      	ite	hi
 80103f8:	4690      	movhi	r8, r2
 80103fa:	4698      	movls	r8, r3
 80103fc:	2303      	movs	r3, #3
 80103fe:	6123      	str	r3, [r4, #16]
 8010400:	f02b 0304 	bic.w	r3, fp, #4
 8010404:	6023      	str	r3, [r4, #0]
 8010406:	f04f 0900 	mov.w	r9, #0
 801040a:	9700      	str	r7, [sp, #0]
 801040c:	4633      	mov	r3, r6
 801040e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010410:	4621      	mov	r1, r4
 8010412:	4628      	mov	r0, r5
 8010414:	f000 fa84 	bl	8010920 <_printf_common>
 8010418:	3001      	adds	r0, #1
 801041a:	f040 808d 	bne.w	8010538 <_printf_float+0x1d0>
 801041e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010422:	b00d      	add	sp, #52	@ 0x34
 8010424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010428:	4642      	mov	r2, r8
 801042a:	464b      	mov	r3, r9
 801042c:	4640      	mov	r0, r8
 801042e:	4649      	mov	r1, r9
 8010430:	f7f0 fb8c 	bl	8000b4c <__aeabi_dcmpun>
 8010434:	b140      	cbz	r0, 8010448 <_printf_float+0xe0>
 8010436:	464b      	mov	r3, r9
 8010438:	2b00      	cmp	r3, #0
 801043a:	bfbc      	itt	lt
 801043c:	232d      	movlt	r3, #45	@ 0x2d
 801043e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010442:	4a7e      	ldr	r2, [pc, #504]	@ (801063c <_printf_float+0x2d4>)
 8010444:	4b7e      	ldr	r3, [pc, #504]	@ (8010640 <_printf_float+0x2d8>)
 8010446:	e7d4      	b.n	80103f2 <_printf_float+0x8a>
 8010448:	6863      	ldr	r3, [r4, #4]
 801044a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801044e:	9206      	str	r2, [sp, #24]
 8010450:	1c5a      	adds	r2, r3, #1
 8010452:	d13b      	bne.n	80104cc <_printf_float+0x164>
 8010454:	2306      	movs	r3, #6
 8010456:	6063      	str	r3, [r4, #4]
 8010458:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801045c:	2300      	movs	r3, #0
 801045e:	6022      	str	r2, [r4, #0]
 8010460:	9303      	str	r3, [sp, #12]
 8010462:	ab0a      	add	r3, sp, #40	@ 0x28
 8010464:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010468:	ab09      	add	r3, sp, #36	@ 0x24
 801046a:	9300      	str	r3, [sp, #0]
 801046c:	6861      	ldr	r1, [r4, #4]
 801046e:	ec49 8b10 	vmov	d0, r8, r9
 8010472:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010476:	4628      	mov	r0, r5
 8010478:	f7ff fed6 	bl	8010228 <__cvt>
 801047c:	9b06      	ldr	r3, [sp, #24]
 801047e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010480:	2b47      	cmp	r3, #71	@ 0x47
 8010482:	4680      	mov	r8, r0
 8010484:	d129      	bne.n	80104da <_printf_float+0x172>
 8010486:	1cc8      	adds	r0, r1, #3
 8010488:	db02      	blt.n	8010490 <_printf_float+0x128>
 801048a:	6863      	ldr	r3, [r4, #4]
 801048c:	4299      	cmp	r1, r3
 801048e:	dd41      	ble.n	8010514 <_printf_float+0x1ac>
 8010490:	f1aa 0a02 	sub.w	sl, sl, #2
 8010494:	fa5f fa8a 	uxtb.w	sl, sl
 8010498:	3901      	subs	r1, #1
 801049a:	4652      	mov	r2, sl
 801049c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80104a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80104a2:	f7ff ff26 	bl	80102f2 <__exponent>
 80104a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80104a8:	1813      	adds	r3, r2, r0
 80104aa:	2a01      	cmp	r2, #1
 80104ac:	4681      	mov	r9, r0
 80104ae:	6123      	str	r3, [r4, #16]
 80104b0:	dc02      	bgt.n	80104b8 <_printf_float+0x150>
 80104b2:	6822      	ldr	r2, [r4, #0]
 80104b4:	07d2      	lsls	r2, r2, #31
 80104b6:	d501      	bpl.n	80104bc <_printf_float+0x154>
 80104b8:	3301      	adds	r3, #1
 80104ba:	6123      	str	r3, [r4, #16]
 80104bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d0a2      	beq.n	801040a <_printf_float+0xa2>
 80104c4:	232d      	movs	r3, #45	@ 0x2d
 80104c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80104ca:	e79e      	b.n	801040a <_printf_float+0xa2>
 80104cc:	9a06      	ldr	r2, [sp, #24]
 80104ce:	2a47      	cmp	r2, #71	@ 0x47
 80104d0:	d1c2      	bne.n	8010458 <_printf_float+0xf0>
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d1c0      	bne.n	8010458 <_printf_float+0xf0>
 80104d6:	2301      	movs	r3, #1
 80104d8:	e7bd      	b.n	8010456 <_printf_float+0xee>
 80104da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80104de:	d9db      	bls.n	8010498 <_printf_float+0x130>
 80104e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80104e4:	d118      	bne.n	8010518 <_printf_float+0x1b0>
 80104e6:	2900      	cmp	r1, #0
 80104e8:	6863      	ldr	r3, [r4, #4]
 80104ea:	dd0b      	ble.n	8010504 <_printf_float+0x19c>
 80104ec:	6121      	str	r1, [r4, #16]
 80104ee:	b913      	cbnz	r3, 80104f6 <_printf_float+0x18e>
 80104f0:	6822      	ldr	r2, [r4, #0]
 80104f2:	07d0      	lsls	r0, r2, #31
 80104f4:	d502      	bpl.n	80104fc <_printf_float+0x194>
 80104f6:	3301      	adds	r3, #1
 80104f8:	440b      	add	r3, r1
 80104fa:	6123      	str	r3, [r4, #16]
 80104fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80104fe:	f04f 0900 	mov.w	r9, #0
 8010502:	e7db      	b.n	80104bc <_printf_float+0x154>
 8010504:	b913      	cbnz	r3, 801050c <_printf_float+0x1a4>
 8010506:	6822      	ldr	r2, [r4, #0]
 8010508:	07d2      	lsls	r2, r2, #31
 801050a:	d501      	bpl.n	8010510 <_printf_float+0x1a8>
 801050c:	3302      	adds	r3, #2
 801050e:	e7f4      	b.n	80104fa <_printf_float+0x192>
 8010510:	2301      	movs	r3, #1
 8010512:	e7f2      	b.n	80104fa <_printf_float+0x192>
 8010514:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010518:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801051a:	4299      	cmp	r1, r3
 801051c:	db05      	blt.n	801052a <_printf_float+0x1c2>
 801051e:	6823      	ldr	r3, [r4, #0]
 8010520:	6121      	str	r1, [r4, #16]
 8010522:	07d8      	lsls	r0, r3, #31
 8010524:	d5ea      	bpl.n	80104fc <_printf_float+0x194>
 8010526:	1c4b      	adds	r3, r1, #1
 8010528:	e7e7      	b.n	80104fa <_printf_float+0x192>
 801052a:	2900      	cmp	r1, #0
 801052c:	bfd4      	ite	le
 801052e:	f1c1 0202 	rsble	r2, r1, #2
 8010532:	2201      	movgt	r2, #1
 8010534:	4413      	add	r3, r2
 8010536:	e7e0      	b.n	80104fa <_printf_float+0x192>
 8010538:	6823      	ldr	r3, [r4, #0]
 801053a:	055a      	lsls	r2, r3, #21
 801053c:	d407      	bmi.n	801054e <_printf_float+0x1e6>
 801053e:	6923      	ldr	r3, [r4, #16]
 8010540:	4642      	mov	r2, r8
 8010542:	4631      	mov	r1, r6
 8010544:	4628      	mov	r0, r5
 8010546:	47b8      	blx	r7
 8010548:	3001      	adds	r0, #1
 801054a:	d12b      	bne.n	80105a4 <_printf_float+0x23c>
 801054c:	e767      	b.n	801041e <_printf_float+0xb6>
 801054e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010552:	f240 80dd 	bls.w	8010710 <_printf_float+0x3a8>
 8010556:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801055a:	2200      	movs	r2, #0
 801055c:	2300      	movs	r3, #0
 801055e:	f7f0 fac3 	bl	8000ae8 <__aeabi_dcmpeq>
 8010562:	2800      	cmp	r0, #0
 8010564:	d033      	beq.n	80105ce <_printf_float+0x266>
 8010566:	4a37      	ldr	r2, [pc, #220]	@ (8010644 <_printf_float+0x2dc>)
 8010568:	2301      	movs	r3, #1
 801056a:	4631      	mov	r1, r6
 801056c:	4628      	mov	r0, r5
 801056e:	47b8      	blx	r7
 8010570:	3001      	adds	r0, #1
 8010572:	f43f af54 	beq.w	801041e <_printf_float+0xb6>
 8010576:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801057a:	4543      	cmp	r3, r8
 801057c:	db02      	blt.n	8010584 <_printf_float+0x21c>
 801057e:	6823      	ldr	r3, [r4, #0]
 8010580:	07d8      	lsls	r0, r3, #31
 8010582:	d50f      	bpl.n	80105a4 <_printf_float+0x23c>
 8010584:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010588:	4631      	mov	r1, r6
 801058a:	4628      	mov	r0, r5
 801058c:	47b8      	blx	r7
 801058e:	3001      	adds	r0, #1
 8010590:	f43f af45 	beq.w	801041e <_printf_float+0xb6>
 8010594:	f04f 0900 	mov.w	r9, #0
 8010598:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801059c:	f104 0a1a 	add.w	sl, r4, #26
 80105a0:	45c8      	cmp	r8, r9
 80105a2:	dc09      	bgt.n	80105b8 <_printf_float+0x250>
 80105a4:	6823      	ldr	r3, [r4, #0]
 80105a6:	079b      	lsls	r3, r3, #30
 80105a8:	f100 8103 	bmi.w	80107b2 <_printf_float+0x44a>
 80105ac:	68e0      	ldr	r0, [r4, #12]
 80105ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80105b0:	4298      	cmp	r0, r3
 80105b2:	bfb8      	it	lt
 80105b4:	4618      	movlt	r0, r3
 80105b6:	e734      	b.n	8010422 <_printf_float+0xba>
 80105b8:	2301      	movs	r3, #1
 80105ba:	4652      	mov	r2, sl
 80105bc:	4631      	mov	r1, r6
 80105be:	4628      	mov	r0, r5
 80105c0:	47b8      	blx	r7
 80105c2:	3001      	adds	r0, #1
 80105c4:	f43f af2b 	beq.w	801041e <_printf_float+0xb6>
 80105c8:	f109 0901 	add.w	r9, r9, #1
 80105cc:	e7e8      	b.n	80105a0 <_printf_float+0x238>
 80105ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	dc39      	bgt.n	8010648 <_printf_float+0x2e0>
 80105d4:	4a1b      	ldr	r2, [pc, #108]	@ (8010644 <_printf_float+0x2dc>)
 80105d6:	2301      	movs	r3, #1
 80105d8:	4631      	mov	r1, r6
 80105da:	4628      	mov	r0, r5
 80105dc:	47b8      	blx	r7
 80105de:	3001      	adds	r0, #1
 80105e0:	f43f af1d 	beq.w	801041e <_printf_float+0xb6>
 80105e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80105e8:	ea59 0303 	orrs.w	r3, r9, r3
 80105ec:	d102      	bne.n	80105f4 <_printf_float+0x28c>
 80105ee:	6823      	ldr	r3, [r4, #0]
 80105f0:	07d9      	lsls	r1, r3, #31
 80105f2:	d5d7      	bpl.n	80105a4 <_printf_float+0x23c>
 80105f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80105f8:	4631      	mov	r1, r6
 80105fa:	4628      	mov	r0, r5
 80105fc:	47b8      	blx	r7
 80105fe:	3001      	adds	r0, #1
 8010600:	f43f af0d 	beq.w	801041e <_printf_float+0xb6>
 8010604:	f04f 0a00 	mov.w	sl, #0
 8010608:	f104 0b1a 	add.w	fp, r4, #26
 801060c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801060e:	425b      	negs	r3, r3
 8010610:	4553      	cmp	r3, sl
 8010612:	dc01      	bgt.n	8010618 <_printf_float+0x2b0>
 8010614:	464b      	mov	r3, r9
 8010616:	e793      	b.n	8010540 <_printf_float+0x1d8>
 8010618:	2301      	movs	r3, #1
 801061a:	465a      	mov	r2, fp
 801061c:	4631      	mov	r1, r6
 801061e:	4628      	mov	r0, r5
 8010620:	47b8      	blx	r7
 8010622:	3001      	adds	r0, #1
 8010624:	f43f aefb 	beq.w	801041e <_printf_float+0xb6>
 8010628:	f10a 0a01 	add.w	sl, sl, #1
 801062c:	e7ee      	b.n	801060c <_printf_float+0x2a4>
 801062e:	bf00      	nop
 8010630:	7fefffff 	.word	0x7fefffff
 8010634:	08015354 	.word	0x08015354
 8010638:	08015350 	.word	0x08015350
 801063c:	0801535c 	.word	0x0801535c
 8010640:	08015358 	.word	0x08015358
 8010644:	08015360 	.word	0x08015360
 8010648:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801064a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801064e:	4553      	cmp	r3, sl
 8010650:	bfa8      	it	ge
 8010652:	4653      	movge	r3, sl
 8010654:	2b00      	cmp	r3, #0
 8010656:	4699      	mov	r9, r3
 8010658:	dc36      	bgt.n	80106c8 <_printf_float+0x360>
 801065a:	f04f 0b00 	mov.w	fp, #0
 801065e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010662:	f104 021a 	add.w	r2, r4, #26
 8010666:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010668:	9306      	str	r3, [sp, #24]
 801066a:	eba3 0309 	sub.w	r3, r3, r9
 801066e:	455b      	cmp	r3, fp
 8010670:	dc31      	bgt.n	80106d6 <_printf_float+0x36e>
 8010672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010674:	459a      	cmp	sl, r3
 8010676:	dc3a      	bgt.n	80106ee <_printf_float+0x386>
 8010678:	6823      	ldr	r3, [r4, #0]
 801067a:	07da      	lsls	r2, r3, #31
 801067c:	d437      	bmi.n	80106ee <_printf_float+0x386>
 801067e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010680:	ebaa 0903 	sub.w	r9, sl, r3
 8010684:	9b06      	ldr	r3, [sp, #24]
 8010686:	ebaa 0303 	sub.w	r3, sl, r3
 801068a:	4599      	cmp	r9, r3
 801068c:	bfa8      	it	ge
 801068e:	4699      	movge	r9, r3
 8010690:	f1b9 0f00 	cmp.w	r9, #0
 8010694:	dc33      	bgt.n	80106fe <_printf_float+0x396>
 8010696:	f04f 0800 	mov.w	r8, #0
 801069a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801069e:	f104 0b1a 	add.w	fp, r4, #26
 80106a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80106a4:	ebaa 0303 	sub.w	r3, sl, r3
 80106a8:	eba3 0309 	sub.w	r3, r3, r9
 80106ac:	4543      	cmp	r3, r8
 80106ae:	f77f af79 	ble.w	80105a4 <_printf_float+0x23c>
 80106b2:	2301      	movs	r3, #1
 80106b4:	465a      	mov	r2, fp
 80106b6:	4631      	mov	r1, r6
 80106b8:	4628      	mov	r0, r5
 80106ba:	47b8      	blx	r7
 80106bc:	3001      	adds	r0, #1
 80106be:	f43f aeae 	beq.w	801041e <_printf_float+0xb6>
 80106c2:	f108 0801 	add.w	r8, r8, #1
 80106c6:	e7ec      	b.n	80106a2 <_printf_float+0x33a>
 80106c8:	4642      	mov	r2, r8
 80106ca:	4631      	mov	r1, r6
 80106cc:	4628      	mov	r0, r5
 80106ce:	47b8      	blx	r7
 80106d0:	3001      	adds	r0, #1
 80106d2:	d1c2      	bne.n	801065a <_printf_float+0x2f2>
 80106d4:	e6a3      	b.n	801041e <_printf_float+0xb6>
 80106d6:	2301      	movs	r3, #1
 80106d8:	4631      	mov	r1, r6
 80106da:	4628      	mov	r0, r5
 80106dc:	9206      	str	r2, [sp, #24]
 80106de:	47b8      	blx	r7
 80106e0:	3001      	adds	r0, #1
 80106e2:	f43f ae9c 	beq.w	801041e <_printf_float+0xb6>
 80106e6:	9a06      	ldr	r2, [sp, #24]
 80106e8:	f10b 0b01 	add.w	fp, fp, #1
 80106ec:	e7bb      	b.n	8010666 <_printf_float+0x2fe>
 80106ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80106f2:	4631      	mov	r1, r6
 80106f4:	4628      	mov	r0, r5
 80106f6:	47b8      	blx	r7
 80106f8:	3001      	adds	r0, #1
 80106fa:	d1c0      	bne.n	801067e <_printf_float+0x316>
 80106fc:	e68f      	b.n	801041e <_printf_float+0xb6>
 80106fe:	9a06      	ldr	r2, [sp, #24]
 8010700:	464b      	mov	r3, r9
 8010702:	4442      	add	r2, r8
 8010704:	4631      	mov	r1, r6
 8010706:	4628      	mov	r0, r5
 8010708:	47b8      	blx	r7
 801070a:	3001      	adds	r0, #1
 801070c:	d1c3      	bne.n	8010696 <_printf_float+0x32e>
 801070e:	e686      	b.n	801041e <_printf_float+0xb6>
 8010710:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010714:	f1ba 0f01 	cmp.w	sl, #1
 8010718:	dc01      	bgt.n	801071e <_printf_float+0x3b6>
 801071a:	07db      	lsls	r3, r3, #31
 801071c:	d536      	bpl.n	801078c <_printf_float+0x424>
 801071e:	2301      	movs	r3, #1
 8010720:	4642      	mov	r2, r8
 8010722:	4631      	mov	r1, r6
 8010724:	4628      	mov	r0, r5
 8010726:	47b8      	blx	r7
 8010728:	3001      	adds	r0, #1
 801072a:	f43f ae78 	beq.w	801041e <_printf_float+0xb6>
 801072e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010732:	4631      	mov	r1, r6
 8010734:	4628      	mov	r0, r5
 8010736:	47b8      	blx	r7
 8010738:	3001      	adds	r0, #1
 801073a:	f43f ae70 	beq.w	801041e <_printf_float+0xb6>
 801073e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010742:	2200      	movs	r2, #0
 8010744:	2300      	movs	r3, #0
 8010746:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801074a:	f7f0 f9cd 	bl	8000ae8 <__aeabi_dcmpeq>
 801074e:	b9c0      	cbnz	r0, 8010782 <_printf_float+0x41a>
 8010750:	4653      	mov	r3, sl
 8010752:	f108 0201 	add.w	r2, r8, #1
 8010756:	4631      	mov	r1, r6
 8010758:	4628      	mov	r0, r5
 801075a:	47b8      	blx	r7
 801075c:	3001      	adds	r0, #1
 801075e:	d10c      	bne.n	801077a <_printf_float+0x412>
 8010760:	e65d      	b.n	801041e <_printf_float+0xb6>
 8010762:	2301      	movs	r3, #1
 8010764:	465a      	mov	r2, fp
 8010766:	4631      	mov	r1, r6
 8010768:	4628      	mov	r0, r5
 801076a:	47b8      	blx	r7
 801076c:	3001      	adds	r0, #1
 801076e:	f43f ae56 	beq.w	801041e <_printf_float+0xb6>
 8010772:	f108 0801 	add.w	r8, r8, #1
 8010776:	45d0      	cmp	r8, sl
 8010778:	dbf3      	blt.n	8010762 <_printf_float+0x3fa>
 801077a:	464b      	mov	r3, r9
 801077c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010780:	e6df      	b.n	8010542 <_printf_float+0x1da>
 8010782:	f04f 0800 	mov.w	r8, #0
 8010786:	f104 0b1a 	add.w	fp, r4, #26
 801078a:	e7f4      	b.n	8010776 <_printf_float+0x40e>
 801078c:	2301      	movs	r3, #1
 801078e:	4642      	mov	r2, r8
 8010790:	e7e1      	b.n	8010756 <_printf_float+0x3ee>
 8010792:	2301      	movs	r3, #1
 8010794:	464a      	mov	r2, r9
 8010796:	4631      	mov	r1, r6
 8010798:	4628      	mov	r0, r5
 801079a:	47b8      	blx	r7
 801079c:	3001      	adds	r0, #1
 801079e:	f43f ae3e 	beq.w	801041e <_printf_float+0xb6>
 80107a2:	f108 0801 	add.w	r8, r8, #1
 80107a6:	68e3      	ldr	r3, [r4, #12]
 80107a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80107aa:	1a5b      	subs	r3, r3, r1
 80107ac:	4543      	cmp	r3, r8
 80107ae:	dcf0      	bgt.n	8010792 <_printf_float+0x42a>
 80107b0:	e6fc      	b.n	80105ac <_printf_float+0x244>
 80107b2:	f04f 0800 	mov.w	r8, #0
 80107b6:	f104 0919 	add.w	r9, r4, #25
 80107ba:	e7f4      	b.n	80107a6 <_printf_float+0x43e>

080107bc <malloc>:
 80107bc:	4b02      	ldr	r3, [pc, #8]	@ (80107c8 <malloc+0xc>)
 80107be:	4601      	mov	r1, r0
 80107c0:	6818      	ldr	r0, [r3, #0]
 80107c2:	f000 b82d 	b.w	8010820 <_malloc_r>
 80107c6:	bf00      	nop
 80107c8:	200001b0 	.word	0x200001b0

080107cc <free>:
 80107cc:	4b02      	ldr	r3, [pc, #8]	@ (80107d8 <free+0xc>)
 80107ce:	4601      	mov	r1, r0
 80107d0:	6818      	ldr	r0, [r3, #0]
 80107d2:	f002 b8f1 	b.w	80129b8 <_free_r>
 80107d6:	bf00      	nop
 80107d8:	200001b0 	.word	0x200001b0

080107dc <sbrk_aligned>:
 80107dc:	b570      	push	{r4, r5, r6, lr}
 80107de:	4e0f      	ldr	r6, [pc, #60]	@ (801081c <sbrk_aligned+0x40>)
 80107e0:	460c      	mov	r4, r1
 80107e2:	6831      	ldr	r1, [r6, #0]
 80107e4:	4605      	mov	r5, r0
 80107e6:	b911      	cbnz	r1, 80107ee <sbrk_aligned+0x12>
 80107e8:	f001 fa2e 	bl	8011c48 <_sbrk_r>
 80107ec:	6030      	str	r0, [r6, #0]
 80107ee:	4621      	mov	r1, r4
 80107f0:	4628      	mov	r0, r5
 80107f2:	f001 fa29 	bl	8011c48 <_sbrk_r>
 80107f6:	1c43      	adds	r3, r0, #1
 80107f8:	d103      	bne.n	8010802 <sbrk_aligned+0x26>
 80107fa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80107fe:	4620      	mov	r0, r4
 8010800:	bd70      	pop	{r4, r5, r6, pc}
 8010802:	1cc4      	adds	r4, r0, #3
 8010804:	f024 0403 	bic.w	r4, r4, #3
 8010808:	42a0      	cmp	r0, r4
 801080a:	d0f8      	beq.n	80107fe <sbrk_aligned+0x22>
 801080c:	1a21      	subs	r1, r4, r0
 801080e:	4628      	mov	r0, r5
 8010810:	f001 fa1a 	bl	8011c48 <_sbrk_r>
 8010814:	3001      	adds	r0, #1
 8010816:	d1f2      	bne.n	80107fe <sbrk_aligned+0x22>
 8010818:	e7ef      	b.n	80107fa <sbrk_aligned+0x1e>
 801081a:	bf00      	nop
 801081c:	200056e4 	.word	0x200056e4

08010820 <_malloc_r>:
 8010820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010824:	1ccd      	adds	r5, r1, #3
 8010826:	f025 0503 	bic.w	r5, r5, #3
 801082a:	3508      	adds	r5, #8
 801082c:	2d0c      	cmp	r5, #12
 801082e:	bf38      	it	cc
 8010830:	250c      	movcc	r5, #12
 8010832:	2d00      	cmp	r5, #0
 8010834:	4606      	mov	r6, r0
 8010836:	db01      	blt.n	801083c <_malloc_r+0x1c>
 8010838:	42a9      	cmp	r1, r5
 801083a:	d904      	bls.n	8010846 <_malloc_r+0x26>
 801083c:	230c      	movs	r3, #12
 801083e:	6033      	str	r3, [r6, #0]
 8010840:	2000      	movs	r0, #0
 8010842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010846:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801091c <_malloc_r+0xfc>
 801084a:	f000 fa2b 	bl	8010ca4 <__malloc_lock>
 801084e:	f8d8 3000 	ldr.w	r3, [r8]
 8010852:	461c      	mov	r4, r3
 8010854:	bb44      	cbnz	r4, 80108a8 <_malloc_r+0x88>
 8010856:	4629      	mov	r1, r5
 8010858:	4630      	mov	r0, r6
 801085a:	f7ff ffbf 	bl	80107dc <sbrk_aligned>
 801085e:	1c43      	adds	r3, r0, #1
 8010860:	4604      	mov	r4, r0
 8010862:	d158      	bne.n	8010916 <_malloc_r+0xf6>
 8010864:	f8d8 4000 	ldr.w	r4, [r8]
 8010868:	4627      	mov	r7, r4
 801086a:	2f00      	cmp	r7, #0
 801086c:	d143      	bne.n	80108f6 <_malloc_r+0xd6>
 801086e:	2c00      	cmp	r4, #0
 8010870:	d04b      	beq.n	801090a <_malloc_r+0xea>
 8010872:	6823      	ldr	r3, [r4, #0]
 8010874:	4639      	mov	r1, r7
 8010876:	4630      	mov	r0, r6
 8010878:	eb04 0903 	add.w	r9, r4, r3
 801087c:	f001 f9e4 	bl	8011c48 <_sbrk_r>
 8010880:	4581      	cmp	r9, r0
 8010882:	d142      	bne.n	801090a <_malloc_r+0xea>
 8010884:	6821      	ldr	r1, [r4, #0]
 8010886:	1a6d      	subs	r5, r5, r1
 8010888:	4629      	mov	r1, r5
 801088a:	4630      	mov	r0, r6
 801088c:	f7ff ffa6 	bl	80107dc <sbrk_aligned>
 8010890:	3001      	adds	r0, #1
 8010892:	d03a      	beq.n	801090a <_malloc_r+0xea>
 8010894:	6823      	ldr	r3, [r4, #0]
 8010896:	442b      	add	r3, r5
 8010898:	6023      	str	r3, [r4, #0]
 801089a:	f8d8 3000 	ldr.w	r3, [r8]
 801089e:	685a      	ldr	r2, [r3, #4]
 80108a0:	bb62      	cbnz	r2, 80108fc <_malloc_r+0xdc>
 80108a2:	f8c8 7000 	str.w	r7, [r8]
 80108a6:	e00f      	b.n	80108c8 <_malloc_r+0xa8>
 80108a8:	6822      	ldr	r2, [r4, #0]
 80108aa:	1b52      	subs	r2, r2, r5
 80108ac:	d420      	bmi.n	80108f0 <_malloc_r+0xd0>
 80108ae:	2a0b      	cmp	r2, #11
 80108b0:	d917      	bls.n	80108e2 <_malloc_r+0xc2>
 80108b2:	1961      	adds	r1, r4, r5
 80108b4:	42a3      	cmp	r3, r4
 80108b6:	6025      	str	r5, [r4, #0]
 80108b8:	bf18      	it	ne
 80108ba:	6059      	strne	r1, [r3, #4]
 80108bc:	6863      	ldr	r3, [r4, #4]
 80108be:	bf08      	it	eq
 80108c0:	f8c8 1000 	streq.w	r1, [r8]
 80108c4:	5162      	str	r2, [r4, r5]
 80108c6:	604b      	str	r3, [r1, #4]
 80108c8:	4630      	mov	r0, r6
 80108ca:	f000 f9f1 	bl	8010cb0 <__malloc_unlock>
 80108ce:	f104 000b 	add.w	r0, r4, #11
 80108d2:	1d23      	adds	r3, r4, #4
 80108d4:	f020 0007 	bic.w	r0, r0, #7
 80108d8:	1ac2      	subs	r2, r0, r3
 80108da:	bf1c      	itt	ne
 80108dc:	1a1b      	subne	r3, r3, r0
 80108de:	50a3      	strne	r3, [r4, r2]
 80108e0:	e7af      	b.n	8010842 <_malloc_r+0x22>
 80108e2:	6862      	ldr	r2, [r4, #4]
 80108e4:	42a3      	cmp	r3, r4
 80108e6:	bf0c      	ite	eq
 80108e8:	f8c8 2000 	streq.w	r2, [r8]
 80108ec:	605a      	strne	r2, [r3, #4]
 80108ee:	e7eb      	b.n	80108c8 <_malloc_r+0xa8>
 80108f0:	4623      	mov	r3, r4
 80108f2:	6864      	ldr	r4, [r4, #4]
 80108f4:	e7ae      	b.n	8010854 <_malloc_r+0x34>
 80108f6:	463c      	mov	r4, r7
 80108f8:	687f      	ldr	r7, [r7, #4]
 80108fa:	e7b6      	b.n	801086a <_malloc_r+0x4a>
 80108fc:	461a      	mov	r2, r3
 80108fe:	685b      	ldr	r3, [r3, #4]
 8010900:	42a3      	cmp	r3, r4
 8010902:	d1fb      	bne.n	80108fc <_malloc_r+0xdc>
 8010904:	2300      	movs	r3, #0
 8010906:	6053      	str	r3, [r2, #4]
 8010908:	e7de      	b.n	80108c8 <_malloc_r+0xa8>
 801090a:	230c      	movs	r3, #12
 801090c:	6033      	str	r3, [r6, #0]
 801090e:	4630      	mov	r0, r6
 8010910:	f000 f9ce 	bl	8010cb0 <__malloc_unlock>
 8010914:	e794      	b.n	8010840 <_malloc_r+0x20>
 8010916:	6005      	str	r5, [r0, #0]
 8010918:	e7d6      	b.n	80108c8 <_malloc_r+0xa8>
 801091a:	bf00      	nop
 801091c:	200056e8 	.word	0x200056e8

08010920 <_printf_common>:
 8010920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010924:	4616      	mov	r6, r2
 8010926:	4698      	mov	r8, r3
 8010928:	688a      	ldr	r2, [r1, #8]
 801092a:	690b      	ldr	r3, [r1, #16]
 801092c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010930:	4293      	cmp	r3, r2
 8010932:	bfb8      	it	lt
 8010934:	4613      	movlt	r3, r2
 8010936:	6033      	str	r3, [r6, #0]
 8010938:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801093c:	4607      	mov	r7, r0
 801093e:	460c      	mov	r4, r1
 8010940:	b10a      	cbz	r2, 8010946 <_printf_common+0x26>
 8010942:	3301      	adds	r3, #1
 8010944:	6033      	str	r3, [r6, #0]
 8010946:	6823      	ldr	r3, [r4, #0]
 8010948:	0699      	lsls	r1, r3, #26
 801094a:	bf42      	ittt	mi
 801094c:	6833      	ldrmi	r3, [r6, #0]
 801094e:	3302      	addmi	r3, #2
 8010950:	6033      	strmi	r3, [r6, #0]
 8010952:	6825      	ldr	r5, [r4, #0]
 8010954:	f015 0506 	ands.w	r5, r5, #6
 8010958:	d106      	bne.n	8010968 <_printf_common+0x48>
 801095a:	f104 0a19 	add.w	sl, r4, #25
 801095e:	68e3      	ldr	r3, [r4, #12]
 8010960:	6832      	ldr	r2, [r6, #0]
 8010962:	1a9b      	subs	r3, r3, r2
 8010964:	42ab      	cmp	r3, r5
 8010966:	dc26      	bgt.n	80109b6 <_printf_common+0x96>
 8010968:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801096c:	6822      	ldr	r2, [r4, #0]
 801096e:	3b00      	subs	r3, #0
 8010970:	bf18      	it	ne
 8010972:	2301      	movne	r3, #1
 8010974:	0692      	lsls	r2, r2, #26
 8010976:	d42b      	bmi.n	80109d0 <_printf_common+0xb0>
 8010978:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801097c:	4641      	mov	r1, r8
 801097e:	4638      	mov	r0, r7
 8010980:	47c8      	blx	r9
 8010982:	3001      	adds	r0, #1
 8010984:	d01e      	beq.n	80109c4 <_printf_common+0xa4>
 8010986:	6823      	ldr	r3, [r4, #0]
 8010988:	6922      	ldr	r2, [r4, #16]
 801098a:	f003 0306 	and.w	r3, r3, #6
 801098e:	2b04      	cmp	r3, #4
 8010990:	bf02      	ittt	eq
 8010992:	68e5      	ldreq	r5, [r4, #12]
 8010994:	6833      	ldreq	r3, [r6, #0]
 8010996:	1aed      	subeq	r5, r5, r3
 8010998:	68a3      	ldr	r3, [r4, #8]
 801099a:	bf0c      	ite	eq
 801099c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80109a0:	2500      	movne	r5, #0
 80109a2:	4293      	cmp	r3, r2
 80109a4:	bfc4      	itt	gt
 80109a6:	1a9b      	subgt	r3, r3, r2
 80109a8:	18ed      	addgt	r5, r5, r3
 80109aa:	2600      	movs	r6, #0
 80109ac:	341a      	adds	r4, #26
 80109ae:	42b5      	cmp	r5, r6
 80109b0:	d11a      	bne.n	80109e8 <_printf_common+0xc8>
 80109b2:	2000      	movs	r0, #0
 80109b4:	e008      	b.n	80109c8 <_printf_common+0xa8>
 80109b6:	2301      	movs	r3, #1
 80109b8:	4652      	mov	r2, sl
 80109ba:	4641      	mov	r1, r8
 80109bc:	4638      	mov	r0, r7
 80109be:	47c8      	blx	r9
 80109c0:	3001      	adds	r0, #1
 80109c2:	d103      	bne.n	80109cc <_printf_common+0xac>
 80109c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80109c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109cc:	3501      	adds	r5, #1
 80109ce:	e7c6      	b.n	801095e <_printf_common+0x3e>
 80109d0:	18e1      	adds	r1, r4, r3
 80109d2:	1c5a      	adds	r2, r3, #1
 80109d4:	2030      	movs	r0, #48	@ 0x30
 80109d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80109da:	4422      	add	r2, r4
 80109dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80109e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80109e4:	3302      	adds	r3, #2
 80109e6:	e7c7      	b.n	8010978 <_printf_common+0x58>
 80109e8:	2301      	movs	r3, #1
 80109ea:	4622      	mov	r2, r4
 80109ec:	4641      	mov	r1, r8
 80109ee:	4638      	mov	r0, r7
 80109f0:	47c8      	blx	r9
 80109f2:	3001      	adds	r0, #1
 80109f4:	d0e6      	beq.n	80109c4 <_printf_common+0xa4>
 80109f6:	3601      	adds	r6, #1
 80109f8:	e7d9      	b.n	80109ae <_printf_common+0x8e>
	...

080109fc <_printf_i>:
 80109fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010a00:	7e0f      	ldrb	r7, [r1, #24]
 8010a02:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010a04:	2f78      	cmp	r7, #120	@ 0x78
 8010a06:	4691      	mov	r9, r2
 8010a08:	4680      	mov	r8, r0
 8010a0a:	460c      	mov	r4, r1
 8010a0c:	469a      	mov	sl, r3
 8010a0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010a12:	d807      	bhi.n	8010a24 <_printf_i+0x28>
 8010a14:	2f62      	cmp	r7, #98	@ 0x62
 8010a16:	d80a      	bhi.n	8010a2e <_printf_i+0x32>
 8010a18:	2f00      	cmp	r7, #0
 8010a1a:	f000 80d1 	beq.w	8010bc0 <_printf_i+0x1c4>
 8010a1e:	2f58      	cmp	r7, #88	@ 0x58
 8010a20:	f000 80b8 	beq.w	8010b94 <_printf_i+0x198>
 8010a24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010a28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010a2c:	e03a      	b.n	8010aa4 <_printf_i+0xa8>
 8010a2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010a32:	2b15      	cmp	r3, #21
 8010a34:	d8f6      	bhi.n	8010a24 <_printf_i+0x28>
 8010a36:	a101      	add	r1, pc, #4	@ (adr r1, 8010a3c <_printf_i+0x40>)
 8010a38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010a3c:	08010a95 	.word	0x08010a95
 8010a40:	08010aa9 	.word	0x08010aa9
 8010a44:	08010a25 	.word	0x08010a25
 8010a48:	08010a25 	.word	0x08010a25
 8010a4c:	08010a25 	.word	0x08010a25
 8010a50:	08010a25 	.word	0x08010a25
 8010a54:	08010aa9 	.word	0x08010aa9
 8010a58:	08010a25 	.word	0x08010a25
 8010a5c:	08010a25 	.word	0x08010a25
 8010a60:	08010a25 	.word	0x08010a25
 8010a64:	08010a25 	.word	0x08010a25
 8010a68:	08010ba7 	.word	0x08010ba7
 8010a6c:	08010ad3 	.word	0x08010ad3
 8010a70:	08010b61 	.word	0x08010b61
 8010a74:	08010a25 	.word	0x08010a25
 8010a78:	08010a25 	.word	0x08010a25
 8010a7c:	08010bc9 	.word	0x08010bc9
 8010a80:	08010a25 	.word	0x08010a25
 8010a84:	08010ad3 	.word	0x08010ad3
 8010a88:	08010a25 	.word	0x08010a25
 8010a8c:	08010a25 	.word	0x08010a25
 8010a90:	08010b69 	.word	0x08010b69
 8010a94:	6833      	ldr	r3, [r6, #0]
 8010a96:	1d1a      	adds	r2, r3, #4
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	6032      	str	r2, [r6, #0]
 8010a9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010aa0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010aa4:	2301      	movs	r3, #1
 8010aa6:	e09c      	b.n	8010be2 <_printf_i+0x1e6>
 8010aa8:	6833      	ldr	r3, [r6, #0]
 8010aaa:	6820      	ldr	r0, [r4, #0]
 8010aac:	1d19      	adds	r1, r3, #4
 8010aae:	6031      	str	r1, [r6, #0]
 8010ab0:	0606      	lsls	r6, r0, #24
 8010ab2:	d501      	bpl.n	8010ab8 <_printf_i+0xbc>
 8010ab4:	681d      	ldr	r5, [r3, #0]
 8010ab6:	e003      	b.n	8010ac0 <_printf_i+0xc4>
 8010ab8:	0645      	lsls	r5, r0, #25
 8010aba:	d5fb      	bpl.n	8010ab4 <_printf_i+0xb8>
 8010abc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010ac0:	2d00      	cmp	r5, #0
 8010ac2:	da03      	bge.n	8010acc <_printf_i+0xd0>
 8010ac4:	232d      	movs	r3, #45	@ 0x2d
 8010ac6:	426d      	negs	r5, r5
 8010ac8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010acc:	4858      	ldr	r0, [pc, #352]	@ (8010c30 <_printf_i+0x234>)
 8010ace:	230a      	movs	r3, #10
 8010ad0:	e011      	b.n	8010af6 <_printf_i+0xfa>
 8010ad2:	6821      	ldr	r1, [r4, #0]
 8010ad4:	6833      	ldr	r3, [r6, #0]
 8010ad6:	0608      	lsls	r0, r1, #24
 8010ad8:	f853 5b04 	ldr.w	r5, [r3], #4
 8010adc:	d402      	bmi.n	8010ae4 <_printf_i+0xe8>
 8010ade:	0649      	lsls	r1, r1, #25
 8010ae0:	bf48      	it	mi
 8010ae2:	b2ad      	uxthmi	r5, r5
 8010ae4:	2f6f      	cmp	r7, #111	@ 0x6f
 8010ae6:	4852      	ldr	r0, [pc, #328]	@ (8010c30 <_printf_i+0x234>)
 8010ae8:	6033      	str	r3, [r6, #0]
 8010aea:	bf14      	ite	ne
 8010aec:	230a      	movne	r3, #10
 8010aee:	2308      	moveq	r3, #8
 8010af0:	2100      	movs	r1, #0
 8010af2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010af6:	6866      	ldr	r6, [r4, #4]
 8010af8:	60a6      	str	r6, [r4, #8]
 8010afa:	2e00      	cmp	r6, #0
 8010afc:	db05      	blt.n	8010b0a <_printf_i+0x10e>
 8010afe:	6821      	ldr	r1, [r4, #0]
 8010b00:	432e      	orrs	r6, r5
 8010b02:	f021 0104 	bic.w	r1, r1, #4
 8010b06:	6021      	str	r1, [r4, #0]
 8010b08:	d04b      	beq.n	8010ba2 <_printf_i+0x1a6>
 8010b0a:	4616      	mov	r6, r2
 8010b0c:	fbb5 f1f3 	udiv	r1, r5, r3
 8010b10:	fb03 5711 	mls	r7, r3, r1, r5
 8010b14:	5dc7      	ldrb	r7, [r0, r7]
 8010b16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010b1a:	462f      	mov	r7, r5
 8010b1c:	42bb      	cmp	r3, r7
 8010b1e:	460d      	mov	r5, r1
 8010b20:	d9f4      	bls.n	8010b0c <_printf_i+0x110>
 8010b22:	2b08      	cmp	r3, #8
 8010b24:	d10b      	bne.n	8010b3e <_printf_i+0x142>
 8010b26:	6823      	ldr	r3, [r4, #0]
 8010b28:	07df      	lsls	r7, r3, #31
 8010b2a:	d508      	bpl.n	8010b3e <_printf_i+0x142>
 8010b2c:	6923      	ldr	r3, [r4, #16]
 8010b2e:	6861      	ldr	r1, [r4, #4]
 8010b30:	4299      	cmp	r1, r3
 8010b32:	bfde      	ittt	le
 8010b34:	2330      	movle	r3, #48	@ 0x30
 8010b36:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010b3a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8010b3e:	1b92      	subs	r2, r2, r6
 8010b40:	6122      	str	r2, [r4, #16]
 8010b42:	f8cd a000 	str.w	sl, [sp]
 8010b46:	464b      	mov	r3, r9
 8010b48:	aa03      	add	r2, sp, #12
 8010b4a:	4621      	mov	r1, r4
 8010b4c:	4640      	mov	r0, r8
 8010b4e:	f7ff fee7 	bl	8010920 <_printf_common>
 8010b52:	3001      	adds	r0, #1
 8010b54:	d14a      	bne.n	8010bec <_printf_i+0x1f0>
 8010b56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010b5a:	b004      	add	sp, #16
 8010b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b60:	6823      	ldr	r3, [r4, #0]
 8010b62:	f043 0320 	orr.w	r3, r3, #32
 8010b66:	6023      	str	r3, [r4, #0]
 8010b68:	4832      	ldr	r0, [pc, #200]	@ (8010c34 <_printf_i+0x238>)
 8010b6a:	2778      	movs	r7, #120	@ 0x78
 8010b6c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010b70:	6823      	ldr	r3, [r4, #0]
 8010b72:	6831      	ldr	r1, [r6, #0]
 8010b74:	061f      	lsls	r7, r3, #24
 8010b76:	f851 5b04 	ldr.w	r5, [r1], #4
 8010b7a:	d402      	bmi.n	8010b82 <_printf_i+0x186>
 8010b7c:	065f      	lsls	r7, r3, #25
 8010b7e:	bf48      	it	mi
 8010b80:	b2ad      	uxthmi	r5, r5
 8010b82:	6031      	str	r1, [r6, #0]
 8010b84:	07d9      	lsls	r1, r3, #31
 8010b86:	bf44      	itt	mi
 8010b88:	f043 0320 	orrmi.w	r3, r3, #32
 8010b8c:	6023      	strmi	r3, [r4, #0]
 8010b8e:	b11d      	cbz	r5, 8010b98 <_printf_i+0x19c>
 8010b90:	2310      	movs	r3, #16
 8010b92:	e7ad      	b.n	8010af0 <_printf_i+0xf4>
 8010b94:	4826      	ldr	r0, [pc, #152]	@ (8010c30 <_printf_i+0x234>)
 8010b96:	e7e9      	b.n	8010b6c <_printf_i+0x170>
 8010b98:	6823      	ldr	r3, [r4, #0]
 8010b9a:	f023 0320 	bic.w	r3, r3, #32
 8010b9e:	6023      	str	r3, [r4, #0]
 8010ba0:	e7f6      	b.n	8010b90 <_printf_i+0x194>
 8010ba2:	4616      	mov	r6, r2
 8010ba4:	e7bd      	b.n	8010b22 <_printf_i+0x126>
 8010ba6:	6833      	ldr	r3, [r6, #0]
 8010ba8:	6825      	ldr	r5, [r4, #0]
 8010baa:	6961      	ldr	r1, [r4, #20]
 8010bac:	1d18      	adds	r0, r3, #4
 8010bae:	6030      	str	r0, [r6, #0]
 8010bb0:	062e      	lsls	r6, r5, #24
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	d501      	bpl.n	8010bba <_printf_i+0x1be>
 8010bb6:	6019      	str	r1, [r3, #0]
 8010bb8:	e002      	b.n	8010bc0 <_printf_i+0x1c4>
 8010bba:	0668      	lsls	r0, r5, #25
 8010bbc:	d5fb      	bpl.n	8010bb6 <_printf_i+0x1ba>
 8010bbe:	8019      	strh	r1, [r3, #0]
 8010bc0:	2300      	movs	r3, #0
 8010bc2:	6123      	str	r3, [r4, #16]
 8010bc4:	4616      	mov	r6, r2
 8010bc6:	e7bc      	b.n	8010b42 <_printf_i+0x146>
 8010bc8:	6833      	ldr	r3, [r6, #0]
 8010bca:	1d1a      	adds	r2, r3, #4
 8010bcc:	6032      	str	r2, [r6, #0]
 8010bce:	681e      	ldr	r6, [r3, #0]
 8010bd0:	6862      	ldr	r2, [r4, #4]
 8010bd2:	2100      	movs	r1, #0
 8010bd4:	4630      	mov	r0, r6
 8010bd6:	f7ef fb0b 	bl	80001f0 <memchr>
 8010bda:	b108      	cbz	r0, 8010be0 <_printf_i+0x1e4>
 8010bdc:	1b80      	subs	r0, r0, r6
 8010bde:	6060      	str	r0, [r4, #4]
 8010be0:	6863      	ldr	r3, [r4, #4]
 8010be2:	6123      	str	r3, [r4, #16]
 8010be4:	2300      	movs	r3, #0
 8010be6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010bea:	e7aa      	b.n	8010b42 <_printf_i+0x146>
 8010bec:	6923      	ldr	r3, [r4, #16]
 8010bee:	4632      	mov	r2, r6
 8010bf0:	4649      	mov	r1, r9
 8010bf2:	4640      	mov	r0, r8
 8010bf4:	47d0      	blx	sl
 8010bf6:	3001      	adds	r0, #1
 8010bf8:	d0ad      	beq.n	8010b56 <_printf_i+0x15a>
 8010bfa:	6823      	ldr	r3, [r4, #0]
 8010bfc:	079b      	lsls	r3, r3, #30
 8010bfe:	d413      	bmi.n	8010c28 <_printf_i+0x22c>
 8010c00:	68e0      	ldr	r0, [r4, #12]
 8010c02:	9b03      	ldr	r3, [sp, #12]
 8010c04:	4298      	cmp	r0, r3
 8010c06:	bfb8      	it	lt
 8010c08:	4618      	movlt	r0, r3
 8010c0a:	e7a6      	b.n	8010b5a <_printf_i+0x15e>
 8010c0c:	2301      	movs	r3, #1
 8010c0e:	4632      	mov	r2, r6
 8010c10:	4649      	mov	r1, r9
 8010c12:	4640      	mov	r0, r8
 8010c14:	47d0      	blx	sl
 8010c16:	3001      	adds	r0, #1
 8010c18:	d09d      	beq.n	8010b56 <_printf_i+0x15a>
 8010c1a:	3501      	adds	r5, #1
 8010c1c:	68e3      	ldr	r3, [r4, #12]
 8010c1e:	9903      	ldr	r1, [sp, #12]
 8010c20:	1a5b      	subs	r3, r3, r1
 8010c22:	42ab      	cmp	r3, r5
 8010c24:	dcf2      	bgt.n	8010c0c <_printf_i+0x210>
 8010c26:	e7eb      	b.n	8010c00 <_printf_i+0x204>
 8010c28:	2500      	movs	r5, #0
 8010c2a:	f104 0619 	add.w	r6, r4, #25
 8010c2e:	e7f5      	b.n	8010c1c <_printf_i+0x220>
 8010c30:	08015362 	.word	0x08015362
 8010c34:	08015373 	.word	0x08015373

08010c38 <sniprintf>:
 8010c38:	b40c      	push	{r2, r3}
 8010c3a:	b530      	push	{r4, r5, lr}
 8010c3c:	4b18      	ldr	r3, [pc, #96]	@ (8010ca0 <sniprintf+0x68>)
 8010c3e:	1e0c      	subs	r4, r1, #0
 8010c40:	681d      	ldr	r5, [r3, #0]
 8010c42:	b09d      	sub	sp, #116	@ 0x74
 8010c44:	da08      	bge.n	8010c58 <sniprintf+0x20>
 8010c46:	238b      	movs	r3, #139	@ 0x8b
 8010c48:	602b      	str	r3, [r5, #0]
 8010c4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010c4e:	b01d      	add	sp, #116	@ 0x74
 8010c50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010c54:	b002      	add	sp, #8
 8010c56:	4770      	bx	lr
 8010c58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010c5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010c60:	f04f 0300 	mov.w	r3, #0
 8010c64:	931b      	str	r3, [sp, #108]	@ 0x6c
 8010c66:	bf14      	ite	ne
 8010c68:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8010c6c:	4623      	moveq	r3, r4
 8010c6e:	9304      	str	r3, [sp, #16]
 8010c70:	9307      	str	r3, [sp, #28]
 8010c72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c76:	9002      	str	r0, [sp, #8]
 8010c78:	9006      	str	r0, [sp, #24]
 8010c7a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010c7e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010c80:	ab21      	add	r3, sp, #132	@ 0x84
 8010c82:	a902      	add	r1, sp, #8
 8010c84:	4628      	mov	r0, r5
 8010c86:	9301      	str	r3, [sp, #4]
 8010c88:	f002 fa74 	bl	8013174 <_svfiprintf_r>
 8010c8c:	1c43      	adds	r3, r0, #1
 8010c8e:	bfbc      	itt	lt
 8010c90:	238b      	movlt	r3, #139	@ 0x8b
 8010c92:	602b      	strlt	r3, [r5, #0]
 8010c94:	2c00      	cmp	r4, #0
 8010c96:	d0da      	beq.n	8010c4e <sniprintf+0x16>
 8010c98:	9b02      	ldr	r3, [sp, #8]
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	701a      	strb	r2, [r3, #0]
 8010c9e:	e7d6      	b.n	8010c4e <sniprintf+0x16>
 8010ca0:	200001b0 	.word	0x200001b0

08010ca4 <__malloc_lock>:
 8010ca4:	4801      	ldr	r0, [pc, #4]	@ (8010cac <__malloc_lock+0x8>)
 8010ca6:	f001 b80a 	b.w	8011cbe <__retarget_lock_acquire_recursive>
 8010caa:	bf00      	nop
 8010cac:	20005828 	.word	0x20005828

08010cb0 <__malloc_unlock>:
 8010cb0:	4801      	ldr	r0, [pc, #4]	@ (8010cb8 <__malloc_unlock+0x8>)
 8010cb2:	f001 b805 	b.w	8011cc0 <__retarget_lock_release_recursive>
 8010cb6:	bf00      	nop
 8010cb8:	20005828 	.word	0x20005828

08010cbc <std>:
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	b510      	push	{r4, lr}
 8010cc0:	4604      	mov	r4, r0
 8010cc2:	e9c0 3300 	strd	r3, r3, [r0]
 8010cc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010cca:	6083      	str	r3, [r0, #8]
 8010ccc:	8181      	strh	r1, [r0, #12]
 8010cce:	6643      	str	r3, [r0, #100]	@ 0x64
 8010cd0:	81c2      	strh	r2, [r0, #14]
 8010cd2:	6183      	str	r3, [r0, #24]
 8010cd4:	4619      	mov	r1, r3
 8010cd6:	2208      	movs	r2, #8
 8010cd8:	305c      	adds	r0, #92	@ 0x5c
 8010cda:	f000 ff9b 	bl	8011c14 <memset>
 8010cde:	4b0d      	ldr	r3, [pc, #52]	@ (8010d14 <std+0x58>)
 8010ce0:	6263      	str	r3, [r4, #36]	@ 0x24
 8010ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8010d18 <std+0x5c>)
 8010ce4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8010d1c <std+0x60>)
 8010ce8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010cea:	4b0d      	ldr	r3, [pc, #52]	@ (8010d20 <std+0x64>)
 8010cec:	6323      	str	r3, [r4, #48]	@ 0x30
 8010cee:	4b0d      	ldr	r3, [pc, #52]	@ (8010d24 <std+0x68>)
 8010cf0:	6224      	str	r4, [r4, #32]
 8010cf2:	429c      	cmp	r4, r3
 8010cf4:	d006      	beq.n	8010d04 <std+0x48>
 8010cf6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010cfa:	4294      	cmp	r4, r2
 8010cfc:	d002      	beq.n	8010d04 <std+0x48>
 8010cfe:	33d0      	adds	r3, #208	@ 0xd0
 8010d00:	429c      	cmp	r4, r3
 8010d02:	d105      	bne.n	8010d10 <std+0x54>
 8010d04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010d0c:	f000 bfd6 	b.w	8011cbc <__retarget_lock_init_recursive>
 8010d10:	bd10      	pop	{r4, pc}
 8010d12:	bf00      	nop
 8010d14:	08013e3d 	.word	0x08013e3d
 8010d18:	08013e5f 	.word	0x08013e5f
 8010d1c:	08013e97 	.word	0x08013e97
 8010d20:	08013ebb 	.word	0x08013ebb
 8010d24:	200056ec 	.word	0x200056ec

08010d28 <stdio_exit_handler>:
 8010d28:	4a02      	ldr	r2, [pc, #8]	@ (8010d34 <stdio_exit_handler+0xc>)
 8010d2a:	4903      	ldr	r1, [pc, #12]	@ (8010d38 <stdio_exit_handler+0x10>)
 8010d2c:	4803      	ldr	r0, [pc, #12]	@ (8010d3c <stdio_exit_handler+0x14>)
 8010d2e:	f000 bf53 	b.w	8011bd8 <_fwalk_sglue>
 8010d32:	bf00      	nop
 8010d34:	20000038 	.word	0x20000038
 8010d38:	08013499 	.word	0x08013499
 8010d3c:	200001b4 	.word	0x200001b4

08010d40 <cleanup_stdio>:
 8010d40:	6841      	ldr	r1, [r0, #4]
 8010d42:	4b0c      	ldr	r3, [pc, #48]	@ (8010d74 <cleanup_stdio+0x34>)
 8010d44:	4299      	cmp	r1, r3
 8010d46:	b510      	push	{r4, lr}
 8010d48:	4604      	mov	r4, r0
 8010d4a:	d001      	beq.n	8010d50 <cleanup_stdio+0x10>
 8010d4c:	f002 fba4 	bl	8013498 <_fflush_r>
 8010d50:	68a1      	ldr	r1, [r4, #8]
 8010d52:	4b09      	ldr	r3, [pc, #36]	@ (8010d78 <cleanup_stdio+0x38>)
 8010d54:	4299      	cmp	r1, r3
 8010d56:	d002      	beq.n	8010d5e <cleanup_stdio+0x1e>
 8010d58:	4620      	mov	r0, r4
 8010d5a:	f002 fb9d 	bl	8013498 <_fflush_r>
 8010d5e:	68e1      	ldr	r1, [r4, #12]
 8010d60:	4b06      	ldr	r3, [pc, #24]	@ (8010d7c <cleanup_stdio+0x3c>)
 8010d62:	4299      	cmp	r1, r3
 8010d64:	d004      	beq.n	8010d70 <cleanup_stdio+0x30>
 8010d66:	4620      	mov	r0, r4
 8010d68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010d6c:	f002 bb94 	b.w	8013498 <_fflush_r>
 8010d70:	bd10      	pop	{r4, pc}
 8010d72:	bf00      	nop
 8010d74:	200056ec 	.word	0x200056ec
 8010d78:	20005754 	.word	0x20005754
 8010d7c:	200057bc 	.word	0x200057bc

08010d80 <global_stdio_init.part.0>:
 8010d80:	b510      	push	{r4, lr}
 8010d82:	4b0b      	ldr	r3, [pc, #44]	@ (8010db0 <global_stdio_init.part.0+0x30>)
 8010d84:	4c0b      	ldr	r4, [pc, #44]	@ (8010db4 <global_stdio_init.part.0+0x34>)
 8010d86:	4a0c      	ldr	r2, [pc, #48]	@ (8010db8 <global_stdio_init.part.0+0x38>)
 8010d88:	601a      	str	r2, [r3, #0]
 8010d8a:	4620      	mov	r0, r4
 8010d8c:	2200      	movs	r2, #0
 8010d8e:	2104      	movs	r1, #4
 8010d90:	f7ff ff94 	bl	8010cbc <std>
 8010d94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010d98:	2201      	movs	r2, #1
 8010d9a:	2109      	movs	r1, #9
 8010d9c:	f7ff ff8e 	bl	8010cbc <std>
 8010da0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010da4:	2202      	movs	r2, #2
 8010da6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010daa:	2112      	movs	r1, #18
 8010dac:	f7ff bf86 	b.w	8010cbc <std>
 8010db0:	20005824 	.word	0x20005824
 8010db4:	200056ec 	.word	0x200056ec
 8010db8:	08010d29 	.word	0x08010d29

08010dbc <__sfp_lock_acquire>:
 8010dbc:	4801      	ldr	r0, [pc, #4]	@ (8010dc4 <__sfp_lock_acquire+0x8>)
 8010dbe:	f000 bf7e 	b.w	8011cbe <__retarget_lock_acquire_recursive>
 8010dc2:	bf00      	nop
 8010dc4:	20005829 	.word	0x20005829

08010dc8 <__sfp_lock_release>:
 8010dc8:	4801      	ldr	r0, [pc, #4]	@ (8010dd0 <__sfp_lock_release+0x8>)
 8010dca:	f000 bf79 	b.w	8011cc0 <__retarget_lock_release_recursive>
 8010dce:	bf00      	nop
 8010dd0:	20005829 	.word	0x20005829

08010dd4 <__sinit>:
 8010dd4:	b510      	push	{r4, lr}
 8010dd6:	4604      	mov	r4, r0
 8010dd8:	f7ff fff0 	bl	8010dbc <__sfp_lock_acquire>
 8010ddc:	6a23      	ldr	r3, [r4, #32]
 8010dde:	b11b      	cbz	r3, 8010de8 <__sinit+0x14>
 8010de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010de4:	f7ff bff0 	b.w	8010dc8 <__sfp_lock_release>
 8010de8:	4b04      	ldr	r3, [pc, #16]	@ (8010dfc <__sinit+0x28>)
 8010dea:	6223      	str	r3, [r4, #32]
 8010dec:	4b04      	ldr	r3, [pc, #16]	@ (8010e00 <__sinit+0x2c>)
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d1f5      	bne.n	8010de0 <__sinit+0xc>
 8010df4:	f7ff ffc4 	bl	8010d80 <global_stdio_init.part.0>
 8010df8:	e7f2      	b.n	8010de0 <__sinit+0xc>
 8010dfa:	bf00      	nop
 8010dfc:	08010d41 	.word	0x08010d41
 8010e00:	20005824 	.word	0x20005824

08010e04 <sulp>:
 8010e04:	b570      	push	{r4, r5, r6, lr}
 8010e06:	4604      	mov	r4, r0
 8010e08:	460d      	mov	r5, r1
 8010e0a:	ec45 4b10 	vmov	d0, r4, r5
 8010e0e:	4616      	mov	r6, r2
 8010e10:	f002 fed6 	bl	8013bc0 <__ulp>
 8010e14:	ec51 0b10 	vmov	r0, r1, d0
 8010e18:	b17e      	cbz	r6, 8010e3a <sulp+0x36>
 8010e1a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010e1e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	dd09      	ble.n	8010e3a <sulp+0x36>
 8010e26:	051b      	lsls	r3, r3, #20
 8010e28:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8010e2c:	2400      	movs	r4, #0
 8010e2e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8010e32:	4622      	mov	r2, r4
 8010e34:	462b      	mov	r3, r5
 8010e36:	f7ef fbef 	bl	8000618 <__aeabi_dmul>
 8010e3a:	ec41 0b10 	vmov	d0, r0, r1
 8010e3e:	bd70      	pop	{r4, r5, r6, pc}

08010e40 <_strtod_l>:
 8010e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e44:	b09f      	sub	sp, #124	@ 0x7c
 8010e46:	460c      	mov	r4, r1
 8010e48:	9217      	str	r2, [sp, #92]	@ 0x5c
 8010e4a:	2200      	movs	r2, #0
 8010e4c:	921a      	str	r2, [sp, #104]	@ 0x68
 8010e4e:	9005      	str	r0, [sp, #20]
 8010e50:	f04f 0a00 	mov.w	sl, #0
 8010e54:	f04f 0b00 	mov.w	fp, #0
 8010e58:	460a      	mov	r2, r1
 8010e5a:	9219      	str	r2, [sp, #100]	@ 0x64
 8010e5c:	7811      	ldrb	r1, [r2, #0]
 8010e5e:	292b      	cmp	r1, #43	@ 0x2b
 8010e60:	d04a      	beq.n	8010ef8 <_strtod_l+0xb8>
 8010e62:	d838      	bhi.n	8010ed6 <_strtod_l+0x96>
 8010e64:	290d      	cmp	r1, #13
 8010e66:	d832      	bhi.n	8010ece <_strtod_l+0x8e>
 8010e68:	2908      	cmp	r1, #8
 8010e6a:	d832      	bhi.n	8010ed2 <_strtod_l+0x92>
 8010e6c:	2900      	cmp	r1, #0
 8010e6e:	d03b      	beq.n	8010ee8 <_strtod_l+0xa8>
 8010e70:	2200      	movs	r2, #0
 8010e72:	920e      	str	r2, [sp, #56]	@ 0x38
 8010e74:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8010e76:	782a      	ldrb	r2, [r5, #0]
 8010e78:	2a30      	cmp	r2, #48	@ 0x30
 8010e7a:	f040 80b2 	bne.w	8010fe2 <_strtod_l+0x1a2>
 8010e7e:	786a      	ldrb	r2, [r5, #1]
 8010e80:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010e84:	2a58      	cmp	r2, #88	@ 0x58
 8010e86:	d16e      	bne.n	8010f66 <_strtod_l+0x126>
 8010e88:	9302      	str	r3, [sp, #8]
 8010e8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010e8c:	9301      	str	r3, [sp, #4]
 8010e8e:	ab1a      	add	r3, sp, #104	@ 0x68
 8010e90:	9300      	str	r3, [sp, #0]
 8010e92:	4a8f      	ldr	r2, [pc, #572]	@ (80110d0 <_strtod_l+0x290>)
 8010e94:	9805      	ldr	r0, [sp, #20]
 8010e96:	ab1b      	add	r3, sp, #108	@ 0x6c
 8010e98:	a919      	add	r1, sp, #100	@ 0x64
 8010e9a:	f001 fe3f 	bl	8012b1c <__gethex>
 8010e9e:	f010 060f 	ands.w	r6, r0, #15
 8010ea2:	4604      	mov	r4, r0
 8010ea4:	d005      	beq.n	8010eb2 <_strtod_l+0x72>
 8010ea6:	2e06      	cmp	r6, #6
 8010ea8:	d128      	bne.n	8010efc <_strtod_l+0xbc>
 8010eaa:	3501      	adds	r5, #1
 8010eac:	2300      	movs	r3, #0
 8010eae:	9519      	str	r5, [sp, #100]	@ 0x64
 8010eb0:	930e      	str	r3, [sp, #56]	@ 0x38
 8010eb2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	f040 858e 	bne.w	80119d6 <_strtod_l+0xb96>
 8010eba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ebc:	b1cb      	cbz	r3, 8010ef2 <_strtod_l+0xb2>
 8010ebe:	4652      	mov	r2, sl
 8010ec0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8010ec4:	ec43 2b10 	vmov	d0, r2, r3
 8010ec8:	b01f      	add	sp, #124	@ 0x7c
 8010eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ece:	2920      	cmp	r1, #32
 8010ed0:	d1ce      	bne.n	8010e70 <_strtod_l+0x30>
 8010ed2:	3201      	adds	r2, #1
 8010ed4:	e7c1      	b.n	8010e5a <_strtod_l+0x1a>
 8010ed6:	292d      	cmp	r1, #45	@ 0x2d
 8010ed8:	d1ca      	bne.n	8010e70 <_strtod_l+0x30>
 8010eda:	2101      	movs	r1, #1
 8010edc:	910e      	str	r1, [sp, #56]	@ 0x38
 8010ede:	1c51      	adds	r1, r2, #1
 8010ee0:	9119      	str	r1, [sp, #100]	@ 0x64
 8010ee2:	7852      	ldrb	r2, [r2, #1]
 8010ee4:	2a00      	cmp	r2, #0
 8010ee6:	d1c5      	bne.n	8010e74 <_strtod_l+0x34>
 8010ee8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010eea:	9419      	str	r4, [sp, #100]	@ 0x64
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	f040 8570 	bne.w	80119d2 <_strtod_l+0xb92>
 8010ef2:	4652      	mov	r2, sl
 8010ef4:	465b      	mov	r3, fp
 8010ef6:	e7e5      	b.n	8010ec4 <_strtod_l+0x84>
 8010ef8:	2100      	movs	r1, #0
 8010efa:	e7ef      	b.n	8010edc <_strtod_l+0x9c>
 8010efc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010efe:	b13a      	cbz	r2, 8010f10 <_strtod_l+0xd0>
 8010f00:	2135      	movs	r1, #53	@ 0x35
 8010f02:	a81c      	add	r0, sp, #112	@ 0x70
 8010f04:	f002 ff56 	bl	8013db4 <__copybits>
 8010f08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010f0a:	9805      	ldr	r0, [sp, #20]
 8010f0c:	f002 fb2c 	bl	8013568 <_Bfree>
 8010f10:	3e01      	subs	r6, #1
 8010f12:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8010f14:	2e04      	cmp	r6, #4
 8010f16:	d806      	bhi.n	8010f26 <_strtod_l+0xe6>
 8010f18:	e8df f006 	tbb	[pc, r6]
 8010f1c:	201d0314 	.word	0x201d0314
 8010f20:	14          	.byte	0x14
 8010f21:	00          	.byte	0x00
 8010f22:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8010f26:	05e1      	lsls	r1, r4, #23
 8010f28:	bf48      	it	mi
 8010f2a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8010f2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010f32:	0d1b      	lsrs	r3, r3, #20
 8010f34:	051b      	lsls	r3, r3, #20
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d1bb      	bne.n	8010eb2 <_strtod_l+0x72>
 8010f3a:	f000 fe95 	bl	8011c68 <__errno>
 8010f3e:	2322      	movs	r3, #34	@ 0x22
 8010f40:	6003      	str	r3, [r0, #0]
 8010f42:	e7b6      	b.n	8010eb2 <_strtod_l+0x72>
 8010f44:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8010f48:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8010f4c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010f50:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010f54:	e7e7      	b.n	8010f26 <_strtod_l+0xe6>
 8010f56:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80110d8 <_strtod_l+0x298>
 8010f5a:	e7e4      	b.n	8010f26 <_strtod_l+0xe6>
 8010f5c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010f60:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8010f64:	e7df      	b.n	8010f26 <_strtod_l+0xe6>
 8010f66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010f68:	1c5a      	adds	r2, r3, #1
 8010f6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8010f6c:	785b      	ldrb	r3, [r3, #1]
 8010f6e:	2b30      	cmp	r3, #48	@ 0x30
 8010f70:	d0f9      	beq.n	8010f66 <_strtod_l+0x126>
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d09d      	beq.n	8010eb2 <_strtod_l+0x72>
 8010f76:	2301      	movs	r3, #1
 8010f78:	2700      	movs	r7, #0
 8010f7a:	9308      	str	r3, [sp, #32]
 8010f7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010f7e:	930c      	str	r3, [sp, #48]	@ 0x30
 8010f80:	970b      	str	r7, [sp, #44]	@ 0x2c
 8010f82:	46b9      	mov	r9, r7
 8010f84:	220a      	movs	r2, #10
 8010f86:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8010f88:	7805      	ldrb	r5, [r0, #0]
 8010f8a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8010f8e:	b2d9      	uxtb	r1, r3
 8010f90:	2909      	cmp	r1, #9
 8010f92:	d928      	bls.n	8010fe6 <_strtod_l+0x1a6>
 8010f94:	494f      	ldr	r1, [pc, #316]	@ (80110d4 <_strtod_l+0x294>)
 8010f96:	2201      	movs	r2, #1
 8010f98:	f000 fe44 	bl	8011c24 <strncmp>
 8010f9c:	2800      	cmp	r0, #0
 8010f9e:	d032      	beq.n	8011006 <_strtod_l+0x1c6>
 8010fa0:	2000      	movs	r0, #0
 8010fa2:	462a      	mov	r2, r5
 8010fa4:	900a      	str	r0, [sp, #40]	@ 0x28
 8010fa6:	464d      	mov	r5, r9
 8010fa8:	4603      	mov	r3, r0
 8010faa:	2a65      	cmp	r2, #101	@ 0x65
 8010fac:	d001      	beq.n	8010fb2 <_strtod_l+0x172>
 8010fae:	2a45      	cmp	r2, #69	@ 0x45
 8010fb0:	d114      	bne.n	8010fdc <_strtod_l+0x19c>
 8010fb2:	b91d      	cbnz	r5, 8010fbc <_strtod_l+0x17c>
 8010fb4:	9a08      	ldr	r2, [sp, #32]
 8010fb6:	4302      	orrs	r2, r0
 8010fb8:	d096      	beq.n	8010ee8 <_strtod_l+0xa8>
 8010fba:	2500      	movs	r5, #0
 8010fbc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8010fbe:	1c62      	adds	r2, r4, #1
 8010fc0:	9219      	str	r2, [sp, #100]	@ 0x64
 8010fc2:	7862      	ldrb	r2, [r4, #1]
 8010fc4:	2a2b      	cmp	r2, #43	@ 0x2b
 8010fc6:	d07a      	beq.n	80110be <_strtod_l+0x27e>
 8010fc8:	2a2d      	cmp	r2, #45	@ 0x2d
 8010fca:	d07e      	beq.n	80110ca <_strtod_l+0x28a>
 8010fcc:	f04f 0c00 	mov.w	ip, #0
 8010fd0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8010fd4:	2909      	cmp	r1, #9
 8010fd6:	f240 8085 	bls.w	80110e4 <_strtod_l+0x2a4>
 8010fda:	9419      	str	r4, [sp, #100]	@ 0x64
 8010fdc:	f04f 0800 	mov.w	r8, #0
 8010fe0:	e0a5      	b.n	801112e <_strtod_l+0x2ee>
 8010fe2:	2300      	movs	r3, #0
 8010fe4:	e7c8      	b.n	8010f78 <_strtod_l+0x138>
 8010fe6:	f1b9 0f08 	cmp.w	r9, #8
 8010fea:	bfd8      	it	le
 8010fec:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8010fee:	f100 0001 	add.w	r0, r0, #1
 8010ff2:	bfda      	itte	le
 8010ff4:	fb02 3301 	mlale	r3, r2, r1, r3
 8010ff8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8010ffa:	fb02 3707 	mlagt	r7, r2, r7, r3
 8010ffe:	f109 0901 	add.w	r9, r9, #1
 8011002:	9019      	str	r0, [sp, #100]	@ 0x64
 8011004:	e7bf      	b.n	8010f86 <_strtod_l+0x146>
 8011006:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011008:	1c5a      	adds	r2, r3, #1
 801100a:	9219      	str	r2, [sp, #100]	@ 0x64
 801100c:	785a      	ldrb	r2, [r3, #1]
 801100e:	f1b9 0f00 	cmp.w	r9, #0
 8011012:	d03b      	beq.n	801108c <_strtod_l+0x24c>
 8011014:	900a      	str	r0, [sp, #40]	@ 0x28
 8011016:	464d      	mov	r5, r9
 8011018:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801101c:	2b09      	cmp	r3, #9
 801101e:	d912      	bls.n	8011046 <_strtod_l+0x206>
 8011020:	2301      	movs	r3, #1
 8011022:	e7c2      	b.n	8010faa <_strtod_l+0x16a>
 8011024:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011026:	1c5a      	adds	r2, r3, #1
 8011028:	9219      	str	r2, [sp, #100]	@ 0x64
 801102a:	785a      	ldrb	r2, [r3, #1]
 801102c:	3001      	adds	r0, #1
 801102e:	2a30      	cmp	r2, #48	@ 0x30
 8011030:	d0f8      	beq.n	8011024 <_strtod_l+0x1e4>
 8011032:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8011036:	2b08      	cmp	r3, #8
 8011038:	f200 84d2 	bhi.w	80119e0 <_strtod_l+0xba0>
 801103c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801103e:	900a      	str	r0, [sp, #40]	@ 0x28
 8011040:	2000      	movs	r0, #0
 8011042:	930c      	str	r3, [sp, #48]	@ 0x30
 8011044:	4605      	mov	r5, r0
 8011046:	3a30      	subs	r2, #48	@ 0x30
 8011048:	f100 0301 	add.w	r3, r0, #1
 801104c:	d018      	beq.n	8011080 <_strtod_l+0x240>
 801104e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011050:	4419      	add	r1, r3
 8011052:	910a      	str	r1, [sp, #40]	@ 0x28
 8011054:	462e      	mov	r6, r5
 8011056:	f04f 0e0a 	mov.w	lr, #10
 801105a:	1c71      	adds	r1, r6, #1
 801105c:	eba1 0c05 	sub.w	ip, r1, r5
 8011060:	4563      	cmp	r3, ip
 8011062:	dc15      	bgt.n	8011090 <_strtod_l+0x250>
 8011064:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8011068:	182b      	adds	r3, r5, r0
 801106a:	2b08      	cmp	r3, #8
 801106c:	f105 0501 	add.w	r5, r5, #1
 8011070:	4405      	add	r5, r0
 8011072:	dc1a      	bgt.n	80110aa <_strtod_l+0x26a>
 8011074:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011076:	230a      	movs	r3, #10
 8011078:	fb03 2301 	mla	r3, r3, r1, r2
 801107c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801107e:	2300      	movs	r3, #0
 8011080:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011082:	1c51      	adds	r1, r2, #1
 8011084:	9119      	str	r1, [sp, #100]	@ 0x64
 8011086:	7852      	ldrb	r2, [r2, #1]
 8011088:	4618      	mov	r0, r3
 801108a:	e7c5      	b.n	8011018 <_strtod_l+0x1d8>
 801108c:	4648      	mov	r0, r9
 801108e:	e7ce      	b.n	801102e <_strtod_l+0x1ee>
 8011090:	2e08      	cmp	r6, #8
 8011092:	dc05      	bgt.n	80110a0 <_strtod_l+0x260>
 8011094:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8011096:	fb0e f606 	mul.w	r6, lr, r6
 801109a:	960b      	str	r6, [sp, #44]	@ 0x2c
 801109c:	460e      	mov	r6, r1
 801109e:	e7dc      	b.n	801105a <_strtod_l+0x21a>
 80110a0:	2910      	cmp	r1, #16
 80110a2:	bfd8      	it	le
 80110a4:	fb0e f707 	mulle.w	r7, lr, r7
 80110a8:	e7f8      	b.n	801109c <_strtod_l+0x25c>
 80110aa:	2b0f      	cmp	r3, #15
 80110ac:	bfdc      	itt	le
 80110ae:	230a      	movle	r3, #10
 80110b0:	fb03 2707 	mlale	r7, r3, r7, r2
 80110b4:	e7e3      	b.n	801107e <_strtod_l+0x23e>
 80110b6:	2300      	movs	r3, #0
 80110b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80110ba:	2301      	movs	r3, #1
 80110bc:	e77a      	b.n	8010fb4 <_strtod_l+0x174>
 80110be:	f04f 0c00 	mov.w	ip, #0
 80110c2:	1ca2      	adds	r2, r4, #2
 80110c4:	9219      	str	r2, [sp, #100]	@ 0x64
 80110c6:	78a2      	ldrb	r2, [r4, #2]
 80110c8:	e782      	b.n	8010fd0 <_strtod_l+0x190>
 80110ca:	f04f 0c01 	mov.w	ip, #1
 80110ce:	e7f8      	b.n	80110c2 <_strtod_l+0x282>
 80110d0:	08015538 	.word	0x08015538
 80110d4:	08015384 	.word	0x08015384
 80110d8:	7ff00000 	.word	0x7ff00000
 80110dc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80110de:	1c51      	adds	r1, r2, #1
 80110e0:	9119      	str	r1, [sp, #100]	@ 0x64
 80110e2:	7852      	ldrb	r2, [r2, #1]
 80110e4:	2a30      	cmp	r2, #48	@ 0x30
 80110e6:	d0f9      	beq.n	80110dc <_strtod_l+0x29c>
 80110e8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80110ec:	2908      	cmp	r1, #8
 80110ee:	f63f af75 	bhi.w	8010fdc <_strtod_l+0x19c>
 80110f2:	3a30      	subs	r2, #48	@ 0x30
 80110f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80110f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80110f8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80110fa:	f04f 080a 	mov.w	r8, #10
 80110fe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011100:	1c56      	adds	r6, r2, #1
 8011102:	9619      	str	r6, [sp, #100]	@ 0x64
 8011104:	7852      	ldrb	r2, [r2, #1]
 8011106:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801110a:	f1be 0f09 	cmp.w	lr, #9
 801110e:	d939      	bls.n	8011184 <_strtod_l+0x344>
 8011110:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011112:	1a76      	subs	r6, r6, r1
 8011114:	2e08      	cmp	r6, #8
 8011116:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801111a:	dc03      	bgt.n	8011124 <_strtod_l+0x2e4>
 801111c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801111e:	4588      	cmp	r8, r1
 8011120:	bfa8      	it	ge
 8011122:	4688      	movge	r8, r1
 8011124:	f1bc 0f00 	cmp.w	ip, #0
 8011128:	d001      	beq.n	801112e <_strtod_l+0x2ee>
 801112a:	f1c8 0800 	rsb	r8, r8, #0
 801112e:	2d00      	cmp	r5, #0
 8011130:	d14e      	bne.n	80111d0 <_strtod_l+0x390>
 8011132:	9908      	ldr	r1, [sp, #32]
 8011134:	4308      	orrs	r0, r1
 8011136:	f47f aebc 	bne.w	8010eb2 <_strtod_l+0x72>
 801113a:	2b00      	cmp	r3, #0
 801113c:	f47f aed4 	bne.w	8010ee8 <_strtod_l+0xa8>
 8011140:	2a69      	cmp	r2, #105	@ 0x69
 8011142:	d028      	beq.n	8011196 <_strtod_l+0x356>
 8011144:	dc25      	bgt.n	8011192 <_strtod_l+0x352>
 8011146:	2a49      	cmp	r2, #73	@ 0x49
 8011148:	d025      	beq.n	8011196 <_strtod_l+0x356>
 801114a:	2a4e      	cmp	r2, #78	@ 0x4e
 801114c:	f47f aecc 	bne.w	8010ee8 <_strtod_l+0xa8>
 8011150:	499a      	ldr	r1, [pc, #616]	@ (80113bc <_strtod_l+0x57c>)
 8011152:	a819      	add	r0, sp, #100	@ 0x64
 8011154:	f001 ff04 	bl	8012f60 <__match>
 8011158:	2800      	cmp	r0, #0
 801115a:	f43f aec5 	beq.w	8010ee8 <_strtod_l+0xa8>
 801115e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011160:	781b      	ldrb	r3, [r3, #0]
 8011162:	2b28      	cmp	r3, #40	@ 0x28
 8011164:	d12e      	bne.n	80111c4 <_strtod_l+0x384>
 8011166:	4996      	ldr	r1, [pc, #600]	@ (80113c0 <_strtod_l+0x580>)
 8011168:	aa1c      	add	r2, sp, #112	@ 0x70
 801116a:	a819      	add	r0, sp, #100	@ 0x64
 801116c:	f001 ff0c 	bl	8012f88 <__hexnan>
 8011170:	2805      	cmp	r0, #5
 8011172:	d127      	bne.n	80111c4 <_strtod_l+0x384>
 8011174:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011176:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801117a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801117e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8011182:	e696      	b.n	8010eb2 <_strtod_l+0x72>
 8011184:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011186:	fb08 2101 	mla	r1, r8, r1, r2
 801118a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801118e:	9209      	str	r2, [sp, #36]	@ 0x24
 8011190:	e7b5      	b.n	80110fe <_strtod_l+0x2be>
 8011192:	2a6e      	cmp	r2, #110	@ 0x6e
 8011194:	e7da      	b.n	801114c <_strtod_l+0x30c>
 8011196:	498b      	ldr	r1, [pc, #556]	@ (80113c4 <_strtod_l+0x584>)
 8011198:	a819      	add	r0, sp, #100	@ 0x64
 801119a:	f001 fee1 	bl	8012f60 <__match>
 801119e:	2800      	cmp	r0, #0
 80111a0:	f43f aea2 	beq.w	8010ee8 <_strtod_l+0xa8>
 80111a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80111a6:	4988      	ldr	r1, [pc, #544]	@ (80113c8 <_strtod_l+0x588>)
 80111a8:	3b01      	subs	r3, #1
 80111aa:	a819      	add	r0, sp, #100	@ 0x64
 80111ac:	9319      	str	r3, [sp, #100]	@ 0x64
 80111ae:	f001 fed7 	bl	8012f60 <__match>
 80111b2:	b910      	cbnz	r0, 80111ba <_strtod_l+0x37a>
 80111b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80111b6:	3301      	adds	r3, #1
 80111b8:	9319      	str	r3, [sp, #100]	@ 0x64
 80111ba:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80113d8 <_strtod_l+0x598>
 80111be:	f04f 0a00 	mov.w	sl, #0
 80111c2:	e676      	b.n	8010eb2 <_strtod_l+0x72>
 80111c4:	4881      	ldr	r0, [pc, #516]	@ (80113cc <_strtod_l+0x58c>)
 80111c6:	f000 fd8f 	bl	8011ce8 <nan>
 80111ca:	ec5b ab10 	vmov	sl, fp, d0
 80111ce:	e670      	b.n	8010eb2 <_strtod_l+0x72>
 80111d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80111d2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80111d4:	eba8 0303 	sub.w	r3, r8, r3
 80111d8:	f1b9 0f00 	cmp.w	r9, #0
 80111dc:	bf08      	it	eq
 80111de:	46a9      	moveq	r9, r5
 80111e0:	2d10      	cmp	r5, #16
 80111e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80111e4:	462c      	mov	r4, r5
 80111e6:	bfa8      	it	ge
 80111e8:	2410      	movge	r4, #16
 80111ea:	f7ef f99b 	bl	8000524 <__aeabi_ui2d>
 80111ee:	2d09      	cmp	r5, #9
 80111f0:	4682      	mov	sl, r0
 80111f2:	468b      	mov	fp, r1
 80111f4:	dc13      	bgt.n	801121e <_strtod_l+0x3de>
 80111f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	f43f ae5a 	beq.w	8010eb2 <_strtod_l+0x72>
 80111fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011200:	dd78      	ble.n	80112f4 <_strtod_l+0x4b4>
 8011202:	2b16      	cmp	r3, #22
 8011204:	dc5f      	bgt.n	80112c6 <_strtod_l+0x486>
 8011206:	4972      	ldr	r1, [pc, #456]	@ (80113d0 <_strtod_l+0x590>)
 8011208:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801120c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011210:	4652      	mov	r2, sl
 8011212:	465b      	mov	r3, fp
 8011214:	f7ef fa00 	bl	8000618 <__aeabi_dmul>
 8011218:	4682      	mov	sl, r0
 801121a:	468b      	mov	fp, r1
 801121c:	e649      	b.n	8010eb2 <_strtod_l+0x72>
 801121e:	4b6c      	ldr	r3, [pc, #432]	@ (80113d0 <_strtod_l+0x590>)
 8011220:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011224:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8011228:	f7ef f9f6 	bl	8000618 <__aeabi_dmul>
 801122c:	4682      	mov	sl, r0
 801122e:	4638      	mov	r0, r7
 8011230:	468b      	mov	fp, r1
 8011232:	f7ef f977 	bl	8000524 <__aeabi_ui2d>
 8011236:	4602      	mov	r2, r0
 8011238:	460b      	mov	r3, r1
 801123a:	4650      	mov	r0, sl
 801123c:	4659      	mov	r1, fp
 801123e:	f7ef f835 	bl	80002ac <__adddf3>
 8011242:	2d0f      	cmp	r5, #15
 8011244:	4682      	mov	sl, r0
 8011246:	468b      	mov	fp, r1
 8011248:	ddd5      	ble.n	80111f6 <_strtod_l+0x3b6>
 801124a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801124c:	1b2c      	subs	r4, r5, r4
 801124e:	441c      	add	r4, r3
 8011250:	2c00      	cmp	r4, #0
 8011252:	f340 8093 	ble.w	801137c <_strtod_l+0x53c>
 8011256:	f014 030f 	ands.w	r3, r4, #15
 801125a:	d00a      	beq.n	8011272 <_strtod_l+0x432>
 801125c:	495c      	ldr	r1, [pc, #368]	@ (80113d0 <_strtod_l+0x590>)
 801125e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011262:	4652      	mov	r2, sl
 8011264:	465b      	mov	r3, fp
 8011266:	e9d1 0100 	ldrd	r0, r1, [r1]
 801126a:	f7ef f9d5 	bl	8000618 <__aeabi_dmul>
 801126e:	4682      	mov	sl, r0
 8011270:	468b      	mov	fp, r1
 8011272:	f034 040f 	bics.w	r4, r4, #15
 8011276:	d073      	beq.n	8011360 <_strtod_l+0x520>
 8011278:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801127c:	dd49      	ble.n	8011312 <_strtod_l+0x4d2>
 801127e:	2400      	movs	r4, #0
 8011280:	46a0      	mov	r8, r4
 8011282:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011284:	46a1      	mov	r9, r4
 8011286:	9a05      	ldr	r2, [sp, #20]
 8011288:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80113d8 <_strtod_l+0x598>
 801128c:	2322      	movs	r3, #34	@ 0x22
 801128e:	6013      	str	r3, [r2, #0]
 8011290:	f04f 0a00 	mov.w	sl, #0
 8011294:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011296:	2b00      	cmp	r3, #0
 8011298:	f43f ae0b 	beq.w	8010eb2 <_strtod_l+0x72>
 801129c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801129e:	9805      	ldr	r0, [sp, #20]
 80112a0:	f002 f962 	bl	8013568 <_Bfree>
 80112a4:	9805      	ldr	r0, [sp, #20]
 80112a6:	4649      	mov	r1, r9
 80112a8:	f002 f95e 	bl	8013568 <_Bfree>
 80112ac:	9805      	ldr	r0, [sp, #20]
 80112ae:	4641      	mov	r1, r8
 80112b0:	f002 f95a 	bl	8013568 <_Bfree>
 80112b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80112b6:	9805      	ldr	r0, [sp, #20]
 80112b8:	f002 f956 	bl	8013568 <_Bfree>
 80112bc:	9805      	ldr	r0, [sp, #20]
 80112be:	4621      	mov	r1, r4
 80112c0:	f002 f952 	bl	8013568 <_Bfree>
 80112c4:	e5f5      	b.n	8010eb2 <_strtod_l+0x72>
 80112c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80112c8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80112cc:	4293      	cmp	r3, r2
 80112ce:	dbbc      	blt.n	801124a <_strtod_l+0x40a>
 80112d0:	4c3f      	ldr	r4, [pc, #252]	@ (80113d0 <_strtod_l+0x590>)
 80112d2:	f1c5 050f 	rsb	r5, r5, #15
 80112d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80112da:	4652      	mov	r2, sl
 80112dc:	465b      	mov	r3, fp
 80112de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80112e2:	f7ef f999 	bl	8000618 <__aeabi_dmul>
 80112e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112e8:	1b5d      	subs	r5, r3, r5
 80112ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80112ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 80112f2:	e78f      	b.n	8011214 <_strtod_l+0x3d4>
 80112f4:	3316      	adds	r3, #22
 80112f6:	dba8      	blt.n	801124a <_strtod_l+0x40a>
 80112f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80112fa:	eba3 0808 	sub.w	r8, r3, r8
 80112fe:	4b34      	ldr	r3, [pc, #208]	@ (80113d0 <_strtod_l+0x590>)
 8011300:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8011304:	e9d8 2300 	ldrd	r2, r3, [r8]
 8011308:	4650      	mov	r0, sl
 801130a:	4659      	mov	r1, fp
 801130c:	f7ef faae 	bl	800086c <__aeabi_ddiv>
 8011310:	e782      	b.n	8011218 <_strtod_l+0x3d8>
 8011312:	2300      	movs	r3, #0
 8011314:	4f2f      	ldr	r7, [pc, #188]	@ (80113d4 <_strtod_l+0x594>)
 8011316:	1124      	asrs	r4, r4, #4
 8011318:	4650      	mov	r0, sl
 801131a:	4659      	mov	r1, fp
 801131c:	461e      	mov	r6, r3
 801131e:	2c01      	cmp	r4, #1
 8011320:	dc21      	bgt.n	8011366 <_strtod_l+0x526>
 8011322:	b10b      	cbz	r3, 8011328 <_strtod_l+0x4e8>
 8011324:	4682      	mov	sl, r0
 8011326:	468b      	mov	fp, r1
 8011328:	492a      	ldr	r1, [pc, #168]	@ (80113d4 <_strtod_l+0x594>)
 801132a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801132e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8011332:	4652      	mov	r2, sl
 8011334:	465b      	mov	r3, fp
 8011336:	e9d1 0100 	ldrd	r0, r1, [r1]
 801133a:	f7ef f96d 	bl	8000618 <__aeabi_dmul>
 801133e:	4b26      	ldr	r3, [pc, #152]	@ (80113d8 <_strtod_l+0x598>)
 8011340:	460a      	mov	r2, r1
 8011342:	400b      	ands	r3, r1
 8011344:	4925      	ldr	r1, [pc, #148]	@ (80113dc <_strtod_l+0x59c>)
 8011346:	428b      	cmp	r3, r1
 8011348:	4682      	mov	sl, r0
 801134a:	d898      	bhi.n	801127e <_strtod_l+0x43e>
 801134c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8011350:	428b      	cmp	r3, r1
 8011352:	bf86      	itte	hi
 8011354:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80113e0 <_strtod_l+0x5a0>
 8011358:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 801135c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8011360:	2300      	movs	r3, #0
 8011362:	9308      	str	r3, [sp, #32]
 8011364:	e076      	b.n	8011454 <_strtod_l+0x614>
 8011366:	07e2      	lsls	r2, r4, #31
 8011368:	d504      	bpl.n	8011374 <_strtod_l+0x534>
 801136a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801136e:	f7ef f953 	bl	8000618 <__aeabi_dmul>
 8011372:	2301      	movs	r3, #1
 8011374:	3601      	adds	r6, #1
 8011376:	1064      	asrs	r4, r4, #1
 8011378:	3708      	adds	r7, #8
 801137a:	e7d0      	b.n	801131e <_strtod_l+0x4de>
 801137c:	d0f0      	beq.n	8011360 <_strtod_l+0x520>
 801137e:	4264      	negs	r4, r4
 8011380:	f014 020f 	ands.w	r2, r4, #15
 8011384:	d00a      	beq.n	801139c <_strtod_l+0x55c>
 8011386:	4b12      	ldr	r3, [pc, #72]	@ (80113d0 <_strtod_l+0x590>)
 8011388:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801138c:	4650      	mov	r0, sl
 801138e:	4659      	mov	r1, fp
 8011390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011394:	f7ef fa6a 	bl	800086c <__aeabi_ddiv>
 8011398:	4682      	mov	sl, r0
 801139a:	468b      	mov	fp, r1
 801139c:	1124      	asrs	r4, r4, #4
 801139e:	d0df      	beq.n	8011360 <_strtod_l+0x520>
 80113a0:	2c1f      	cmp	r4, #31
 80113a2:	dd1f      	ble.n	80113e4 <_strtod_l+0x5a4>
 80113a4:	2400      	movs	r4, #0
 80113a6:	46a0      	mov	r8, r4
 80113a8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80113aa:	46a1      	mov	r9, r4
 80113ac:	9a05      	ldr	r2, [sp, #20]
 80113ae:	2322      	movs	r3, #34	@ 0x22
 80113b0:	f04f 0a00 	mov.w	sl, #0
 80113b4:	f04f 0b00 	mov.w	fp, #0
 80113b8:	6013      	str	r3, [r2, #0]
 80113ba:	e76b      	b.n	8011294 <_strtod_l+0x454>
 80113bc:	0801535d 	.word	0x0801535d
 80113c0:	08015524 	.word	0x08015524
 80113c4:	08015355 	.word	0x08015355
 80113c8:	08015391 	.word	0x08015391
 80113cc:	08015520 	.word	0x08015520
 80113d0:	080156b0 	.word	0x080156b0
 80113d4:	08015688 	.word	0x08015688
 80113d8:	7ff00000 	.word	0x7ff00000
 80113dc:	7ca00000 	.word	0x7ca00000
 80113e0:	7fefffff 	.word	0x7fefffff
 80113e4:	f014 0310 	ands.w	r3, r4, #16
 80113e8:	bf18      	it	ne
 80113ea:	236a      	movne	r3, #106	@ 0x6a
 80113ec:	4ea9      	ldr	r6, [pc, #676]	@ (8011694 <_strtod_l+0x854>)
 80113ee:	9308      	str	r3, [sp, #32]
 80113f0:	4650      	mov	r0, sl
 80113f2:	4659      	mov	r1, fp
 80113f4:	2300      	movs	r3, #0
 80113f6:	07e7      	lsls	r7, r4, #31
 80113f8:	d504      	bpl.n	8011404 <_strtod_l+0x5c4>
 80113fa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80113fe:	f7ef f90b 	bl	8000618 <__aeabi_dmul>
 8011402:	2301      	movs	r3, #1
 8011404:	1064      	asrs	r4, r4, #1
 8011406:	f106 0608 	add.w	r6, r6, #8
 801140a:	d1f4      	bne.n	80113f6 <_strtod_l+0x5b6>
 801140c:	b10b      	cbz	r3, 8011412 <_strtod_l+0x5d2>
 801140e:	4682      	mov	sl, r0
 8011410:	468b      	mov	fp, r1
 8011412:	9b08      	ldr	r3, [sp, #32]
 8011414:	b1b3      	cbz	r3, 8011444 <_strtod_l+0x604>
 8011416:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801141a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801141e:	2b00      	cmp	r3, #0
 8011420:	4659      	mov	r1, fp
 8011422:	dd0f      	ble.n	8011444 <_strtod_l+0x604>
 8011424:	2b1f      	cmp	r3, #31
 8011426:	dd56      	ble.n	80114d6 <_strtod_l+0x696>
 8011428:	2b34      	cmp	r3, #52	@ 0x34
 801142a:	bfde      	ittt	le
 801142c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8011430:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8011434:	4093      	lslle	r3, r2
 8011436:	f04f 0a00 	mov.w	sl, #0
 801143a:	bfcc      	ite	gt
 801143c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011440:	ea03 0b01 	andle.w	fp, r3, r1
 8011444:	2200      	movs	r2, #0
 8011446:	2300      	movs	r3, #0
 8011448:	4650      	mov	r0, sl
 801144a:	4659      	mov	r1, fp
 801144c:	f7ef fb4c 	bl	8000ae8 <__aeabi_dcmpeq>
 8011450:	2800      	cmp	r0, #0
 8011452:	d1a7      	bne.n	80113a4 <_strtod_l+0x564>
 8011454:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011456:	9300      	str	r3, [sp, #0]
 8011458:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801145a:	9805      	ldr	r0, [sp, #20]
 801145c:	462b      	mov	r3, r5
 801145e:	464a      	mov	r2, r9
 8011460:	f002 f8ea 	bl	8013638 <__s2b>
 8011464:	900b      	str	r0, [sp, #44]	@ 0x2c
 8011466:	2800      	cmp	r0, #0
 8011468:	f43f af09 	beq.w	801127e <_strtod_l+0x43e>
 801146c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801146e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011470:	2a00      	cmp	r2, #0
 8011472:	eba3 0308 	sub.w	r3, r3, r8
 8011476:	bfa8      	it	ge
 8011478:	2300      	movge	r3, #0
 801147a:	9312      	str	r3, [sp, #72]	@ 0x48
 801147c:	2400      	movs	r4, #0
 801147e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8011482:	9316      	str	r3, [sp, #88]	@ 0x58
 8011484:	46a0      	mov	r8, r4
 8011486:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011488:	9805      	ldr	r0, [sp, #20]
 801148a:	6859      	ldr	r1, [r3, #4]
 801148c:	f002 f82c 	bl	80134e8 <_Balloc>
 8011490:	4681      	mov	r9, r0
 8011492:	2800      	cmp	r0, #0
 8011494:	f43f aef7 	beq.w	8011286 <_strtod_l+0x446>
 8011498:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801149a:	691a      	ldr	r2, [r3, #16]
 801149c:	3202      	adds	r2, #2
 801149e:	f103 010c 	add.w	r1, r3, #12
 80114a2:	0092      	lsls	r2, r2, #2
 80114a4:	300c      	adds	r0, #12
 80114a6:	f000 fc11 	bl	8011ccc <memcpy>
 80114aa:	ec4b ab10 	vmov	d0, sl, fp
 80114ae:	9805      	ldr	r0, [sp, #20]
 80114b0:	aa1c      	add	r2, sp, #112	@ 0x70
 80114b2:	a91b      	add	r1, sp, #108	@ 0x6c
 80114b4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80114b8:	f002 fbf2 	bl	8013ca0 <__d2b>
 80114bc:	901a      	str	r0, [sp, #104]	@ 0x68
 80114be:	2800      	cmp	r0, #0
 80114c0:	f43f aee1 	beq.w	8011286 <_strtod_l+0x446>
 80114c4:	9805      	ldr	r0, [sp, #20]
 80114c6:	2101      	movs	r1, #1
 80114c8:	f002 f94c 	bl	8013764 <__i2b>
 80114cc:	4680      	mov	r8, r0
 80114ce:	b948      	cbnz	r0, 80114e4 <_strtod_l+0x6a4>
 80114d0:	f04f 0800 	mov.w	r8, #0
 80114d4:	e6d7      	b.n	8011286 <_strtod_l+0x446>
 80114d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80114da:	fa02 f303 	lsl.w	r3, r2, r3
 80114de:	ea03 0a0a 	and.w	sl, r3, sl
 80114e2:	e7af      	b.n	8011444 <_strtod_l+0x604>
 80114e4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80114e6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80114e8:	2d00      	cmp	r5, #0
 80114ea:	bfab      	itete	ge
 80114ec:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80114ee:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80114f0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80114f2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80114f4:	bfac      	ite	ge
 80114f6:	18ef      	addge	r7, r5, r3
 80114f8:	1b5e      	sublt	r6, r3, r5
 80114fa:	9b08      	ldr	r3, [sp, #32]
 80114fc:	1aed      	subs	r5, r5, r3
 80114fe:	4415      	add	r5, r2
 8011500:	4b65      	ldr	r3, [pc, #404]	@ (8011698 <_strtod_l+0x858>)
 8011502:	3d01      	subs	r5, #1
 8011504:	429d      	cmp	r5, r3
 8011506:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801150a:	da50      	bge.n	80115ae <_strtod_l+0x76e>
 801150c:	1b5b      	subs	r3, r3, r5
 801150e:	2b1f      	cmp	r3, #31
 8011510:	eba2 0203 	sub.w	r2, r2, r3
 8011514:	f04f 0101 	mov.w	r1, #1
 8011518:	dc3d      	bgt.n	8011596 <_strtod_l+0x756>
 801151a:	fa01 f303 	lsl.w	r3, r1, r3
 801151e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011520:	2300      	movs	r3, #0
 8011522:	9310      	str	r3, [sp, #64]	@ 0x40
 8011524:	18bd      	adds	r5, r7, r2
 8011526:	9b08      	ldr	r3, [sp, #32]
 8011528:	42af      	cmp	r7, r5
 801152a:	4416      	add	r6, r2
 801152c:	441e      	add	r6, r3
 801152e:	463b      	mov	r3, r7
 8011530:	bfa8      	it	ge
 8011532:	462b      	movge	r3, r5
 8011534:	42b3      	cmp	r3, r6
 8011536:	bfa8      	it	ge
 8011538:	4633      	movge	r3, r6
 801153a:	2b00      	cmp	r3, #0
 801153c:	bfc2      	ittt	gt
 801153e:	1aed      	subgt	r5, r5, r3
 8011540:	1af6      	subgt	r6, r6, r3
 8011542:	1aff      	subgt	r7, r7, r3
 8011544:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011546:	2b00      	cmp	r3, #0
 8011548:	dd16      	ble.n	8011578 <_strtod_l+0x738>
 801154a:	4641      	mov	r1, r8
 801154c:	9805      	ldr	r0, [sp, #20]
 801154e:	461a      	mov	r2, r3
 8011550:	f002 f9c0 	bl	80138d4 <__pow5mult>
 8011554:	4680      	mov	r8, r0
 8011556:	2800      	cmp	r0, #0
 8011558:	d0ba      	beq.n	80114d0 <_strtod_l+0x690>
 801155a:	4601      	mov	r1, r0
 801155c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801155e:	9805      	ldr	r0, [sp, #20]
 8011560:	f002 f916 	bl	8013790 <__multiply>
 8011564:	900a      	str	r0, [sp, #40]	@ 0x28
 8011566:	2800      	cmp	r0, #0
 8011568:	f43f ae8d 	beq.w	8011286 <_strtod_l+0x446>
 801156c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801156e:	9805      	ldr	r0, [sp, #20]
 8011570:	f001 fffa 	bl	8013568 <_Bfree>
 8011574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011576:	931a      	str	r3, [sp, #104]	@ 0x68
 8011578:	2d00      	cmp	r5, #0
 801157a:	dc1d      	bgt.n	80115b8 <_strtod_l+0x778>
 801157c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801157e:	2b00      	cmp	r3, #0
 8011580:	dd23      	ble.n	80115ca <_strtod_l+0x78a>
 8011582:	4649      	mov	r1, r9
 8011584:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8011586:	9805      	ldr	r0, [sp, #20]
 8011588:	f002 f9a4 	bl	80138d4 <__pow5mult>
 801158c:	4681      	mov	r9, r0
 801158e:	b9e0      	cbnz	r0, 80115ca <_strtod_l+0x78a>
 8011590:	f04f 0900 	mov.w	r9, #0
 8011594:	e677      	b.n	8011286 <_strtod_l+0x446>
 8011596:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801159a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801159e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80115a2:	35e2      	adds	r5, #226	@ 0xe2
 80115a4:	fa01 f305 	lsl.w	r3, r1, r5
 80115a8:	9310      	str	r3, [sp, #64]	@ 0x40
 80115aa:	9113      	str	r1, [sp, #76]	@ 0x4c
 80115ac:	e7ba      	b.n	8011524 <_strtod_l+0x6e4>
 80115ae:	2300      	movs	r3, #0
 80115b0:	9310      	str	r3, [sp, #64]	@ 0x40
 80115b2:	2301      	movs	r3, #1
 80115b4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80115b6:	e7b5      	b.n	8011524 <_strtod_l+0x6e4>
 80115b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80115ba:	9805      	ldr	r0, [sp, #20]
 80115bc:	462a      	mov	r2, r5
 80115be:	f002 f9e3 	bl	8013988 <__lshift>
 80115c2:	901a      	str	r0, [sp, #104]	@ 0x68
 80115c4:	2800      	cmp	r0, #0
 80115c6:	d1d9      	bne.n	801157c <_strtod_l+0x73c>
 80115c8:	e65d      	b.n	8011286 <_strtod_l+0x446>
 80115ca:	2e00      	cmp	r6, #0
 80115cc:	dd07      	ble.n	80115de <_strtod_l+0x79e>
 80115ce:	4649      	mov	r1, r9
 80115d0:	9805      	ldr	r0, [sp, #20]
 80115d2:	4632      	mov	r2, r6
 80115d4:	f002 f9d8 	bl	8013988 <__lshift>
 80115d8:	4681      	mov	r9, r0
 80115da:	2800      	cmp	r0, #0
 80115dc:	d0d8      	beq.n	8011590 <_strtod_l+0x750>
 80115de:	2f00      	cmp	r7, #0
 80115e0:	dd08      	ble.n	80115f4 <_strtod_l+0x7b4>
 80115e2:	4641      	mov	r1, r8
 80115e4:	9805      	ldr	r0, [sp, #20]
 80115e6:	463a      	mov	r2, r7
 80115e8:	f002 f9ce 	bl	8013988 <__lshift>
 80115ec:	4680      	mov	r8, r0
 80115ee:	2800      	cmp	r0, #0
 80115f0:	f43f ae49 	beq.w	8011286 <_strtod_l+0x446>
 80115f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80115f6:	9805      	ldr	r0, [sp, #20]
 80115f8:	464a      	mov	r2, r9
 80115fa:	f002 fa4d 	bl	8013a98 <__mdiff>
 80115fe:	4604      	mov	r4, r0
 8011600:	2800      	cmp	r0, #0
 8011602:	f43f ae40 	beq.w	8011286 <_strtod_l+0x446>
 8011606:	68c3      	ldr	r3, [r0, #12]
 8011608:	930f      	str	r3, [sp, #60]	@ 0x3c
 801160a:	2300      	movs	r3, #0
 801160c:	60c3      	str	r3, [r0, #12]
 801160e:	4641      	mov	r1, r8
 8011610:	f002 fa26 	bl	8013a60 <__mcmp>
 8011614:	2800      	cmp	r0, #0
 8011616:	da45      	bge.n	80116a4 <_strtod_l+0x864>
 8011618:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801161a:	ea53 030a 	orrs.w	r3, r3, sl
 801161e:	d16b      	bne.n	80116f8 <_strtod_l+0x8b8>
 8011620:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011624:	2b00      	cmp	r3, #0
 8011626:	d167      	bne.n	80116f8 <_strtod_l+0x8b8>
 8011628:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801162c:	0d1b      	lsrs	r3, r3, #20
 801162e:	051b      	lsls	r3, r3, #20
 8011630:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011634:	d960      	bls.n	80116f8 <_strtod_l+0x8b8>
 8011636:	6963      	ldr	r3, [r4, #20]
 8011638:	b913      	cbnz	r3, 8011640 <_strtod_l+0x800>
 801163a:	6923      	ldr	r3, [r4, #16]
 801163c:	2b01      	cmp	r3, #1
 801163e:	dd5b      	ble.n	80116f8 <_strtod_l+0x8b8>
 8011640:	4621      	mov	r1, r4
 8011642:	2201      	movs	r2, #1
 8011644:	9805      	ldr	r0, [sp, #20]
 8011646:	f002 f99f 	bl	8013988 <__lshift>
 801164a:	4641      	mov	r1, r8
 801164c:	4604      	mov	r4, r0
 801164e:	f002 fa07 	bl	8013a60 <__mcmp>
 8011652:	2800      	cmp	r0, #0
 8011654:	dd50      	ble.n	80116f8 <_strtod_l+0x8b8>
 8011656:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801165a:	9a08      	ldr	r2, [sp, #32]
 801165c:	0d1b      	lsrs	r3, r3, #20
 801165e:	051b      	lsls	r3, r3, #20
 8011660:	2a00      	cmp	r2, #0
 8011662:	d06a      	beq.n	801173a <_strtod_l+0x8fa>
 8011664:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011668:	d867      	bhi.n	801173a <_strtod_l+0x8fa>
 801166a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801166e:	f67f ae9d 	bls.w	80113ac <_strtod_l+0x56c>
 8011672:	4b0a      	ldr	r3, [pc, #40]	@ (801169c <_strtod_l+0x85c>)
 8011674:	4650      	mov	r0, sl
 8011676:	4659      	mov	r1, fp
 8011678:	2200      	movs	r2, #0
 801167a:	f7ee ffcd 	bl	8000618 <__aeabi_dmul>
 801167e:	4b08      	ldr	r3, [pc, #32]	@ (80116a0 <_strtod_l+0x860>)
 8011680:	400b      	ands	r3, r1
 8011682:	4682      	mov	sl, r0
 8011684:	468b      	mov	fp, r1
 8011686:	2b00      	cmp	r3, #0
 8011688:	f47f ae08 	bne.w	801129c <_strtod_l+0x45c>
 801168c:	9a05      	ldr	r2, [sp, #20]
 801168e:	2322      	movs	r3, #34	@ 0x22
 8011690:	6013      	str	r3, [r2, #0]
 8011692:	e603      	b.n	801129c <_strtod_l+0x45c>
 8011694:	08015550 	.word	0x08015550
 8011698:	fffffc02 	.word	0xfffffc02
 801169c:	39500000 	.word	0x39500000
 80116a0:	7ff00000 	.word	0x7ff00000
 80116a4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80116a8:	d165      	bne.n	8011776 <_strtod_l+0x936>
 80116aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80116ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80116b0:	b35a      	cbz	r2, 801170a <_strtod_l+0x8ca>
 80116b2:	4a9f      	ldr	r2, [pc, #636]	@ (8011930 <_strtod_l+0xaf0>)
 80116b4:	4293      	cmp	r3, r2
 80116b6:	d12b      	bne.n	8011710 <_strtod_l+0x8d0>
 80116b8:	9b08      	ldr	r3, [sp, #32]
 80116ba:	4651      	mov	r1, sl
 80116bc:	b303      	cbz	r3, 8011700 <_strtod_l+0x8c0>
 80116be:	4b9d      	ldr	r3, [pc, #628]	@ (8011934 <_strtod_l+0xaf4>)
 80116c0:	465a      	mov	r2, fp
 80116c2:	4013      	ands	r3, r2
 80116c4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80116c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80116cc:	d81b      	bhi.n	8011706 <_strtod_l+0x8c6>
 80116ce:	0d1b      	lsrs	r3, r3, #20
 80116d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80116d4:	fa02 f303 	lsl.w	r3, r2, r3
 80116d8:	4299      	cmp	r1, r3
 80116da:	d119      	bne.n	8011710 <_strtod_l+0x8d0>
 80116dc:	4b96      	ldr	r3, [pc, #600]	@ (8011938 <_strtod_l+0xaf8>)
 80116de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80116e0:	429a      	cmp	r2, r3
 80116e2:	d102      	bne.n	80116ea <_strtod_l+0x8aa>
 80116e4:	3101      	adds	r1, #1
 80116e6:	f43f adce 	beq.w	8011286 <_strtod_l+0x446>
 80116ea:	4b92      	ldr	r3, [pc, #584]	@ (8011934 <_strtod_l+0xaf4>)
 80116ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80116ee:	401a      	ands	r2, r3
 80116f0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80116f4:	f04f 0a00 	mov.w	sl, #0
 80116f8:	9b08      	ldr	r3, [sp, #32]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d1b9      	bne.n	8011672 <_strtod_l+0x832>
 80116fe:	e5cd      	b.n	801129c <_strtod_l+0x45c>
 8011700:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011704:	e7e8      	b.n	80116d8 <_strtod_l+0x898>
 8011706:	4613      	mov	r3, r2
 8011708:	e7e6      	b.n	80116d8 <_strtod_l+0x898>
 801170a:	ea53 030a 	orrs.w	r3, r3, sl
 801170e:	d0a2      	beq.n	8011656 <_strtod_l+0x816>
 8011710:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011712:	b1db      	cbz	r3, 801174c <_strtod_l+0x90c>
 8011714:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011716:	4213      	tst	r3, r2
 8011718:	d0ee      	beq.n	80116f8 <_strtod_l+0x8b8>
 801171a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801171c:	9a08      	ldr	r2, [sp, #32]
 801171e:	4650      	mov	r0, sl
 8011720:	4659      	mov	r1, fp
 8011722:	b1bb      	cbz	r3, 8011754 <_strtod_l+0x914>
 8011724:	f7ff fb6e 	bl	8010e04 <sulp>
 8011728:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801172c:	ec53 2b10 	vmov	r2, r3, d0
 8011730:	f7ee fdbc 	bl	80002ac <__adddf3>
 8011734:	4682      	mov	sl, r0
 8011736:	468b      	mov	fp, r1
 8011738:	e7de      	b.n	80116f8 <_strtod_l+0x8b8>
 801173a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801173e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8011742:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8011746:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801174a:	e7d5      	b.n	80116f8 <_strtod_l+0x8b8>
 801174c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801174e:	ea13 0f0a 	tst.w	r3, sl
 8011752:	e7e1      	b.n	8011718 <_strtod_l+0x8d8>
 8011754:	f7ff fb56 	bl	8010e04 <sulp>
 8011758:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801175c:	ec53 2b10 	vmov	r2, r3, d0
 8011760:	f7ee fda2 	bl	80002a8 <__aeabi_dsub>
 8011764:	2200      	movs	r2, #0
 8011766:	2300      	movs	r3, #0
 8011768:	4682      	mov	sl, r0
 801176a:	468b      	mov	fp, r1
 801176c:	f7ef f9bc 	bl	8000ae8 <__aeabi_dcmpeq>
 8011770:	2800      	cmp	r0, #0
 8011772:	d0c1      	beq.n	80116f8 <_strtod_l+0x8b8>
 8011774:	e61a      	b.n	80113ac <_strtod_l+0x56c>
 8011776:	4641      	mov	r1, r8
 8011778:	4620      	mov	r0, r4
 801177a:	f002 fae9 	bl	8013d50 <__ratio>
 801177e:	ec57 6b10 	vmov	r6, r7, d0
 8011782:	2200      	movs	r2, #0
 8011784:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011788:	4630      	mov	r0, r6
 801178a:	4639      	mov	r1, r7
 801178c:	f7ef f9c0 	bl	8000b10 <__aeabi_dcmple>
 8011790:	2800      	cmp	r0, #0
 8011792:	d06f      	beq.n	8011874 <_strtod_l+0xa34>
 8011794:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011796:	2b00      	cmp	r3, #0
 8011798:	d17a      	bne.n	8011890 <_strtod_l+0xa50>
 801179a:	f1ba 0f00 	cmp.w	sl, #0
 801179e:	d158      	bne.n	8011852 <_strtod_l+0xa12>
 80117a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80117a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	d15a      	bne.n	8011860 <_strtod_l+0xa20>
 80117aa:	4b64      	ldr	r3, [pc, #400]	@ (801193c <_strtod_l+0xafc>)
 80117ac:	2200      	movs	r2, #0
 80117ae:	4630      	mov	r0, r6
 80117b0:	4639      	mov	r1, r7
 80117b2:	f7ef f9a3 	bl	8000afc <__aeabi_dcmplt>
 80117b6:	2800      	cmp	r0, #0
 80117b8:	d159      	bne.n	801186e <_strtod_l+0xa2e>
 80117ba:	4630      	mov	r0, r6
 80117bc:	4639      	mov	r1, r7
 80117be:	4b60      	ldr	r3, [pc, #384]	@ (8011940 <_strtod_l+0xb00>)
 80117c0:	2200      	movs	r2, #0
 80117c2:	f7ee ff29 	bl	8000618 <__aeabi_dmul>
 80117c6:	4606      	mov	r6, r0
 80117c8:	460f      	mov	r7, r1
 80117ca:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80117ce:	9606      	str	r6, [sp, #24]
 80117d0:	9307      	str	r3, [sp, #28]
 80117d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80117d6:	4d57      	ldr	r5, [pc, #348]	@ (8011934 <_strtod_l+0xaf4>)
 80117d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80117dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80117de:	401d      	ands	r5, r3
 80117e0:	4b58      	ldr	r3, [pc, #352]	@ (8011944 <_strtod_l+0xb04>)
 80117e2:	429d      	cmp	r5, r3
 80117e4:	f040 80b2 	bne.w	801194c <_strtod_l+0xb0c>
 80117e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80117ea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80117ee:	ec4b ab10 	vmov	d0, sl, fp
 80117f2:	f002 f9e5 	bl	8013bc0 <__ulp>
 80117f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80117fa:	ec51 0b10 	vmov	r0, r1, d0
 80117fe:	f7ee ff0b 	bl	8000618 <__aeabi_dmul>
 8011802:	4652      	mov	r2, sl
 8011804:	465b      	mov	r3, fp
 8011806:	f7ee fd51 	bl	80002ac <__adddf3>
 801180a:	460b      	mov	r3, r1
 801180c:	4949      	ldr	r1, [pc, #292]	@ (8011934 <_strtod_l+0xaf4>)
 801180e:	4a4e      	ldr	r2, [pc, #312]	@ (8011948 <_strtod_l+0xb08>)
 8011810:	4019      	ands	r1, r3
 8011812:	4291      	cmp	r1, r2
 8011814:	4682      	mov	sl, r0
 8011816:	d942      	bls.n	801189e <_strtod_l+0xa5e>
 8011818:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801181a:	4b47      	ldr	r3, [pc, #284]	@ (8011938 <_strtod_l+0xaf8>)
 801181c:	429a      	cmp	r2, r3
 801181e:	d103      	bne.n	8011828 <_strtod_l+0x9e8>
 8011820:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011822:	3301      	adds	r3, #1
 8011824:	f43f ad2f 	beq.w	8011286 <_strtod_l+0x446>
 8011828:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8011938 <_strtod_l+0xaf8>
 801182c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8011830:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011832:	9805      	ldr	r0, [sp, #20]
 8011834:	f001 fe98 	bl	8013568 <_Bfree>
 8011838:	9805      	ldr	r0, [sp, #20]
 801183a:	4649      	mov	r1, r9
 801183c:	f001 fe94 	bl	8013568 <_Bfree>
 8011840:	9805      	ldr	r0, [sp, #20]
 8011842:	4641      	mov	r1, r8
 8011844:	f001 fe90 	bl	8013568 <_Bfree>
 8011848:	9805      	ldr	r0, [sp, #20]
 801184a:	4621      	mov	r1, r4
 801184c:	f001 fe8c 	bl	8013568 <_Bfree>
 8011850:	e619      	b.n	8011486 <_strtod_l+0x646>
 8011852:	f1ba 0f01 	cmp.w	sl, #1
 8011856:	d103      	bne.n	8011860 <_strtod_l+0xa20>
 8011858:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801185a:	2b00      	cmp	r3, #0
 801185c:	f43f ada6 	beq.w	80113ac <_strtod_l+0x56c>
 8011860:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8011910 <_strtod_l+0xad0>
 8011864:	4f35      	ldr	r7, [pc, #212]	@ (801193c <_strtod_l+0xafc>)
 8011866:	ed8d 7b06 	vstr	d7, [sp, #24]
 801186a:	2600      	movs	r6, #0
 801186c:	e7b1      	b.n	80117d2 <_strtod_l+0x992>
 801186e:	4f34      	ldr	r7, [pc, #208]	@ (8011940 <_strtod_l+0xb00>)
 8011870:	2600      	movs	r6, #0
 8011872:	e7aa      	b.n	80117ca <_strtod_l+0x98a>
 8011874:	4b32      	ldr	r3, [pc, #200]	@ (8011940 <_strtod_l+0xb00>)
 8011876:	4630      	mov	r0, r6
 8011878:	4639      	mov	r1, r7
 801187a:	2200      	movs	r2, #0
 801187c:	f7ee fecc 	bl	8000618 <__aeabi_dmul>
 8011880:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011882:	4606      	mov	r6, r0
 8011884:	460f      	mov	r7, r1
 8011886:	2b00      	cmp	r3, #0
 8011888:	d09f      	beq.n	80117ca <_strtod_l+0x98a>
 801188a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801188e:	e7a0      	b.n	80117d2 <_strtod_l+0x992>
 8011890:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8011918 <_strtod_l+0xad8>
 8011894:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011898:	ec57 6b17 	vmov	r6, r7, d7
 801189c:	e799      	b.n	80117d2 <_strtod_l+0x992>
 801189e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80118a2:	9b08      	ldr	r3, [sp, #32]
 80118a4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d1c1      	bne.n	8011830 <_strtod_l+0x9f0>
 80118ac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80118b0:	0d1b      	lsrs	r3, r3, #20
 80118b2:	051b      	lsls	r3, r3, #20
 80118b4:	429d      	cmp	r5, r3
 80118b6:	d1bb      	bne.n	8011830 <_strtod_l+0x9f0>
 80118b8:	4630      	mov	r0, r6
 80118ba:	4639      	mov	r1, r7
 80118bc:	f7ef fa0c 	bl	8000cd8 <__aeabi_d2lz>
 80118c0:	f7ee fe7c 	bl	80005bc <__aeabi_l2d>
 80118c4:	4602      	mov	r2, r0
 80118c6:	460b      	mov	r3, r1
 80118c8:	4630      	mov	r0, r6
 80118ca:	4639      	mov	r1, r7
 80118cc:	f7ee fcec 	bl	80002a8 <__aeabi_dsub>
 80118d0:	460b      	mov	r3, r1
 80118d2:	4602      	mov	r2, r0
 80118d4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80118d8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80118dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80118de:	ea46 060a 	orr.w	r6, r6, sl
 80118e2:	431e      	orrs	r6, r3
 80118e4:	d06f      	beq.n	80119c6 <_strtod_l+0xb86>
 80118e6:	a30e      	add	r3, pc, #56	@ (adr r3, 8011920 <_strtod_l+0xae0>)
 80118e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118ec:	f7ef f906 	bl	8000afc <__aeabi_dcmplt>
 80118f0:	2800      	cmp	r0, #0
 80118f2:	f47f acd3 	bne.w	801129c <_strtod_l+0x45c>
 80118f6:	a30c      	add	r3, pc, #48	@ (adr r3, 8011928 <_strtod_l+0xae8>)
 80118f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011900:	f7ef f91a 	bl	8000b38 <__aeabi_dcmpgt>
 8011904:	2800      	cmp	r0, #0
 8011906:	d093      	beq.n	8011830 <_strtod_l+0x9f0>
 8011908:	e4c8      	b.n	801129c <_strtod_l+0x45c>
 801190a:	bf00      	nop
 801190c:	f3af 8000 	nop.w
 8011910:	00000000 	.word	0x00000000
 8011914:	bff00000 	.word	0xbff00000
 8011918:	00000000 	.word	0x00000000
 801191c:	3ff00000 	.word	0x3ff00000
 8011920:	94a03595 	.word	0x94a03595
 8011924:	3fdfffff 	.word	0x3fdfffff
 8011928:	35afe535 	.word	0x35afe535
 801192c:	3fe00000 	.word	0x3fe00000
 8011930:	000fffff 	.word	0x000fffff
 8011934:	7ff00000 	.word	0x7ff00000
 8011938:	7fefffff 	.word	0x7fefffff
 801193c:	3ff00000 	.word	0x3ff00000
 8011940:	3fe00000 	.word	0x3fe00000
 8011944:	7fe00000 	.word	0x7fe00000
 8011948:	7c9fffff 	.word	0x7c9fffff
 801194c:	9b08      	ldr	r3, [sp, #32]
 801194e:	b323      	cbz	r3, 801199a <_strtod_l+0xb5a>
 8011950:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8011954:	d821      	bhi.n	801199a <_strtod_l+0xb5a>
 8011956:	a328      	add	r3, pc, #160	@ (adr r3, 80119f8 <_strtod_l+0xbb8>)
 8011958:	e9d3 2300 	ldrd	r2, r3, [r3]
 801195c:	4630      	mov	r0, r6
 801195e:	4639      	mov	r1, r7
 8011960:	f7ef f8d6 	bl	8000b10 <__aeabi_dcmple>
 8011964:	b1a0      	cbz	r0, 8011990 <_strtod_l+0xb50>
 8011966:	4639      	mov	r1, r7
 8011968:	4630      	mov	r0, r6
 801196a:	f7ef f92d 	bl	8000bc8 <__aeabi_d2uiz>
 801196e:	2801      	cmp	r0, #1
 8011970:	bf38      	it	cc
 8011972:	2001      	movcc	r0, #1
 8011974:	f7ee fdd6 	bl	8000524 <__aeabi_ui2d>
 8011978:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801197a:	4606      	mov	r6, r0
 801197c:	460f      	mov	r7, r1
 801197e:	b9fb      	cbnz	r3, 80119c0 <_strtod_l+0xb80>
 8011980:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011984:	9014      	str	r0, [sp, #80]	@ 0x50
 8011986:	9315      	str	r3, [sp, #84]	@ 0x54
 8011988:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801198c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011990:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011992:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8011996:	1b5b      	subs	r3, r3, r5
 8011998:	9311      	str	r3, [sp, #68]	@ 0x44
 801199a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801199e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80119a2:	f002 f90d 	bl	8013bc0 <__ulp>
 80119a6:	4650      	mov	r0, sl
 80119a8:	ec53 2b10 	vmov	r2, r3, d0
 80119ac:	4659      	mov	r1, fp
 80119ae:	f7ee fe33 	bl	8000618 <__aeabi_dmul>
 80119b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80119b6:	f7ee fc79 	bl	80002ac <__adddf3>
 80119ba:	4682      	mov	sl, r0
 80119bc:	468b      	mov	fp, r1
 80119be:	e770      	b.n	80118a2 <_strtod_l+0xa62>
 80119c0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80119c4:	e7e0      	b.n	8011988 <_strtod_l+0xb48>
 80119c6:	a30e      	add	r3, pc, #56	@ (adr r3, 8011a00 <_strtod_l+0xbc0>)
 80119c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119cc:	f7ef f896 	bl	8000afc <__aeabi_dcmplt>
 80119d0:	e798      	b.n	8011904 <_strtod_l+0xac4>
 80119d2:	2300      	movs	r3, #0
 80119d4:	930e      	str	r3, [sp, #56]	@ 0x38
 80119d6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80119d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80119da:	6013      	str	r3, [r2, #0]
 80119dc:	f7ff ba6d 	b.w	8010eba <_strtod_l+0x7a>
 80119e0:	2a65      	cmp	r2, #101	@ 0x65
 80119e2:	f43f ab68 	beq.w	80110b6 <_strtod_l+0x276>
 80119e6:	2a45      	cmp	r2, #69	@ 0x45
 80119e8:	f43f ab65 	beq.w	80110b6 <_strtod_l+0x276>
 80119ec:	2301      	movs	r3, #1
 80119ee:	f7ff bba0 	b.w	8011132 <_strtod_l+0x2f2>
 80119f2:	bf00      	nop
 80119f4:	f3af 8000 	nop.w
 80119f8:	ffc00000 	.word	0xffc00000
 80119fc:	41dfffff 	.word	0x41dfffff
 8011a00:	94a03595 	.word	0x94a03595
 8011a04:	3fcfffff 	.word	0x3fcfffff

08011a08 <strtof>:
 8011a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a0c:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8011acc <strtof+0xc4>
 8011a10:	4b29      	ldr	r3, [pc, #164]	@ (8011ab8 <strtof+0xb0>)
 8011a12:	460a      	mov	r2, r1
 8011a14:	ed2d 8b02 	vpush	{d8}
 8011a18:	4601      	mov	r1, r0
 8011a1a:	f8d8 0000 	ldr.w	r0, [r8]
 8011a1e:	f7ff fa0f 	bl	8010e40 <_strtod_l>
 8011a22:	ec55 4b10 	vmov	r4, r5, d0
 8011a26:	4622      	mov	r2, r4
 8011a28:	462b      	mov	r3, r5
 8011a2a:	4620      	mov	r0, r4
 8011a2c:	4629      	mov	r1, r5
 8011a2e:	f7ef f88d 	bl	8000b4c <__aeabi_dcmpun>
 8011a32:	b190      	cbz	r0, 8011a5a <strtof+0x52>
 8011a34:	2d00      	cmp	r5, #0
 8011a36:	4821      	ldr	r0, [pc, #132]	@ (8011abc <strtof+0xb4>)
 8011a38:	da09      	bge.n	8011a4e <strtof+0x46>
 8011a3a:	f000 f95d 	bl	8011cf8 <nanf>
 8011a3e:	eeb1 8a40 	vneg.f32	s16, s0
 8011a42:	eeb0 0a48 	vmov.f32	s0, s16
 8011a46:	ecbd 8b02 	vpop	{d8}
 8011a4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a4e:	ecbd 8b02 	vpop	{d8}
 8011a52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011a56:	f000 b94f 	b.w	8011cf8 <nanf>
 8011a5a:	4620      	mov	r0, r4
 8011a5c:	4629      	mov	r1, r5
 8011a5e:	f7ef f8d3 	bl	8000c08 <__aeabi_d2f>
 8011a62:	ee08 0a10 	vmov	s16, r0
 8011a66:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8011ac0 <strtof+0xb8>
 8011a6a:	eeb0 7ac8 	vabs.f32	s14, s16
 8011a6e:	eeb4 7a67 	vcmp.f32	s14, s15
 8011a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a76:	dd11      	ble.n	8011a9c <strtof+0x94>
 8011a78:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 8011a7c:	4b11      	ldr	r3, [pc, #68]	@ (8011ac4 <strtof+0xbc>)
 8011a7e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011a82:	4620      	mov	r0, r4
 8011a84:	4639      	mov	r1, r7
 8011a86:	f7ef f861 	bl	8000b4c <__aeabi_dcmpun>
 8011a8a:	b980      	cbnz	r0, 8011aae <strtof+0xa6>
 8011a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8011ac4 <strtof+0xbc>)
 8011a8e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011a92:	4620      	mov	r0, r4
 8011a94:	4639      	mov	r1, r7
 8011a96:	f7ef f83b 	bl	8000b10 <__aeabi_dcmple>
 8011a9a:	b940      	cbnz	r0, 8011aae <strtof+0xa6>
 8011a9c:	ee18 3a10 	vmov	r3, s16
 8011aa0:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8011aa4:	d1cd      	bne.n	8011a42 <strtof+0x3a>
 8011aa6:	4b08      	ldr	r3, [pc, #32]	@ (8011ac8 <strtof+0xc0>)
 8011aa8:	402b      	ands	r3, r5
 8011aaa:	2b00      	cmp	r3, #0
 8011aac:	d0c9      	beq.n	8011a42 <strtof+0x3a>
 8011aae:	f8d8 3000 	ldr.w	r3, [r8]
 8011ab2:	2222      	movs	r2, #34	@ 0x22
 8011ab4:	601a      	str	r2, [r3, #0]
 8011ab6:	e7c4      	b.n	8011a42 <strtof+0x3a>
 8011ab8:	20000044 	.word	0x20000044
 8011abc:	08015520 	.word	0x08015520
 8011ac0:	7f7fffff 	.word	0x7f7fffff
 8011ac4:	7fefffff 	.word	0x7fefffff
 8011ac8:	7ff00000 	.word	0x7ff00000
 8011acc:	200001b0 	.word	0x200001b0

08011ad0 <_strtol_l.isra.0>:
 8011ad0:	2b24      	cmp	r3, #36	@ 0x24
 8011ad2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ad6:	4686      	mov	lr, r0
 8011ad8:	4690      	mov	r8, r2
 8011ada:	d801      	bhi.n	8011ae0 <_strtol_l.isra.0+0x10>
 8011adc:	2b01      	cmp	r3, #1
 8011ade:	d106      	bne.n	8011aee <_strtol_l.isra.0+0x1e>
 8011ae0:	f000 f8c2 	bl	8011c68 <__errno>
 8011ae4:	2316      	movs	r3, #22
 8011ae6:	6003      	str	r3, [r0, #0]
 8011ae8:	2000      	movs	r0, #0
 8011aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011aee:	4834      	ldr	r0, [pc, #208]	@ (8011bc0 <_strtol_l.isra.0+0xf0>)
 8011af0:	460d      	mov	r5, r1
 8011af2:	462a      	mov	r2, r5
 8011af4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011af8:	5d06      	ldrb	r6, [r0, r4]
 8011afa:	f016 0608 	ands.w	r6, r6, #8
 8011afe:	d1f8      	bne.n	8011af2 <_strtol_l.isra.0+0x22>
 8011b00:	2c2d      	cmp	r4, #45	@ 0x2d
 8011b02:	d110      	bne.n	8011b26 <_strtol_l.isra.0+0x56>
 8011b04:	782c      	ldrb	r4, [r5, #0]
 8011b06:	2601      	movs	r6, #1
 8011b08:	1c95      	adds	r5, r2, #2
 8011b0a:	f033 0210 	bics.w	r2, r3, #16
 8011b0e:	d115      	bne.n	8011b3c <_strtol_l.isra.0+0x6c>
 8011b10:	2c30      	cmp	r4, #48	@ 0x30
 8011b12:	d10d      	bne.n	8011b30 <_strtol_l.isra.0+0x60>
 8011b14:	782a      	ldrb	r2, [r5, #0]
 8011b16:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011b1a:	2a58      	cmp	r2, #88	@ 0x58
 8011b1c:	d108      	bne.n	8011b30 <_strtol_l.isra.0+0x60>
 8011b1e:	786c      	ldrb	r4, [r5, #1]
 8011b20:	3502      	adds	r5, #2
 8011b22:	2310      	movs	r3, #16
 8011b24:	e00a      	b.n	8011b3c <_strtol_l.isra.0+0x6c>
 8011b26:	2c2b      	cmp	r4, #43	@ 0x2b
 8011b28:	bf04      	itt	eq
 8011b2a:	782c      	ldrbeq	r4, [r5, #0]
 8011b2c:	1c95      	addeq	r5, r2, #2
 8011b2e:	e7ec      	b.n	8011b0a <_strtol_l.isra.0+0x3a>
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d1f6      	bne.n	8011b22 <_strtol_l.isra.0+0x52>
 8011b34:	2c30      	cmp	r4, #48	@ 0x30
 8011b36:	bf14      	ite	ne
 8011b38:	230a      	movne	r3, #10
 8011b3a:	2308      	moveq	r3, #8
 8011b3c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8011b40:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8011b44:	2200      	movs	r2, #0
 8011b46:	fbbc f9f3 	udiv	r9, ip, r3
 8011b4a:	4610      	mov	r0, r2
 8011b4c:	fb03 ca19 	mls	sl, r3, r9, ip
 8011b50:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8011b54:	2f09      	cmp	r7, #9
 8011b56:	d80f      	bhi.n	8011b78 <_strtol_l.isra.0+0xa8>
 8011b58:	463c      	mov	r4, r7
 8011b5a:	42a3      	cmp	r3, r4
 8011b5c:	dd1b      	ble.n	8011b96 <_strtol_l.isra.0+0xc6>
 8011b5e:	1c57      	adds	r7, r2, #1
 8011b60:	d007      	beq.n	8011b72 <_strtol_l.isra.0+0xa2>
 8011b62:	4581      	cmp	r9, r0
 8011b64:	d314      	bcc.n	8011b90 <_strtol_l.isra.0+0xc0>
 8011b66:	d101      	bne.n	8011b6c <_strtol_l.isra.0+0x9c>
 8011b68:	45a2      	cmp	sl, r4
 8011b6a:	db11      	blt.n	8011b90 <_strtol_l.isra.0+0xc0>
 8011b6c:	fb00 4003 	mla	r0, r0, r3, r4
 8011b70:	2201      	movs	r2, #1
 8011b72:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011b76:	e7eb      	b.n	8011b50 <_strtol_l.isra.0+0x80>
 8011b78:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011b7c:	2f19      	cmp	r7, #25
 8011b7e:	d801      	bhi.n	8011b84 <_strtol_l.isra.0+0xb4>
 8011b80:	3c37      	subs	r4, #55	@ 0x37
 8011b82:	e7ea      	b.n	8011b5a <_strtol_l.isra.0+0x8a>
 8011b84:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011b88:	2f19      	cmp	r7, #25
 8011b8a:	d804      	bhi.n	8011b96 <_strtol_l.isra.0+0xc6>
 8011b8c:	3c57      	subs	r4, #87	@ 0x57
 8011b8e:	e7e4      	b.n	8011b5a <_strtol_l.isra.0+0x8a>
 8011b90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011b94:	e7ed      	b.n	8011b72 <_strtol_l.isra.0+0xa2>
 8011b96:	1c53      	adds	r3, r2, #1
 8011b98:	d108      	bne.n	8011bac <_strtol_l.isra.0+0xdc>
 8011b9a:	2322      	movs	r3, #34	@ 0x22
 8011b9c:	f8ce 3000 	str.w	r3, [lr]
 8011ba0:	4660      	mov	r0, ip
 8011ba2:	f1b8 0f00 	cmp.w	r8, #0
 8011ba6:	d0a0      	beq.n	8011aea <_strtol_l.isra.0+0x1a>
 8011ba8:	1e69      	subs	r1, r5, #1
 8011baa:	e006      	b.n	8011bba <_strtol_l.isra.0+0xea>
 8011bac:	b106      	cbz	r6, 8011bb0 <_strtol_l.isra.0+0xe0>
 8011bae:	4240      	negs	r0, r0
 8011bb0:	f1b8 0f00 	cmp.w	r8, #0
 8011bb4:	d099      	beq.n	8011aea <_strtol_l.isra.0+0x1a>
 8011bb6:	2a00      	cmp	r2, #0
 8011bb8:	d1f6      	bne.n	8011ba8 <_strtol_l.isra.0+0xd8>
 8011bba:	f8c8 1000 	str.w	r1, [r8]
 8011bbe:	e794      	b.n	8011aea <_strtol_l.isra.0+0x1a>
 8011bc0:	08015579 	.word	0x08015579

08011bc4 <strtol>:
 8011bc4:	4613      	mov	r3, r2
 8011bc6:	460a      	mov	r2, r1
 8011bc8:	4601      	mov	r1, r0
 8011bca:	4802      	ldr	r0, [pc, #8]	@ (8011bd4 <strtol+0x10>)
 8011bcc:	6800      	ldr	r0, [r0, #0]
 8011bce:	f7ff bf7f 	b.w	8011ad0 <_strtol_l.isra.0>
 8011bd2:	bf00      	nop
 8011bd4:	200001b0 	.word	0x200001b0

08011bd8 <_fwalk_sglue>:
 8011bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011bdc:	4607      	mov	r7, r0
 8011bde:	4688      	mov	r8, r1
 8011be0:	4614      	mov	r4, r2
 8011be2:	2600      	movs	r6, #0
 8011be4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011be8:	f1b9 0901 	subs.w	r9, r9, #1
 8011bec:	d505      	bpl.n	8011bfa <_fwalk_sglue+0x22>
 8011bee:	6824      	ldr	r4, [r4, #0]
 8011bf0:	2c00      	cmp	r4, #0
 8011bf2:	d1f7      	bne.n	8011be4 <_fwalk_sglue+0xc>
 8011bf4:	4630      	mov	r0, r6
 8011bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011bfa:	89ab      	ldrh	r3, [r5, #12]
 8011bfc:	2b01      	cmp	r3, #1
 8011bfe:	d907      	bls.n	8011c10 <_fwalk_sglue+0x38>
 8011c00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011c04:	3301      	adds	r3, #1
 8011c06:	d003      	beq.n	8011c10 <_fwalk_sglue+0x38>
 8011c08:	4629      	mov	r1, r5
 8011c0a:	4638      	mov	r0, r7
 8011c0c:	47c0      	blx	r8
 8011c0e:	4306      	orrs	r6, r0
 8011c10:	3568      	adds	r5, #104	@ 0x68
 8011c12:	e7e9      	b.n	8011be8 <_fwalk_sglue+0x10>

08011c14 <memset>:
 8011c14:	4402      	add	r2, r0
 8011c16:	4603      	mov	r3, r0
 8011c18:	4293      	cmp	r3, r2
 8011c1a:	d100      	bne.n	8011c1e <memset+0xa>
 8011c1c:	4770      	bx	lr
 8011c1e:	f803 1b01 	strb.w	r1, [r3], #1
 8011c22:	e7f9      	b.n	8011c18 <memset+0x4>

08011c24 <strncmp>:
 8011c24:	b510      	push	{r4, lr}
 8011c26:	b16a      	cbz	r2, 8011c44 <strncmp+0x20>
 8011c28:	3901      	subs	r1, #1
 8011c2a:	1884      	adds	r4, r0, r2
 8011c2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c30:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011c34:	429a      	cmp	r2, r3
 8011c36:	d103      	bne.n	8011c40 <strncmp+0x1c>
 8011c38:	42a0      	cmp	r0, r4
 8011c3a:	d001      	beq.n	8011c40 <strncmp+0x1c>
 8011c3c:	2a00      	cmp	r2, #0
 8011c3e:	d1f5      	bne.n	8011c2c <strncmp+0x8>
 8011c40:	1ad0      	subs	r0, r2, r3
 8011c42:	bd10      	pop	{r4, pc}
 8011c44:	4610      	mov	r0, r2
 8011c46:	e7fc      	b.n	8011c42 <strncmp+0x1e>

08011c48 <_sbrk_r>:
 8011c48:	b538      	push	{r3, r4, r5, lr}
 8011c4a:	4d06      	ldr	r5, [pc, #24]	@ (8011c64 <_sbrk_r+0x1c>)
 8011c4c:	2300      	movs	r3, #0
 8011c4e:	4604      	mov	r4, r0
 8011c50:	4608      	mov	r0, r1
 8011c52:	602b      	str	r3, [r5, #0]
 8011c54:	f7f5 fc04 	bl	8007460 <_sbrk>
 8011c58:	1c43      	adds	r3, r0, #1
 8011c5a:	d102      	bne.n	8011c62 <_sbrk_r+0x1a>
 8011c5c:	682b      	ldr	r3, [r5, #0]
 8011c5e:	b103      	cbz	r3, 8011c62 <_sbrk_r+0x1a>
 8011c60:	6023      	str	r3, [r4, #0]
 8011c62:	bd38      	pop	{r3, r4, r5, pc}
 8011c64:	2000582c 	.word	0x2000582c

08011c68 <__errno>:
 8011c68:	4b01      	ldr	r3, [pc, #4]	@ (8011c70 <__errno+0x8>)
 8011c6a:	6818      	ldr	r0, [r3, #0]
 8011c6c:	4770      	bx	lr
 8011c6e:	bf00      	nop
 8011c70:	200001b0 	.word	0x200001b0

08011c74 <__libc_init_array>:
 8011c74:	b570      	push	{r4, r5, r6, lr}
 8011c76:	4d0d      	ldr	r5, [pc, #52]	@ (8011cac <__libc_init_array+0x38>)
 8011c78:	4c0d      	ldr	r4, [pc, #52]	@ (8011cb0 <__libc_init_array+0x3c>)
 8011c7a:	1b64      	subs	r4, r4, r5
 8011c7c:	10a4      	asrs	r4, r4, #2
 8011c7e:	2600      	movs	r6, #0
 8011c80:	42a6      	cmp	r6, r4
 8011c82:	d109      	bne.n	8011c98 <__libc_init_array+0x24>
 8011c84:	4d0b      	ldr	r5, [pc, #44]	@ (8011cb4 <__libc_init_array+0x40>)
 8011c86:	4c0c      	ldr	r4, [pc, #48]	@ (8011cb8 <__libc_init_array+0x44>)
 8011c88:	f002 fcd4 	bl	8014634 <_init>
 8011c8c:	1b64      	subs	r4, r4, r5
 8011c8e:	10a4      	asrs	r4, r4, #2
 8011c90:	2600      	movs	r6, #0
 8011c92:	42a6      	cmp	r6, r4
 8011c94:	d105      	bne.n	8011ca2 <__libc_init_array+0x2e>
 8011c96:	bd70      	pop	{r4, r5, r6, pc}
 8011c98:	f855 3b04 	ldr.w	r3, [r5], #4
 8011c9c:	4798      	blx	r3
 8011c9e:	3601      	adds	r6, #1
 8011ca0:	e7ee      	b.n	8011c80 <__libc_init_array+0xc>
 8011ca2:	f855 3b04 	ldr.w	r3, [r5], #4
 8011ca6:	4798      	blx	r3
 8011ca8:	3601      	adds	r6, #1
 8011caa:	e7f2      	b.n	8011c92 <__libc_init_array+0x1e>
 8011cac:	08015780 	.word	0x08015780
 8011cb0:	08015780 	.word	0x08015780
 8011cb4:	08015780 	.word	0x08015780
 8011cb8:	08015784 	.word	0x08015784

08011cbc <__retarget_lock_init_recursive>:
 8011cbc:	4770      	bx	lr

08011cbe <__retarget_lock_acquire_recursive>:
 8011cbe:	4770      	bx	lr

08011cc0 <__retarget_lock_release_recursive>:
 8011cc0:	4770      	bx	lr
	...

08011cc4 <_localeconv_r>:
 8011cc4:	4800      	ldr	r0, [pc, #0]	@ (8011cc8 <_localeconv_r+0x4>)
 8011cc6:	4770      	bx	lr
 8011cc8:	20000134 	.word	0x20000134

08011ccc <memcpy>:
 8011ccc:	440a      	add	r2, r1
 8011cce:	4291      	cmp	r1, r2
 8011cd0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8011cd4:	d100      	bne.n	8011cd8 <memcpy+0xc>
 8011cd6:	4770      	bx	lr
 8011cd8:	b510      	push	{r4, lr}
 8011cda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011cde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011ce2:	4291      	cmp	r1, r2
 8011ce4:	d1f9      	bne.n	8011cda <memcpy+0xe>
 8011ce6:	bd10      	pop	{r4, pc}

08011ce8 <nan>:
 8011ce8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011cf0 <nan+0x8>
 8011cec:	4770      	bx	lr
 8011cee:	bf00      	nop
 8011cf0:	00000000 	.word	0x00000000
 8011cf4:	7ff80000 	.word	0x7ff80000

08011cf8 <nanf>:
 8011cf8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8011d00 <nanf+0x8>
 8011cfc:	4770      	bx	lr
 8011cfe:	bf00      	nop
 8011d00:	7fc00000 	.word	0x7fc00000

08011d04 <quorem>:
 8011d04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d08:	6903      	ldr	r3, [r0, #16]
 8011d0a:	690c      	ldr	r4, [r1, #16]
 8011d0c:	42a3      	cmp	r3, r4
 8011d0e:	4607      	mov	r7, r0
 8011d10:	db7e      	blt.n	8011e10 <quorem+0x10c>
 8011d12:	3c01      	subs	r4, #1
 8011d14:	f101 0814 	add.w	r8, r1, #20
 8011d18:	00a3      	lsls	r3, r4, #2
 8011d1a:	f100 0514 	add.w	r5, r0, #20
 8011d1e:	9300      	str	r3, [sp, #0]
 8011d20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011d24:	9301      	str	r3, [sp, #4]
 8011d26:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011d2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011d2e:	3301      	adds	r3, #1
 8011d30:	429a      	cmp	r2, r3
 8011d32:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011d36:	fbb2 f6f3 	udiv	r6, r2, r3
 8011d3a:	d32e      	bcc.n	8011d9a <quorem+0x96>
 8011d3c:	f04f 0a00 	mov.w	sl, #0
 8011d40:	46c4      	mov	ip, r8
 8011d42:	46ae      	mov	lr, r5
 8011d44:	46d3      	mov	fp, sl
 8011d46:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011d4a:	b298      	uxth	r0, r3
 8011d4c:	fb06 a000 	mla	r0, r6, r0, sl
 8011d50:	0c02      	lsrs	r2, r0, #16
 8011d52:	0c1b      	lsrs	r3, r3, #16
 8011d54:	fb06 2303 	mla	r3, r6, r3, r2
 8011d58:	f8de 2000 	ldr.w	r2, [lr]
 8011d5c:	b280      	uxth	r0, r0
 8011d5e:	b292      	uxth	r2, r2
 8011d60:	1a12      	subs	r2, r2, r0
 8011d62:	445a      	add	r2, fp
 8011d64:	f8de 0000 	ldr.w	r0, [lr]
 8011d68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011d6c:	b29b      	uxth	r3, r3
 8011d6e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011d72:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011d76:	b292      	uxth	r2, r2
 8011d78:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011d7c:	45e1      	cmp	r9, ip
 8011d7e:	f84e 2b04 	str.w	r2, [lr], #4
 8011d82:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011d86:	d2de      	bcs.n	8011d46 <quorem+0x42>
 8011d88:	9b00      	ldr	r3, [sp, #0]
 8011d8a:	58eb      	ldr	r3, [r5, r3]
 8011d8c:	b92b      	cbnz	r3, 8011d9a <quorem+0x96>
 8011d8e:	9b01      	ldr	r3, [sp, #4]
 8011d90:	3b04      	subs	r3, #4
 8011d92:	429d      	cmp	r5, r3
 8011d94:	461a      	mov	r2, r3
 8011d96:	d32f      	bcc.n	8011df8 <quorem+0xf4>
 8011d98:	613c      	str	r4, [r7, #16]
 8011d9a:	4638      	mov	r0, r7
 8011d9c:	f001 fe60 	bl	8013a60 <__mcmp>
 8011da0:	2800      	cmp	r0, #0
 8011da2:	db25      	blt.n	8011df0 <quorem+0xec>
 8011da4:	4629      	mov	r1, r5
 8011da6:	2000      	movs	r0, #0
 8011da8:	f858 2b04 	ldr.w	r2, [r8], #4
 8011dac:	f8d1 c000 	ldr.w	ip, [r1]
 8011db0:	fa1f fe82 	uxth.w	lr, r2
 8011db4:	fa1f f38c 	uxth.w	r3, ip
 8011db8:	eba3 030e 	sub.w	r3, r3, lr
 8011dbc:	4403      	add	r3, r0
 8011dbe:	0c12      	lsrs	r2, r2, #16
 8011dc0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011dc4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011dc8:	b29b      	uxth	r3, r3
 8011dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011dce:	45c1      	cmp	r9, r8
 8011dd0:	f841 3b04 	str.w	r3, [r1], #4
 8011dd4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011dd8:	d2e6      	bcs.n	8011da8 <quorem+0xa4>
 8011dda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011dde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011de2:	b922      	cbnz	r2, 8011dee <quorem+0xea>
 8011de4:	3b04      	subs	r3, #4
 8011de6:	429d      	cmp	r5, r3
 8011de8:	461a      	mov	r2, r3
 8011dea:	d30b      	bcc.n	8011e04 <quorem+0x100>
 8011dec:	613c      	str	r4, [r7, #16]
 8011dee:	3601      	adds	r6, #1
 8011df0:	4630      	mov	r0, r6
 8011df2:	b003      	add	sp, #12
 8011df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011df8:	6812      	ldr	r2, [r2, #0]
 8011dfa:	3b04      	subs	r3, #4
 8011dfc:	2a00      	cmp	r2, #0
 8011dfe:	d1cb      	bne.n	8011d98 <quorem+0x94>
 8011e00:	3c01      	subs	r4, #1
 8011e02:	e7c6      	b.n	8011d92 <quorem+0x8e>
 8011e04:	6812      	ldr	r2, [r2, #0]
 8011e06:	3b04      	subs	r3, #4
 8011e08:	2a00      	cmp	r2, #0
 8011e0a:	d1ef      	bne.n	8011dec <quorem+0xe8>
 8011e0c:	3c01      	subs	r4, #1
 8011e0e:	e7ea      	b.n	8011de6 <quorem+0xe2>
 8011e10:	2000      	movs	r0, #0
 8011e12:	e7ee      	b.n	8011df2 <quorem+0xee>
 8011e14:	0000      	movs	r0, r0
	...

08011e18 <_dtoa_r>:
 8011e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e1c:	69c7      	ldr	r7, [r0, #28]
 8011e1e:	b097      	sub	sp, #92	@ 0x5c
 8011e20:	ed8d 0b04 	vstr	d0, [sp, #16]
 8011e24:	ec55 4b10 	vmov	r4, r5, d0
 8011e28:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8011e2a:	9107      	str	r1, [sp, #28]
 8011e2c:	4681      	mov	r9, r0
 8011e2e:	920c      	str	r2, [sp, #48]	@ 0x30
 8011e30:	9311      	str	r3, [sp, #68]	@ 0x44
 8011e32:	b97f      	cbnz	r7, 8011e54 <_dtoa_r+0x3c>
 8011e34:	2010      	movs	r0, #16
 8011e36:	f7fe fcc1 	bl	80107bc <malloc>
 8011e3a:	4602      	mov	r2, r0
 8011e3c:	f8c9 001c 	str.w	r0, [r9, #28]
 8011e40:	b920      	cbnz	r0, 8011e4c <_dtoa_r+0x34>
 8011e42:	4ba9      	ldr	r3, [pc, #676]	@ (80120e8 <_dtoa_r+0x2d0>)
 8011e44:	21ef      	movs	r1, #239	@ 0xef
 8011e46:	48a9      	ldr	r0, [pc, #676]	@ (80120ec <_dtoa_r+0x2d4>)
 8011e48:	f002 f8d6 	bl	8013ff8 <__assert_func>
 8011e4c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011e50:	6007      	str	r7, [r0, #0]
 8011e52:	60c7      	str	r7, [r0, #12]
 8011e54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011e58:	6819      	ldr	r1, [r3, #0]
 8011e5a:	b159      	cbz	r1, 8011e74 <_dtoa_r+0x5c>
 8011e5c:	685a      	ldr	r2, [r3, #4]
 8011e5e:	604a      	str	r2, [r1, #4]
 8011e60:	2301      	movs	r3, #1
 8011e62:	4093      	lsls	r3, r2
 8011e64:	608b      	str	r3, [r1, #8]
 8011e66:	4648      	mov	r0, r9
 8011e68:	f001 fb7e 	bl	8013568 <_Bfree>
 8011e6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011e70:	2200      	movs	r2, #0
 8011e72:	601a      	str	r2, [r3, #0]
 8011e74:	1e2b      	subs	r3, r5, #0
 8011e76:	bfb9      	ittee	lt
 8011e78:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011e7c:	9305      	strlt	r3, [sp, #20]
 8011e7e:	2300      	movge	r3, #0
 8011e80:	6033      	strge	r3, [r6, #0]
 8011e82:	9f05      	ldr	r7, [sp, #20]
 8011e84:	4b9a      	ldr	r3, [pc, #616]	@ (80120f0 <_dtoa_r+0x2d8>)
 8011e86:	bfbc      	itt	lt
 8011e88:	2201      	movlt	r2, #1
 8011e8a:	6032      	strlt	r2, [r6, #0]
 8011e8c:	43bb      	bics	r3, r7
 8011e8e:	d112      	bne.n	8011eb6 <_dtoa_r+0x9e>
 8011e90:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011e92:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011e96:	6013      	str	r3, [r2, #0]
 8011e98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011e9c:	4323      	orrs	r3, r4
 8011e9e:	f000 855a 	beq.w	8012956 <_dtoa_r+0xb3e>
 8011ea2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011ea4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012104 <_dtoa_r+0x2ec>
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	f000 855c 	beq.w	8012966 <_dtoa_r+0xb4e>
 8011eae:	f10a 0303 	add.w	r3, sl, #3
 8011eb2:	f000 bd56 	b.w	8012962 <_dtoa_r+0xb4a>
 8011eb6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8011eba:	2200      	movs	r2, #0
 8011ebc:	ec51 0b17 	vmov	r0, r1, d7
 8011ec0:	2300      	movs	r3, #0
 8011ec2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8011ec6:	f7ee fe0f 	bl	8000ae8 <__aeabi_dcmpeq>
 8011eca:	4680      	mov	r8, r0
 8011ecc:	b158      	cbz	r0, 8011ee6 <_dtoa_r+0xce>
 8011ece:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011ed0:	2301      	movs	r3, #1
 8011ed2:	6013      	str	r3, [r2, #0]
 8011ed4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011ed6:	b113      	cbz	r3, 8011ede <_dtoa_r+0xc6>
 8011ed8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011eda:	4b86      	ldr	r3, [pc, #536]	@ (80120f4 <_dtoa_r+0x2dc>)
 8011edc:	6013      	str	r3, [r2, #0]
 8011ede:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012108 <_dtoa_r+0x2f0>
 8011ee2:	f000 bd40 	b.w	8012966 <_dtoa_r+0xb4e>
 8011ee6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011eea:	aa14      	add	r2, sp, #80	@ 0x50
 8011eec:	a915      	add	r1, sp, #84	@ 0x54
 8011eee:	4648      	mov	r0, r9
 8011ef0:	f001 fed6 	bl	8013ca0 <__d2b>
 8011ef4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011ef8:	9002      	str	r0, [sp, #8]
 8011efa:	2e00      	cmp	r6, #0
 8011efc:	d078      	beq.n	8011ff0 <_dtoa_r+0x1d8>
 8011efe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011f00:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8011f04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011f08:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011f0c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011f10:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011f14:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011f18:	4619      	mov	r1, r3
 8011f1a:	2200      	movs	r2, #0
 8011f1c:	4b76      	ldr	r3, [pc, #472]	@ (80120f8 <_dtoa_r+0x2e0>)
 8011f1e:	f7ee f9c3 	bl	80002a8 <__aeabi_dsub>
 8011f22:	a36b      	add	r3, pc, #428	@ (adr r3, 80120d0 <_dtoa_r+0x2b8>)
 8011f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f28:	f7ee fb76 	bl	8000618 <__aeabi_dmul>
 8011f2c:	a36a      	add	r3, pc, #424	@ (adr r3, 80120d8 <_dtoa_r+0x2c0>)
 8011f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f32:	f7ee f9bb 	bl	80002ac <__adddf3>
 8011f36:	4604      	mov	r4, r0
 8011f38:	4630      	mov	r0, r6
 8011f3a:	460d      	mov	r5, r1
 8011f3c:	f7ee fb02 	bl	8000544 <__aeabi_i2d>
 8011f40:	a367      	add	r3, pc, #412	@ (adr r3, 80120e0 <_dtoa_r+0x2c8>)
 8011f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f46:	f7ee fb67 	bl	8000618 <__aeabi_dmul>
 8011f4a:	4602      	mov	r2, r0
 8011f4c:	460b      	mov	r3, r1
 8011f4e:	4620      	mov	r0, r4
 8011f50:	4629      	mov	r1, r5
 8011f52:	f7ee f9ab 	bl	80002ac <__adddf3>
 8011f56:	4604      	mov	r4, r0
 8011f58:	460d      	mov	r5, r1
 8011f5a:	f7ee fe0d 	bl	8000b78 <__aeabi_d2iz>
 8011f5e:	2200      	movs	r2, #0
 8011f60:	4607      	mov	r7, r0
 8011f62:	2300      	movs	r3, #0
 8011f64:	4620      	mov	r0, r4
 8011f66:	4629      	mov	r1, r5
 8011f68:	f7ee fdc8 	bl	8000afc <__aeabi_dcmplt>
 8011f6c:	b140      	cbz	r0, 8011f80 <_dtoa_r+0x168>
 8011f6e:	4638      	mov	r0, r7
 8011f70:	f7ee fae8 	bl	8000544 <__aeabi_i2d>
 8011f74:	4622      	mov	r2, r4
 8011f76:	462b      	mov	r3, r5
 8011f78:	f7ee fdb6 	bl	8000ae8 <__aeabi_dcmpeq>
 8011f7c:	b900      	cbnz	r0, 8011f80 <_dtoa_r+0x168>
 8011f7e:	3f01      	subs	r7, #1
 8011f80:	2f16      	cmp	r7, #22
 8011f82:	d852      	bhi.n	801202a <_dtoa_r+0x212>
 8011f84:	4b5d      	ldr	r3, [pc, #372]	@ (80120fc <_dtoa_r+0x2e4>)
 8011f86:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011f92:	f7ee fdb3 	bl	8000afc <__aeabi_dcmplt>
 8011f96:	2800      	cmp	r0, #0
 8011f98:	d049      	beq.n	801202e <_dtoa_r+0x216>
 8011f9a:	3f01      	subs	r7, #1
 8011f9c:	2300      	movs	r3, #0
 8011f9e:	9310      	str	r3, [sp, #64]	@ 0x40
 8011fa0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011fa2:	1b9b      	subs	r3, r3, r6
 8011fa4:	1e5a      	subs	r2, r3, #1
 8011fa6:	bf45      	ittet	mi
 8011fa8:	f1c3 0301 	rsbmi	r3, r3, #1
 8011fac:	9300      	strmi	r3, [sp, #0]
 8011fae:	2300      	movpl	r3, #0
 8011fb0:	2300      	movmi	r3, #0
 8011fb2:	9206      	str	r2, [sp, #24]
 8011fb4:	bf54      	ite	pl
 8011fb6:	9300      	strpl	r3, [sp, #0]
 8011fb8:	9306      	strmi	r3, [sp, #24]
 8011fba:	2f00      	cmp	r7, #0
 8011fbc:	db39      	blt.n	8012032 <_dtoa_r+0x21a>
 8011fbe:	9b06      	ldr	r3, [sp, #24]
 8011fc0:	970d      	str	r7, [sp, #52]	@ 0x34
 8011fc2:	443b      	add	r3, r7
 8011fc4:	9306      	str	r3, [sp, #24]
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	9308      	str	r3, [sp, #32]
 8011fca:	9b07      	ldr	r3, [sp, #28]
 8011fcc:	2b09      	cmp	r3, #9
 8011fce:	d863      	bhi.n	8012098 <_dtoa_r+0x280>
 8011fd0:	2b05      	cmp	r3, #5
 8011fd2:	bfc4      	itt	gt
 8011fd4:	3b04      	subgt	r3, #4
 8011fd6:	9307      	strgt	r3, [sp, #28]
 8011fd8:	9b07      	ldr	r3, [sp, #28]
 8011fda:	f1a3 0302 	sub.w	r3, r3, #2
 8011fde:	bfcc      	ite	gt
 8011fe0:	2400      	movgt	r4, #0
 8011fe2:	2401      	movle	r4, #1
 8011fe4:	2b03      	cmp	r3, #3
 8011fe6:	d863      	bhi.n	80120b0 <_dtoa_r+0x298>
 8011fe8:	e8df f003 	tbb	[pc, r3]
 8011fec:	2b375452 	.word	0x2b375452
 8011ff0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011ff4:	441e      	add	r6, r3
 8011ff6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011ffa:	2b20      	cmp	r3, #32
 8011ffc:	bfc1      	itttt	gt
 8011ffe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012002:	409f      	lslgt	r7, r3
 8012004:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012008:	fa24 f303 	lsrgt.w	r3, r4, r3
 801200c:	bfd6      	itet	le
 801200e:	f1c3 0320 	rsble	r3, r3, #32
 8012012:	ea47 0003 	orrgt.w	r0, r7, r3
 8012016:	fa04 f003 	lslle.w	r0, r4, r3
 801201a:	f7ee fa83 	bl	8000524 <__aeabi_ui2d>
 801201e:	2201      	movs	r2, #1
 8012020:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012024:	3e01      	subs	r6, #1
 8012026:	9212      	str	r2, [sp, #72]	@ 0x48
 8012028:	e776      	b.n	8011f18 <_dtoa_r+0x100>
 801202a:	2301      	movs	r3, #1
 801202c:	e7b7      	b.n	8011f9e <_dtoa_r+0x186>
 801202e:	9010      	str	r0, [sp, #64]	@ 0x40
 8012030:	e7b6      	b.n	8011fa0 <_dtoa_r+0x188>
 8012032:	9b00      	ldr	r3, [sp, #0]
 8012034:	1bdb      	subs	r3, r3, r7
 8012036:	9300      	str	r3, [sp, #0]
 8012038:	427b      	negs	r3, r7
 801203a:	9308      	str	r3, [sp, #32]
 801203c:	2300      	movs	r3, #0
 801203e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012040:	e7c3      	b.n	8011fca <_dtoa_r+0x1b2>
 8012042:	2301      	movs	r3, #1
 8012044:	9309      	str	r3, [sp, #36]	@ 0x24
 8012046:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012048:	eb07 0b03 	add.w	fp, r7, r3
 801204c:	f10b 0301 	add.w	r3, fp, #1
 8012050:	2b01      	cmp	r3, #1
 8012052:	9303      	str	r3, [sp, #12]
 8012054:	bfb8      	it	lt
 8012056:	2301      	movlt	r3, #1
 8012058:	e006      	b.n	8012068 <_dtoa_r+0x250>
 801205a:	2301      	movs	r3, #1
 801205c:	9309      	str	r3, [sp, #36]	@ 0x24
 801205e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012060:	2b00      	cmp	r3, #0
 8012062:	dd28      	ble.n	80120b6 <_dtoa_r+0x29e>
 8012064:	469b      	mov	fp, r3
 8012066:	9303      	str	r3, [sp, #12]
 8012068:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801206c:	2100      	movs	r1, #0
 801206e:	2204      	movs	r2, #4
 8012070:	f102 0514 	add.w	r5, r2, #20
 8012074:	429d      	cmp	r5, r3
 8012076:	d926      	bls.n	80120c6 <_dtoa_r+0x2ae>
 8012078:	6041      	str	r1, [r0, #4]
 801207a:	4648      	mov	r0, r9
 801207c:	f001 fa34 	bl	80134e8 <_Balloc>
 8012080:	4682      	mov	sl, r0
 8012082:	2800      	cmp	r0, #0
 8012084:	d142      	bne.n	801210c <_dtoa_r+0x2f4>
 8012086:	4b1e      	ldr	r3, [pc, #120]	@ (8012100 <_dtoa_r+0x2e8>)
 8012088:	4602      	mov	r2, r0
 801208a:	f240 11af 	movw	r1, #431	@ 0x1af
 801208e:	e6da      	b.n	8011e46 <_dtoa_r+0x2e>
 8012090:	2300      	movs	r3, #0
 8012092:	e7e3      	b.n	801205c <_dtoa_r+0x244>
 8012094:	2300      	movs	r3, #0
 8012096:	e7d5      	b.n	8012044 <_dtoa_r+0x22c>
 8012098:	2401      	movs	r4, #1
 801209a:	2300      	movs	r3, #0
 801209c:	9307      	str	r3, [sp, #28]
 801209e:	9409      	str	r4, [sp, #36]	@ 0x24
 80120a0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80120a4:	2200      	movs	r2, #0
 80120a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80120aa:	2312      	movs	r3, #18
 80120ac:	920c      	str	r2, [sp, #48]	@ 0x30
 80120ae:	e7db      	b.n	8012068 <_dtoa_r+0x250>
 80120b0:	2301      	movs	r3, #1
 80120b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80120b4:	e7f4      	b.n	80120a0 <_dtoa_r+0x288>
 80120b6:	f04f 0b01 	mov.w	fp, #1
 80120ba:	f8cd b00c 	str.w	fp, [sp, #12]
 80120be:	465b      	mov	r3, fp
 80120c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80120c4:	e7d0      	b.n	8012068 <_dtoa_r+0x250>
 80120c6:	3101      	adds	r1, #1
 80120c8:	0052      	lsls	r2, r2, #1
 80120ca:	e7d1      	b.n	8012070 <_dtoa_r+0x258>
 80120cc:	f3af 8000 	nop.w
 80120d0:	636f4361 	.word	0x636f4361
 80120d4:	3fd287a7 	.word	0x3fd287a7
 80120d8:	8b60c8b3 	.word	0x8b60c8b3
 80120dc:	3fc68a28 	.word	0x3fc68a28
 80120e0:	509f79fb 	.word	0x509f79fb
 80120e4:	3fd34413 	.word	0x3fd34413
 80120e8:	0801539b 	.word	0x0801539b
 80120ec:	080153b2 	.word	0x080153b2
 80120f0:	7ff00000 	.word	0x7ff00000
 80120f4:	08015361 	.word	0x08015361
 80120f8:	3ff80000 	.word	0x3ff80000
 80120fc:	080156b0 	.word	0x080156b0
 8012100:	0801540a 	.word	0x0801540a
 8012104:	08015397 	.word	0x08015397
 8012108:	08015360 	.word	0x08015360
 801210c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012110:	6018      	str	r0, [r3, #0]
 8012112:	9b03      	ldr	r3, [sp, #12]
 8012114:	2b0e      	cmp	r3, #14
 8012116:	f200 80a1 	bhi.w	801225c <_dtoa_r+0x444>
 801211a:	2c00      	cmp	r4, #0
 801211c:	f000 809e 	beq.w	801225c <_dtoa_r+0x444>
 8012120:	2f00      	cmp	r7, #0
 8012122:	dd33      	ble.n	801218c <_dtoa_r+0x374>
 8012124:	4b9c      	ldr	r3, [pc, #624]	@ (8012398 <_dtoa_r+0x580>)
 8012126:	f007 020f 	and.w	r2, r7, #15
 801212a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801212e:	ed93 7b00 	vldr	d7, [r3]
 8012132:	05f8      	lsls	r0, r7, #23
 8012134:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012138:	ea4f 1427 	mov.w	r4, r7, asr #4
 801213c:	d516      	bpl.n	801216c <_dtoa_r+0x354>
 801213e:	4b97      	ldr	r3, [pc, #604]	@ (801239c <_dtoa_r+0x584>)
 8012140:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012144:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012148:	f7ee fb90 	bl	800086c <__aeabi_ddiv>
 801214c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012150:	f004 040f 	and.w	r4, r4, #15
 8012154:	2603      	movs	r6, #3
 8012156:	4d91      	ldr	r5, [pc, #580]	@ (801239c <_dtoa_r+0x584>)
 8012158:	b954      	cbnz	r4, 8012170 <_dtoa_r+0x358>
 801215a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801215e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012162:	f7ee fb83 	bl	800086c <__aeabi_ddiv>
 8012166:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801216a:	e028      	b.n	80121be <_dtoa_r+0x3a6>
 801216c:	2602      	movs	r6, #2
 801216e:	e7f2      	b.n	8012156 <_dtoa_r+0x33e>
 8012170:	07e1      	lsls	r1, r4, #31
 8012172:	d508      	bpl.n	8012186 <_dtoa_r+0x36e>
 8012174:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012178:	e9d5 2300 	ldrd	r2, r3, [r5]
 801217c:	f7ee fa4c 	bl	8000618 <__aeabi_dmul>
 8012180:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012184:	3601      	adds	r6, #1
 8012186:	1064      	asrs	r4, r4, #1
 8012188:	3508      	adds	r5, #8
 801218a:	e7e5      	b.n	8012158 <_dtoa_r+0x340>
 801218c:	f000 80af 	beq.w	80122ee <_dtoa_r+0x4d6>
 8012190:	427c      	negs	r4, r7
 8012192:	4b81      	ldr	r3, [pc, #516]	@ (8012398 <_dtoa_r+0x580>)
 8012194:	4d81      	ldr	r5, [pc, #516]	@ (801239c <_dtoa_r+0x584>)
 8012196:	f004 020f 	and.w	r2, r4, #15
 801219a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801219e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80121a6:	f7ee fa37 	bl	8000618 <__aeabi_dmul>
 80121aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80121ae:	1124      	asrs	r4, r4, #4
 80121b0:	2300      	movs	r3, #0
 80121b2:	2602      	movs	r6, #2
 80121b4:	2c00      	cmp	r4, #0
 80121b6:	f040 808f 	bne.w	80122d8 <_dtoa_r+0x4c0>
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d1d3      	bne.n	8012166 <_dtoa_r+0x34e>
 80121be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80121c0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	f000 8094 	beq.w	80122f2 <_dtoa_r+0x4da>
 80121ca:	4b75      	ldr	r3, [pc, #468]	@ (80123a0 <_dtoa_r+0x588>)
 80121cc:	2200      	movs	r2, #0
 80121ce:	4620      	mov	r0, r4
 80121d0:	4629      	mov	r1, r5
 80121d2:	f7ee fc93 	bl	8000afc <__aeabi_dcmplt>
 80121d6:	2800      	cmp	r0, #0
 80121d8:	f000 808b 	beq.w	80122f2 <_dtoa_r+0x4da>
 80121dc:	9b03      	ldr	r3, [sp, #12]
 80121de:	2b00      	cmp	r3, #0
 80121e0:	f000 8087 	beq.w	80122f2 <_dtoa_r+0x4da>
 80121e4:	f1bb 0f00 	cmp.w	fp, #0
 80121e8:	dd34      	ble.n	8012254 <_dtoa_r+0x43c>
 80121ea:	4620      	mov	r0, r4
 80121ec:	4b6d      	ldr	r3, [pc, #436]	@ (80123a4 <_dtoa_r+0x58c>)
 80121ee:	2200      	movs	r2, #0
 80121f0:	4629      	mov	r1, r5
 80121f2:	f7ee fa11 	bl	8000618 <__aeabi_dmul>
 80121f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80121fa:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80121fe:	3601      	adds	r6, #1
 8012200:	465c      	mov	r4, fp
 8012202:	4630      	mov	r0, r6
 8012204:	f7ee f99e 	bl	8000544 <__aeabi_i2d>
 8012208:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801220c:	f7ee fa04 	bl	8000618 <__aeabi_dmul>
 8012210:	4b65      	ldr	r3, [pc, #404]	@ (80123a8 <_dtoa_r+0x590>)
 8012212:	2200      	movs	r2, #0
 8012214:	f7ee f84a 	bl	80002ac <__adddf3>
 8012218:	4605      	mov	r5, r0
 801221a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801221e:	2c00      	cmp	r4, #0
 8012220:	d16a      	bne.n	80122f8 <_dtoa_r+0x4e0>
 8012222:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012226:	4b61      	ldr	r3, [pc, #388]	@ (80123ac <_dtoa_r+0x594>)
 8012228:	2200      	movs	r2, #0
 801222a:	f7ee f83d 	bl	80002a8 <__aeabi_dsub>
 801222e:	4602      	mov	r2, r0
 8012230:	460b      	mov	r3, r1
 8012232:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012236:	462a      	mov	r2, r5
 8012238:	4633      	mov	r3, r6
 801223a:	f7ee fc7d 	bl	8000b38 <__aeabi_dcmpgt>
 801223e:	2800      	cmp	r0, #0
 8012240:	f040 8298 	bne.w	8012774 <_dtoa_r+0x95c>
 8012244:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012248:	462a      	mov	r2, r5
 801224a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801224e:	f7ee fc55 	bl	8000afc <__aeabi_dcmplt>
 8012252:	bb38      	cbnz	r0, 80122a4 <_dtoa_r+0x48c>
 8012254:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012258:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801225c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801225e:	2b00      	cmp	r3, #0
 8012260:	f2c0 8157 	blt.w	8012512 <_dtoa_r+0x6fa>
 8012264:	2f0e      	cmp	r7, #14
 8012266:	f300 8154 	bgt.w	8012512 <_dtoa_r+0x6fa>
 801226a:	4b4b      	ldr	r3, [pc, #300]	@ (8012398 <_dtoa_r+0x580>)
 801226c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012270:	ed93 7b00 	vldr	d7, [r3]
 8012274:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012276:	2b00      	cmp	r3, #0
 8012278:	ed8d 7b00 	vstr	d7, [sp]
 801227c:	f280 80e5 	bge.w	801244a <_dtoa_r+0x632>
 8012280:	9b03      	ldr	r3, [sp, #12]
 8012282:	2b00      	cmp	r3, #0
 8012284:	f300 80e1 	bgt.w	801244a <_dtoa_r+0x632>
 8012288:	d10c      	bne.n	80122a4 <_dtoa_r+0x48c>
 801228a:	4b48      	ldr	r3, [pc, #288]	@ (80123ac <_dtoa_r+0x594>)
 801228c:	2200      	movs	r2, #0
 801228e:	ec51 0b17 	vmov	r0, r1, d7
 8012292:	f7ee f9c1 	bl	8000618 <__aeabi_dmul>
 8012296:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801229a:	f7ee fc43 	bl	8000b24 <__aeabi_dcmpge>
 801229e:	2800      	cmp	r0, #0
 80122a0:	f000 8266 	beq.w	8012770 <_dtoa_r+0x958>
 80122a4:	2400      	movs	r4, #0
 80122a6:	4625      	mov	r5, r4
 80122a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80122aa:	4656      	mov	r6, sl
 80122ac:	ea6f 0803 	mvn.w	r8, r3
 80122b0:	2700      	movs	r7, #0
 80122b2:	4621      	mov	r1, r4
 80122b4:	4648      	mov	r0, r9
 80122b6:	f001 f957 	bl	8013568 <_Bfree>
 80122ba:	2d00      	cmp	r5, #0
 80122bc:	f000 80bd 	beq.w	801243a <_dtoa_r+0x622>
 80122c0:	b12f      	cbz	r7, 80122ce <_dtoa_r+0x4b6>
 80122c2:	42af      	cmp	r7, r5
 80122c4:	d003      	beq.n	80122ce <_dtoa_r+0x4b6>
 80122c6:	4639      	mov	r1, r7
 80122c8:	4648      	mov	r0, r9
 80122ca:	f001 f94d 	bl	8013568 <_Bfree>
 80122ce:	4629      	mov	r1, r5
 80122d0:	4648      	mov	r0, r9
 80122d2:	f001 f949 	bl	8013568 <_Bfree>
 80122d6:	e0b0      	b.n	801243a <_dtoa_r+0x622>
 80122d8:	07e2      	lsls	r2, r4, #31
 80122da:	d505      	bpl.n	80122e8 <_dtoa_r+0x4d0>
 80122dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80122e0:	f7ee f99a 	bl	8000618 <__aeabi_dmul>
 80122e4:	3601      	adds	r6, #1
 80122e6:	2301      	movs	r3, #1
 80122e8:	1064      	asrs	r4, r4, #1
 80122ea:	3508      	adds	r5, #8
 80122ec:	e762      	b.n	80121b4 <_dtoa_r+0x39c>
 80122ee:	2602      	movs	r6, #2
 80122f0:	e765      	b.n	80121be <_dtoa_r+0x3a6>
 80122f2:	9c03      	ldr	r4, [sp, #12]
 80122f4:	46b8      	mov	r8, r7
 80122f6:	e784      	b.n	8012202 <_dtoa_r+0x3ea>
 80122f8:	4b27      	ldr	r3, [pc, #156]	@ (8012398 <_dtoa_r+0x580>)
 80122fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80122fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012300:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012304:	4454      	add	r4, sl
 8012306:	2900      	cmp	r1, #0
 8012308:	d054      	beq.n	80123b4 <_dtoa_r+0x59c>
 801230a:	4929      	ldr	r1, [pc, #164]	@ (80123b0 <_dtoa_r+0x598>)
 801230c:	2000      	movs	r0, #0
 801230e:	f7ee faad 	bl	800086c <__aeabi_ddiv>
 8012312:	4633      	mov	r3, r6
 8012314:	462a      	mov	r2, r5
 8012316:	f7ed ffc7 	bl	80002a8 <__aeabi_dsub>
 801231a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801231e:	4656      	mov	r6, sl
 8012320:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012324:	f7ee fc28 	bl	8000b78 <__aeabi_d2iz>
 8012328:	4605      	mov	r5, r0
 801232a:	f7ee f90b 	bl	8000544 <__aeabi_i2d>
 801232e:	4602      	mov	r2, r0
 8012330:	460b      	mov	r3, r1
 8012332:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012336:	f7ed ffb7 	bl	80002a8 <__aeabi_dsub>
 801233a:	3530      	adds	r5, #48	@ 0x30
 801233c:	4602      	mov	r2, r0
 801233e:	460b      	mov	r3, r1
 8012340:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012344:	f806 5b01 	strb.w	r5, [r6], #1
 8012348:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801234c:	f7ee fbd6 	bl	8000afc <__aeabi_dcmplt>
 8012350:	2800      	cmp	r0, #0
 8012352:	d172      	bne.n	801243a <_dtoa_r+0x622>
 8012354:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012358:	4911      	ldr	r1, [pc, #68]	@ (80123a0 <_dtoa_r+0x588>)
 801235a:	2000      	movs	r0, #0
 801235c:	f7ed ffa4 	bl	80002a8 <__aeabi_dsub>
 8012360:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012364:	f7ee fbca 	bl	8000afc <__aeabi_dcmplt>
 8012368:	2800      	cmp	r0, #0
 801236a:	f040 80b4 	bne.w	80124d6 <_dtoa_r+0x6be>
 801236e:	42a6      	cmp	r6, r4
 8012370:	f43f af70 	beq.w	8012254 <_dtoa_r+0x43c>
 8012374:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012378:	4b0a      	ldr	r3, [pc, #40]	@ (80123a4 <_dtoa_r+0x58c>)
 801237a:	2200      	movs	r2, #0
 801237c:	f7ee f94c 	bl	8000618 <__aeabi_dmul>
 8012380:	4b08      	ldr	r3, [pc, #32]	@ (80123a4 <_dtoa_r+0x58c>)
 8012382:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012386:	2200      	movs	r2, #0
 8012388:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801238c:	f7ee f944 	bl	8000618 <__aeabi_dmul>
 8012390:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012394:	e7c4      	b.n	8012320 <_dtoa_r+0x508>
 8012396:	bf00      	nop
 8012398:	080156b0 	.word	0x080156b0
 801239c:	08015688 	.word	0x08015688
 80123a0:	3ff00000 	.word	0x3ff00000
 80123a4:	40240000 	.word	0x40240000
 80123a8:	401c0000 	.word	0x401c0000
 80123ac:	40140000 	.word	0x40140000
 80123b0:	3fe00000 	.word	0x3fe00000
 80123b4:	4631      	mov	r1, r6
 80123b6:	4628      	mov	r0, r5
 80123b8:	f7ee f92e 	bl	8000618 <__aeabi_dmul>
 80123bc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80123c0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80123c2:	4656      	mov	r6, sl
 80123c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80123c8:	f7ee fbd6 	bl	8000b78 <__aeabi_d2iz>
 80123cc:	4605      	mov	r5, r0
 80123ce:	f7ee f8b9 	bl	8000544 <__aeabi_i2d>
 80123d2:	4602      	mov	r2, r0
 80123d4:	460b      	mov	r3, r1
 80123d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80123da:	f7ed ff65 	bl	80002a8 <__aeabi_dsub>
 80123de:	3530      	adds	r5, #48	@ 0x30
 80123e0:	f806 5b01 	strb.w	r5, [r6], #1
 80123e4:	4602      	mov	r2, r0
 80123e6:	460b      	mov	r3, r1
 80123e8:	42a6      	cmp	r6, r4
 80123ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80123ee:	f04f 0200 	mov.w	r2, #0
 80123f2:	d124      	bne.n	801243e <_dtoa_r+0x626>
 80123f4:	4baf      	ldr	r3, [pc, #700]	@ (80126b4 <_dtoa_r+0x89c>)
 80123f6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80123fa:	f7ed ff57 	bl	80002ac <__adddf3>
 80123fe:	4602      	mov	r2, r0
 8012400:	460b      	mov	r3, r1
 8012402:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012406:	f7ee fb97 	bl	8000b38 <__aeabi_dcmpgt>
 801240a:	2800      	cmp	r0, #0
 801240c:	d163      	bne.n	80124d6 <_dtoa_r+0x6be>
 801240e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012412:	49a8      	ldr	r1, [pc, #672]	@ (80126b4 <_dtoa_r+0x89c>)
 8012414:	2000      	movs	r0, #0
 8012416:	f7ed ff47 	bl	80002a8 <__aeabi_dsub>
 801241a:	4602      	mov	r2, r0
 801241c:	460b      	mov	r3, r1
 801241e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012422:	f7ee fb6b 	bl	8000afc <__aeabi_dcmplt>
 8012426:	2800      	cmp	r0, #0
 8012428:	f43f af14 	beq.w	8012254 <_dtoa_r+0x43c>
 801242c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801242e:	1e73      	subs	r3, r6, #1
 8012430:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012432:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012436:	2b30      	cmp	r3, #48	@ 0x30
 8012438:	d0f8      	beq.n	801242c <_dtoa_r+0x614>
 801243a:	4647      	mov	r7, r8
 801243c:	e03b      	b.n	80124b6 <_dtoa_r+0x69e>
 801243e:	4b9e      	ldr	r3, [pc, #632]	@ (80126b8 <_dtoa_r+0x8a0>)
 8012440:	f7ee f8ea 	bl	8000618 <__aeabi_dmul>
 8012444:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012448:	e7bc      	b.n	80123c4 <_dtoa_r+0x5ac>
 801244a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801244e:	4656      	mov	r6, sl
 8012450:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012454:	4620      	mov	r0, r4
 8012456:	4629      	mov	r1, r5
 8012458:	f7ee fa08 	bl	800086c <__aeabi_ddiv>
 801245c:	f7ee fb8c 	bl	8000b78 <__aeabi_d2iz>
 8012460:	4680      	mov	r8, r0
 8012462:	f7ee f86f 	bl	8000544 <__aeabi_i2d>
 8012466:	e9dd 2300 	ldrd	r2, r3, [sp]
 801246a:	f7ee f8d5 	bl	8000618 <__aeabi_dmul>
 801246e:	4602      	mov	r2, r0
 8012470:	460b      	mov	r3, r1
 8012472:	4620      	mov	r0, r4
 8012474:	4629      	mov	r1, r5
 8012476:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801247a:	f7ed ff15 	bl	80002a8 <__aeabi_dsub>
 801247e:	f806 4b01 	strb.w	r4, [r6], #1
 8012482:	9d03      	ldr	r5, [sp, #12]
 8012484:	eba6 040a 	sub.w	r4, r6, sl
 8012488:	42a5      	cmp	r5, r4
 801248a:	4602      	mov	r2, r0
 801248c:	460b      	mov	r3, r1
 801248e:	d133      	bne.n	80124f8 <_dtoa_r+0x6e0>
 8012490:	f7ed ff0c 	bl	80002ac <__adddf3>
 8012494:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012498:	4604      	mov	r4, r0
 801249a:	460d      	mov	r5, r1
 801249c:	f7ee fb4c 	bl	8000b38 <__aeabi_dcmpgt>
 80124a0:	b9c0      	cbnz	r0, 80124d4 <_dtoa_r+0x6bc>
 80124a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80124a6:	4620      	mov	r0, r4
 80124a8:	4629      	mov	r1, r5
 80124aa:	f7ee fb1d 	bl	8000ae8 <__aeabi_dcmpeq>
 80124ae:	b110      	cbz	r0, 80124b6 <_dtoa_r+0x69e>
 80124b0:	f018 0f01 	tst.w	r8, #1
 80124b4:	d10e      	bne.n	80124d4 <_dtoa_r+0x6bc>
 80124b6:	9902      	ldr	r1, [sp, #8]
 80124b8:	4648      	mov	r0, r9
 80124ba:	f001 f855 	bl	8013568 <_Bfree>
 80124be:	2300      	movs	r3, #0
 80124c0:	7033      	strb	r3, [r6, #0]
 80124c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80124c4:	3701      	adds	r7, #1
 80124c6:	601f      	str	r7, [r3, #0]
 80124c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	f000 824b 	beq.w	8012966 <_dtoa_r+0xb4e>
 80124d0:	601e      	str	r6, [r3, #0]
 80124d2:	e248      	b.n	8012966 <_dtoa_r+0xb4e>
 80124d4:	46b8      	mov	r8, r7
 80124d6:	4633      	mov	r3, r6
 80124d8:	461e      	mov	r6, r3
 80124da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80124de:	2a39      	cmp	r2, #57	@ 0x39
 80124e0:	d106      	bne.n	80124f0 <_dtoa_r+0x6d8>
 80124e2:	459a      	cmp	sl, r3
 80124e4:	d1f8      	bne.n	80124d8 <_dtoa_r+0x6c0>
 80124e6:	2230      	movs	r2, #48	@ 0x30
 80124e8:	f108 0801 	add.w	r8, r8, #1
 80124ec:	f88a 2000 	strb.w	r2, [sl]
 80124f0:	781a      	ldrb	r2, [r3, #0]
 80124f2:	3201      	adds	r2, #1
 80124f4:	701a      	strb	r2, [r3, #0]
 80124f6:	e7a0      	b.n	801243a <_dtoa_r+0x622>
 80124f8:	4b6f      	ldr	r3, [pc, #444]	@ (80126b8 <_dtoa_r+0x8a0>)
 80124fa:	2200      	movs	r2, #0
 80124fc:	f7ee f88c 	bl	8000618 <__aeabi_dmul>
 8012500:	2200      	movs	r2, #0
 8012502:	2300      	movs	r3, #0
 8012504:	4604      	mov	r4, r0
 8012506:	460d      	mov	r5, r1
 8012508:	f7ee faee 	bl	8000ae8 <__aeabi_dcmpeq>
 801250c:	2800      	cmp	r0, #0
 801250e:	d09f      	beq.n	8012450 <_dtoa_r+0x638>
 8012510:	e7d1      	b.n	80124b6 <_dtoa_r+0x69e>
 8012512:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012514:	2a00      	cmp	r2, #0
 8012516:	f000 80ea 	beq.w	80126ee <_dtoa_r+0x8d6>
 801251a:	9a07      	ldr	r2, [sp, #28]
 801251c:	2a01      	cmp	r2, #1
 801251e:	f300 80cd 	bgt.w	80126bc <_dtoa_r+0x8a4>
 8012522:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012524:	2a00      	cmp	r2, #0
 8012526:	f000 80c1 	beq.w	80126ac <_dtoa_r+0x894>
 801252a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801252e:	9c08      	ldr	r4, [sp, #32]
 8012530:	9e00      	ldr	r6, [sp, #0]
 8012532:	9a00      	ldr	r2, [sp, #0]
 8012534:	441a      	add	r2, r3
 8012536:	9200      	str	r2, [sp, #0]
 8012538:	9a06      	ldr	r2, [sp, #24]
 801253a:	2101      	movs	r1, #1
 801253c:	441a      	add	r2, r3
 801253e:	4648      	mov	r0, r9
 8012540:	9206      	str	r2, [sp, #24]
 8012542:	f001 f90f 	bl	8013764 <__i2b>
 8012546:	4605      	mov	r5, r0
 8012548:	b166      	cbz	r6, 8012564 <_dtoa_r+0x74c>
 801254a:	9b06      	ldr	r3, [sp, #24]
 801254c:	2b00      	cmp	r3, #0
 801254e:	dd09      	ble.n	8012564 <_dtoa_r+0x74c>
 8012550:	42b3      	cmp	r3, r6
 8012552:	9a00      	ldr	r2, [sp, #0]
 8012554:	bfa8      	it	ge
 8012556:	4633      	movge	r3, r6
 8012558:	1ad2      	subs	r2, r2, r3
 801255a:	9200      	str	r2, [sp, #0]
 801255c:	9a06      	ldr	r2, [sp, #24]
 801255e:	1af6      	subs	r6, r6, r3
 8012560:	1ad3      	subs	r3, r2, r3
 8012562:	9306      	str	r3, [sp, #24]
 8012564:	9b08      	ldr	r3, [sp, #32]
 8012566:	b30b      	cbz	r3, 80125ac <_dtoa_r+0x794>
 8012568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801256a:	2b00      	cmp	r3, #0
 801256c:	f000 80c6 	beq.w	80126fc <_dtoa_r+0x8e4>
 8012570:	2c00      	cmp	r4, #0
 8012572:	f000 80c0 	beq.w	80126f6 <_dtoa_r+0x8de>
 8012576:	4629      	mov	r1, r5
 8012578:	4622      	mov	r2, r4
 801257a:	4648      	mov	r0, r9
 801257c:	f001 f9aa 	bl	80138d4 <__pow5mult>
 8012580:	9a02      	ldr	r2, [sp, #8]
 8012582:	4601      	mov	r1, r0
 8012584:	4605      	mov	r5, r0
 8012586:	4648      	mov	r0, r9
 8012588:	f001 f902 	bl	8013790 <__multiply>
 801258c:	9902      	ldr	r1, [sp, #8]
 801258e:	4680      	mov	r8, r0
 8012590:	4648      	mov	r0, r9
 8012592:	f000 ffe9 	bl	8013568 <_Bfree>
 8012596:	9b08      	ldr	r3, [sp, #32]
 8012598:	1b1b      	subs	r3, r3, r4
 801259a:	9308      	str	r3, [sp, #32]
 801259c:	f000 80b1 	beq.w	8012702 <_dtoa_r+0x8ea>
 80125a0:	9a08      	ldr	r2, [sp, #32]
 80125a2:	4641      	mov	r1, r8
 80125a4:	4648      	mov	r0, r9
 80125a6:	f001 f995 	bl	80138d4 <__pow5mult>
 80125aa:	9002      	str	r0, [sp, #8]
 80125ac:	2101      	movs	r1, #1
 80125ae:	4648      	mov	r0, r9
 80125b0:	f001 f8d8 	bl	8013764 <__i2b>
 80125b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80125b6:	4604      	mov	r4, r0
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	f000 81d8 	beq.w	801296e <_dtoa_r+0xb56>
 80125be:	461a      	mov	r2, r3
 80125c0:	4601      	mov	r1, r0
 80125c2:	4648      	mov	r0, r9
 80125c4:	f001 f986 	bl	80138d4 <__pow5mult>
 80125c8:	9b07      	ldr	r3, [sp, #28]
 80125ca:	2b01      	cmp	r3, #1
 80125cc:	4604      	mov	r4, r0
 80125ce:	f300 809f 	bgt.w	8012710 <_dtoa_r+0x8f8>
 80125d2:	9b04      	ldr	r3, [sp, #16]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	f040 8097 	bne.w	8012708 <_dtoa_r+0x8f0>
 80125da:	9b05      	ldr	r3, [sp, #20]
 80125dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	f040 8093 	bne.w	801270c <_dtoa_r+0x8f4>
 80125e6:	9b05      	ldr	r3, [sp, #20]
 80125e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80125ec:	0d1b      	lsrs	r3, r3, #20
 80125ee:	051b      	lsls	r3, r3, #20
 80125f0:	b133      	cbz	r3, 8012600 <_dtoa_r+0x7e8>
 80125f2:	9b00      	ldr	r3, [sp, #0]
 80125f4:	3301      	adds	r3, #1
 80125f6:	9300      	str	r3, [sp, #0]
 80125f8:	9b06      	ldr	r3, [sp, #24]
 80125fa:	3301      	adds	r3, #1
 80125fc:	9306      	str	r3, [sp, #24]
 80125fe:	2301      	movs	r3, #1
 8012600:	9308      	str	r3, [sp, #32]
 8012602:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012604:	2b00      	cmp	r3, #0
 8012606:	f000 81b8 	beq.w	801297a <_dtoa_r+0xb62>
 801260a:	6923      	ldr	r3, [r4, #16]
 801260c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012610:	6918      	ldr	r0, [r3, #16]
 8012612:	f001 f85b 	bl	80136cc <__hi0bits>
 8012616:	f1c0 0020 	rsb	r0, r0, #32
 801261a:	9b06      	ldr	r3, [sp, #24]
 801261c:	4418      	add	r0, r3
 801261e:	f010 001f 	ands.w	r0, r0, #31
 8012622:	f000 8082 	beq.w	801272a <_dtoa_r+0x912>
 8012626:	f1c0 0320 	rsb	r3, r0, #32
 801262a:	2b04      	cmp	r3, #4
 801262c:	dd73      	ble.n	8012716 <_dtoa_r+0x8fe>
 801262e:	9b00      	ldr	r3, [sp, #0]
 8012630:	f1c0 001c 	rsb	r0, r0, #28
 8012634:	4403      	add	r3, r0
 8012636:	9300      	str	r3, [sp, #0]
 8012638:	9b06      	ldr	r3, [sp, #24]
 801263a:	4403      	add	r3, r0
 801263c:	4406      	add	r6, r0
 801263e:	9306      	str	r3, [sp, #24]
 8012640:	9b00      	ldr	r3, [sp, #0]
 8012642:	2b00      	cmp	r3, #0
 8012644:	dd05      	ble.n	8012652 <_dtoa_r+0x83a>
 8012646:	9902      	ldr	r1, [sp, #8]
 8012648:	461a      	mov	r2, r3
 801264a:	4648      	mov	r0, r9
 801264c:	f001 f99c 	bl	8013988 <__lshift>
 8012650:	9002      	str	r0, [sp, #8]
 8012652:	9b06      	ldr	r3, [sp, #24]
 8012654:	2b00      	cmp	r3, #0
 8012656:	dd05      	ble.n	8012664 <_dtoa_r+0x84c>
 8012658:	4621      	mov	r1, r4
 801265a:	461a      	mov	r2, r3
 801265c:	4648      	mov	r0, r9
 801265e:	f001 f993 	bl	8013988 <__lshift>
 8012662:	4604      	mov	r4, r0
 8012664:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012666:	2b00      	cmp	r3, #0
 8012668:	d061      	beq.n	801272e <_dtoa_r+0x916>
 801266a:	9802      	ldr	r0, [sp, #8]
 801266c:	4621      	mov	r1, r4
 801266e:	f001 f9f7 	bl	8013a60 <__mcmp>
 8012672:	2800      	cmp	r0, #0
 8012674:	da5b      	bge.n	801272e <_dtoa_r+0x916>
 8012676:	2300      	movs	r3, #0
 8012678:	9902      	ldr	r1, [sp, #8]
 801267a:	220a      	movs	r2, #10
 801267c:	4648      	mov	r0, r9
 801267e:	f000 ff95 	bl	80135ac <__multadd>
 8012682:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012684:	9002      	str	r0, [sp, #8]
 8012686:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 801268a:	2b00      	cmp	r3, #0
 801268c:	f000 8177 	beq.w	801297e <_dtoa_r+0xb66>
 8012690:	4629      	mov	r1, r5
 8012692:	2300      	movs	r3, #0
 8012694:	220a      	movs	r2, #10
 8012696:	4648      	mov	r0, r9
 8012698:	f000 ff88 	bl	80135ac <__multadd>
 801269c:	f1bb 0f00 	cmp.w	fp, #0
 80126a0:	4605      	mov	r5, r0
 80126a2:	dc6f      	bgt.n	8012784 <_dtoa_r+0x96c>
 80126a4:	9b07      	ldr	r3, [sp, #28]
 80126a6:	2b02      	cmp	r3, #2
 80126a8:	dc49      	bgt.n	801273e <_dtoa_r+0x926>
 80126aa:	e06b      	b.n	8012784 <_dtoa_r+0x96c>
 80126ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80126ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80126b2:	e73c      	b.n	801252e <_dtoa_r+0x716>
 80126b4:	3fe00000 	.word	0x3fe00000
 80126b8:	40240000 	.word	0x40240000
 80126bc:	9b03      	ldr	r3, [sp, #12]
 80126be:	1e5c      	subs	r4, r3, #1
 80126c0:	9b08      	ldr	r3, [sp, #32]
 80126c2:	42a3      	cmp	r3, r4
 80126c4:	db09      	blt.n	80126da <_dtoa_r+0x8c2>
 80126c6:	1b1c      	subs	r4, r3, r4
 80126c8:	9b03      	ldr	r3, [sp, #12]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	f6bf af30 	bge.w	8012530 <_dtoa_r+0x718>
 80126d0:	9b00      	ldr	r3, [sp, #0]
 80126d2:	9a03      	ldr	r2, [sp, #12]
 80126d4:	1a9e      	subs	r6, r3, r2
 80126d6:	2300      	movs	r3, #0
 80126d8:	e72b      	b.n	8012532 <_dtoa_r+0x71a>
 80126da:	9b08      	ldr	r3, [sp, #32]
 80126dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80126de:	9408      	str	r4, [sp, #32]
 80126e0:	1ae3      	subs	r3, r4, r3
 80126e2:	441a      	add	r2, r3
 80126e4:	9e00      	ldr	r6, [sp, #0]
 80126e6:	9b03      	ldr	r3, [sp, #12]
 80126e8:	920d      	str	r2, [sp, #52]	@ 0x34
 80126ea:	2400      	movs	r4, #0
 80126ec:	e721      	b.n	8012532 <_dtoa_r+0x71a>
 80126ee:	9c08      	ldr	r4, [sp, #32]
 80126f0:	9e00      	ldr	r6, [sp, #0]
 80126f2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80126f4:	e728      	b.n	8012548 <_dtoa_r+0x730>
 80126f6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80126fa:	e751      	b.n	80125a0 <_dtoa_r+0x788>
 80126fc:	9a08      	ldr	r2, [sp, #32]
 80126fe:	9902      	ldr	r1, [sp, #8]
 8012700:	e750      	b.n	80125a4 <_dtoa_r+0x78c>
 8012702:	f8cd 8008 	str.w	r8, [sp, #8]
 8012706:	e751      	b.n	80125ac <_dtoa_r+0x794>
 8012708:	2300      	movs	r3, #0
 801270a:	e779      	b.n	8012600 <_dtoa_r+0x7e8>
 801270c:	9b04      	ldr	r3, [sp, #16]
 801270e:	e777      	b.n	8012600 <_dtoa_r+0x7e8>
 8012710:	2300      	movs	r3, #0
 8012712:	9308      	str	r3, [sp, #32]
 8012714:	e779      	b.n	801260a <_dtoa_r+0x7f2>
 8012716:	d093      	beq.n	8012640 <_dtoa_r+0x828>
 8012718:	9a00      	ldr	r2, [sp, #0]
 801271a:	331c      	adds	r3, #28
 801271c:	441a      	add	r2, r3
 801271e:	9200      	str	r2, [sp, #0]
 8012720:	9a06      	ldr	r2, [sp, #24]
 8012722:	441a      	add	r2, r3
 8012724:	441e      	add	r6, r3
 8012726:	9206      	str	r2, [sp, #24]
 8012728:	e78a      	b.n	8012640 <_dtoa_r+0x828>
 801272a:	4603      	mov	r3, r0
 801272c:	e7f4      	b.n	8012718 <_dtoa_r+0x900>
 801272e:	9b03      	ldr	r3, [sp, #12]
 8012730:	2b00      	cmp	r3, #0
 8012732:	46b8      	mov	r8, r7
 8012734:	dc20      	bgt.n	8012778 <_dtoa_r+0x960>
 8012736:	469b      	mov	fp, r3
 8012738:	9b07      	ldr	r3, [sp, #28]
 801273a:	2b02      	cmp	r3, #2
 801273c:	dd1e      	ble.n	801277c <_dtoa_r+0x964>
 801273e:	f1bb 0f00 	cmp.w	fp, #0
 8012742:	f47f adb1 	bne.w	80122a8 <_dtoa_r+0x490>
 8012746:	4621      	mov	r1, r4
 8012748:	465b      	mov	r3, fp
 801274a:	2205      	movs	r2, #5
 801274c:	4648      	mov	r0, r9
 801274e:	f000 ff2d 	bl	80135ac <__multadd>
 8012752:	4601      	mov	r1, r0
 8012754:	4604      	mov	r4, r0
 8012756:	9802      	ldr	r0, [sp, #8]
 8012758:	f001 f982 	bl	8013a60 <__mcmp>
 801275c:	2800      	cmp	r0, #0
 801275e:	f77f ada3 	ble.w	80122a8 <_dtoa_r+0x490>
 8012762:	4656      	mov	r6, sl
 8012764:	2331      	movs	r3, #49	@ 0x31
 8012766:	f806 3b01 	strb.w	r3, [r6], #1
 801276a:	f108 0801 	add.w	r8, r8, #1
 801276e:	e59f      	b.n	80122b0 <_dtoa_r+0x498>
 8012770:	9c03      	ldr	r4, [sp, #12]
 8012772:	46b8      	mov	r8, r7
 8012774:	4625      	mov	r5, r4
 8012776:	e7f4      	b.n	8012762 <_dtoa_r+0x94a>
 8012778:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801277c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801277e:	2b00      	cmp	r3, #0
 8012780:	f000 8101 	beq.w	8012986 <_dtoa_r+0xb6e>
 8012784:	2e00      	cmp	r6, #0
 8012786:	dd05      	ble.n	8012794 <_dtoa_r+0x97c>
 8012788:	4629      	mov	r1, r5
 801278a:	4632      	mov	r2, r6
 801278c:	4648      	mov	r0, r9
 801278e:	f001 f8fb 	bl	8013988 <__lshift>
 8012792:	4605      	mov	r5, r0
 8012794:	9b08      	ldr	r3, [sp, #32]
 8012796:	2b00      	cmp	r3, #0
 8012798:	d05c      	beq.n	8012854 <_dtoa_r+0xa3c>
 801279a:	6869      	ldr	r1, [r5, #4]
 801279c:	4648      	mov	r0, r9
 801279e:	f000 fea3 	bl	80134e8 <_Balloc>
 80127a2:	4606      	mov	r6, r0
 80127a4:	b928      	cbnz	r0, 80127b2 <_dtoa_r+0x99a>
 80127a6:	4b82      	ldr	r3, [pc, #520]	@ (80129b0 <_dtoa_r+0xb98>)
 80127a8:	4602      	mov	r2, r0
 80127aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80127ae:	f7ff bb4a 	b.w	8011e46 <_dtoa_r+0x2e>
 80127b2:	692a      	ldr	r2, [r5, #16]
 80127b4:	3202      	adds	r2, #2
 80127b6:	0092      	lsls	r2, r2, #2
 80127b8:	f105 010c 	add.w	r1, r5, #12
 80127bc:	300c      	adds	r0, #12
 80127be:	f7ff fa85 	bl	8011ccc <memcpy>
 80127c2:	2201      	movs	r2, #1
 80127c4:	4631      	mov	r1, r6
 80127c6:	4648      	mov	r0, r9
 80127c8:	f001 f8de 	bl	8013988 <__lshift>
 80127cc:	f10a 0301 	add.w	r3, sl, #1
 80127d0:	9300      	str	r3, [sp, #0]
 80127d2:	eb0a 030b 	add.w	r3, sl, fp
 80127d6:	9308      	str	r3, [sp, #32]
 80127d8:	9b04      	ldr	r3, [sp, #16]
 80127da:	f003 0301 	and.w	r3, r3, #1
 80127de:	462f      	mov	r7, r5
 80127e0:	9306      	str	r3, [sp, #24]
 80127e2:	4605      	mov	r5, r0
 80127e4:	9b00      	ldr	r3, [sp, #0]
 80127e6:	9802      	ldr	r0, [sp, #8]
 80127e8:	4621      	mov	r1, r4
 80127ea:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80127ee:	f7ff fa89 	bl	8011d04 <quorem>
 80127f2:	4603      	mov	r3, r0
 80127f4:	3330      	adds	r3, #48	@ 0x30
 80127f6:	9003      	str	r0, [sp, #12]
 80127f8:	4639      	mov	r1, r7
 80127fa:	9802      	ldr	r0, [sp, #8]
 80127fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80127fe:	f001 f92f 	bl	8013a60 <__mcmp>
 8012802:	462a      	mov	r2, r5
 8012804:	9004      	str	r0, [sp, #16]
 8012806:	4621      	mov	r1, r4
 8012808:	4648      	mov	r0, r9
 801280a:	f001 f945 	bl	8013a98 <__mdiff>
 801280e:	68c2      	ldr	r2, [r0, #12]
 8012810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012812:	4606      	mov	r6, r0
 8012814:	bb02      	cbnz	r2, 8012858 <_dtoa_r+0xa40>
 8012816:	4601      	mov	r1, r0
 8012818:	9802      	ldr	r0, [sp, #8]
 801281a:	f001 f921 	bl	8013a60 <__mcmp>
 801281e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012820:	4602      	mov	r2, r0
 8012822:	4631      	mov	r1, r6
 8012824:	4648      	mov	r0, r9
 8012826:	920c      	str	r2, [sp, #48]	@ 0x30
 8012828:	9309      	str	r3, [sp, #36]	@ 0x24
 801282a:	f000 fe9d 	bl	8013568 <_Bfree>
 801282e:	9b07      	ldr	r3, [sp, #28]
 8012830:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012832:	9e00      	ldr	r6, [sp, #0]
 8012834:	ea42 0103 	orr.w	r1, r2, r3
 8012838:	9b06      	ldr	r3, [sp, #24]
 801283a:	4319      	orrs	r1, r3
 801283c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801283e:	d10d      	bne.n	801285c <_dtoa_r+0xa44>
 8012840:	2b39      	cmp	r3, #57	@ 0x39
 8012842:	d027      	beq.n	8012894 <_dtoa_r+0xa7c>
 8012844:	9a04      	ldr	r2, [sp, #16]
 8012846:	2a00      	cmp	r2, #0
 8012848:	dd01      	ble.n	801284e <_dtoa_r+0xa36>
 801284a:	9b03      	ldr	r3, [sp, #12]
 801284c:	3331      	adds	r3, #49	@ 0x31
 801284e:	f88b 3000 	strb.w	r3, [fp]
 8012852:	e52e      	b.n	80122b2 <_dtoa_r+0x49a>
 8012854:	4628      	mov	r0, r5
 8012856:	e7b9      	b.n	80127cc <_dtoa_r+0x9b4>
 8012858:	2201      	movs	r2, #1
 801285a:	e7e2      	b.n	8012822 <_dtoa_r+0xa0a>
 801285c:	9904      	ldr	r1, [sp, #16]
 801285e:	2900      	cmp	r1, #0
 8012860:	db04      	blt.n	801286c <_dtoa_r+0xa54>
 8012862:	9807      	ldr	r0, [sp, #28]
 8012864:	4301      	orrs	r1, r0
 8012866:	9806      	ldr	r0, [sp, #24]
 8012868:	4301      	orrs	r1, r0
 801286a:	d120      	bne.n	80128ae <_dtoa_r+0xa96>
 801286c:	2a00      	cmp	r2, #0
 801286e:	ddee      	ble.n	801284e <_dtoa_r+0xa36>
 8012870:	9902      	ldr	r1, [sp, #8]
 8012872:	9300      	str	r3, [sp, #0]
 8012874:	2201      	movs	r2, #1
 8012876:	4648      	mov	r0, r9
 8012878:	f001 f886 	bl	8013988 <__lshift>
 801287c:	4621      	mov	r1, r4
 801287e:	9002      	str	r0, [sp, #8]
 8012880:	f001 f8ee 	bl	8013a60 <__mcmp>
 8012884:	2800      	cmp	r0, #0
 8012886:	9b00      	ldr	r3, [sp, #0]
 8012888:	dc02      	bgt.n	8012890 <_dtoa_r+0xa78>
 801288a:	d1e0      	bne.n	801284e <_dtoa_r+0xa36>
 801288c:	07da      	lsls	r2, r3, #31
 801288e:	d5de      	bpl.n	801284e <_dtoa_r+0xa36>
 8012890:	2b39      	cmp	r3, #57	@ 0x39
 8012892:	d1da      	bne.n	801284a <_dtoa_r+0xa32>
 8012894:	2339      	movs	r3, #57	@ 0x39
 8012896:	f88b 3000 	strb.w	r3, [fp]
 801289a:	4633      	mov	r3, r6
 801289c:	461e      	mov	r6, r3
 801289e:	3b01      	subs	r3, #1
 80128a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80128a4:	2a39      	cmp	r2, #57	@ 0x39
 80128a6:	d04e      	beq.n	8012946 <_dtoa_r+0xb2e>
 80128a8:	3201      	adds	r2, #1
 80128aa:	701a      	strb	r2, [r3, #0]
 80128ac:	e501      	b.n	80122b2 <_dtoa_r+0x49a>
 80128ae:	2a00      	cmp	r2, #0
 80128b0:	dd03      	ble.n	80128ba <_dtoa_r+0xaa2>
 80128b2:	2b39      	cmp	r3, #57	@ 0x39
 80128b4:	d0ee      	beq.n	8012894 <_dtoa_r+0xa7c>
 80128b6:	3301      	adds	r3, #1
 80128b8:	e7c9      	b.n	801284e <_dtoa_r+0xa36>
 80128ba:	9a00      	ldr	r2, [sp, #0]
 80128bc:	9908      	ldr	r1, [sp, #32]
 80128be:	f802 3c01 	strb.w	r3, [r2, #-1]
 80128c2:	428a      	cmp	r2, r1
 80128c4:	d028      	beq.n	8012918 <_dtoa_r+0xb00>
 80128c6:	9902      	ldr	r1, [sp, #8]
 80128c8:	2300      	movs	r3, #0
 80128ca:	220a      	movs	r2, #10
 80128cc:	4648      	mov	r0, r9
 80128ce:	f000 fe6d 	bl	80135ac <__multadd>
 80128d2:	42af      	cmp	r7, r5
 80128d4:	9002      	str	r0, [sp, #8]
 80128d6:	f04f 0300 	mov.w	r3, #0
 80128da:	f04f 020a 	mov.w	r2, #10
 80128de:	4639      	mov	r1, r7
 80128e0:	4648      	mov	r0, r9
 80128e2:	d107      	bne.n	80128f4 <_dtoa_r+0xadc>
 80128e4:	f000 fe62 	bl	80135ac <__multadd>
 80128e8:	4607      	mov	r7, r0
 80128ea:	4605      	mov	r5, r0
 80128ec:	9b00      	ldr	r3, [sp, #0]
 80128ee:	3301      	adds	r3, #1
 80128f0:	9300      	str	r3, [sp, #0]
 80128f2:	e777      	b.n	80127e4 <_dtoa_r+0x9cc>
 80128f4:	f000 fe5a 	bl	80135ac <__multadd>
 80128f8:	4629      	mov	r1, r5
 80128fa:	4607      	mov	r7, r0
 80128fc:	2300      	movs	r3, #0
 80128fe:	220a      	movs	r2, #10
 8012900:	4648      	mov	r0, r9
 8012902:	f000 fe53 	bl	80135ac <__multadd>
 8012906:	4605      	mov	r5, r0
 8012908:	e7f0      	b.n	80128ec <_dtoa_r+0xad4>
 801290a:	f1bb 0f00 	cmp.w	fp, #0
 801290e:	bfcc      	ite	gt
 8012910:	465e      	movgt	r6, fp
 8012912:	2601      	movle	r6, #1
 8012914:	4456      	add	r6, sl
 8012916:	2700      	movs	r7, #0
 8012918:	9902      	ldr	r1, [sp, #8]
 801291a:	9300      	str	r3, [sp, #0]
 801291c:	2201      	movs	r2, #1
 801291e:	4648      	mov	r0, r9
 8012920:	f001 f832 	bl	8013988 <__lshift>
 8012924:	4621      	mov	r1, r4
 8012926:	9002      	str	r0, [sp, #8]
 8012928:	f001 f89a 	bl	8013a60 <__mcmp>
 801292c:	2800      	cmp	r0, #0
 801292e:	dcb4      	bgt.n	801289a <_dtoa_r+0xa82>
 8012930:	d102      	bne.n	8012938 <_dtoa_r+0xb20>
 8012932:	9b00      	ldr	r3, [sp, #0]
 8012934:	07db      	lsls	r3, r3, #31
 8012936:	d4b0      	bmi.n	801289a <_dtoa_r+0xa82>
 8012938:	4633      	mov	r3, r6
 801293a:	461e      	mov	r6, r3
 801293c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012940:	2a30      	cmp	r2, #48	@ 0x30
 8012942:	d0fa      	beq.n	801293a <_dtoa_r+0xb22>
 8012944:	e4b5      	b.n	80122b2 <_dtoa_r+0x49a>
 8012946:	459a      	cmp	sl, r3
 8012948:	d1a8      	bne.n	801289c <_dtoa_r+0xa84>
 801294a:	2331      	movs	r3, #49	@ 0x31
 801294c:	f108 0801 	add.w	r8, r8, #1
 8012950:	f88a 3000 	strb.w	r3, [sl]
 8012954:	e4ad      	b.n	80122b2 <_dtoa_r+0x49a>
 8012956:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012958:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80129b4 <_dtoa_r+0xb9c>
 801295c:	b11b      	cbz	r3, 8012966 <_dtoa_r+0xb4e>
 801295e:	f10a 0308 	add.w	r3, sl, #8
 8012962:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012964:	6013      	str	r3, [r2, #0]
 8012966:	4650      	mov	r0, sl
 8012968:	b017      	add	sp, #92	@ 0x5c
 801296a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801296e:	9b07      	ldr	r3, [sp, #28]
 8012970:	2b01      	cmp	r3, #1
 8012972:	f77f ae2e 	ble.w	80125d2 <_dtoa_r+0x7ba>
 8012976:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012978:	9308      	str	r3, [sp, #32]
 801297a:	2001      	movs	r0, #1
 801297c:	e64d      	b.n	801261a <_dtoa_r+0x802>
 801297e:	f1bb 0f00 	cmp.w	fp, #0
 8012982:	f77f aed9 	ble.w	8012738 <_dtoa_r+0x920>
 8012986:	4656      	mov	r6, sl
 8012988:	9802      	ldr	r0, [sp, #8]
 801298a:	4621      	mov	r1, r4
 801298c:	f7ff f9ba 	bl	8011d04 <quorem>
 8012990:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8012994:	f806 3b01 	strb.w	r3, [r6], #1
 8012998:	eba6 020a 	sub.w	r2, r6, sl
 801299c:	4593      	cmp	fp, r2
 801299e:	ddb4      	ble.n	801290a <_dtoa_r+0xaf2>
 80129a0:	9902      	ldr	r1, [sp, #8]
 80129a2:	2300      	movs	r3, #0
 80129a4:	220a      	movs	r2, #10
 80129a6:	4648      	mov	r0, r9
 80129a8:	f000 fe00 	bl	80135ac <__multadd>
 80129ac:	9002      	str	r0, [sp, #8]
 80129ae:	e7eb      	b.n	8012988 <_dtoa_r+0xb70>
 80129b0:	0801540a 	.word	0x0801540a
 80129b4:	0801538e 	.word	0x0801538e

080129b8 <_free_r>:
 80129b8:	b538      	push	{r3, r4, r5, lr}
 80129ba:	4605      	mov	r5, r0
 80129bc:	2900      	cmp	r1, #0
 80129be:	d041      	beq.n	8012a44 <_free_r+0x8c>
 80129c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80129c4:	1f0c      	subs	r4, r1, #4
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	bfb8      	it	lt
 80129ca:	18e4      	addlt	r4, r4, r3
 80129cc:	f7fe f96a 	bl	8010ca4 <__malloc_lock>
 80129d0:	4a1d      	ldr	r2, [pc, #116]	@ (8012a48 <_free_r+0x90>)
 80129d2:	6813      	ldr	r3, [r2, #0]
 80129d4:	b933      	cbnz	r3, 80129e4 <_free_r+0x2c>
 80129d6:	6063      	str	r3, [r4, #4]
 80129d8:	6014      	str	r4, [r2, #0]
 80129da:	4628      	mov	r0, r5
 80129dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129e0:	f7fe b966 	b.w	8010cb0 <__malloc_unlock>
 80129e4:	42a3      	cmp	r3, r4
 80129e6:	d908      	bls.n	80129fa <_free_r+0x42>
 80129e8:	6820      	ldr	r0, [r4, #0]
 80129ea:	1821      	adds	r1, r4, r0
 80129ec:	428b      	cmp	r3, r1
 80129ee:	bf01      	itttt	eq
 80129f0:	6819      	ldreq	r1, [r3, #0]
 80129f2:	685b      	ldreq	r3, [r3, #4]
 80129f4:	1809      	addeq	r1, r1, r0
 80129f6:	6021      	streq	r1, [r4, #0]
 80129f8:	e7ed      	b.n	80129d6 <_free_r+0x1e>
 80129fa:	461a      	mov	r2, r3
 80129fc:	685b      	ldr	r3, [r3, #4]
 80129fe:	b10b      	cbz	r3, 8012a04 <_free_r+0x4c>
 8012a00:	42a3      	cmp	r3, r4
 8012a02:	d9fa      	bls.n	80129fa <_free_r+0x42>
 8012a04:	6811      	ldr	r1, [r2, #0]
 8012a06:	1850      	adds	r0, r2, r1
 8012a08:	42a0      	cmp	r0, r4
 8012a0a:	d10b      	bne.n	8012a24 <_free_r+0x6c>
 8012a0c:	6820      	ldr	r0, [r4, #0]
 8012a0e:	4401      	add	r1, r0
 8012a10:	1850      	adds	r0, r2, r1
 8012a12:	4283      	cmp	r3, r0
 8012a14:	6011      	str	r1, [r2, #0]
 8012a16:	d1e0      	bne.n	80129da <_free_r+0x22>
 8012a18:	6818      	ldr	r0, [r3, #0]
 8012a1a:	685b      	ldr	r3, [r3, #4]
 8012a1c:	6053      	str	r3, [r2, #4]
 8012a1e:	4408      	add	r0, r1
 8012a20:	6010      	str	r0, [r2, #0]
 8012a22:	e7da      	b.n	80129da <_free_r+0x22>
 8012a24:	d902      	bls.n	8012a2c <_free_r+0x74>
 8012a26:	230c      	movs	r3, #12
 8012a28:	602b      	str	r3, [r5, #0]
 8012a2a:	e7d6      	b.n	80129da <_free_r+0x22>
 8012a2c:	6820      	ldr	r0, [r4, #0]
 8012a2e:	1821      	adds	r1, r4, r0
 8012a30:	428b      	cmp	r3, r1
 8012a32:	bf04      	itt	eq
 8012a34:	6819      	ldreq	r1, [r3, #0]
 8012a36:	685b      	ldreq	r3, [r3, #4]
 8012a38:	6063      	str	r3, [r4, #4]
 8012a3a:	bf04      	itt	eq
 8012a3c:	1809      	addeq	r1, r1, r0
 8012a3e:	6021      	streq	r1, [r4, #0]
 8012a40:	6054      	str	r4, [r2, #4]
 8012a42:	e7ca      	b.n	80129da <_free_r+0x22>
 8012a44:	bd38      	pop	{r3, r4, r5, pc}
 8012a46:	bf00      	nop
 8012a48:	200056e8 	.word	0x200056e8

08012a4c <rshift>:
 8012a4c:	6903      	ldr	r3, [r0, #16]
 8012a4e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8012a52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012a56:	ea4f 1261 	mov.w	r2, r1, asr #5
 8012a5a:	f100 0414 	add.w	r4, r0, #20
 8012a5e:	dd45      	ble.n	8012aec <rshift+0xa0>
 8012a60:	f011 011f 	ands.w	r1, r1, #31
 8012a64:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8012a68:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8012a6c:	d10c      	bne.n	8012a88 <rshift+0x3c>
 8012a6e:	f100 0710 	add.w	r7, r0, #16
 8012a72:	4629      	mov	r1, r5
 8012a74:	42b1      	cmp	r1, r6
 8012a76:	d334      	bcc.n	8012ae2 <rshift+0x96>
 8012a78:	1a9b      	subs	r3, r3, r2
 8012a7a:	009b      	lsls	r3, r3, #2
 8012a7c:	1eea      	subs	r2, r5, #3
 8012a7e:	4296      	cmp	r6, r2
 8012a80:	bf38      	it	cc
 8012a82:	2300      	movcc	r3, #0
 8012a84:	4423      	add	r3, r4
 8012a86:	e015      	b.n	8012ab4 <rshift+0x68>
 8012a88:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8012a8c:	f1c1 0820 	rsb	r8, r1, #32
 8012a90:	40cf      	lsrs	r7, r1
 8012a92:	f105 0e04 	add.w	lr, r5, #4
 8012a96:	46a1      	mov	r9, r4
 8012a98:	4576      	cmp	r6, lr
 8012a9a:	46f4      	mov	ip, lr
 8012a9c:	d815      	bhi.n	8012aca <rshift+0x7e>
 8012a9e:	1a9a      	subs	r2, r3, r2
 8012aa0:	0092      	lsls	r2, r2, #2
 8012aa2:	3a04      	subs	r2, #4
 8012aa4:	3501      	adds	r5, #1
 8012aa6:	42ae      	cmp	r6, r5
 8012aa8:	bf38      	it	cc
 8012aaa:	2200      	movcc	r2, #0
 8012aac:	18a3      	adds	r3, r4, r2
 8012aae:	50a7      	str	r7, [r4, r2]
 8012ab0:	b107      	cbz	r7, 8012ab4 <rshift+0x68>
 8012ab2:	3304      	adds	r3, #4
 8012ab4:	1b1a      	subs	r2, r3, r4
 8012ab6:	42a3      	cmp	r3, r4
 8012ab8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012abc:	bf08      	it	eq
 8012abe:	2300      	moveq	r3, #0
 8012ac0:	6102      	str	r2, [r0, #16]
 8012ac2:	bf08      	it	eq
 8012ac4:	6143      	streq	r3, [r0, #20]
 8012ac6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012aca:	f8dc c000 	ldr.w	ip, [ip]
 8012ace:	fa0c fc08 	lsl.w	ip, ip, r8
 8012ad2:	ea4c 0707 	orr.w	r7, ip, r7
 8012ad6:	f849 7b04 	str.w	r7, [r9], #4
 8012ada:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012ade:	40cf      	lsrs	r7, r1
 8012ae0:	e7da      	b.n	8012a98 <rshift+0x4c>
 8012ae2:	f851 cb04 	ldr.w	ip, [r1], #4
 8012ae6:	f847 cf04 	str.w	ip, [r7, #4]!
 8012aea:	e7c3      	b.n	8012a74 <rshift+0x28>
 8012aec:	4623      	mov	r3, r4
 8012aee:	e7e1      	b.n	8012ab4 <rshift+0x68>

08012af0 <__hexdig_fun>:
 8012af0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8012af4:	2b09      	cmp	r3, #9
 8012af6:	d802      	bhi.n	8012afe <__hexdig_fun+0xe>
 8012af8:	3820      	subs	r0, #32
 8012afa:	b2c0      	uxtb	r0, r0
 8012afc:	4770      	bx	lr
 8012afe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8012b02:	2b05      	cmp	r3, #5
 8012b04:	d801      	bhi.n	8012b0a <__hexdig_fun+0x1a>
 8012b06:	3847      	subs	r0, #71	@ 0x47
 8012b08:	e7f7      	b.n	8012afa <__hexdig_fun+0xa>
 8012b0a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8012b0e:	2b05      	cmp	r3, #5
 8012b10:	d801      	bhi.n	8012b16 <__hexdig_fun+0x26>
 8012b12:	3827      	subs	r0, #39	@ 0x27
 8012b14:	e7f1      	b.n	8012afa <__hexdig_fun+0xa>
 8012b16:	2000      	movs	r0, #0
 8012b18:	4770      	bx	lr
	...

08012b1c <__gethex>:
 8012b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b20:	b085      	sub	sp, #20
 8012b22:	468a      	mov	sl, r1
 8012b24:	9302      	str	r3, [sp, #8]
 8012b26:	680b      	ldr	r3, [r1, #0]
 8012b28:	9001      	str	r0, [sp, #4]
 8012b2a:	4690      	mov	r8, r2
 8012b2c:	1c9c      	adds	r4, r3, #2
 8012b2e:	46a1      	mov	r9, r4
 8012b30:	f814 0b01 	ldrb.w	r0, [r4], #1
 8012b34:	2830      	cmp	r0, #48	@ 0x30
 8012b36:	d0fa      	beq.n	8012b2e <__gethex+0x12>
 8012b38:	eba9 0303 	sub.w	r3, r9, r3
 8012b3c:	f1a3 0b02 	sub.w	fp, r3, #2
 8012b40:	f7ff ffd6 	bl	8012af0 <__hexdig_fun>
 8012b44:	4605      	mov	r5, r0
 8012b46:	2800      	cmp	r0, #0
 8012b48:	d168      	bne.n	8012c1c <__gethex+0x100>
 8012b4a:	49a0      	ldr	r1, [pc, #640]	@ (8012dcc <__gethex+0x2b0>)
 8012b4c:	2201      	movs	r2, #1
 8012b4e:	4648      	mov	r0, r9
 8012b50:	f7ff f868 	bl	8011c24 <strncmp>
 8012b54:	4607      	mov	r7, r0
 8012b56:	2800      	cmp	r0, #0
 8012b58:	d167      	bne.n	8012c2a <__gethex+0x10e>
 8012b5a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8012b5e:	4626      	mov	r6, r4
 8012b60:	f7ff ffc6 	bl	8012af0 <__hexdig_fun>
 8012b64:	2800      	cmp	r0, #0
 8012b66:	d062      	beq.n	8012c2e <__gethex+0x112>
 8012b68:	4623      	mov	r3, r4
 8012b6a:	7818      	ldrb	r0, [r3, #0]
 8012b6c:	2830      	cmp	r0, #48	@ 0x30
 8012b6e:	4699      	mov	r9, r3
 8012b70:	f103 0301 	add.w	r3, r3, #1
 8012b74:	d0f9      	beq.n	8012b6a <__gethex+0x4e>
 8012b76:	f7ff ffbb 	bl	8012af0 <__hexdig_fun>
 8012b7a:	fab0 f580 	clz	r5, r0
 8012b7e:	096d      	lsrs	r5, r5, #5
 8012b80:	f04f 0b01 	mov.w	fp, #1
 8012b84:	464a      	mov	r2, r9
 8012b86:	4616      	mov	r6, r2
 8012b88:	3201      	adds	r2, #1
 8012b8a:	7830      	ldrb	r0, [r6, #0]
 8012b8c:	f7ff ffb0 	bl	8012af0 <__hexdig_fun>
 8012b90:	2800      	cmp	r0, #0
 8012b92:	d1f8      	bne.n	8012b86 <__gethex+0x6a>
 8012b94:	498d      	ldr	r1, [pc, #564]	@ (8012dcc <__gethex+0x2b0>)
 8012b96:	2201      	movs	r2, #1
 8012b98:	4630      	mov	r0, r6
 8012b9a:	f7ff f843 	bl	8011c24 <strncmp>
 8012b9e:	2800      	cmp	r0, #0
 8012ba0:	d13f      	bne.n	8012c22 <__gethex+0x106>
 8012ba2:	b944      	cbnz	r4, 8012bb6 <__gethex+0x9a>
 8012ba4:	1c74      	adds	r4, r6, #1
 8012ba6:	4622      	mov	r2, r4
 8012ba8:	4616      	mov	r6, r2
 8012baa:	3201      	adds	r2, #1
 8012bac:	7830      	ldrb	r0, [r6, #0]
 8012bae:	f7ff ff9f 	bl	8012af0 <__hexdig_fun>
 8012bb2:	2800      	cmp	r0, #0
 8012bb4:	d1f8      	bne.n	8012ba8 <__gethex+0x8c>
 8012bb6:	1ba4      	subs	r4, r4, r6
 8012bb8:	00a7      	lsls	r7, r4, #2
 8012bba:	7833      	ldrb	r3, [r6, #0]
 8012bbc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8012bc0:	2b50      	cmp	r3, #80	@ 0x50
 8012bc2:	d13e      	bne.n	8012c42 <__gethex+0x126>
 8012bc4:	7873      	ldrb	r3, [r6, #1]
 8012bc6:	2b2b      	cmp	r3, #43	@ 0x2b
 8012bc8:	d033      	beq.n	8012c32 <__gethex+0x116>
 8012bca:	2b2d      	cmp	r3, #45	@ 0x2d
 8012bcc:	d034      	beq.n	8012c38 <__gethex+0x11c>
 8012bce:	1c71      	adds	r1, r6, #1
 8012bd0:	2400      	movs	r4, #0
 8012bd2:	7808      	ldrb	r0, [r1, #0]
 8012bd4:	f7ff ff8c 	bl	8012af0 <__hexdig_fun>
 8012bd8:	1e43      	subs	r3, r0, #1
 8012bda:	b2db      	uxtb	r3, r3
 8012bdc:	2b18      	cmp	r3, #24
 8012bde:	d830      	bhi.n	8012c42 <__gethex+0x126>
 8012be0:	f1a0 0210 	sub.w	r2, r0, #16
 8012be4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012be8:	f7ff ff82 	bl	8012af0 <__hexdig_fun>
 8012bec:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8012bf0:	fa5f fc8c 	uxtb.w	ip, ip
 8012bf4:	f1bc 0f18 	cmp.w	ip, #24
 8012bf8:	f04f 030a 	mov.w	r3, #10
 8012bfc:	d91e      	bls.n	8012c3c <__gethex+0x120>
 8012bfe:	b104      	cbz	r4, 8012c02 <__gethex+0xe6>
 8012c00:	4252      	negs	r2, r2
 8012c02:	4417      	add	r7, r2
 8012c04:	f8ca 1000 	str.w	r1, [sl]
 8012c08:	b1ed      	cbz	r5, 8012c46 <__gethex+0x12a>
 8012c0a:	f1bb 0f00 	cmp.w	fp, #0
 8012c0e:	bf0c      	ite	eq
 8012c10:	2506      	moveq	r5, #6
 8012c12:	2500      	movne	r5, #0
 8012c14:	4628      	mov	r0, r5
 8012c16:	b005      	add	sp, #20
 8012c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c1c:	2500      	movs	r5, #0
 8012c1e:	462c      	mov	r4, r5
 8012c20:	e7b0      	b.n	8012b84 <__gethex+0x68>
 8012c22:	2c00      	cmp	r4, #0
 8012c24:	d1c7      	bne.n	8012bb6 <__gethex+0x9a>
 8012c26:	4627      	mov	r7, r4
 8012c28:	e7c7      	b.n	8012bba <__gethex+0x9e>
 8012c2a:	464e      	mov	r6, r9
 8012c2c:	462f      	mov	r7, r5
 8012c2e:	2501      	movs	r5, #1
 8012c30:	e7c3      	b.n	8012bba <__gethex+0x9e>
 8012c32:	2400      	movs	r4, #0
 8012c34:	1cb1      	adds	r1, r6, #2
 8012c36:	e7cc      	b.n	8012bd2 <__gethex+0xb6>
 8012c38:	2401      	movs	r4, #1
 8012c3a:	e7fb      	b.n	8012c34 <__gethex+0x118>
 8012c3c:	fb03 0002 	mla	r0, r3, r2, r0
 8012c40:	e7ce      	b.n	8012be0 <__gethex+0xc4>
 8012c42:	4631      	mov	r1, r6
 8012c44:	e7de      	b.n	8012c04 <__gethex+0xe8>
 8012c46:	eba6 0309 	sub.w	r3, r6, r9
 8012c4a:	3b01      	subs	r3, #1
 8012c4c:	4629      	mov	r1, r5
 8012c4e:	2b07      	cmp	r3, #7
 8012c50:	dc0a      	bgt.n	8012c68 <__gethex+0x14c>
 8012c52:	9801      	ldr	r0, [sp, #4]
 8012c54:	f000 fc48 	bl	80134e8 <_Balloc>
 8012c58:	4604      	mov	r4, r0
 8012c5a:	b940      	cbnz	r0, 8012c6e <__gethex+0x152>
 8012c5c:	4b5c      	ldr	r3, [pc, #368]	@ (8012dd0 <__gethex+0x2b4>)
 8012c5e:	4602      	mov	r2, r0
 8012c60:	21e4      	movs	r1, #228	@ 0xe4
 8012c62:	485c      	ldr	r0, [pc, #368]	@ (8012dd4 <__gethex+0x2b8>)
 8012c64:	f001 f9c8 	bl	8013ff8 <__assert_func>
 8012c68:	3101      	adds	r1, #1
 8012c6a:	105b      	asrs	r3, r3, #1
 8012c6c:	e7ef      	b.n	8012c4e <__gethex+0x132>
 8012c6e:	f100 0a14 	add.w	sl, r0, #20
 8012c72:	2300      	movs	r3, #0
 8012c74:	4655      	mov	r5, sl
 8012c76:	469b      	mov	fp, r3
 8012c78:	45b1      	cmp	r9, r6
 8012c7a:	d337      	bcc.n	8012cec <__gethex+0x1d0>
 8012c7c:	f845 bb04 	str.w	fp, [r5], #4
 8012c80:	eba5 050a 	sub.w	r5, r5, sl
 8012c84:	10ad      	asrs	r5, r5, #2
 8012c86:	6125      	str	r5, [r4, #16]
 8012c88:	4658      	mov	r0, fp
 8012c8a:	f000 fd1f 	bl	80136cc <__hi0bits>
 8012c8e:	016d      	lsls	r5, r5, #5
 8012c90:	f8d8 6000 	ldr.w	r6, [r8]
 8012c94:	1a2d      	subs	r5, r5, r0
 8012c96:	42b5      	cmp	r5, r6
 8012c98:	dd54      	ble.n	8012d44 <__gethex+0x228>
 8012c9a:	1bad      	subs	r5, r5, r6
 8012c9c:	4629      	mov	r1, r5
 8012c9e:	4620      	mov	r0, r4
 8012ca0:	f001 f8ab 	bl	8013dfa <__any_on>
 8012ca4:	4681      	mov	r9, r0
 8012ca6:	b178      	cbz	r0, 8012cc8 <__gethex+0x1ac>
 8012ca8:	1e6b      	subs	r3, r5, #1
 8012caa:	1159      	asrs	r1, r3, #5
 8012cac:	f003 021f 	and.w	r2, r3, #31
 8012cb0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8012cb4:	f04f 0901 	mov.w	r9, #1
 8012cb8:	fa09 f202 	lsl.w	r2, r9, r2
 8012cbc:	420a      	tst	r2, r1
 8012cbe:	d003      	beq.n	8012cc8 <__gethex+0x1ac>
 8012cc0:	454b      	cmp	r3, r9
 8012cc2:	dc36      	bgt.n	8012d32 <__gethex+0x216>
 8012cc4:	f04f 0902 	mov.w	r9, #2
 8012cc8:	4629      	mov	r1, r5
 8012cca:	4620      	mov	r0, r4
 8012ccc:	f7ff febe 	bl	8012a4c <rshift>
 8012cd0:	442f      	add	r7, r5
 8012cd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012cd6:	42bb      	cmp	r3, r7
 8012cd8:	da42      	bge.n	8012d60 <__gethex+0x244>
 8012cda:	9801      	ldr	r0, [sp, #4]
 8012cdc:	4621      	mov	r1, r4
 8012cde:	f000 fc43 	bl	8013568 <_Bfree>
 8012ce2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012ce4:	2300      	movs	r3, #0
 8012ce6:	6013      	str	r3, [r2, #0]
 8012ce8:	25a3      	movs	r5, #163	@ 0xa3
 8012cea:	e793      	b.n	8012c14 <__gethex+0xf8>
 8012cec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8012cf0:	2a2e      	cmp	r2, #46	@ 0x2e
 8012cf2:	d012      	beq.n	8012d1a <__gethex+0x1fe>
 8012cf4:	2b20      	cmp	r3, #32
 8012cf6:	d104      	bne.n	8012d02 <__gethex+0x1e6>
 8012cf8:	f845 bb04 	str.w	fp, [r5], #4
 8012cfc:	f04f 0b00 	mov.w	fp, #0
 8012d00:	465b      	mov	r3, fp
 8012d02:	7830      	ldrb	r0, [r6, #0]
 8012d04:	9303      	str	r3, [sp, #12]
 8012d06:	f7ff fef3 	bl	8012af0 <__hexdig_fun>
 8012d0a:	9b03      	ldr	r3, [sp, #12]
 8012d0c:	f000 000f 	and.w	r0, r0, #15
 8012d10:	4098      	lsls	r0, r3
 8012d12:	ea4b 0b00 	orr.w	fp, fp, r0
 8012d16:	3304      	adds	r3, #4
 8012d18:	e7ae      	b.n	8012c78 <__gethex+0x15c>
 8012d1a:	45b1      	cmp	r9, r6
 8012d1c:	d8ea      	bhi.n	8012cf4 <__gethex+0x1d8>
 8012d1e:	492b      	ldr	r1, [pc, #172]	@ (8012dcc <__gethex+0x2b0>)
 8012d20:	9303      	str	r3, [sp, #12]
 8012d22:	2201      	movs	r2, #1
 8012d24:	4630      	mov	r0, r6
 8012d26:	f7fe ff7d 	bl	8011c24 <strncmp>
 8012d2a:	9b03      	ldr	r3, [sp, #12]
 8012d2c:	2800      	cmp	r0, #0
 8012d2e:	d1e1      	bne.n	8012cf4 <__gethex+0x1d8>
 8012d30:	e7a2      	b.n	8012c78 <__gethex+0x15c>
 8012d32:	1ea9      	subs	r1, r5, #2
 8012d34:	4620      	mov	r0, r4
 8012d36:	f001 f860 	bl	8013dfa <__any_on>
 8012d3a:	2800      	cmp	r0, #0
 8012d3c:	d0c2      	beq.n	8012cc4 <__gethex+0x1a8>
 8012d3e:	f04f 0903 	mov.w	r9, #3
 8012d42:	e7c1      	b.n	8012cc8 <__gethex+0x1ac>
 8012d44:	da09      	bge.n	8012d5a <__gethex+0x23e>
 8012d46:	1b75      	subs	r5, r6, r5
 8012d48:	4621      	mov	r1, r4
 8012d4a:	9801      	ldr	r0, [sp, #4]
 8012d4c:	462a      	mov	r2, r5
 8012d4e:	f000 fe1b 	bl	8013988 <__lshift>
 8012d52:	1b7f      	subs	r7, r7, r5
 8012d54:	4604      	mov	r4, r0
 8012d56:	f100 0a14 	add.w	sl, r0, #20
 8012d5a:	f04f 0900 	mov.w	r9, #0
 8012d5e:	e7b8      	b.n	8012cd2 <__gethex+0x1b6>
 8012d60:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8012d64:	42bd      	cmp	r5, r7
 8012d66:	dd6f      	ble.n	8012e48 <__gethex+0x32c>
 8012d68:	1bed      	subs	r5, r5, r7
 8012d6a:	42ae      	cmp	r6, r5
 8012d6c:	dc34      	bgt.n	8012dd8 <__gethex+0x2bc>
 8012d6e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012d72:	2b02      	cmp	r3, #2
 8012d74:	d022      	beq.n	8012dbc <__gethex+0x2a0>
 8012d76:	2b03      	cmp	r3, #3
 8012d78:	d024      	beq.n	8012dc4 <__gethex+0x2a8>
 8012d7a:	2b01      	cmp	r3, #1
 8012d7c:	d115      	bne.n	8012daa <__gethex+0x28e>
 8012d7e:	42ae      	cmp	r6, r5
 8012d80:	d113      	bne.n	8012daa <__gethex+0x28e>
 8012d82:	2e01      	cmp	r6, #1
 8012d84:	d10b      	bne.n	8012d9e <__gethex+0x282>
 8012d86:	9a02      	ldr	r2, [sp, #8]
 8012d88:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012d8c:	6013      	str	r3, [r2, #0]
 8012d8e:	2301      	movs	r3, #1
 8012d90:	6123      	str	r3, [r4, #16]
 8012d92:	f8ca 3000 	str.w	r3, [sl]
 8012d96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012d98:	2562      	movs	r5, #98	@ 0x62
 8012d9a:	601c      	str	r4, [r3, #0]
 8012d9c:	e73a      	b.n	8012c14 <__gethex+0xf8>
 8012d9e:	1e71      	subs	r1, r6, #1
 8012da0:	4620      	mov	r0, r4
 8012da2:	f001 f82a 	bl	8013dfa <__any_on>
 8012da6:	2800      	cmp	r0, #0
 8012da8:	d1ed      	bne.n	8012d86 <__gethex+0x26a>
 8012daa:	9801      	ldr	r0, [sp, #4]
 8012dac:	4621      	mov	r1, r4
 8012dae:	f000 fbdb 	bl	8013568 <_Bfree>
 8012db2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012db4:	2300      	movs	r3, #0
 8012db6:	6013      	str	r3, [r2, #0]
 8012db8:	2550      	movs	r5, #80	@ 0x50
 8012dba:	e72b      	b.n	8012c14 <__gethex+0xf8>
 8012dbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d1f3      	bne.n	8012daa <__gethex+0x28e>
 8012dc2:	e7e0      	b.n	8012d86 <__gethex+0x26a>
 8012dc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	d1dd      	bne.n	8012d86 <__gethex+0x26a>
 8012dca:	e7ee      	b.n	8012daa <__gethex+0x28e>
 8012dcc:	08015384 	.word	0x08015384
 8012dd0:	0801540a 	.word	0x0801540a
 8012dd4:	0801541b 	.word	0x0801541b
 8012dd8:	1e6f      	subs	r7, r5, #1
 8012dda:	f1b9 0f00 	cmp.w	r9, #0
 8012dde:	d130      	bne.n	8012e42 <__gethex+0x326>
 8012de0:	b127      	cbz	r7, 8012dec <__gethex+0x2d0>
 8012de2:	4639      	mov	r1, r7
 8012de4:	4620      	mov	r0, r4
 8012de6:	f001 f808 	bl	8013dfa <__any_on>
 8012dea:	4681      	mov	r9, r0
 8012dec:	117a      	asrs	r2, r7, #5
 8012dee:	2301      	movs	r3, #1
 8012df0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8012df4:	f007 071f 	and.w	r7, r7, #31
 8012df8:	40bb      	lsls	r3, r7
 8012dfa:	4213      	tst	r3, r2
 8012dfc:	4629      	mov	r1, r5
 8012dfe:	4620      	mov	r0, r4
 8012e00:	bf18      	it	ne
 8012e02:	f049 0902 	orrne.w	r9, r9, #2
 8012e06:	f7ff fe21 	bl	8012a4c <rshift>
 8012e0a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8012e0e:	1b76      	subs	r6, r6, r5
 8012e10:	2502      	movs	r5, #2
 8012e12:	f1b9 0f00 	cmp.w	r9, #0
 8012e16:	d047      	beq.n	8012ea8 <__gethex+0x38c>
 8012e18:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012e1c:	2b02      	cmp	r3, #2
 8012e1e:	d015      	beq.n	8012e4c <__gethex+0x330>
 8012e20:	2b03      	cmp	r3, #3
 8012e22:	d017      	beq.n	8012e54 <__gethex+0x338>
 8012e24:	2b01      	cmp	r3, #1
 8012e26:	d109      	bne.n	8012e3c <__gethex+0x320>
 8012e28:	f019 0f02 	tst.w	r9, #2
 8012e2c:	d006      	beq.n	8012e3c <__gethex+0x320>
 8012e2e:	f8da 3000 	ldr.w	r3, [sl]
 8012e32:	ea49 0903 	orr.w	r9, r9, r3
 8012e36:	f019 0f01 	tst.w	r9, #1
 8012e3a:	d10e      	bne.n	8012e5a <__gethex+0x33e>
 8012e3c:	f045 0510 	orr.w	r5, r5, #16
 8012e40:	e032      	b.n	8012ea8 <__gethex+0x38c>
 8012e42:	f04f 0901 	mov.w	r9, #1
 8012e46:	e7d1      	b.n	8012dec <__gethex+0x2d0>
 8012e48:	2501      	movs	r5, #1
 8012e4a:	e7e2      	b.n	8012e12 <__gethex+0x2f6>
 8012e4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012e4e:	f1c3 0301 	rsb	r3, r3, #1
 8012e52:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012e54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	d0f0      	beq.n	8012e3c <__gethex+0x320>
 8012e5a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8012e5e:	f104 0314 	add.w	r3, r4, #20
 8012e62:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8012e66:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8012e6a:	f04f 0c00 	mov.w	ip, #0
 8012e6e:	4618      	mov	r0, r3
 8012e70:	f853 2b04 	ldr.w	r2, [r3], #4
 8012e74:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8012e78:	d01b      	beq.n	8012eb2 <__gethex+0x396>
 8012e7a:	3201      	adds	r2, #1
 8012e7c:	6002      	str	r2, [r0, #0]
 8012e7e:	2d02      	cmp	r5, #2
 8012e80:	f104 0314 	add.w	r3, r4, #20
 8012e84:	d13c      	bne.n	8012f00 <__gethex+0x3e4>
 8012e86:	f8d8 2000 	ldr.w	r2, [r8]
 8012e8a:	3a01      	subs	r2, #1
 8012e8c:	42b2      	cmp	r2, r6
 8012e8e:	d109      	bne.n	8012ea4 <__gethex+0x388>
 8012e90:	1171      	asrs	r1, r6, #5
 8012e92:	2201      	movs	r2, #1
 8012e94:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012e98:	f006 061f 	and.w	r6, r6, #31
 8012e9c:	fa02 f606 	lsl.w	r6, r2, r6
 8012ea0:	421e      	tst	r6, r3
 8012ea2:	d13a      	bne.n	8012f1a <__gethex+0x3fe>
 8012ea4:	f045 0520 	orr.w	r5, r5, #32
 8012ea8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012eaa:	601c      	str	r4, [r3, #0]
 8012eac:	9b02      	ldr	r3, [sp, #8]
 8012eae:	601f      	str	r7, [r3, #0]
 8012eb0:	e6b0      	b.n	8012c14 <__gethex+0xf8>
 8012eb2:	4299      	cmp	r1, r3
 8012eb4:	f843 cc04 	str.w	ip, [r3, #-4]
 8012eb8:	d8d9      	bhi.n	8012e6e <__gethex+0x352>
 8012eba:	68a3      	ldr	r3, [r4, #8]
 8012ebc:	459b      	cmp	fp, r3
 8012ebe:	db17      	blt.n	8012ef0 <__gethex+0x3d4>
 8012ec0:	6861      	ldr	r1, [r4, #4]
 8012ec2:	9801      	ldr	r0, [sp, #4]
 8012ec4:	3101      	adds	r1, #1
 8012ec6:	f000 fb0f 	bl	80134e8 <_Balloc>
 8012eca:	4681      	mov	r9, r0
 8012ecc:	b918      	cbnz	r0, 8012ed6 <__gethex+0x3ba>
 8012ece:	4b1a      	ldr	r3, [pc, #104]	@ (8012f38 <__gethex+0x41c>)
 8012ed0:	4602      	mov	r2, r0
 8012ed2:	2184      	movs	r1, #132	@ 0x84
 8012ed4:	e6c5      	b.n	8012c62 <__gethex+0x146>
 8012ed6:	6922      	ldr	r2, [r4, #16]
 8012ed8:	3202      	adds	r2, #2
 8012eda:	f104 010c 	add.w	r1, r4, #12
 8012ede:	0092      	lsls	r2, r2, #2
 8012ee0:	300c      	adds	r0, #12
 8012ee2:	f7fe fef3 	bl	8011ccc <memcpy>
 8012ee6:	4621      	mov	r1, r4
 8012ee8:	9801      	ldr	r0, [sp, #4]
 8012eea:	f000 fb3d 	bl	8013568 <_Bfree>
 8012eee:	464c      	mov	r4, r9
 8012ef0:	6923      	ldr	r3, [r4, #16]
 8012ef2:	1c5a      	adds	r2, r3, #1
 8012ef4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012ef8:	6122      	str	r2, [r4, #16]
 8012efa:	2201      	movs	r2, #1
 8012efc:	615a      	str	r2, [r3, #20]
 8012efe:	e7be      	b.n	8012e7e <__gethex+0x362>
 8012f00:	6922      	ldr	r2, [r4, #16]
 8012f02:	455a      	cmp	r2, fp
 8012f04:	dd0b      	ble.n	8012f1e <__gethex+0x402>
 8012f06:	2101      	movs	r1, #1
 8012f08:	4620      	mov	r0, r4
 8012f0a:	f7ff fd9f 	bl	8012a4c <rshift>
 8012f0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012f12:	3701      	adds	r7, #1
 8012f14:	42bb      	cmp	r3, r7
 8012f16:	f6ff aee0 	blt.w	8012cda <__gethex+0x1be>
 8012f1a:	2501      	movs	r5, #1
 8012f1c:	e7c2      	b.n	8012ea4 <__gethex+0x388>
 8012f1e:	f016 061f 	ands.w	r6, r6, #31
 8012f22:	d0fa      	beq.n	8012f1a <__gethex+0x3fe>
 8012f24:	4453      	add	r3, sl
 8012f26:	f1c6 0620 	rsb	r6, r6, #32
 8012f2a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8012f2e:	f000 fbcd 	bl	80136cc <__hi0bits>
 8012f32:	42b0      	cmp	r0, r6
 8012f34:	dbe7      	blt.n	8012f06 <__gethex+0x3ea>
 8012f36:	e7f0      	b.n	8012f1a <__gethex+0x3fe>
 8012f38:	0801540a 	.word	0x0801540a

08012f3c <L_shift>:
 8012f3c:	f1c2 0208 	rsb	r2, r2, #8
 8012f40:	0092      	lsls	r2, r2, #2
 8012f42:	b570      	push	{r4, r5, r6, lr}
 8012f44:	f1c2 0620 	rsb	r6, r2, #32
 8012f48:	6843      	ldr	r3, [r0, #4]
 8012f4a:	6804      	ldr	r4, [r0, #0]
 8012f4c:	fa03 f506 	lsl.w	r5, r3, r6
 8012f50:	432c      	orrs	r4, r5
 8012f52:	40d3      	lsrs	r3, r2
 8012f54:	6004      	str	r4, [r0, #0]
 8012f56:	f840 3f04 	str.w	r3, [r0, #4]!
 8012f5a:	4288      	cmp	r0, r1
 8012f5c:	d3f4      	bcc.n	8012f48 <L_shift+0xc>
 8012f5e:	bd70      	pop	{r4, r5, r6, pc}

08012f60 <__match>:
 8012f60:	b530      	push	{r4, r5, lr}
 8012f62:	6803      	ldr	r3, [r0, #0]
 8012f64:	3301      	adds	r3, #1
 8012f66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012f6a:	b914      	cbnz	r4, 8012f72 <__match+0x12>
 8012f6c:	6003      	str	r3, [r0, #0]
 8012f6e:	2001      	movs	r0, #1
 8012f70:	bd30      	pop	{r4, r5, pc}
 8012f72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f76:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8012f7a:	2d19      	cmp	r5, #25
 8012f7c:	bf98      	it	ls
 8012f7e:	3220      	addls	r2, #32
 8012f80:	42a2      	cmp	r2, r4
 8012f82:	d0f0      	beq.n	8012f66 <__match+0x6>
 8012f84:	2000      	movs	r0, #0
 8012f86:	e7f3      	b.n	8012f70 <__match+0x10>

08012f88 <__hexnan>:
 8012f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f8c:	680b      	ldr	r3, [r1, #0]
 8012f8e:	6801      	ldr	r1, [r0, #0]
 8012f90:	115e      	asrs	r6, r3, #5
 8012f92:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8012f96:	f013 031f 	ands.w	r3, r3, #31
 8012f9a:	b087      	sub	sp, #28
 8012f9c:	bf18      	it	ne
 8012f9e:	3604      	addne	r6, #4
 8012fa0:	2500      	movs	r5, #0
 8012fa2:	1f37      	subs	r7, r6, #4
 8012fa4:	4682      	mov	sl, r0
 8012fa6:	4690      	mov	r8, r2
 8012fa8:	9301      	str	r3, [sp, #4]
 8012faa:	f846 5c04 	str.w	r5, [r6, #-4]
 8012fae:	46b9      	mov	r9, r7
 8012fb0:	463c      	mov	r4, r7
 8012fb2:	9502      	str	r5, [sp, #8]
 8012fb4:	46ab      	mov	fp, r5
 8012fb6:	784a      	ldrb	r2, [r1, #1]
 8012fb8:	1c4b      	adds	r3, r1, #1
 8012fba:	9303      	str	r3, [sp, #12]
 8012fbc:	b342      	cbz	r2, 8013010 <__hexnan+0x88>
 8012fbe:	4610      	mov	r0, r2
 8012fc0:	9105      	str	r1, [sp, #20]
 8012fc2:	9204      	str	r2, [sp, #16]
 8012fc4:	f7ff fd94 	bl	8012af0 <__hexdig_fun>
 8012fc8:	2800      	cmp	r0, #0
 8012fca:	d151      	bne.n	8013070 <__hexnan+0xe8>
 8012fcc:	9a04      	ldr	r2, [sp, #16]
 8012fce:	9905      	ldr	r1, [sp, #20]
 8012fd0:	2a20      	cmp	r2, #32
 8012fd2:	d818      	bhi.n	8013006 <__hexnan+0x7e>
 8012fd4:	9b02      	ldr	r3, [sp, #8]
 8012fd6:	459b      	cmp	fp, r3
 8012fd8:	dd13      	ble.n	8013002 <__hexnan+0x7a>
 8012fda:	454c      	cmp	r4, r9
 8012fdc:	d206      	bcs.n	8012fec <__hexnan+0x64>
 8012fde:	2d07      	cmp	r5, #7
 8012fe0:	dc04      	bgt.n	8012fec <__hexnan+0x64>
 8012fe2:	462a      	mov	r2, r5
 8012fe4:	4649      	mov	r1, r9
 8012fe6:	4620      	mov	r0, r4
 8012fe8:	f7ff ffa8 	bl	8012f3c <L_shift>
 8012fec:	4544      	cmp	r4, r8
 8012fee:	d952      	bls.n	8013096 <__hexnan+0x10e>
 8012ff0:	2300      	movs	r3, #0
 8012ff2:	f1a4 0904 	sub.w	r9, r4, #4
 8012ff6:	f844 3c04 	str.w	r3, [r4, #-4]
 8012ffa:	f8cd b008 	str.w	fp, [sp, #8]
 8012ffe:	464c      	mov	r4, r9
 8013000:	461d      	mov	r5, r3
 8013002:	9903      	ldr	r1, [sp, #12]
 8013004:	e7d7      	b.n	8012fb6 <__hexnan+0x2e>
 8013006:	2a29      	cmp	r2, #41	@ 0x29
 8013008:	d157      	bne.n	80130ba <__hexnan+0x132>
 801300a:	3102      	adds	r1, #2
 801300c:	f8ca 1000 	str.w	r1, [sl]
 8013010:	f1bb 0f00 	cmp.w	fp, #0
 8013014:	d051      	beq.n	80130ba <__hexnan+0x132>
 8013016:	454c      	cmp	r4, r9
 8013018:	d206      	bcs.n	8013028 <__hexnan+0xa0>
 801301a:	2d07      	cmp	r5, #7
 801301c:	dc04      	bgt.n	8013028 <__hexnan+0xa0>
 801301e:	462a      	mov	r2, r5
 8013020:	4649      	mov	r1, r9
 8013022:	4620      	mov	r0, r4
 8013024:	f7ff ff8a 	bl	8012f3c <L_shift>
 8013028:	4544      	cmp	r4, r8
 801302a:	d936      	bls.n	801309a <__hexnan+0x112>
 801302c:	f1a8 0204 	sub.w	r2, r8, #4
 8013030:	4623      	mov	r3, r4
 8013032:	f853 1b04 	ldr.w	r1, [r3], #4
 8013036:	f842 1f04 	str.w	r1, [r2, #4]!
 801303a:	429f      	cmp	r7, r3
 801303c:	d2f9      	bcs.n	8013032 <__hexnan+0xaa>
 801303e:	1b3b      	subs	r3, r7, r4
 8013040:	f023 0303 	bic.w	r3, r3, #3
 8013044:	3304      	adds	r3, #4
 8013046:	3401      	adds	r4, #1
 8013048:	3e03      	subs	r6, #3
 801304a:	42b4      	cmp	r4, r6
 801304c:	bf88      	it	hi
 801304e:	2304      	movhi	r3, #4
 8013050:	4443      	add	r3, r8
 8013052:	2200      	movs	r2, #0
 8013054:	f843 2b04 	str.w	r2, [r3], #4
 8013058:	429f      	cmp	r7, r3
 801305a:	d2fb      	bcs.n	8013054 <__hexnan+0xcc>
 801305c:	683b      	ldr	r3, [r7, #0]
 801305e:	b91b      	cbnz	r3, 8013068 <__hexnan+0xe0>
 8013060:	4547      	cmp	r7, r8
 8013062:	d128      	bne.n	80130b6 <__hexnan+0x12e>
 8013064:	2301      	movs	r3, #1
 8013066:	603b      	str	r3, [r7, #0]
 8013068:	2005      	movs	r0, #5
 801306a:	b007      	add	sp, #28
 801306c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013070:	3501      	adds	r5, #1
 8013072:	2d08      	cmp	r5, #8
 8013074:	f10b 0b01 	add.w	fp, fp, #1
 8013078:	dd06      	ble.n	8013088 <__hexnan+0x100>
 801307a:	4544      	cmp	r4, r8
 801307c:	d9c1      	bls.n	8013002 <__hexnan+0x7a>
 801307e:	2300      	movs	r3, #0
 8013080:	f844 3c04 	str.w	r3, [r4, #-4]
 8013084:	2501      	movs	r5, #1
 8013086:	3c04      	subs	r4, #4
 8013088:	6822      	ldr	r2, [r4, #0]
 801308a:	f000 000f 	and.w	r0, r0, #15
 801308e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013092:	6020      	str	r0, [r4, #0]
 8013094:	e7b5      	b.n	8013002 <__hexnan+0x7a>
 8013096:	2508      	movs	r5, #8
 8013098:	e7b3      	b.n	8013002 <__hexnan+0x7a>
 801309a:	9b01      	ldr	r3, [sp, #4]
 801309c:	2b00      	cmp	r3, #0
 801309e:	d0dd      	beq.n	801305c <__hexnan+0xd4>
 80130a0:	f1c3 0320 	rsb	r3, r3, #32
 80130a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80130a8:	40da      	lsrs	r2, r3
 80130aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80130ae:	4013      	ands	r3, r2
 80130b0:	f846 3c04 	str.w	r3, [r6, #-4]
 80130b4:	e7d2      	b.n	801305c <__hexnan+0xd4>
 80130b6:	3f04      	subs	r7, #4
 80130b8:	e7d0      	b.n	801305c <__hexnan+0xd4>
 80130ba:	2004      	movs	r0, #4
 80130bc:	e7d5      	b.n	801306a <__hexnan+0xe2>

080130be <__ssputs_r>:
 80130be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80130c2:	688e      	ldr	r6, [r1, #8]
 80130c4:	461f      	mov	r7, r3
 80130c6:	42be      	cmp	r6, r7
 80130c8:	680b      	ldr	r3, [r1, #0]
 80130ca:	4682      	mov	sl, r0
 80130cc:	460c      	mov	r4, r1
 80130ce:	4690      	mov	r8, r2
 80130d0:	d82d      	bhi.n	801312e <__ssputs_r+0x70>
 80130d2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80130d6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80130da:	d026      	beq.n	801312a <__ssputs_r+0x6c>
 80130dc:	6965      	ldr	r5, [r4, #20]
 80130de:	6909      	ldr	r1, [r1, #16]
 80130e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80130e4:	eba3 0901 	sub.w	r9, r3, r1
 80130e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80130ec:	1c7b      	adds	r3, r7, #1
 80130ee:	444b      	add	r3, r9
 80130f0:	106d      	asrs	r5, r5, #1
 80130f2:	429d      	cmp	r5, r3
 80130f4:	bf38      	it	cc
 80130f6:	461d      	movcc	r5, r3
 80130f8:	0553      	lsls	r3, r2, #21
 80130fa:	d527      	bpl.n	801314c <__ssputs_r+0x8e>
 80130fc:	4629      	mov	r1, r5
 80130fe:	f7fd fb8f 	bl	8010820 <_malloc_r>
 8013102:	4606      	mov	r6, r0
 8013104:	b360      	cbz	r0, 8013160 <__ssputs_r+0xa2>
 8013106:	6921      	ldr	r1, [r4, #16]
 8013108:	464a      	mov	r2, r9
 801310a:	f7fe fddf 	bl	8011ccc <memcpy>
 801310e:	89a3      	ldrh	r3, [r4, #12]
 8013110:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013114:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013118:	81a3      	strh	r3, [r4, #12]
 801311a:	6126      	str	r6, [r4, #16]
 801311c:	6165      	str	r5, [r4, #20]
 801311e:	444e      	add	r6, r9
 8013120:	eba5 0509 	sub.w	r5, r5, r9
 8013124:	6026      	str	r6, [r4, #0]
 8013126:	60a5      	str	r5, [r4, #8]
 8013128:	463e      	mov	r6, r7
 801312a:	42be      	cmp	r6, r7
 801312c:	d900      	bls.n	8013130 <__ssputs_r+0x72>
 801312e:	463e      	mov	r6, r7
 8013130:	6820      	ldr	r0, [r4, #0]
 8013132:	4632      	mov	r2, r6
 8013134:	4641      	mov	r1, r8
 8013136:	f000 feff 	bl	8013f38 <memmove>
 801313a:	68a3      	ldr	r3, [r4, #8]
 801313c:	1b9b      	subs	r3, r3, r6
 801313e:	60a3      	str	r3, [r4, #8]
 8013140:	6823      	ldr	r3, [r4, #0]
 8013142:	4433      	add	r3, r6
 8013144:	6023      	str	r3, [r4, #0]
 8013146:	2000      	movs	r0, #0
 8013148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801314c:	462a      	mov	r2, r5
 801314e:	f000 feb8 	bl	8013ec2 <_realloc_r>
 8013152:	4606      	mov	r6, r0
 8013154:	2800      	cmp	r0, #0
 8013156:	d1e0      	bne.n	801311a <__ssputs_r+0x5c>
 8013158:	6921      	ldr	r1, [r4, #16]
 801315a:	4650      	mov	r0, sl
 801315c:	f7ff fc2c 	bl	80129b8 <_free_r>
 8013160:	230c      	movs	r3, #12
 8013162:	f8ca 3000 	str.w	r3, [sl]
 8013166:	89a3      	ldrh	r3, [r4, #12]
 8013168:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801316c:	81a3      	strh	r3, [r4, #12]
 801316e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013172:	e7e9      	b.n	8013148 <__ssputs_r+0x8a>

08013174 <_svfiprintf_r>:
 8013174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013178:	4698      	mov	r8, r3
 801317a:	898b      	ldrh	r3, [r1, #12]
 801317c:	061b      	lsls	r3, r3, #24
 801317e:	b09d      	sub	sp, #116	@ 0x74
 8013180:	4607      	mov	r7, r0
 8013182:	460d      	mov	r5, r1
 8013184:	4614      	mov	r4, r2
 8013186:	d510      	bpl.n	80131aa <_svfiprintf_r+0x36>
 8013188:	690b      	ldr	r3, [r1, #16]
 801318a:	b973      	cbnz	r3, 80131aa <_svfiprintf_r+0x36>
 801318c:	2140      	movs	r1, #64	@ 0x40
 801318e:	f7fd fb47 	bl	8010820 <_malloc_r>
 8013192:	6028      	str	r0, [r5, #0]
 8013194:	6128      	str	r0, [r5, #16]
 8013196:	b930      	cbnz	r0, 80131a6 <_svfiprintf_r+0x32>
 8013198:	230c      	movs	r3, #12
 801319a:	603b      	str	r3, [r7, #0]
 801319c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80131a0:	b01d      	add	sp, #116	@ 0x74
 80131a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131a6:	2340      	movs	r3, #64	@ 0x40
 80131a8:	616b      	str	r3, [r5, #20]
 80131aa:	2300      	movs	r3, #0
 80131ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80131ae:	2320      	movs	r3, #32
 80131b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80131b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80131b8:	2330      	movs	r3, #48	@ 0x30
 80131ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013358 <_svfiprintf_r+0x1e4>
 80131be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80131c2:	f04f 0901 	mov.w	r9, #1
 80131c6:	4623      	mov	r3, r4
 80131c8:	469a      	mov	sl, r3
 80131ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80131ce:	b10a      	cbz	r2, 80131d4 <_svfiprintf_r+0x60>
 80131d0:	2a25      	cmp	r2, #37	@ 0x25
 80131d2:	d1f9      	bne.n	80131c8 <_svfiprintf_r+0x54>
 80131d4:	ebba 0b04 	subs.w	fp, sl, r4
 80131d8:	d00b      	beq.n	80131f2 <_svfiprintf_r+0x7e>
 80131da:	465b      	mov	r3, fp
 80131dc:	4622      	mov	r2, r4
 80131de:	4629      	mov	r1, r5
 80131e0:	4638      	mov	r0, r7
 80131e2:	f7ff ff6c 	bl	80130be <__ssputs_r>
 80131e6:	3001      	adds	r0, #1
 80131e8:	f000 80a7 	beq.w	801333a <_svfiprintf_r+0x1c6>
 80131ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80131ee:	445a      	add	r2, fp
 80131f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80131f2:	f89a 3000 	ldrb.w	r3, [sl]
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	f000 809f 	beq.w	801333a <_svfiprintf_r+0x1c6>
 80131fc:	2300      	movs	r3, #0
 80131fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013202:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013206:	f10a 0a01 	add.w	sl, sl, #1
 801320a:	9304      	str	r3, [sp, #16]
 801320c:	9307      	str	r3, [sp, #28]
 801320e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013212:	931a      	str	r3, [sp, #104]	@ 0x68
 8013214:	4654      	mov	r4, sl
 8013216:	2205      	movs	r2, #5
 8013218:	f814 1b01 	ldrb.w	r1, [r4], #1
 801321c:	484e      	ldr	r0, [pc, #312]	@ (8013358 <_svfiprintf_r+0x1e4>)
 801321e:	f7ec ffe7 	bl	80001f0 <memchr>
 8013222:	9a04      	ldr	r2, [sp, #16]
 8013224:	b9d8      	cbnz	r0, 801325e <_svfiprintf_r+0xea>
 8013226:	06d0      	lsls	r0, r2, #27
 8013228:	bf44      	itt	mi
 801322a:	2320      	movmi	r3, #32
 801322c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013230:	0711      	lsls	r1, r2, #28
 8013232:	bf44      	itt	mi
 8013234:	232b      	movmi	r3, #43	@ 0x2b
 8013236:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801323a:	f89a 3000 	ldrb.w	r3, [sl]
 801323e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013240:	d015      	beq.n	801326e <_svfiprintf_r+0xfa>
 8013242:	9a07      	ldr	r2, [sp, #28]
 8013244:	4654      	mov	r4, sl
 8013246:	2000      	movs	r0, #0
 8013248:	f04f 0c0a 	mov.w	ip, #10
 801324c:	4621      	mov	r1, r4
 801324e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013252:	3b30      	subs	r3, #48	@ 0x30
 8013254:	2b09      	cmp	r3, #9
 8013256:	d94b      	bls.n	80132f0 <_svfiprintf_r+0x17c>
 8013258:	b1b0      	cbz	r0, 8013288 <_svfiprintf_r+0x114>
 801325a:	9207      	str	r2, [sp, #28]
 801325c:	e014      	b.n	8013288 <_svfiprintf_r+0x114>
 801325e:	eba0 0308 	sub.w	r3, r0, r8
 8013262:	fa09 f303 	lsl.w	r3, r9, r3
 8013266:	4313      	orrs	r3, r2
 8013268:	9304      	str	r3, [sp, #16]
 801326a:	46a2      	mov	sl, r4
 801326c:	e7d2      	b.n	8013214 <_svfiprintf_r+0xa0>
 801326e:	9b03      	ldr	r3, [sp, #12]
 8013270:	1d19      	adds	r1, r3, #4
 8013272:	681b      	ldr	r3, [r3, #0]
 8013274:	9103      	str	r1, [sp, #12]
 8013276:	2b00      	cmp	r3, #0
 8013278:	bfbb      	ittet	lt
 801327a:	425b      	neglt	r3, r3
 801327c:	f042 0202 	orrlt.w	r2, r2, #2
 8013280:	9307      	strge	r3, [sp, #28]
 8013282:	9307      	strlt	r3, [sp, #28]
 8013284:	bfb8      	it	lt
 8013286:	9204      	strlt	r2, [sp, #16]
 8013288:	7823      	ldrb	r3, [r4, #0]
 801328a:	2b2e      	cmp	r3, #46	@ 0x2e
 801328c:	d10a      	bne.n	80132a4 <_svfiprintf_r+0x130>
 801328e:	7863      	ldrb	r3, [r4, #1]
 8013290:	2b2a      	cmp	r3, #42	@ 0x2a
 8013292:	d132      	bne.n	80132fa <_svfiprintf_r+0x186>
 8013294:	9b03      	ldr	r3, [sp, #12]
 8013296:	1d1a      	adds	r2, r3, #4
 8013298:	681b      	ldr	r3, [r3, #0]
 801329a:	9203      	str	r2, [sp, #12]
 801329c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80132a0:	3402      	adds	r4, #2
 80132a2:	9305      	str	r3, [sp, #20]
 80132a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013368 <_svfiprintf_r+0x1f4>
 80132a8:	7821      	ldrb	r1, [r4, #0]
 80132aa:	2203      	movs	r2, #3
 80132ac:	4650      	mov	r0, sl
 80132ae:	f7ec ff9f 	bl	80001f0 <memchr>
 80132b2:	b138      	cbz	r0, 80132c4 <_svfiprintf_r+0x150>
 80132b4:	9b04      	ldr	r3, [sp, #16]
 80132b6:	eba0 000a 	sub.w	r0, r0, sl
 80132ba:	2240      	movs	r2, #64	@ 0x40
 80132bc:	4082      	lsls	r2, r0
 80132be:	4313      	orrs	r3, r2
 80132c0:	3401      	adds	r4, #1
 80132c2:	9304      	str	r3, [sp, #16]
 80132c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80132c8:	4824      	ldr	r0, [pc, #144]	@ (801335c <_svfiprintf_r+0x1e8>)
 80132ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80132ce:	2206      	movs	r2, #6
 80132d0:	f7ec ff8e 	bl	80001f0 <memchr>
 80132d4:	2800      	cmp	r0, #0
 80132d6:	d036      	beq.n	8013346 <_svfiprintf_r+0x1d2>
 80132d8:	4b21      	ldr	r3, [pc, #132]	@ (8013360 <_svfiprintf_r+0x1ec>)
 80132da:	bb1b      	cbnz	r3, 8013324 <_svfiprintf_r+0x1b0>
 80132dc:	9b03      	ldr	r3, [sp, #12]
 80132de:	3307      	adds	r3, #7
 80132e0:	f023 0307 	bic.w	r3, r3, #7
 80132e4:	3308      	adds	r3, #8
 80132e6:	9303      	str	r3, [sp, #12]
 80132e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80132ea:	4433      	add	r3, r6
 80132ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80132ee:	e76a      	b.n	80131c6 <_svfiprintf_r+0x52>
 80132f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80132f4:	460c      	mov	r4, r1
 80132f6:	2001      	movs	r0, #1
 80132f8:	e7a8      	b.n	801324c <_svfiprintf_r+0xd8>
 80132fa:	2300      	movs	r3, #0
 80132fc:	3401      	adds	r4, #1
 80132fe:	9305      	str	r3, [sp, #20]
 8013300:	4619      	mov	r1, r3
 8013302:	f04f 0c0a 	mov.w	ip, #10
 8013306:	4620      	mov	r0, r4
 8013308:	f810 2b01 	ldrb.w	r2, [r0], #1
 801330c:	3a30      	subs	r2, #48	@ 0x30
 801330e:	2a09      	cmp	r2, #9
 8013310:	d903      	bls.n	801331a <_svfiprintf_r+0x1a6>
 8013312:	2b00      	cmp	r3, #0
 8013314:	d0c6      	beq.n	80132a4 <_svfiprintf_r+0x130>
 8013316:	9105      	str	r1, [sp, #20]
 8013318:	e7c4      	b.n	80132a4 <_svfiprintf_r+0x130>
 801331a:	fb0c 2101 	mla	r1, ip, r1, r2
 801331e:	4604      	mov	r4, r0
 8013320:	2301      	movs	r3, #1
 8013322:	e7f0      	b.n	8013306 <_svfiprintf_r+0x192>
 8013324:	ab03      	add	r3, sp, #12
 8013326:	9300      	str	r3, [sp, #0]
 8013328:	462a      	mov	r2, r5
 801332a:	4b0e      	ldr	r3, [pc, #56]	@ (8013364 <_svfiprintf_r+0x1f0>)
 801332c:	a904      	add	r1, sp, #16
 801332e:	4638      	mov	r0, r7
 8013330:	f7fd f81a 	bl	8010368 <_printf_float>
 8013334:	1c42      	adds	r2, r0, #1
 8013336:	4606      	mov	r6, r0
 8013338:	d1d6      	bne.n	80132e8 <_svfiprintf_r+0x174>
 801333a:	89ab      	ldrh	r3, [r5, #12]
 801333c:	065b      	lsls	r3, r3, #25
 801333e:	f53f af2d 	bmi.w	801319c <_svfiprintf_r+0x28>
 8013342:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013344:	e72c      	b.n	80131a0 <_svfiprintf_r+0x2c>
 8013346:	ab03      	add	r3, sp, #12
 8013348:	9300      	str	r3, [sp, #0]
 801334a:	462a      	mov	r2, r5
 801334c:	4b05      	ldr	r3, [pc, #20]	@ (8013364 <_svfiprintf_r+0x1f0>)
 801334e:	a904      	add	r1, sp, #16
 8013350:	4638      	mov	r0, r7
 8013352:	f7fd fb53 	bl	80109fc <_printf_i>
 8013356:	e7ed      	b.n	8013334 <_svfiprintf_r+0x1c0>
 8013358:	0801547b 	.word	0x0801547b
 801335c:	08015485 	.word	0x08015485
 8013360:	08010369 	.word	0x08010369
 8013364:	080130bf 	.word	0x080130bf
 8013368:	08015481 	.word	0x08015481

0801336c <__ascii_mbtowc>:
 801336c:	b082      	sub	sp, #8
 801336e:	b901      	cbnz	r1, 8013372 <__ascii_mbtowc+0x6>
 8013370:	a901      	add	r1, sp, #4
 8013372:	b142      	cbz	r2, 8013386 <__ascii_mbtowc+0x1a>
 8013374:	b14b      	cbz	r3, 801338a <__ascii_mbtowc+0x1e>
 8013376:	7813      	ldrb	r3, [r2, #0]
 8013378:	600b      	str	r3, [r1, #0]
 801337a:	7812      	ldrb	r2, [r2, #0]
 801337c:	1e10      	subs	r0, r2, #0
 801337e:	bf18      	it	ne
 8013380:	2001      	movne	r0, #1
 8013382:	b002      	add	sp, #8
 8013384:	4770      	bx	lr
 8013386:	4610      	mov	r0, r2
 8013388:	e7fb      	b.n	8013382 <__ascii_mbtowc+0x16>
 801338a:	f06f 0001 	mvn.w	r0, #1
 801338e:	e7f8      	b.n	8013382 <__ascii_mbtowc+0x16>

08013390 <__sflush_r>:
 8013390:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013398:	0716      	lsls	r6, r2, #28
 801339a:	4605      	mov	r5, r0
 801339c:	460c      	mov	r4, r1
 801339e:	d454      	bmi.n	801344a <__sflush_r+0xba>
 80133a0:	684b      	ldr	r3, [r1, #4]
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	dc02      	bgt.n	80133ac <__sflush_r+0x1c>
 80133a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	dd48      	ble.n	801343e <__sflush_r+0xae>
 80133ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80133ae:	2e00      	cmp	r6, #0
 80133b0:	d045      	beq.n	801343e <__sflush_r+0xae>
 80133b2:	2300      	movs	r3, #0
 80133b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80133b8:	682f      	ldr	r7, [r5, #0]
 80133ba:	6a21      	ldr	r1, [r4, #32]
 80133bc:	602b      	str	r3, [r5, #0]
 80133be:	d030      	beq.n	8013422 <__sflush_r+0x92>
 80133c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80133c2:	89a3      	ldrh	r3, [r4, #12]
 80133c4:	0759      	lsls	r1, r3, #29
 80133c6:	d505      	bpl.n	80133d4 <__sflush_r+0x44>
 80133c8:	6863      	ldr	r3, [r4, #4]
 80133ca:	1ad2      	subs	r2, r2, r3
 80133cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80133ce:	b10b      	cbz	r3, 80133d4 <__sflush_r+0x44>
 80133d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80133d2:	1ad2      	subs	r2, r2, r3
 80133d4:	2300      	movs	r3, #0
 80133d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80133d8:	6a21      	ldr	r1, [r4, #32]
 80133da:	4628      	mov	r0, r5
 80133dc:	47b0      	blx	r6
 80133de:	1c43      	adds	r3, r0, #1
 80133e0:	89a3      	ldrh	r3, [r4, #12]
 80133e2:	d106      	bne.n	80133f2 <__sflush_r+0x62>
 80133e4:	6829      	ldr	r1, [r5, #0]
 80133e6:	291d      	cmp	r1, #29
 80133e8:	d82b      	bhi.n	8013442 <__sflush_r+0xb2>
 80133ea:	4a2a      	ldr	r2, [pc, #168]	@ (8013494 <__sflush_r+0x104>)
 80133ec:	40ca      	lsrs	r2, r1
 80133ee:	07d6      	lsls	r6, r2, #31
 80133f0:	d527      	bpl.n	8013442 <__sflush_r+0xb2>
 80133f2:	2200      	movs	r2, #0
 80133f4:	6062      	str	r2, [r4, #4]
 80133f6:	04d9      	lsls	r1, r3, #19
 80133f8:	6922      	ldr	r2, [r4, #16]
 80133fa:	6022      	str	r2, [r4, #0]
 80133fc:	d504      	bpl.n	8013408 <__sflush_r+0x78>
 80133fe:	1c42      	adds	r2, r0, #1
 8013400:	d101      	bne.n	8013406 <__sflush_r+0x76>
 8013402:	682b      	ldr	r3, [r5, #0]
 8013404:	b903      	cbnz	r3, 8013408 <__sflush_r+0x78>
 8013406:	6560      	str	r0, [r4, #84]	@ 0x54
 8013408:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801340a:	602f      	str	r7, [r5, #0]
 801340c:	b1b9      	cbz	r1, 801343e <__sflush_r+0xae>
 801340e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013412:	4299      	cmp	r1, r3
 8013414:	d002      	beq.n	801341c <__sflush_r+0x8c>
 8013416:	4628      	mov	r0, r5
 8013418:	f7ff face 	bl	80129b8 <_free_r>
 801341c:	2300      	movs	r3, #0
 801341e:	6363      	str	r3, [r4, #52]	@ 0x34
 8013420:	e00d      	b.n	801343e <__sflush_r+0xae>
 8013422:	2301      	movs	r3, #1
 8013424:	4628      	mov	r0, r5
 8013426:	47b0      	blx	r6
 8013428:	4602      	mov	r2, r0
 801342a:	1c50      	adds	r0, r2, #1
 801342c:	d1c9      	bne.n	80133c2 <__sflush_r+0x32>
 801342e:	682b      	ldr	r3, [r5, #0]
 8013430:	2b00      	cmp	r3, #0
 8013432:	d0c6      	beq.n	80133c2 <__sflush_r+0x32>
 8013434:	2b1d      	cmp	r3, #29
 8013436:	d001      	beq.n	801343c <__sflush_r+0xac>
 8013438:	2b16      	cmp	r3, #22
 801343a:	d11e      	bne.n	801347a <__sflush_r+0xea>
 801343c:	602f      	str	r7, [r5, #0]
 801343e:	2000      	movs	r0, #0
 8013440:	e022      	b.n	8013488 <__sflush_r+0xf8>
 8013442:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013446:	b21b      	sxth	r3, r3
 8013448:	e01b      	b.n	8013482 <__sflush_r+0xf2>
 801344a:	690f      	ldr	r7, [r1, #16]
 801344c:	2f00      	cmp	r7, #0
 801344e:	d0f6      	beq.n	801343e <__sflush_r+0xae>
 8013450:	0793      	lsls	r3, r2, #30
 8013452:	680e      	ldr	r6, [r1, #0]
 8013454:	bf08      	it	eq
 8013456:	694b      	ldreq	r3, [r1, #20]
 8013458:	600f      	str	r7, [r1, #0]
 801345a:	bf18      	it	ne
 801345c:	2300      	movne	r3, #0
 801345e:	eba6 0807 	sub.w	r8, r6, r7
 8013462:	608b      	str	r3, [r1, #8]
 8013464:	f1b8 0f00 	cmp.w	r8, #0
 8013468:	dde9      	ble.n	801343e <__sflush_r+0xae>
 801346a:	6a21      	ldr	r1, [r4, #32]
 801346c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801346e:	4643      	mov	r3, r8
 8013470:	463a      	mov	r2, r7
 8013472:	4628      	mov	r0, r5
 8013474:	47b0      	blx	r6
 8013476:	2800      	cmp	r0, #0
 8013478:	dc08      	bgt.n	801348c <__sflush_r+0xfc>
 801347a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801347e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013482:	81a3      	strh	r3, [r4, #12]
 8013484:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801348c:	4407      	add	r7, r0
 801348e:	eba8 0800 	sub.w	r8, r8, r0
 8013492:	e7e7      	b.n	8013464 <__sflush_r+0xd4>
 8013494:	20400001 	.word	0x20400001

08013498 <_fflush_r>:
 8013498:	b538      	push	{r3, r4, r5, lr}
 801349a:	690b      	ldr	r3, [r1, #16]
 801349c:	4605      	mov	r5, r0
 801349e:	460c      	mov	r4, r1
 80134a0:	b913      	cbnz	r3, 80134a8 <_fflush_r+0x10>
 80134a2:	2500      	movs	r5, #0
 80134a4:	4628      	mov	r0, r5
 80134a6:	bd38      	pop	{r3, r4, r5, pc}
 80134a8:	b118      	cbz	r0, 80134b2 <_fflush_r+0x1a>
 80134aa:	6a03      	ldr	r3, [r0, #32]
 80134ac:	b90b      	cbnz	r3, 80134b2 <_fflush_r+0x1a>
 80134ae:	f7fd fc91 	bl	8010dd4 <__sinit>
 80134b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	d0f3      	beq.n	80134a2 <_fflush_r+0xa>
 80134ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80134bc:	07d0      	lsls	r0, r2, #31
 80134be:	d404      	bmi.n	80134ca <_fflush_r+0x32>
 80134c0:	0599      	lsls	r1, r3, #22
 80134c2:	d402      	bmi.n	80134ca <_fflush_r+0x32>
 80134c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80134c6:	f7fe fbfa 	bl	8011cbe <__retarget_lock_acquire_recursive>
 80134ca:	4628      	mov	r0, r5
 80134cc:	4621      	mov	r1, r4
 80134ce:	f7ff ff5f 	bl	8013390 <__sflush_r>
 80134d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80134d4:	07da      	lsls	r2, r3, #31
 80134d6:	4605      	mov	r5, r0
 80134d8:	d4e4      	bmi.n	80134a4 <_fflush_r+0xc>
 80134da:	89a3      	ldrh	r3, [r4, #12]
 80134dc:	059b      	lsls	r3, r3, #22
 80134de:	d4e1      	bmi.n	80134a4 <_fflush_r+0xc>
 80134e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80134e2:	f7fe fbed 	bl	8011cc0 <__retarget_lock_release_recursive>
 80134e6:	e7dd      	b.n	80134a4 <_fflush_r+0xc>

080134e8 <_Balloc>:
 80134e8:	b570      	push	{r4, r5, r6, lr}
 80134ea:	69c6      	ldr	r6, [r0, #28]
 80134ec:	4604      	mov	r4, r0
 80134ee:	460d      	mov	r5, r1
 80134f0:	b976      	cbnz	r6, 8013510 <_Balloc+0x28>
 80134f2:	2010      	movs	r0, #16
 80134f4:	f7fd f962 	bl	80107bc <malloc>
 80134f8:	4602      	mov	r2, r0
 80134fa:	61e0      	str	r0, [r4, #28]
 80134fc:	b920      	cbnz	r0, 8013508 <_Balloc+0x20>
 80134fe:	4b18      	ldr	r3, [pc, #96]	@ (8013560 <_Balloc+0x78>)
 8013500:	4818      	ldr	r0, [pc, #96]	@ (8013564 <_Balloc+0x7c>)
 8013502:	216b      	movs	r1, #107	@ 0x6b
 8013504:	f000 fd78 	bl	8013ff8 <__assert_func>
 8013508:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801350c:	6006      	str	r6, [r0, #0]
 801350e:	60c6      	str	r6, [r0, #12]
 8013510:	69e6      	ldr	r6, [r4, #28]
 8013512:	68f3      	ldr	r3, [r6, #12]
 8013514:	b183      	cbz	r3, 8013538 <_Balloc+0x50>
 8013516:	69e3      	ldr	r3, [r4, #28]
 8013518:	68db      	ldr	r3, [r3, #12]
 801351a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801351e:	b9b8      	cbnz	r0, 8013550 <_Balloc+0x68>
 8013520:	2101      	movs	r1, #1
 8013522:	fa01 f605 	lsl.w	r6, r1, r5
 8013526:	1d72      	adds	r2, r6, #5
 8013528:	0092      	lsls	r2, r2, #2
 801352a:	4620      	mov	r0, r4
 801352c:	f000 fd82 	bl	8014034 <_calloc_r>
 8013530:	b160      	cbz	r0, 801354c <_Balloc+0x64>
 8013532:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013536:	e00e      	b.n	8013556 <_Balloc+0x6e>
 8013538:	2221      	movs	r2, #33	@ 0x21
 801353a:	2104      	movs	r1, #4
 801353c:	4620      	mov	r0, r4
 801353e:	f000 fd79 	bl	8014034 <_calloc_r>
 8013542:	69e3      	ldr	r3, [r4, #28]
 8013544:	60f0      	str	r0, [r6, #12]
 8013546:	68db      	ldr	r3, [r3, #12]
 8013548:	2b00      	cmp	r3, #0
 801354a:	d1e4      	bne.n	8013516 <_Balloc+0x2e>
 801354c:	2000      	movs	r0, #0
 801354e:	bd70      	pop	{r4, r5, r6, pc}
 8013550:	6802      	ldr	r2, [r0, #0]
 8013552:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013556:	2300      	movs	r3, #0
 8013558:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801355c:	e7f7      	b.n	801354e <_Balloc+0x66>
 801355e:	bf00      	nop
 8013560:	0801539b 	.word	0x0801539b
 8013564:	0801548c 	.word	0x0801548c

08013568 <_Bfree>:
 8013568:	b570      	push	{r4, r5, r6, lr}
 801356a:	69c6      	ldr	r6, [r0, #28]
 801356c:	4605      	mov	r5, r0
 801356e:	460c      	mov	r4, r1
 8013570:	b976      	cbnz	r6, 8013590 <_Bfree+0x28>
 8013572:	2010      	movs	r0, #16
 8013574:	f7fd f922 	bl	80107bc <malloc>
 8013578:	4602      	mov	r2, r0
 801357a:	61e8      	str	r0, [r5, #28]
 801357c:	b920      	cbnz	r0, 8013588 <_Bfree+0x20>
 801357e:	4b09      	ldr	r3, [pc, #36]	@ (80135a4 <_Bfree+0x3c>)
 8013580:	4809      	ldr	r0, [pc, #36]	@ (80135a8 <_Bfree+0x40>)
 8013582:	218f      	movs	r1, #143	@ 0x8f
 8013584:	f000 fd38 	bl	8013ff8 <__assert_func>
 8013588:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801358c:	6006      	str	r6, [r0, #0]
 801358e:	60c6      	str	r6, [r0, #12]
 8013590:	b13c      	cbz	r4, 80135a2 <_Bfree+0x3a>
 8013592:	69eb      	ldr	r3, [r5, #28]
 8013594:	6862      	ldr	r2, [r4, #4]
 8013596:	68db      	ldr	r3, [r3, #12]
 8013598:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801359c:	6021      	str	r1, [r4, #0]
 801359e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80135a2:	bd70      	pop	{r4, r5, r6, pc}
 80135a4:	0801539b 	.word	0x0801539b
 80135a8:	0801548c 	.word	0x0801548c

080135ac <__multadd>:
 80135ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135b0:	690d      	ldr	r5, [r1, #16]
 80135b2:	4607      	mov	r7, r0
 80135b4:	460c      	mov	r4, r1
 80135b6:	461e      	mov	r6, r3
 80135b8:	f101 0c14 	add.w	ip, r1, #20
 80135bc:	2000      	movs	r0, #0
 80135be:	f8dc 3000 	ldr.w	r3, [ip]
 80135c2:	b299      	uxth	r1, r3
 80135c4:	fb02 6101 	mla	r1, r2, r1, r6
 80135c8:	0c1e      	lsrs	r6, r3, #16
 80135ca:	0c0b      	lsrs	r3, r1, #16
 80135cc:	fb02 3306 	mla	r3, r2, r6, r3
 80135d0:	b289      	uxth	r1, r1
 80135d2:	3001      	adds	r0, #1
 80135d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80135d8:	4285      	cmp	r5, r0
 80135da:	f84c 1b04 	str.w	r1, [ip], #4
 80135de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80135e2:	dcec      	bgt.n	80135be <__multadd+0x12>
 80135e4:	b30e      	cbz	r6, 801362a <__multadd+0x7e>
 80135e6:	68a3      	ldr	r3, [r4, #8]
 80135e8:	42ab      	cmp	r3, r5
 80135ea:	dc19      	bgt.n	8013620 <__multadd+0x74>
 80135ec:	6861      	ldr	r1, [r4, #4]
 80135ee:	4638      	mov	r0, r7
 80135f0:	3101      	adds	r1, #1
 80135f2:	f7ff ff79 	bl	80134e8 <_Balloc>
 80135f6:	4680      	mov	r8, r0
 80135f8:	b928      	cbnz	r0, 8013606 <__multadd+0x5a>
 80135fa:	4602      	mov	r2, r0
 80135fc:	4b0c      	ldr	r3, [pc, #48]	@ (8013630 <__multadd+0x84>)
 80135fe:	480d      	ldr	r0, [pc, #52]	@ (8013634 <__multadd+0x88>)
 8013600:	21ba      	movs	r1, #186	@ 0xba
 8013602:	f000 fcf9 	bl	8013ff8 <__assert_func>
 8013606:	6922      	ldr	r2, [r4, #16]
 8013608:	3202      	adds	r2, #2
 801360a:	f104 010c 	add.w	r1, r4, #12
 801360e:	0092      	lsls	r2, r2, #2
 8013610:	300c      	adds	r0, #12
 8013612:	f7fe fb5b 	bl	8011ccc <memcpy>
 8013616:	4621      	mov	r1, r4
 8013618:	4638      	mov	r0, r7
 801361a:	f7ff ffa5 	bl	8013568 <_Bfree>
 801361e:	4644      	mov	r4, r8
 8013620:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013624:	3501      	adds	r5, #1
 8013626:	615e      	str	r6, [r3, #20]
 8013628:	6125      	str	r5, [r4, #16]
 801362a:	4620      	mov	r0, r4
 801362c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013630:	0801540a 	.word	0x0801540a
 8013634:	0801548c 	.word	0x0801548c

08013638 <__s2b>:
 8013638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801363c:	460c      	mov	r4, r1
 801363e:	4615      	mov	r5, r2
 8013640:	461f      	mov	r7, r3
 8013642:	2209      	movs	r2, #9
 8013644:	3308      	adds	r3, #8
 8013646:	4606      	mov	r6, r0
 8013648:	fb93 f3f2 	sdiv	r3, r3, r2
 801364c:	2100      	movs	r1, #0
 801364e:	2201      	movs	r2, #1
 8013650:	429a      	cmp	r2, r3
 8013652:	db09      	blt.n	8013668 <__s2b+0x30>
 8013654:	4630      	mov	r0, r6
 8013656:	f7ff ff47 	bl	80134e8 <_Balloc>
 801365a:	b940      	cbnz	r0, 801366e <__s2b+0x36>
 801365c:	4602      	mov	r2, r0
 801365e:	4b19      	ldr	r3, [pc, #100]	@ (80136c4 <__s2b+0x8c>)
 8013660:	4819      	ldr	r0, [pc, #100]	@ (80136c8 <__s2b+0x90>)
 8013662:	21d3      	movs	r1, #211	@ 0xd3
 8013664:	f000 fcc8 	bl	8013ff8 <__assert_func>
 8013668:	0052      	lsls	r2, r2, #1
 801366a:	3101      	adds	r1, #1
 801366c:	e7f0      	b.n	8013650 <__s2b+0x18>
 801366e:	9b08      	ldr	r3, [sp, #32]
 8013670:	6143      	str	r3, [r0, #20]
 8013672:	2d09      	cmp	r5, #9
 8013674:	f04f 0301 	mov.w	r3, #1
 8013678:	6103      	str	r3, [r0, #16]
 801367a:	dd16      	ble.n	80136aa <__s2b+0x72>
 801367c:	f104 0909 	add.w	r9, r4, #9
 8013680:	46c8      	mov	r8, r9
 8013682:	442c      	add	r4, r5
 8013684:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013688:	4601      	mov	r1, r0
 801368a:	3b30      	subs	r3, #48	@ 0x30
 801368c:	220a      	movs	r2, #10
 801368e:	4630      	mov	r0, r6
 8013690:	f7ff ff8c 	bl	80135ac <__multadd>
 8013694:	45a0      	cmp	r8, r4
 8013696:	d1f5      	bne.n	8013684 <__s2b+0x4c>
 8013698:	f1a5 0408 	sub.w	r4, r5, #8
 801369c:	444c      	add	r4, r9
 801369e:	1b2d      	subs	r5, r5, r4
 80136a0:	1963      	adds	r3, r4, r5
 80136a2:	42bb      	cmp	r3, r7
 80136a4:	db04      	blt.n	80136b0 <__s2b+0x78>
 80136a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80136aa:	340a      	adds	r4, #10
 80136ac:	2509      	movs	r5, #9
 80136ae:	e7f6      	b.n	801369e <__s2b+0x66>
 80136b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80136b4:	4601      	mov	r1, r0
 80136b6:	3b30      	subs	r3, #48	@ 0x30
 80136b8:	220a      	movs	r2, #10
 80136ba:	4630      	mov	r0, r6
 80136bc:	f7ff ff76 	bl	80135ac <__multadd>
 80136c0:	e7ee      	b.n	80136a0 <__s2b+0x68>
 80136c2:	bf00      	nop
 80136c4:	0801540a 	.word	0x0801540a
 80136c8:	0801548c 	.word	0x0801548c

080136cc <__hi0bits>:
 80136cc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80136d0:	4603      	mov	r3, r0
 80136d2:	bf36      	itet	cc
 80136d4:	0403      	lslcc	r3, r0, #16
 80136d6:	2000      	movcs	r0, #0
 80136d8:	2010      	movcc	r0, #16
 80136da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80136de:	bf3c      	itt	cc
 80136e0:	021b      	lslcc	r3, r3, #8
 80136e2:	3008      	addcc	r0, #8
 80136e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80136e8:	bf3c      	itt	cc
 80136ea:	011b      	lslcc	r3, r3, #4
 80136ec:	3004      	addcc	r0, #4
 80136ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80136f2:	bf3c      	itt	cc
 80136f4:	009b      	lslcc	r3, r3, #2
 80136f6:	3002      	addcc	r0, #2
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	db05      	blt.n	8013708 <__hi0bits+0x3c>
 80136fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013700:	f100 0001 	add.w	r0, r0, #1
 8013704:	bf08      	it	eq
 8013706:	2020      	moveq	r0, #32
 8013708:	4770      	bx	lr

0801370a <__lo0bits>:
 801370a:	6803      	ldr	r3, [r0, #0]
 801370c:	4602      	mov	r2, r0
 801370e:	f013 0007 	ands.w	r0, r3, #7
 8013712:	d00b      	beq.n	801372c <__lo0bits+0x22>
 8013714:	07d9      	lsls	r1, r3, #31
 8013716:	d421      	bmi.n	801375c <__lo0bits+0x52>
 8013718:	0798      	lsls	r0, r3, #30
 801371a:	bf49      	itett	mi
 801371c:	085b      	lsrmi	r3, r3, #1
 801371e:	089b      	lsrpl	r3, r3, #2
 8013720:	2001      	movmi	r0, #1
 8013722:	6013      	strmi	r3, [r2, #0]
 8013724:	bf5c      	itt	pl
 8013726:	6013      	strpl	r3, [r2, #0]
 8013728:	2002      	movpl	r0, #2
 801372a:	4770      	bx	lr
 801372c:	b299      	uxth	r1, r3
 801372e:	b909      	cbnz	r1, 8013734 <__lo0bits+0x2a>
 8013730:	0c1b      	lsrs	r3, r3, #16
 8013732:	2010      	movs	r0, #16
 8013734:	b2d9      	uxtb	r1, r3
 8013736:	b909      	cbnz	r1, 801373c <__lo0bits+0x32>
 8013738:	3008      	adds	r0, #8
 801373a:	0a1b      	lsrs	r3, r3, #8
 801373c:	0719      	lsls	r1, r3, #28
 801373e:	bf04      	itt	eq
 8013740:	091b      	lsreq	r3, r3, #4
 8013742:	3004      	addeq	r0, #4
 8013744:	0799      	lsls	r1, r3, #30
 8013746:	bf04      	itt	eq
 8013748:	089b      	lsreq	r3, r3, #2
 801374a:	3002      	addeq	r0, #2
 801374c:	07d9      	lsls	r1, r3, #31
 801374e:	d403      	bmi.n	8013758 <__lo0bits+0x4e>
 8013750:	085b      	lsrs	r3, r3, #1
 8013752:	f100 0001 	add.w	r0, r0, #1
 8013756:	d003      	beq.n	8013760 <__lo0bits+0x56>
 8013758:	6013      	str	r3, [r2, #0]
 801375a:	4770      	bx	lr
 801375c:	2000      	movs	r0, #0
 801375e:	4770      	bx	lr
 8013760:	2020      	movs	r0, #32
 8013762:	4770      	bx	lr

08013764 <__i2b>:
 8013764:	b510      	push	{r4, lr}
 8013766:	460c      	mov	r4, r1
 8013768:	2101      	movs	r1, #1
 801376a:	f7ff febd 	bl	80134e8 <_Balloc>
 801376e:	4602      	mov	r2, r0
 8013770:	b928      	cbnz	r0, 801377e <__i2b+0x1a>
 8013772:	4b05      	ldr	r3, [pc, #20]	@ (8013788 <__i2b+0x24>)
 8013774:	4805      	ldr	r0, [pc, #20]	@ (801378c <__i2b+0x28>)
 8013776:	f240 1145 	movw	r1, #325	@ 0x145
 801377a:	f000 fc3d 	bl	8013ff8 <__assert_func>
 801377e:	2301      	movs	r3, #1
 8013780:	6144      	str	r4, [r0, #20]
 8013782:	6103      	str	r3, [r0, #16]
 8013784:	bd10      	pop	{r4, pc}
 8013786:	bf00      	nop
 8013788:	0801540a 	.word	0x0801540a
 801378c:	0801548c 	.word	0x0801548c

08013790 <__multiply>:
 8013790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013794:	4617      	mov	r7, r2
 8013796:	690a      	ldr	r2, [r1, #16]
 8013798:	693b      	ldr	r3, [r7, #16]
 801379a:	429a      	cmp	r2, r3
 801379c:	bfa8      	it	ge
 801379e:	463b      	movge	r3, r7
 80137a0:	4689      	mov	r9, r1
 80137a2:	bfa4      	itt	ge
 80137a4:	460f      	movge	r7, r1
 80137a6:	4699      	movge	r9, r3
 80137a8:	693d      	ldr	r5, [r7, #16]
 80137aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80137ae:	68bb      	ldr	r3, [r7, #8]
 80137b0:	6879      	ldr	r1, [r7, #4]
 80137b2:	eb05 060a 	add.w	r6, r5, sl
 80137b6:	42b3      	cmp	r3, r6
 80137b8:	b085      	sub	sp, #20
 80137ba:	bfb8      	it	lt
 80137bc:	3101      	addlt	r1, #1
 80137be:	f7ff fe93 	bl	80134e8 <_Balloc>
 80137c2:	b930      	cbnz	r0, 80137d2 <__multiply+0x42>
 80137c4:	4602      	mov	r2, r0
 80137c6:	4b41      	ldr	r3, [pc, #260]	@ (80138cc <__multiply+0x13c>)
 80137c8:	4841      	ldr	r0, [pc, #260]	@ (80138d0 <__multiply+0x140>)
 80137ca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80137ce:	f000 fc13 	bl	8013ff8 <__assert_func>
 80137d2:	f100 0414 	add.w	r4, r0, #20
 80137d6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80137da:	4623      	mov	r3, r4
 80137dc:	2200      	movs	r2, #0
 80137de:	4573      	cmp	r3, lr
 80137e0:	d320      	bcc.n	8013824 <__multiply+0x94>
 80137e2:	f107 0814 	add.w	r8, r7, #20
 80137e6:	f109 0114 	add.w	r1, r9, #20
 80137ea:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80137ee:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80137f2:	9302      	str	r3, [sp, #8]
 80137f4:	1beb      	subs	r3, r5, r7
 80137f6:	3b15      	subs	r3, #21
 80137f8:	f023 0303 	bic.w	r3, r3, #3
 80137fc:	3304      	adds	r3, #4
 80137fe:	3715      	adds	r7, #21
 8013800:	42bd      	cmp	r5, r7
 8013802:	bf38      	it	cc
 8013804:	2304      	movcc	r3, #4
 8013806:	9301      	str	r3, [sp, #4]
 8013808:	9b02      	ldr	r3, [sp, #8]
 801380a:	9103      	str	r1, [sp, #12]
 801380c:	428b      	cmp	r3, r1
 801380e:	d80c      	bhi.n	801382a <__multiply+0x9a>
 8013810:	2e00      	cmp	r6, #0
 8013812:	dd03      	ble.n	801381c <__multiply+0x8c>
 8013814:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013818:	2b00      	cmp	r3, #0
 801381a:	d055      	beq.n	80138c8 <__multiply+0x138>
 801381c:	6106      	str	r6, [r0, #16]
 801381e:	b005      	add	sp, #20
 8013820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013824:	f843 2b04 	str.w	r2, [r3], #4
 8013828:	e7d9      	b.n	80137de <__multiply+0x4e>
 801382a:	f8b1 a000 	ldrh.w	sl, [r1]
 801382e:	f1ba 0f00 	cmp.w	sl, #0
 8013832:	d01f      	beq.n	8013874 <__multiply+0xe4>
 8013834:	46c4      	mov	ip, r8
 8013836:	46a1      	mov	r9, r4
 8013838:	2700      	movs	r7, #0
 801383a:	f85c 2b04 	ldr.w	r2, [ip], #4
 801383e:	f8d9 3000 	ldr.w	r3, [r9]
 8013842:	fa1f fb82 	uxth.w	fp, r2
 8013846:	b29b      	uxth	r3, r3
 8013848:	fb0a 330b 	mla	r3, sl, fp, r3
 801384c:	443b      	add	r3, r7
 801384e:	f8d9 7000 	ldr.w	r7, [r9]
 8013852:	0c12      	lsrs	r2, r2, #16
 8013854:	0c3f      	lsrs	r7, r7, #16
 8013856:	fb0a 7202 	mla	r2, sl, r2, r7
 801385a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801385e:	b29b      	uxth	r3, r3
 8013860:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013864:	4565      	cmp	r5, ip
 8013866:	f849 3b04 	str.w	r3, [r9], #4
 801386a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801386e:	d8e4      	bhi.n	801383a <__multiply+0xaa>
 8013870:	9b01      	ldr	r3, [sp, #4]
 8013872:	50e7      	str	r7, [r4, r3]
 8013874:	9b03      	ldr	r3, [sp, #12]
 8013876:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801387a:	3104      	adds	r1, #4
 801387c:	f1b9 0f00 	cmp.w	r9, #0
 8013880:	d020      	beq.n	80138c4 <__multiply+0x134>
 8013882:	6823      	ldr	r3, [r4, #0]
 8013884:	4647      	mov	r7, r8
 8013886:	46a4      	mov	ip, r4
 8013888:	f04f 0a00 	mov.w	sl, #0
 801388c:	f8b7 b000 	ldrh.w	fp, [r7]
 8013890:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013894:	fb09 220b 	mla	r2, r9, fp, r2
 8013898:	4452      	add	r2, sl
 801389a:	b29b      	uxth	r3, r3
 801389c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80138a0:	f84c 3b04 	str.w	r3, [ip], #4
 80138a4:	f857 3b04 	ldr.w	r3, [r7], #4
 80138a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80138ac:	f8bc 3000 	ldrh.w	r3, [ip]
 80138b0:	fb09 330a 	mla	r3, r9, sl, r3
 80138b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80138b8:	42bd      	cmp	r5, r7
 80138ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80138be:	d8e5      	bhi.n	801388c <__multiply+0xfc>
 80138c0:	9a01      	ldr	r2, [sp, #4]
 80138c2:	50a3      	str	r3, [r4, r2]
 80138c4:	3404      	adds	r4, #4
 80138c6:	e79f      	b.n	8013808 <__multiply+0x78>
 80138c8:	3e01      	subs	r6, #1
 80138ca:	e7a1      	b.n	8013810 <__multiply+0x80>
 80138cc:	0801540a 	.word	0x0801540a
 80138d0:	0801548c 	.word	0x0801548c

080138d4 <__pow5mult>:
 80138d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80138d8:	4615      	mov	r5, r2
 80138da:	f012 0203 	ands.w	r2, r2, #3
 80138de:	4607      	mov	r7, r0
 80138e0:	460e      	mov	r6, r1
 80138e2:	d007      	beq.n	80138f4 <__pow5mult+0x20>
 80138e4:	4c25      	ldr	r4, [pc, #148]	@ (801397c <__pow5mult+0xa8>)
 80138e6:	3a01      	subs	r2, #1
 80138e8:	2300      	movs	r3, #0
 80138ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80138ee:	f7ff fe5d 	bl	80135ac <__multadd>
 80138f2:	4606      	mov	r6, r0
 80138f4:	10ad      	asrs	r5, r5, #2
 80138f6:	d03d      	beq.n	8013974 <__pow5mult+0xa0>
 80138f8:	69fc      	ldr	r4, [r7, #28]
 80138fa:	b97c      	cbnz	r4, 801391c <__pow5mult+0x48>
 80138fc:	2010      	movs	r0, #16
 80138fe:	f7fc ff5d 	bl	80107bc <malloc>
 8013902:	4602      	mov	r2, r0
 8013904:	61f8      	str	r0, [r7, #28]
 8013906:	b928      	cbnz	r0, 8013914 <__pow5mult+0x40>
 8013908:	4b1d      	ldr	r3, [pc, #116]	@ (8013980 <__pow5mult+0xac>)
 801390a:	481e      	ldr	r0, [pc, #120]	@ (8013984 <__pow5mult+0xb0>)
 801390c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013910:	f000 fb72 	bl	8013ff8 <__assert_func>
 8013914:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013918:	6004      	str	r4, [r0, #0]
 801391a:	60c4      	str	r4, [r0, #12]
 801391c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013920:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013924:	b94c      	cbnz	r4, 801393a <__pow5mult+0x66>
 8013926:	f240 2171 	movw	r1, #625	@ 0x271
 801392a:	4638      	mov	r0, r7
 801392c:	f7ff ff1a 	bl	8013764 <__i2b>
 8013930:	2300      	movs	r3, #0
 8013932:	f8c8 0008 	str.w	r0, [r8, #8]
 8013936:	4604      	mov	r4, r0
 8013938:	6003      	str	r3, [r0, #0]
 801393a:	f04f 0900 	mov.w	r9, #0
 801393e:	07eb      	lsls	r3, r5, #31
 8013940:	d50a      	bpl.n	8013958 <__pow5mult+0x84>
 8013942:	4631      	mov	r1, r6
 8013944:	4622      	mov	r2, r4
 8013946:	4638      	mov	r0, r7
 8013948:	f7ff ff22 	bl	8013790 <__multiply>
 801394c:	4631      	mov	r1, r6
 801394e:	4680      	mov	r8, r0
 8013950:	4638      	mov	r0, r7
 8013952:	f7ff fe09 	bl	8013568 <_Bfree>
 8013956:	4646      	mov	r6, r8
 8013958:	106d      	asrs	r5, r5, #1
 801395a:	d00b      	beq.n	8013974 <__pow5mult+0xa0>
 801395c:	6820      	ldr	r0, [r4, #0]
 801395e:	b938      	cbnz	r0, 8013970 <__pow5mult+0x9c>
 8013960:	4622      	mov	r2, r4
 8013962:	4621      	mov	r1, r4
 8013964:	4638      	mov	r0, r7
 8013966:	f7ff ff13 	bl	8013790 <__multiply>
 801396a:	6020      	str	r0, [r4, #0]
 801396c:	f8c0 9000 	str.w	r9, [r0]
 8013970:	4604      	mov	r4, r0
 8013972:	e7e4      	b.n	801393e <__pow5mult+0x6a>
 8013974:	4630      	mov	r0, r6
 8013976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801397a:	bf00      	nop
 801397c:	0801567c 	.word	0x0801567c
 8013980:	0801539b 	.word	0x0801539b
 8013984:	0801548c 	.word	0x0801548c

08013988 <__lshift>:
 8013988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801398c:	460c      	mov	r4, r1
 801398e:	6849      	ldr	r1, [r1, #4]
 8013990:	6923      	ldr	r3, [r4, #16]
 8013992:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013996:	68a3      	ldr	r3, [r4, #8]
 8013998:	4607      	mov	r7, r0
 801399a:	4691      	mov	r9, r2
 801399c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80139a0:	f108 0601 	add.w	r6, r8, #1
 80139a4:	42b3      	cmp	r3, r6
 80139a6:	db0b      	blt.n	80139c0 <__lshift+0x38>
 80139a8:	4638      	mov	r0, r7
 80139aa:	f7ff fd9d 	bl	80134e8 <_Balloc>
 80139ae:	4605      	mov	r5, r0
 80139b0:	b948      	cbnz	r0, 80139c6 <__lshift+0x3e>
 80139b2:	4602      	mov	r2, r0
 80139b4:	4b28      	ldr	r3, [pc, #160]	@ (8013a58 <__lshift+0xd0>)
 80139b6:	4829      	ldr	r0, [pc, #164]	@ (8013a5c <__lshift+0xd4>)
 80139b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80139bc:	f000 fb1c 	bl	8013ff8 <__assert_func>
 80139c0:	3101      	adds	r1, #1
 80139c2:	005b      	lsls	r3, r3, #1
 80139c4:	e7ee      	b.n	80139a4 <__lshift+0x1c>
 80139c6:	2300      	movs	r3, #0
 80139c8:	f100 0114 	add.w	r1, r0, #20
 80139cc:	f100 0210 	add.w	r2, r0, #16
 80139d0:	4618      	mov	r0, r3
 80139d2:	4553      	cmp	r3, sl
 80139d4:	db33      	blt.n	8013a3e <__lshift+0xb6>
 80139d6:	6920      	ldr	r0, [r4, #16]
 80139d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80139dc:	f104 0314 	add.w	r3, r4, #20
 80139e0:	f019 091f 	ands.w	r9, r9, #31
 80139e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80139e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80139ec:	d02b      	beq.n	8013a46 <__lshift+0xbe>
 80139ee:	f1c9 0e20 	rsb	lr, r9, #32
 80139f2:	468a      	mov	sl, r1
 80139f4:	2200      	movs	r2, #0
 80139f6:	6818      	ldr	r0, [r3, #0]
 80139f8:	fa00 f009 	lsl.w	r0, r0, r9
 80139fc:	4310      	orrs	r0, r2
 80139fe:	f84a 0b04 	str.w	r0, [sl], #4
 8013a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a06:	459c      	cmp	ip, r3
 8013a08:	fa22 f20e 	lsr.w	r2, r2, lr
 8013a0c:	d8f3      	bhi.n	80139f6 <__lshift+0x6e>
 8013a0e:	ebac 0304 	sub.w	r3, ip, r4
 8013a12:	3b15      	subs	r3, #21
 8013a14:	f023 0303 	bic.w	r3, r3, #3
 8013a18:	3304      	adds	r3, #4
 8013a1a:	f104 0015 	add.w	r0, r4, #21
 8013a1e:	4560      	cmp	r0, ip
 8013a20:	bf88      	it	hi
 8013a22:	2304      	movhi	r3, #4
 8013a24:	50ca      	str	r2, [r1, r3]
 8013a26:	b10a      	cbz	r2, 8013a2c <__lshift+0xa4>
 8013a28:	f108 0602 	add.w	r6, r8, #2
 8013a2c:	3e01      	subs	r6, #1
 8013a2e:	4638      	mov	r0, r7
 8013a30:	612e      	str	r6, [r5, #16]
 8013a32:	4621      	mov	r1, r4
 8013a34:	f7ff fd98 	bl	8013568 <_Bfree>
 8013a38:	4628      	mov	r0, r5
 8013a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a3e:	f842 0f04 	str.w	r0, [r2, #4]!
 8013a42:	3301      	adds	r3, #1
 8013a44:	e7c5      	b.n	80139d2 <__lshift+0x4a>
 8013a46:	3904      	subs	r1, #4
 8013a48:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a4c:	f841 2f04 	str.w	r2, [r1, #4]!
 8013a50:	459c      	cmp	ip, r3
 8013a52:	d8f9      	bhi.n	8013a48 <__lshift+0xc0>
 8013a54:	e7ea      	b.n	8013a2c <__lshift+0xa4>
 8013a56:	bf00      	nop
 8013a58:	0801540a 	.word	0x0801540a
 8013a5c:	0801548c 	.word	0x0801548c

08013a60 <__mcmp>:
 8013a60:	690a      	ldr	r2, [r1, #16]
 8013a62:	4603      	mov	r3, r0
 8013a64:	6900      	ldr	r0, [r0, #16]
 8013a66:	1a80      	subs	r0, r0, r2
 8013a68:	b530      	push	{r4, r5, lr}
 8013a6a:	d10e      	bne.n	8013a8a <__mcmp+0x2a>
 8013a6c:	3314      	adds	r3, #20
 8013a6e:	3114      	adds	r1, #20
 8013a70:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013a74:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013a78:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013a7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013a80:	4295      	cmp	r5, r2
 8013a82:	d003      	beq.n	8013a8c <__mcmp+0x2c>
 8013a84:	d205      	bcs.n	8013a92 <__mcmp+0x32>
 8013a86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013a8a:	bd30      	pop	{r4, r5, pc}
 8013a8c:	42a3      	cmp	r3, r4
 8013a8e:	d3f3      	bcc.n	8013a78 <__mcmp+0x18>
 8013a90:	e7fb      	b.n	8013a8a <__mcmp+0x2a>
 8013a92:	2001      	movs	r0, #1
 8013a94:	e7f9      	b.n	8013a8a <__mcmp+0x2a>
	...

08013a98 <__mdiff>:
 8013a98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a9c:	4689      	mov	r9, r1
 8013a9e:	4606      	mov	r6, r0
 8013aa0:	4611      	mov	r1, r2
 8013aa2:	4648      	mov	r0, r9
 8013aa4:	4614      	mov	r4, r2
 8013aa6:	f7ff ffdb 	bl	8013a60 <__mcmp>
 8013aaa:	1e05      	subs	r5, r0, #0
 8013aac:	d112      	bne.n	8013ad4 <__mdiff+0x3c>
 8013aae:	4629      	mov	r1, r5
 8013ab0:	4630      	mov	r0, r6
 8013ab2:	f7ff fd19 	bl	80134e8 <_Balloc>
 8013ab6:	4602      	mov	r2, r0
 8013ab8:	b928      	cbnz	r0, 8013ac6 <__mdiff+0x2e>
 8013aba:	4b3f      	ldr	r3, [pc, #252]	@ (8013bb8 <__mdiff+0x120>)
 8013abc:	f240 2137 	movw	r1, #567	@ 0x237
 8013ac0:	483e      	ldr	r0, [pc, #248]	@ (8013bbc <__mdiff+0x124>)
 8013ac2:	f000 fa99 	bl	8013ff8 <__assert_func>
 8013ac6:	2301      	movs	r3, #1
 8013ac8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013acc:	4610      	mov	r0, r2
 8013ace:	b003      	add	sp, #12
 8013ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ad4:	bfbc      	itt	lt
 8013ad6:	464b      	movlt	r3, r9
 8013ad8:	46a1      	movlt	r9, r4
 8013ada:	4630      	mov	r0, r6
 8013adc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013ae0:	bfba      	itte	lt
 8013ae2:	461c      	movlt	r4, r3
 8013ae4:	2501      	movlt	r5, #1
 8013ae6:	2500      	movge	r5, #0
 8013ae8:	f7ff fcfe 	bl	80134e8 <_Balloc>
 8013aec:	4602      	mov	r2, r0
 8013aee:	b918      	cbnz	r0, 8013af8 <__mdiff+0x60>
 8013af0:	4b31      	ldr	r3, [pc, #196]	@ (8013bb8 <__mdiff+0x120>)
 8013af2:	f240 2145 	movw	r1, #581	@ 0x245
 8013af6:	e7e3      	b.n	8013ac0 <__mdiff+0x28>
 8013af8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013afc:	6926      	ldr	r6, [r4, #16]
 8013afe:	60c5      	str	r5, [r0, #12]
 8013b00:	f109 0310 	add.w	r3, r9, #16
 8013b04:	f109 0514 	add.w	r5, r9, #20
 8013b08:	f104 0e14 	add.w	lr, r4, #20
 8013b0c:	f100 0b14 	add.w	fp, r0, #20
 8013b10:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013b14:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013b18:	9301      	str	r3, [sp, #4]
 8013b1a:	46d9      	mov	r9, fp
 8013b1c:	f04f 0c00 	mov.w	ip, #0
 8013b20:	9b01      	ldr	r3, [sp, #4]
 8013b22:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013b26:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013b2a:	9301      	str	r3, [sp, #4]
 8013b2c:	fa1f f38a 	uxth.w	r3, sl
 8013b30:	4619      	mov	r1, r3
 8013b32:	b283      	uxth	r3, r0
 8013b34:	1acb      	subs	r3, r1, r3
 8013b36:	0c00      	lsrs	r0, r0, #16
 8013b38:	4463      	add	r3, ip
 8013b3a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013b3e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013b42:	b29b      	uxth	r3, r3
 8013b44:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013b48:	4576      	cmp	r6, lr
 8013b4a:	f849 3b04 	str.w	r3, [r9], #4
 8013b4e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013b52:	d8e5      	bhi.n	8013b20 <__mdiff+0x88>
 8013b54:	1b33      	subs	r3, r6, r4
 8013b56:	3b15      	subs	r3, #21
 8013b58:	f023 0303 	bic.w	r3, r3, #3
 8013b5c:	3415      	adds	r4, #21
 8013b5e:	3304      	adds	r3, #4
 8013b60:	42a6      	cmp	r6, r4
 8013b62:	bf38      	it	cc
 8013b64:	2304      	movcc	r3, #4
 8013b66:	441d      	add	r5, r3
 8013b68:	445b      	add	r3, fp
 8013b6a:	461e      	mov	r6, r3
 8013b6c:	462c      	mov	r4, r5
 8013b6e:	4544      	cmp	r4, r8
 8013b70:	d30e      	bcc.n	8013b90 <__mdiff+0xf8>
 8013b72:	f108 0103 	add.w	r1, r8, #3
 8013b76:	1b49      	subs	r1, r1, r5
 8013b78:	f021 0103 	bic.w	r1, r1, #3
 8013b7c:	3d03      	subs	r5, #3
 8013b7e:	45a8      	cmp	r8, r5
 8013b80:	bf38      	it	cc
 8013b82:	2100      	movcc	r1, #0
 8013b84:	440b      	add	r3, r1
 8013b86:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013b8a:	b191      	cbz	r1, 8013bb2 <__mdiff+0x11a>
 8013b8c:	6117      	str	r7, [r2, #16]
 8013b8e:	e79d      	b.n	8013acc <__mdiff+0x34>
 8013b90:	f854 1b04 	ldr.w	r1, [r4], #4
 8013b94:	46e6      	mov	lr, ip
 8013b96:	0c08      	lsrs	r0, r1, #16
 8013b98:	fa1c fc81 	uxtah	ip, ip, r1
 8013b9c:	4471      	add	r1, lr
 8013b9e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013ba2:	b289      	uxth	r1, r1
 8013ba4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013ba8:	f846 1b04 	str.w	r1, [r6], #4
 8013bac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013bb0:	e7dd      	b.n	8013b6e <__mdiff+0xd6>
 8013bb2:	3f01      	subs	r7, #1
 8013bb4:	e7e7      	b.n	8013b86 <__mdiff+0xee>
 8013bb6:	bf00      	nop
 8013bb8:	0801540a 	.word	0x0801540a
 8013bbc:	0801548c 	.word	0x0801548c

08013bc0 <__ulp>:
 8013bc0:	b082      	sub	sp, #8
 8013bc2:	ed8d 0b00 	vstr	d0, [sp]
 8013bc6:	9a01      	ldr	r2, [sp, #4]
 8013bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8013c08 <__ulp+0x48>)
 8013bca:	4013      	ands	r3, r2
 8013bcc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	dc08      	bgt.n	8013be6 <__ulp+0x26>
 8013bd4:	425b      	negs	r3, r3
 8013bd6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8013bda:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013bde:	da04      	bge.n	8013bea <__ulp+0x2a>
 8013be0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013be4:	4113      	asrs	r3, r2
 8013be6:	2200      	movs	r2, #0
 8013be8:	e008      	b.n	8013bfc <__ulp+0x3c>
 8013bea:	f1a2 0314 	sub.w	r3, r2, #20
 8013bee:	2b1e      	cmp	r3, #30
 8013bf0:	bfda      	itte	le
 8013bf2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8013bf6:	40da      	lsrle	r2, r3
 8013bf8:	2201      	movgt	r2, #1
 8013bfa:	2300      	movs	r3, #0
 8013bfc:	4619      	mov	r1, r3
 8013bfe:	4610      	mov	r0, r2
 8013c00:	ec41 0b10 	vmov	d0, r0, r1
 8013c04:	b002      	add	sp, #8
 8013c06:	4770      	bx	lr
 8013c08:	7ff00000 	.word	0x7ff00000

08013c0c <__b2d>:
 8013c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c10:	6906      	ldr	r6, [r0, #16]
 8013c12:	f100 0814 	add.w	r8, r0, #20
 8013c16:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013c1a:	1f37      	subs	r7, r6, #4
 8013c1c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013c20:	4610      	mov	r0, r2
 8013c22:	f7ff fd53 	bl	80136cc <__hi0bits>
 8013c26:	f1c0 0320 	rsb	r3, r0, #32
 8013c2a:	280a      	cmp	r0, #10
 8013c2c:	600b      	str	r3, [r1, #0]
 8013c2e:	491b      	ldr	r1, [pc, #108]	@ (8013c9c <__b2d+0x90>)
 8013c30:	dc15      	bgt.n	8013c5e <__b2d+0x52>
 8013c32:	f1c0 0c0b 	rsb	ip, r0, #11
 8013c36:	fa22 f30c 	lsr.w	r3, r2, ip
 8013c3a:	45b8      	cmp	r8, r7
 8013c3c:	ea43 0501 	orr.w	r5, r3, r1
 8013c40:	bf34      	ite	cc
 8013c42:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013c46:	2300      	movcs	r3, #0
 8013c48:	3015      	adds	r0, #21
 8013c4a:	fa02 f000 	lsl.w	r0, r2, r0
 8013c4e:	fa23 f30c 	lsr.w	r3, r3, ip
 8013c52:	4303      	orrs	r3, r0
 8013c54:	461c      	mov	r4, r3
 8013c56:	ec45 4b10 	vmov	d0, r4, r5
 8013c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c5e:	45b8      	cmp	r8, r7
 8013c60:	bf3a      	itte	cc
 8013c62:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013c66:	f1a6 0708 	subcc.w	r7, r6, #8
 8013c6a:	2300      	movcs	r3, #0
 8013c6c:	380b      	subs	r0, #11
 8013c6e:	d012      	beq.n	8013c96 <__b2d+0x8a>
 8013c70:	f1c0 0120 	rsb	r1, r0, #32
 8013c74:	fa23 f401 	lsr.w	r4, r3, r1
 8013c78:	4082      	lsls	r2, r0
 8013c7a:	4322      	orrs	r2, r4
 8013c7c:	4547      	cmp	r7, r8
 8013c7e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8013c82:	bf8c      	ite	hi
 8013c84:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8013c88:	2200      	movls	r2, #0
 8013c8a:	4083      	lsls	r3, r0
 8013c8c:	40ca      	lsrs	r2, r1
 8013c8e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8013c92:	4313      	orrs	r3, r2
 8013c94:	e7de      	b.n	8013c54 <__b2d+0x48>
 8013c96:	ea42 0501 	orr.w	r5, r2, r1
 8013c9a:	e7db      	b.n	8013c54 <__b2d+0x48>
 8013c9c:	3ff00000 	.word	0x3ff00000

08013ca0 <__d2b>:
 8013ca0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013ca4:	460f      	mov	r7, r1
 8013ca6:	2101      	movs	r1, #1
 8013ca8:	ec59 8b10 	vmov	r8, r9, d0
 8013cac:	4616      	mov	r6, r2
 8013cae:	f7ff fc1b 	bl	80134e8 <_Balloc>
 8013cb2:	4604      	mov	r4, r0
 8013cb4:	b930      	cbnz	r0, 8013cc4 <__d2b+0x24>
 8013cb6:	4602      	mov	r2, r0
 8013cb8:	4b23      	ldr	r3, [pc, #140]	@ (8013d48 <__d2b+0xa8>)
 8013cba:	4824      	ldr	r0, [pc, #144]	@ (8013d4c <__d2b+0xac>)
 8013cbc:	f240 310f 	movw	r1, #783	@ 0x30f
 8013cc0:	f000 f99a 	bl	8013ff8 <__assert_func>
 8013cc4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013cc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013ccc:	b10d      	cbz	r5, 8013cd2 <__d2b+0x32>
 8013cce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013cd2:	9301      	str	r3, [sp, #4]
 8013cd4:	f1b8 0300 	subs.w	r3, r8, #0
 8013cd8:	d023      	beq.n	8013d22 <__d2b+0x82>
 8013cda:	4668      	mov	r0, sp
 8013cdc:	9300      	str	r3, [sp, #0]
 8013cde:	f7ff fd14 	bl	801370a <__lo0bits>
 8013ce2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013ce6:	b1d0      	cbz	r0, 8013d1e <__d2b+0x7e>
 8013ce8:	f1c0 0320 	rsb	r3, r0, #32
 8013cec:	fa02 f303 	lsl.w	r3, r2, r3
 8013cf0:	430b      	orrs	r3, r1
 8013cf2:	40c2      	lsrs	r2, r0
 8013cf4:	6163      	str	r3, [r4, #20]
 8013cf6:	9201      	str	r2, [sp, #4]
 8013cf8:	9b01      	ldr	r3, [sp, #4]
 8013cfa:	61a3      	str	r3, [r4, #24]
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	bf0c      	ite	eq
 8013d00:	2201      	moveq	r2, #1
 8013d02:	2202      	movne	r2, #2
 8013d04:	6122      	str	r2, [r4, #16]
 8013d06:	b1a5      	cbz	r5, 8013d32 <__d2b+0x92>
 8013d08:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013d0c:	4405      	add	r5, r0
 8013d0e:	603d      	str	r5, [r7, #0]
 8013d10:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013d14:	6030      	str	r0, [r6, #0]
 8013d16:	4620      	mov	r0, r4
 8013d18:	b003      	add	sp, #12
 8013d1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013d1e:	6161      	str	r1, [r4, #20]
 8013d20:	e7ea      	b.n	8013cf8 <__d2b+0x58>
 8013d22:	a801      	add	r0, sp, #4
 8013d24:	f7ff fcf1 	bl	801370a <__lo0bits>
 8013d28:	9b01      	ldr	r3, [sp, #4]
 8013d2a:	6163      	str	r3, [r4, #20]
 8013d2c:	3020      	adds	r0, #32
 8013d2e:	2201      	movs	r2, #1
 8013d30:	e7e8      	b.n	8013d04 <__d2b+0x64>
 8013d32:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013d36:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013d3a:	6038      	str	r0, [r7, #0]
 8013d3c:	6918      	ldr	r0, [r3, #16]
 8013d3e:	f7ff fcc5 	bl	80136cc <__hi0bits>
 8013d42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013d46:	e7e5      	b.n	8013d14 <__d2b+0x74>
 8013d48:	0801540a 	.word	0x0801540a
 8013d4c:	0801548c 	.word	0x0801548c

08013d50 <__ratio>:
 8013d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d54:	b085      	sub	sp, #20
 8013d56:	e9cd 1000 	strd	r1, r0, [sp]
 8013d5a:	a902      	add	r1, sp, #8
 8013d5c:	f7ff ff56 	bl	8013c0c <__b2d>
 8013d60:	9800      	ldr	r0, [sp, #0]
 8013d62:	a903      	add	r1, sp, #12
 8013d64:	ec55 4b10 	vmov	r4, r5, d0
 8013d68:	f7ff ff50 	bl	8013c0c <__b2d>
 8013d6c:	9b01      	ldr	r3, [sp, #4]
 8013d6e:	6919      	ldr	r1, [r3, #16]
 8013d70:	9b00      	ldr	r3, [sp, #0]
 8013d72:	691b      	ldr	r3, [r3, #16]
 8013d74:	1ac9      	subs	r1, r1, r3
 8013d76:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8013d7a:	1a9b      	subs	r3, r3, r2
 8013d7c:	ec5b ab10 	vmov	sl, fp, d0
 8013d80:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	bfce      	itee	gt
 8013d88:	462a      	movgt	r2, r5
 8013d8a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013d8e:	465a      	movle	r2, fp
 8013d90:	462f      	mov	r7, r5
 8013d92:	46d9      	mov	r9, fp
 8013d94:	bfcc      	ite	gt
 8013d96:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8013d9a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8013d9e:	464b      	mov	r3, r9
 8013da0:	4652      	mov	r2, sl
 8013da2:	4620      	mov	r0, r4
 8013da4:	4639      	mov	r1, r7
 8013da6:	f7ec fd61 	bl	800086c <__aeabi_ddiv>
 8013daa:	ec41 0b10 	vmov	d0, r0, r1
 8013dae:	b005      	add	sp, #20
 8013db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013db4 <__copybits>:
 8013db4:	3901      	subs	r1, #1
 8013db6:	b570      	push	{r4, r5, r6, lr}
 8013db8:	1149      	asrs	r1, r1, #5
 8013dba:	6914      	ldr	r4, [r2, #16]
 8013dbc:	3101      	adds	r1, #1
 8013dbe:	f102 0314 	add.w	r3, r2, #20
 8013dc2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013dc6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013dca:	1f05      	subs	r5, r0, #4
 8013dcc:	42a3      	cmp	r3, r4
 8013dce:	d30c      	bcc.n	8013dea <__copybits+0x36>
 8013dd0:	1aa3      	subs	r3, r4, r2
 8013dd2:	3b11      	subs	r3, #17
 8013dd4:	f023 0303 	bic.w	r3, r3, #3
 8013dd8:	3211      	adds	r2, #17
 8013dda:	42a2      	cmp	r2, r4
 8013ddc:	bf88      	it	hi
 8013dde:	2300      	movhi	r3, #0
 8013de0:	4418      	add	r0, r3
 8013de2:	2300      	movs	r3, #0
 8013de4:	4288      	cmp	r0, r1
 8013de6:	d305      	bcc.n	8013df4 <__copybits+0x40>
 8013de8:	bd70      	pop	{r4, r5, r6, pc}
 8013dea:	f853 6b04 	ldr.w	r6, [r3], #4
 8013dee:	f845 6f04 	str.w	r6, [r5, #4]!
 8013df2:	e7eb      	b.n	8013dcc <__copybits+0x18>
 8013df4:	f840 3b04 	str.w	r3, [r0], #4
 8013df8:	e7f4      	b.n	8013de4 <__copybits+0x30>

08013dfa <__any_on>:
 8013dfa:	f100 0214 	add.w	r2, r0, #20
 8013dfe:	6900      	ldr	r0, [r0, #16]
 8013e00:	114b      	asrs	r3, r1, #5
 8013e02:	4298      	cmp	r0, r3
 8013e04:	b510      	push	{r4, lr}
 8013e06:	db11      	blt.n	8013e2c <__any_on+0x32>
 8013e08:	dd0a      	ble.n	8013e20 <__any_on+0x26>
 8013e0a:	f011 011f 	ands.w	r1, r1, #31
 8013e0e:	d007      	beq.n	8013e20 <__any_on+0x26>
 8013e10:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013e14:	fa24 f001 	lsr.w	r0, r4, r1
 8013e18:	fa00 f101 	lsl.w	r1, r0, r1
 8013e1c:	428c      	cmp	r4, r1
 8013e1e:	d10b      	bne.n	8013e38 <__any_on+0x3e>
 8013e20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013e24:	4293      	cmp	r3, r2
 8013e26:	d803      	bhi.n	8013e30 <__any_on+0x36>
 8013e28:	2000      	movs	r0, #0
 8013e2a:	bd10      	pop	{r4, pc}
 8013e2c:	4603      	mov	r3, r0
 8013e2e:	e7f7      	b.n	8013e20 <__any_on+0x26>
 8013e30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013e34:	2900      	cmp	r1, #0
 8013e36:	d0f5      	beq.n	8013e24 <__any_on+0x2a>
 8013e38:	2001      	movs	r0, #1
 8013e3a:	e7f6      	b.n	8013e2a <__any_on+0x30>

08013e3c <__sread>:
 8013e3c:	b510      	push	{r4, lr}
 8013e3e:	460c      	mov	r4, r1
 8013e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e44:	f000 f8a4 	bl	8013f90 <_read_r>
 8013e48:	2800      	cmp	r0, #0
 8013e4a:	bfab      	itete	ge
 8013e4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013e4e:	89a3      	ldrhlt	r3, [r4, #12]
 8013e50:	181b      	addge	r3, r3, r0
 8013e52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013e56:	bfac      	ite	ge
 8013e58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013e5a:	81a3      	strhlt	r3, [r4, #12]
 8013e5c:	bd10      	pop	{r4, pc}

08013e5e <__swrite>:
 8013e5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e62:	461f      	mov	r7, r3
 8013e64:	898b      	ldrh	r3, [r1, #12]
 8013e66:	05db      	lsls	r3, r3, #23
 8013e68:	4605      	mov	r5, r0
 8013e6a:	460c      	mov	r4, r1
 8013e6c:	4616      	mov	r6, r2
 8013e6e:	d505      	bpl.n	8013e7c <__swrite+0x1e>
 8013e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e74:	2302      	movs	r3, #2
 8013e76:	2200      	movs	r2, #0
 8013e78:	f000 f878 	bl	8013f6c <_lseek_r>
 8013e7c:	89a3      	ldrh	r3, [r4, #12]
 8013e7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013e86:	81a3      	strh	r3, [r4, #12]
 8013e88:	4632      	mov	r2, r6
 8013e8a:	463b      	mov	r3, r7
 8013e8c:	4628      	mov	r0, r5
 8013e8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013e92:	f000 b88f 	b.w	8013fb4 <_write_r>

08013e96 <__sseek>:
 8013e96:	b510      	push	{r4, lr}
 8013e98:	460c      	mov	r4, r1
 8013e9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e9e:	f000 f865 	bl	8013f6c <_lseek_r>
 8013ea2:	1c43      	adds	r3, r0, #1
 8013ea4:	89a3      	ldrh	r3, [r4, #12]
 8013ea6:	bf15      	itete	ne
 8013ea8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013eaa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013eae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013eb2:	81a3      	strheq	r3, [r4, #12]
 8013eb4:	bf18      	it	ne
 8013eb6:	81a3      	strhne	r3, [r4, #12]
 8013eb8:	bd10      	pop	{r4, pc}

08013eba <__sclose>:
 8013eba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ebe:	f000 b88b 	b.w	8013fd8 <_close_r>

08013ec2 <_realloc_r>:
 8013ec2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ec6:	4607      	mov	r7, r0
 8013ec8:	4614      	mov	r4, r2
 8013eca:	460d      	mov	r5, r1
 8013ecc:	b921      	cbnz	r1, 8013ed8 <_realloc_r+0x16>
 8013ece:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013ed2:	4611      	mov	r1, r2
 8013ed4:	f7fc bca4 	b.w	8010820 <_malloc_r>
 8013ed8:	b92a      	cbnz	r2, 8013ee6 <_realloc_r+0x24>
 8013eda:	f7fe fd6d 	bl	80129b8 <_free_r>
 8013ede:	4625      	mov	r5, r4
 8013ee0:	4628      	mov	r0, r5
 8013ee2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ee6:	f000 f8b9 	bl	801405c <_malloc_usable_size_r>
 8013eea:	4284      	cmp	r4, r0
 8013eec:	4606      	mov	r6, r0
 8013eee:	d802      	bhi.n	8013ef6 <_realloc_r+0x34>
 8013ef0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013ef4:	d8f4      	bhi.n	8013ee0 <_realloc_r+0x1e>
 8013ef6:	4621      	mov	r1, r4
 8013ef8:	4638      	mov	r0, r7
 8013efa:	f7fc fc91 	bl	8010820 <_malloc_r>
 8013efe:	4680      	mov	r8, r0
 8013f00:	b908      	cbnz	r0, 8013f06 <_realloc_r+0x44>
 8013f02:	4645      	mov	r5, r8
 8013f04:	e7ec      	b.n	8013ee0 <_realloc_r+0x1e>
 8013f06:	42b4      	cmp	r4, r6
 8013f08:	4622      	mov	r2, r4
 8013f0a:	4629      	mov	r1, r5
 8013f0c:	bf28      	it	cs
 8013f0e:	4632      	movcs	r2, r6
 8013f10:	f7fd fedc 	bl	8011ccc <memcpy>
 8013f14:	4629      	mov	r1, r5
 8013f16:	4638      	mov	r0, r7
 8013f18:	f7fe fd4e 	bl	80129b8 <_free_r>
 8013f1c:	e7f1      	b.n	8013f02 <_realloc_r+0x40>

08013f1e <__ascii_wctomb>:
 8013f1e:	4603      	mov	r3, r0
 8013f20:	4608      	mov	r0, r1
 8013f22:	b141      	cbz	r1, 8013f36 <__ascii_wctomb+0x18>
 8013f24:	2aff      	cmp	r2, #255	@ 0xff
 8013f26:	d904      	bls.n	8013f32 <__ascii_wctomb+0x14>
 8013f28:	228a      	movs	r2, #138	@ 0x8a
 8013f2a:	601a      	str	r2, [r3, #0]
 8013f2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013f30:	4770      	bx	lr
 8013f32:	700a      	strb	r2, [r1, #0]
 8013f34:	2001      	movs	r0, #1
 8013f36:	4770      	bx	lr

08013f38 <memmove>:
 8013f38:	4288      	cmp	r0, r1
 8013f3a:	b510      	push	{r4, lr}
 8013f3c:	eb01 0402 	add.w	r4, r1, r2
 8013f40:	d902      	bls.n	8013f48 <memmove+0x10>
 8013f42:	4284      	cmp	r4, r0
 8013f44:	4623      	mov	r3, r4
 8013f46:	d807      	bhi.n	8013f58 <memmove+0x20>
 8013f48:	1e43      	subs	r3, r0, #1
 8013f4a:	42a1      	cmp	r1, r4
 8013f4c:	d008      	beq.n	8013f60 <memmove+0x28>
 8013f4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013f52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013f56:	e7f8      	b.n	8013f4a <memmove+0x12>
 8013f58:	4402      	add	r2, r0
 8013f5a:	4601      	mov	r1, r0
 8013f5c:	428a      	cmp	r2, r1
 8013f5e:	d100      	bne.n	8013f62 <memmove+0x2a>
 8013f60:	bd10      	pop	{r4, pc}
 8013f62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013f66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013f6a:	e7f7      	b.n	8013f5c <memmove+0x24>

08013f6c <_lseek_r>:
 8013f6c:	b538      	push	{r3, r4, r5, lr}
 8013f6e:	4d07      	ldr	r5, [pc, #28]	@ (8013f8c <_lseek_r+0x20>)
 8013f70:	4604      	mov	r4, r0
 8013f72:	4608      	mov	r0, r1
 8013f74:	4611      	mov	r1, r2
 8013f76:	2200      	movs	r2, #0
 8013f78:	602a      	str	r2, [r5, #0]
 8013f7a:	461a      	mov	r2, r3
 8013f7c:	f7f3 fa63 	bl	8007446 <_lseek>
 8013f80:	1c43      	adds	r3, r0, #1
 8013f82:	d102      	bne.n	8013f8a <_lseek_r+0x1e>
 8013f84:	682b      	ldr	r3, [r5, #0]
 8013f86:	b103      	cbz	r3, 8013f8a <_lseek_r+0x1e>
 8013f88:	6023      	str	r3, [r4, #0]
 8013f8a:	bd38      	pop	{r3, r4, r5, pc}
 8013f8c:	2000582c 	.word	0x2000582c

08013f90 <_read_r>:
 8013f90:	b538      	push	{r3, r4, r5, lr}
 8013f92:	4d07      	ldr	r5, [pc, #28]	@ (8013fb0 <_read_r+0x20>)
 8013f94:	4604      	mov	r4, r0
 8013f96:	4608      	mov	r0, r1
 8013f98:	4611      	mov	r1, r2
 8013f9a:	2200      	movs	r2, #0
 8013f9c:	602a      	str	r2, [r5, #0]
 8013f9e:	461a      	mov	r2, r3
 8013fa0:	f7f3 f9f1 	bl	8007386 <_read>
 8013fa4:	1c43      	adds	r3, r0, #1
 8013fa6:	d102      	bne.n	8013fae <_read_r+0x1e>
 8013fa8:	682b      	ldr	r3, [r5, #0]
 8013faa:	b103      	cbz	r3, 8013fae <_read_r+0x1e>
 8013fac:	6023      	str	r3, [r4, #0]
 8013fae:	bd38      	pop	{r3, r4, r5, pc}
 8013fb0:	2000582c 	.word	0x2000582c

08013fb4 <_write_r>:
 8013fb4:	b538      	push	{r3, r4, r5, lr}
 8013fb6:	4d07      	ldr	r5, [pc, #28]	@ (8013fd4 <_write_r+0x20>)
 8013fb8:	4604      	mov	r4, r0
 8013fba:	4608      	mov	r0, r1
 8013fbc:	4611      	mov	r1, r2
 8013fbe:	2200      	movs	r2, #0
 8013fc0:	602a      	str	r2, [r5, #0]
 8013fc2:	461a      	mov	r2, r3
 8013fc4:	f7f3 f9fc 	bl	80073c0 <_write>
 8013fc8:	1c43      	adds	r3, r0, #1
 8013fca:	d102      	bne.n	8013fd2 <_write_r+0x1e>
 8013fcc:	682b      	ldr	r3, [r5, #0]
 8013fce:	b103      	cbz	r3, 8013fd2 <_write_r+0x1e>
 8013fd0:	6023      	str	r3, [r4, #0]
 8013fd2:	bd38      	pop	{r3, r4, r5, pc}
 8013fd4:	2000582c 	.word	0x2000582c

08013fd8 <_close_r>:
 8013fd8:	b538      	push	{r3, r4, r5, lr}
 8013fda:	4d06      	ldr	r5, [pc, #24]	@ (8013ff4 <_close_r+0x1c>)
 8013fdc:	2300      	movs	r3, #0
 8013fde:	4604      	mov	r4, r0
 8013fe0:	4608      	mov	r0, r1
 8013fe2:	602b      	str	r3, [r5, #0]
 8013fe4:	f7f3 fa08 	bl	80073f8 <_close>
 8013fe8:	1c43      	adds	r3, r0, #1
 8013fea:	d102      	bne.n	8013ff2 <_close_r+0x1a>
 8013fec:	682b      	ldr	r3, [r5, #0]
 8013fee:	b103      	cbz	r3, 8013ff2 <_close_r+0x1a>
 8013ff0:	6023      	str	r3, [r4, #0]
 8013ff2:	bd38      	pop	{r3, r4, r5, pc}
 8013ff4:	2000582c 	.word	0x2000582c

08013ff8 <__assert_func>:
 8013ff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013ffa:	4614      	mov	r4, r2
 8013ffc:	461a      	mov	r2, r3
 8013ffe:	4b09      	ldr	r3, [pc, #36]	@ (8014024 <__assert_func+0x2c>)
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	4605      	mov	r5, r0
 8014004:	68d8      	ldr	r0, [r3, #12]
 8014006:	b14c      	cbz	r4, 801401c <__assert_func+0x24>
 8014008:	4b07      	ldr	r3, [pc, #28]	@ (8014028 <__assert_func+0x30>)
 801400a:	9100      	str	r1, [sp, #0]
 801400c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014010:	4906      	ldr	r1, [pc, #24]	@ (801402c <__assert_func+0x34>)
 8014012:	462b      	mov	r3, r5
 8014014:	f000 f82a 	bl	801406c <fiprintf>
 8014018:	f000 f83a 	bl	8014090 <abort>
 801401c:	4b04      	ldr	r3, [pc, #16]	@ (8014030 <__assert_func+0x38>)
 801401e:	461c      	mov	r4, r3
 8014020:	e7f3      	b.n	801400a <__assert_func+0x12>
 8014022:	bf00      	nop
 8014024:	200001b0 	.word	0x200001b0
 8014028:	080154e5 	.word	0x080154e5
 801402c:	080154f2 	.word	0x080154f2
 8014030:	08015520 	.word	0x08015520

08014034 <_calloc_r>:
 8014034:	b570      	push	{r4, r5, r6, lr}
 8014036:	fba1 5402 	umull	r5, r4, r1, r2
 801403a:	b934      	cbnz	r4, 801404a <_calloc_r+0x16>
 801403c:	4629      	mov	r1, r5
 801403e:	f7fc fbef 	bl	8010820 <_malloc_r>
 8014042:	4606      	mov	r6, r0
 8014044:	b928      	cbnz	r0, 8014052 <_calloc_r+0x1e>
 8014046:	4630      	mov	r0, r6
 8014048:	bd70      	pop	{r4, r5, r6, pc}
 801404a:	220c      	movs	r2, #12
 801404c:	6002      	str	r2, [r0, #0]
 801404e:	2600      	movs	r6, #0
 8014050:	e7f9      	b.n	8014046 <_calloc_r+0x12>
 8014052:	462a      	mov	r2, r5
 8014054:	4621      	mov	r1, r4
 8014056:	f7fd fddd 	bl	8011c14 <memset>
 801405a:	e7f4      	b.n	8014046 <_calloc_r+0x12>

0801405c <_malloc_usable_size_r>:
 801405c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014060:	1f18      	subs	r0, r3, #4
 8014062:	2b00      	cmp	r3, #0
 8014064:	bfbc      	itt	lt
 8014066:	580b      	ldrlt	r3, [r1, r0]
 8014068:	18c0      	addlt	r0, r0, r3
 801406a:	4770      	bx	lr

0801406c <fiprintf>:
 801406c:	b40e      	push	{r1, r2, r3}
 801406e:	b503      	push	{r0, r1, lr}
 8014070:	4601      	mov	r1, r0
 8014072:	ab03      	add	r3, sp, #12
 8014074:	4805      	ldr	r0, [pc, #20]	@ (801408c <fiprintf+0x20>)
 8014076:	f853 2b04 	ldr.w	r2, [r3], #4
 801407a:	6800      	ldr	r0, [r0, #0]
 801407c:	9301      	str	r3, [sp, #4]
 801407e:	f000 f837 	bl	80140f0 <_vfiprintf_r>
 8014082:	b002      	add	sp, #8
 8014084:	f85d eb04 	ldr.w	lr, [sp], #4
 8014088:	b003      	add	sp, #12
 801408a:	4770      	bx	lr
 801408c:	200001b0 	.word	0x200001b0

08014090 <abort>:
 8014090:	b508      	push	{r3, lr}
 8014092:	2006      	movs	r0, #6
 8014094:	f000 fa62 	bl	801455c <raise>
 8014098:	2001      	movs	r0, #1
 801409a:	f7f3 f969 	bl	8007370 <_exit>

0801409e <__sfputc_r>:
 801409e:	6893      	ldr	r3, [r2, #8]
 80140a0:	3b01      	subs	r3, #1
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	b410      	push	{r4}
 80140a6:	6093      	str	r3, [r2, #8]
 80140a8:	da08      	bge.n	80140bc <__sfputc_r+0x1e>
 80140aa:	6994      	ldr	r4, [r2, #24]
 80140ac:	42a3      	cmp	r3, r4
 80140ae:	db01      	blt.n	80140b4 <__sfputc_r+0x16>
 80140b0:	290a      	cmp	r1, #10
 80140b2:	d103      	bne.n	80140bc <__sfputc_r+0x1e>
 80140b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80140b8:	f000 b932 	b.w	8014320 <__swbuf_r>
 80140bc:	6813      	ldr	r3, [r2, #0]
 80140be:	1c58      	adds	r0, r3, #1
 80140c0:	6010      	str	r0, [r2, #0]
 80140c2:	7019      	strb	r1, [r3, #0]
 80140c4:	4608      	mov	r0, r1
 80140c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80140ca:	4770      	bx	lr

080140cc <__sfputs_r>:
 80140cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140ce:	4606      	mov	r6, r0
 80140d0:	460f      	mov	r7, r1
 80140d2:	4614      	mov	r4, r2
 80140d4:	18d5      	adds	r5, r2, r3
 80140d6:	42ac      	cmp	r4, r5
 80140d8:	d101      	bne.n	80140de <__sfputs_r+0x12>
 80140da:	2000      	movs	r0, #0
 80140dc:	e007      	b.n	80140ee <__sfputs_r+0x22>
 80140de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80140e2:	463a      	mov	r2, r7
 80140e4:	4630      	mov	r0, r6
 80140e6:	f7ff ffda 	bl	801409e <__sfputc_r>
 80140ea:	1c43      	adds	r3, r0, #1
 80140ec:	d1f3      	bne.n	80140d6 <__sfputs_r+0xa>
 80140ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080140f0 <_vfiprintf_r>:
 80140f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140f4:	460d      	mov	r5, r1
 80140f6:	b09d      	sub	sp, #116	@ 0x74
 80140f8:	4614      	mov	r4, r2
 80140fa:	4698      	mov	r8, r3
 80140fc:	4606      	mov	r6, r0
 80140fe:	b118      	cbz	r0, 8014108 <_vfiprintf_r+0x18>
 8014100:	6a03      	ldr	r3, [r0, #32]
 8014102:	b90b      	cbnz	r3, 8014108 <_vfiprintf_r+0x18>
 8014104:	f7fc fe66 	bl	8010dd4 <__sinit>
 8014108:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801410a:	07d9      	lsls	r1, r3, #31
 801410c:	d405      	bmi.n	801411a <_vfiprintf_r+0x2a>
 801410e:	89ab      	ldrh	r3, [r5, #12]
 8014110:	059a      	lsls	r2, r3, #22
 8014112:	d402      	bmi.n	801411a <_vfiprintf_r+0x2a>
 8014114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014116:	f7fd fdd2 	bl	8011cbe <__retarget_lock_acquire_recursive>
 801411a:	89ab      	ldrh	r3, [r5, #12]
 801411c:	071b      	lsls	r3, r3, #28
 801411e:	d501      	bpl.n	8014124 <_vfiprintf_r+0x34>
 8014120:	692b      	ldr	r3, [r5, #16]
 8014122:	b99b      	cbnz	r3, 801414c <_vfiprintf_r+0x5c>
 8014124:	4629      	mov	r1, r5
 8014126:	4630      	mov	r0, r6
 8014128:	f000 f938 	bl	801439c <__swsetup_r>
 801412c:	b170      	cbz	r0, 801414c <_vfiprintf_r+0x5c>
 801412e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014130:	07dc      	lsls	r4, r3, #31
 8014132:	d504      	bpl.n	801413e <_vfiprintf_r+0x4e>
 8014134:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014138:	b01d      	add	sp, #116	@ 0x74
 801413a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801413e:	89ab      	ldrh	r3, [r5, #12]
 8014140:	0598      	lsls	r0, r3, #22
 8014142:	d4f7      	bmi.n	8014134 <_vfiprintf_r+0x44>
 8014144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014146:	f7fd fdbb 	bl	8011cc0 <__retarget_lock_release_recursive>
 801414a:	e7f3      	b.n	8014134 <_vfiprintf_r+0x44>
 801414c:	2300      	movs	r3, #0
 801414e:	9309      	str	r3, [sp, #36]	@ 0x24
 8014150:	2320      	movs	r3, #32
 8014152:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014156:	f8cd 800c 	str.w	r8, [sp, #12]
 801415a:	2330      	movs	r3, #48	@ 0x30
 801415c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801430c <_vfiprintf_r+0x21c>
 8014160:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014164:	f04f 0901 	mov.w	r9, #1
 8014168:	4623      	mov	r3, r4
 801416a:	469a      	mov	sl, r3
 801416c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014170:	b10a      	cbz	r2, 8014176 <_vfiprintf_r+0x86>
 8014172:	2a25      	cmp	r2, #37	@ 0x25
 8014174:	d1f9      	bne.n	801416a <_vfiprintf_r+0x7a>
 8014176:	ebba 0b04 	subs.w	fp, sl, r4
 801417a:	d00b      	beq.n	8014194 <_vfiprintf_r+0xa4>
 801417c:	465b      	mov	r3, fp
 801417e:	4622      	mov	r2, r4
 8014180:	4629      	mov	r1, r5
 8014182:	4630      	mov	r0, r6
 8014184:	f7ff ffa2 	bl	80140cc <__sfputs_r>
 8014188:	3001      	adds	r0, #1
 801418a:	f000 80a7 	beq.w	80142dc <_vfiprintf_r+0x1ec>
 801418e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014190:	445a      	add	r2, fp
 8014192:	9209      	str	r2, [sp, #36]	@ 0x24
 8014194:	f89a 3000 	ldrb.w	r3, [sl]
 8014198:	2b00      	cmp	r3, #0
 801419a:	f000 809f 	beq.w	80142dc <_vfiprintf_r+0x1ec>
 801419e:	2300      	movs	r3, #0
 80141a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80141a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80141a8:	f10a 0a01 	add.w	sl, sl, #1
 80141ac:	9304      	str	r3, [sp, #16]
 80141ae:	9307      	str	r3, [sp, #28]
 80141b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80141b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80141b6:	4654      	mov	r4, sl
 80141b8:	2205      	movs	r2, #5
 80141ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80141be:	4853      	ldr	r0, [pc, #332]	@ (801430c <_vfiprintf_r+0x21c>)
 80141c0:	f7ec f816 	bl	80001f0 <memchr>
 80141c4:	9a04      	ldr	r2, [sp, #16]
 80141c6:	b9d8      	cbnz	r0, 8014200 <_vfiprintf_r+0x110>
 80141c8:	06d1      	lsls	r1, r2, #27
 80141ca:	bf44      	itt	mi
 80141cc:	2320      	movmi	r3, #32
 80141ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80141d2:	0713      	lsls	r3, r2, #28
 80141d4:	bf44      	itt	mi
 80141d6:	232b      	movmi	r3, #43	@ 0x2b
 80141d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80141dc:	f89a 3000 	ldrb.w	r3, [sl]
 80141e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80141e2:	d015      	beq.n	8014210 <_vfiprintf_r+0x120>
 80141e4:	9a07      	ldr	r2, [sp, #28]
 80141e6:	4654      	mov	r4, sl
 80141e8:	2000      	movs	r0, #0
 80141ea:	f04f 0c0a 	mov.w	ip, #10
 80141ee:	4621      	mov	r1, r4
 80141f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80141f4:	3b30      	subs	r3, #48	@ 0x30
 80141f6:	2b09      	cmp	r3, #9
 80141f8:	d94b      	bls.n	8014292 <_vfiprintf_r+0x1a2>
 80141fa:	b1b0      	cbz	r0, 801422a <_vfiprintf_r+0x13a>
 80141fc:	9207      	str	r2, [sp, #28]
 80141fe:	e014      	b.n	801422a <_vfiprintf_r+0x13a>
 8014200:	eba0 0308 	sub.w	r3, r0, r8
 8014204:	fa09 f303 	lsl.w	r3, r9, r3
 8014208:	4313      	orrs	r3, r2
 801420a:	9304      	str	r3, [sp, #16]
 801420c:	46a2      	mov	sl, r4
 801420e:	e7d2      	b.n	80141b6 <_vfiprintf_r+0xc6>
 8014210:	9b03      	ldr	r3, [sp, #12]
 8014212:	1d19      	adds	r1, r3, #4
 8014214:	681b      	ldr	r3, [r3, #0]
 8014216:	9103      	str	r1, [sp, #12]
 8014218:	2b00      	cmp	r3, #0
 801421a:	bfbb      	ittet	lt
 801421c:	425b      	neglt	r3, r3
 801421e:	f042 0202 	orrlt.w	r2, r2, #2
 8014222:	9307      	strge	r3, [sp, #28]
 8014224:	9307      	strlt	r3, [sp, #28]
 8014226:	bfb8      	it	lt
 8014228:	9204      	strlt	r2, [sp, #16]
 801422a:	7823      	ldrb	r3, [r4, #0]
 801422c:	2b2e      	cmp	r3, #46	@ 0x2e
 801422e:	d10a      	bne.n	8014246 <_vfiprintf_r+0x156>
 8014230:	7863      	ldrb	r3, [r4, #1]
 8014232:	2b2a      	cmp	r3, #42	@ 0x2a
 8014234:	d132      	bne.n	801429c <_vfiprintf_r+0x1ac>
 8014236:	9b03      	ldr	r3, [sp, #12]
 8014238:	1d1a      	adds	r2, r3, #4
 801423a:	681b      	ldr	r3, [r3, #0]
 801423c:	9203      	str	r2, [sp, #12]
 801423e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014242:	3402      	adds	r4, #2
 8014244:	9305      	str	r3, [sp, #20]
 8014246:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801431c <_vfiprintf_r+0x22c>
 801424a:	7821      	ldrb	r1, [r4, #0]
 801424c:	2203      	movs	r2, #3
 801424e:	4650      	mov	r0, sl
 8014250:	f7eb ffce 	bl	80001f0 <memchr>
 8014254:	b138      	cbz	r0, 8014266 <_vfiprintf_r+0x176>
 8014256:	9b04      	ldr	r3, [sp, #16]
 8014258:	eba0 000a 	sub.w	r0, r0, sl
 801425c:	2240      	movs	r2, #64	@ 0x40
 801425e:	4082      	lsls	r2, r0
 8014260:	4313      	orrs	r3, r2
 8014262:	3401      	adds	r4, #1
 8014264:	9304      	str	r3, [sp, #16]
 8014266:	f814 1b01 	ldrb.w	r1, [r4], #1
 801426a:	4829      	ldr	r0, [pc, #164]	@ (8014310 <_vfiprintf_r+0x220>)
 801426c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014270:	2206      	movs	r2, #6
 8014272:	f7eb ffbd 	bl	80001f0 <memchr>
 8014276:	2800      	cmp	r0, #0
 8014278:	d03f      	beq.n	80142fa <_vfiprintf_r+0x20a>
 801427a:	4b26      	ldr	r3, [pc, #152]	@ (8014314 <_vfiprintf_r+0x224>)
 801427c:	bb1b      	cbnz	r3, 80142c6 <_vfiprintf_r+0x1d6>
 801427e:	9b03      	ldr	r3, [sp, #12]
 8014280:	3307      	adds	r3, #7
 8014282:	f023 0307 	bic.w	r3, r3, #7
 8014286:	3308      	adds	r3, #8
 8014288:	9303      	str	r3, [sp, #12]
 801428a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801428c:	443b      	add	r3, r7
 801428e:	9309      	str	r3, [sp, #36]	@ 0x24
 8014290:	e76a      	b.n	8014168 <_vfiprintf_r+0x78>
 8014292:	fb0c 3202 	mla	r2, ip, r2, r3
 8014296:	460c      	mov	r4, r1
 8014298:	2001      	movs	r0, #1
 801429a:	e7a8      	b.n	80141ee <_vfiprintf_r+0xfe>
 801429c:	2300      	movs	r3, #0
 801429e:	3401      	adds	r4, #1
 80142a0:	9305      	str	r3, [sp, #20]
 80142a2:	4619      	mov	r1, r3
 80142a4:	f04f 0c0a 	mov.w	ip, #10
 80142a8:	4620      	mov	r0, r4
 80142aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80142ae:	3a30      	subs	r2, #48	@ 0x30
 80142b0:	2a09      	cmp	r2, #9
 80142b2:	d903      	bls.n	80142bc <_vfiprintf_r+0x1cc>
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d0c6      	beq.n	8014246 <_vfiprintf_r+0x156>
 80142b8:	9105      	str	r1, [sp, #20]
 80142ba:	e7c4      	b.n	8014246 <_vfiprintf_r+0x156>
 80142bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80142c0:	4604      	mov	r4, r0
 80142c2:	2301      	movs	r3, #1
 80142c4:	e7f0      	b.n	80142a8 <_vfiprintf_r+0x1b8>
 80142c6:	ab03      	add	r3, sp, #12
 80142c8:	9300      	str	r3, [sp, #0]
 80142ca:	462a      	mov	r2, r5
 80142cc:	4b12      	ldr	r3, [pc, #72]	@ (8014318 <_vfiprintf_r+0x228>)
 80142ce:	a904      	add	r1, sp, #16
 80142d0:	4630      	mov	r0, r6
 80142d2:	f7fc f849 	bl	8010368 <_printf_float>
 80142d6:	4607      	mov	r7, r0
 80142d8:	1c78      	adds	r0, r7, #1
 80142da:	d1d6      	bne.n	801428a <_vfiprintf_r+0x19a>
 80142dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80142de:	07d9      	lsls	r1, r3, #31
 80142e0:	d405      	bmi.n	80142ee <_vfiprintf_r+0x1fe>
 80142e2:	89ab      	ldrh	r3, [r5, #12]
 80142e4:	059a      	lsls	r2, r3, #22
 80142e6:	d402      	bmi.n	80142ee <_vfiprintf_r+0x1fe>
 80142e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80142ea:	f7fd fce9 	bl	8011cc0 <__retarget_lock_release_recursive>
 80142ee:	89ab      	ldrh	r3, [r5, #12]
 80142f0:	065b      	lsls	r3, r3, #25
 80142f2:	f53f af1f 	bmi.w	8014134 <_vfiprintf_r+0x44>
 80142f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80142f8:	e71e      	b.n	8014138 <_vfiprintf_r+0x48>
 80142fa:	ab03      	add	r3, sp, #12
 80142fc:	9300      	str	r3, [sp, #0]
 80142fe:	462a      	mov	r2, r5
 8014300:	4b05      	ldr	r3, [pc, #20]	@ (8014318 <_vfiprintf_r+0x228>)
 8014302:	a904      	add	r1, sp, #16
 8014304:	4630      	mov	r0, r6
 8014306:	f7fc fb79 	bl	80109fc <_printf_i>
 801430a:	e7e4      	b.n	80142d6 <_vfiprintf_r+0x1e6>
 801430c:	0801547b 	.word	0x0801547b
 8014310:	08015485 	.word	0x08015485
 8014314:	08010369 	.word	0x08010369
 8014318:	080140cd 	.word	0x080140cd
 801431c:	08015481 	.word	0x08015481

08014320 <__swbuf_r>:
 8014320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014322:	460e      	mov	r6, r1
 8014324:	4614      	mov	r4, r2
 8014326:	4605      	mov	r5, r0
 8014328:	b118      	cbz	r0, 8014332 <__swbuf_r+0x12>
 801432a:	6a03      	ldr	r3, [r0, #32]
 801432c:	b90b      	cbnz	r3, 8014332 <__swbuf_r+0x12>
 801432e:	f7fc fd51 	bl	8010dd4 <__sinit>
 8014332:	69a3      	ldr	r3, [r4, #24]
 8014334:	60a3      	str	r3, [r4, #8]
 8014336:	89a3      	ldrh	r3, [r4, #12]
 8014338:	071a      	lsls	r2, r3, #28
 801433a:	d501      	bpl.n	8014340 <__swbuf_r+0x20>
 801433c:	6923      	ldr	r3, [r4, #16]
 801433e:	b943      	cbnz	r3, 8014352 <__swbuf_r+0x32>
 8014340:	4621      	mov	r1, r4
 8014342:	4628      	mov	r0, r5
 8014344:	f000 f82a 	bl	801439c <__swsetup_r>
 8014348:	b118      	cbz	r0, 8014352 <__swbuf_r+0x32>
 801434a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801434e:	4638      	mov	r0, r7
 8014350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014352:	6823      	ldr	r3, [r4, #0]
 8014354:	6922      	ldr	r2, [r4, #16]
 8014356:	1a98      	subs	r0, r3, r2
 8014358:	6963      	ldr	r3, [r4, #20]
 801435a:	b2f6      	uxtb	r6, r6
 801435c:	4283      	cmp	r3, r0
 801435e:	4637      	mov	r7, r6
 8014360:	dc05      	bgt.n	801436e <__swbuf_r+0x4e>
 8014362:	4621      	mov	r1, r4
 8014364:	4628      	mov	r0, r5
 8014366:	f7ff f897 	bl	8013498 <_fflush_r>
 801436a:	2800      	cmp	r0, #0
 801436c:	d1ed      	bne.n	801434a <__swbuf_r+0x2a>
 801436e:	68a3      	ldr	r3, [r4, #8]
 8014370:	3b01      	subs	r3, #1
 8014372:	60a3      	str	r3, [r4, #8]
 8014374:	6823      	ldr	r3, [r4, #0]
 8014376:	1c5a      	adds	r2, r3, #1
 8014378:	6022      	str	r2, [r4, #0]
 801437a:	701e      	strb	r6, [r3, #0]
 801437c:	6962      	ldr	r2, [r4, #20]
 801437e:	1c43      	adds	r3, r0, #1
 8014380:	429a      	cmp	r2, r3
 8014382:	d004      	beq.n	801438e <__swbuf_r+0x6e>
 8014384:	89a3      	ldrh	r3, [r4, #12]
 8014386:	07db      	lsls	r3, r3, #31
 8014388:	d5e1      	bpl.n	801434e <__swbuf_r+0x2e>
 801438a:	2e0a      	cmp	r6, #10
 801438c:	d1df      	bne.n	801434e <__swbuf_r+0x2e>
 801438e:	4621      	mov	r1, r4
 8014390:	4628      	mov	r0, r5
 8014392:	f7ff f881 	bl	8013498 <_fflush_r>
 8014396:	2800      	cmp	r0, #0
 8014398:	d0d9      	beq.n	801434e <__swbuf_r+0x2e>
 801439a:	e7d6      	b.n	801434a <__swbuf_r+0x2a>

0801439c <__swsetup_r>:
 801439c:	b538      	push	{r3, r4, r5, lr}
 801439e:	4b29      	ldr	r3, [pc, #164]	@ (8014444 <__swsetup_r+0xa8>)
 80143a0:	4605      	mov	r5, r0
 80143a2:	6818      	ldr	r0, [r3, #0]
 80143a4:	460c      	mov	r4, r1
 80143a6:	b118      	cbz	r0, 80143b0 <__swsetup_r+0x14>
 80143a8:	6a03      	ldr	r3, [r0, #32]
 80143aa:	b90b      	cbnz	r3, 80143b0 <__swsetup_r+0x14>
 80143ac:	f7fc fd12 	bl	8010dd4 <__sinit>
 80143b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80143b4:	0719      	lsls	r1, r3, #28
 80143b6:	d422      	bmi.n	80143fe <__swsetup_r+0x62>
 80143b8:	06da      	lsls	r2, r3, #27
 80143ba:	d407      	bmi.n	80143cc <__swsetup_r+0x30>
 80143bc:	2209      	movs	r2, #9
 80143be:	602a      	str	r2, [r5, #0]
 80143c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80143c4:	81a3      	strh	r3, [r4, #12]
 80143c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80143ca:	e033      	b.n	8014434 <__swsetup_r+0x98>
 80143cc:	0758      	lsls	r0, r3, #29
 80143ce:	d512      	bpl.n	80143f6 <__swsetup_r+0x5a>
 80143d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80143d2:	b141      	cbz	r1, 80143e6 <__swsetup_r+0x4a>
 80143d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80143d8:	4299      	cmp	r1, r3
 80143da:	d002      	beq.n	80143e2 <__swsetup_r+0x46>
 80143dc:	4628      	mov	r0, r5
 80143de:	f7fe faeb 	bl	80129b8 <_free_r>
 80143e2:	2300      	movs	r3, #0
 80143e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80143e6:	89a3      	ldrh	r3, [r4, #12]
 80143e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80143ec:	81a3      	strh	r3, [r4, #12]
 80143ee:	2300      	movs	r3, #0
 80143f0:	6063      	str	r3, [r4, #4]
 80143f2:	6923      	ldr	r3, [r4, #16]
 80143f4:	6023      	str	r3, [r4, #0]
 80143f6:	89a3      	ldrh	r3, [r4, #12]
 80143f8:	f043 0308 	orr.w	r3, r3, #8
 80143fc:	81a3      	strh	r3, [r4, #12]
 80143fe:	6923      	ldr	r3, [r4, #16]
 8014400:	b94b      	cbnz	r3, 8014416 <__swsetup_r+0x7a>
 8014402:	89a3      	ldrh	r3, [r4, #12]
 8014404:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014408:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801440c:	d003      	beq.n	8014416 <__swsetup_r+0x7a>
 801440e:	4621      	mov	r1, r4
 8014410:	4628      	mov	r0, r5
 8014412:	f000 f83f 	bl	8014494 <__smakebuf_r>
 8014416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801441a:	f013 0201 	ands.w	r2, r3, #1
 801441e:	d00a      	beq.n	8014436 <__swsetup_r+0x9a>
 8014420:	2200      	movs	r2, #0
 8014422:	60a2      	str	r2, [r4, #8]
 8014424:	6962      	ldr	r2, [r4, #20]
 8014426:	4252      	negs	r2, r2
 8014428:	61a2      	str	r2, [r4, #24]
 801442a:	6922      	ldr	r2, [r4, #16]
 801442c:	b942      	cbnz	r2, 8014440 <__swsetup_r+0xa4>
 801442e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014432:	d1c5      	bne.n	80143c0 <__swsetup_r+0x24>
 8014434:	bd38      	pop	{r3, r4, r5, pc}
 8014436:	0799      	lsls	r1, r3, #30
 8014438:	bf58      	it	pl
 801443a:	6962      	ldrpl	r2, [r4, #20]
 801443c:	60a2      	str	r2, [r4, #8]
 801443e:	e7f4      	b.n	801442a <__swsetup_r+0x8e>
 8014440:	2000      	movs	r0, #0
 8014442:	e7f7      	b.n	8014434 <__swsetup_r+0x98>
 8014444:	200001b0 	.word	0x200001b0

08014448 <__swhatbuf_r>:
 8014448:	b570      	push	{r4, r5, r6, lr}
 801444a:	460c      	mov	r4, r1
 801444c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014450:	2900      	cmp	r1, #0
 8014452:	b096      	sub	sp, #88	@ 0x58
 8014454:	4615      	mov	r5, r2
 8014456:	461e      	mov	r6, r3
 8014458:	da0d      	bge.n	8014476 <__swhatbuf_r+0x2e>
 801445a:	89a3      	ldrh	r3, [r4, #12]
 801445c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014460:	f04f 0100 	mov.w	r1, #0
 8014464:	bf14      	ite	ne
 8014466:	2340      	movne	r3, #64	@ 0x40
 8014468:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801446c:	2000      	movs	r0, #0
 801446e:	6031      	str	r1, [r6, #0]
 8014470:	602b      	str	r3, [r5, #0]
 8014472:	b016      	add	sp, #88	@ 0x58
 8014474:	bd70      	pop	{r4, r5, r6, pc}
 8014476:	466a      	mov	r2, sp
 8014478:	f000 f89c 	bl	80145b4 <_fstat_r>
 801447c:	2800      	cmp	r0, #0
 801447e:	dbec      	blt.n	801445a <__swhatbuf_r+0x12>
 8014480:	9901      	ldr	r1, [sp, #4]
 8014482:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014486:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801448a:	4259      	negs	r1, r3
 801448c:	4159      	adcs	r1, r3
 801448e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014492:	e7eb      	b.n	801446c <__swhatbuf_r+0x24>

08014494 <__smakebuf_r>:
 8014494:	898b      	ldrh	r3, [r1, #12]
 8014496:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014498:	079d      	lsls	r5, r3, #30
 801449a:	4606      	mov	r6, r0
 801449c:	460c      	mov	r4, r1
 801449e:	d507      	bpl.n	80144b0 <__smakebuf_r+0x1c>
 80144a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80144a4:	6023      	str	r3, [r4, #0]
 80144a6:	6123      	str	r3, [r4, #16]
 80144a8:	2301      	movs	r3, #1
 80144aa:	6163      	str	r3, [r4, #20]
 80144ac:	b003      	add	sp, #12
 80144ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80144b0:	ab01      	add	r3, sp, #4
 80144b2:	466a      	mov	r2, sp
 80144b4:	f7ff ffc8 	bl	8014448 <__swhatbuf_r>
 80144b8:	9f00      	ldr	r7, [sp, #0]
 80144ba:	4605      	mov	r5, r0
 80144bc:	4639      	mov	r1, r7
 80144be:	4630      	mov	r0, r6
 80144c0:	f7fc f9ae 	bl	8010820 <_malloc_r>
 80144c4:	b948      	cbnz	r0, 80144da <__smakebuf_r+0x46>
 80144c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80144ca:	059a      	lsls	r2, r3, #22
 80144cc:	d4ee      	bmi.n	80144ac <__smakebuf_r+0x18>
 80144ce:	f023 0303 	bic.w	r3, r3, #3
 80144d2:	f043 0302 	orr.w	r3, r3, #2
 80144d6:	81a3      	strh	r3, [r4, #12]
 80144d8:	e7e2      	b.n	80144a0 <__smakebuf_r+0xc>
 80144da:	89a3      	ldrh	r3, [r4, #12]
 80144dc:	6020      	str	r0, [r4, #0]
 80144de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80144e2:	81a3      	strh	r3, [r4, #12]
 80144e4:	9b01      	ldr	r3, [sp, #4]
 80144e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80144ea:	b15b      	cbz	r3, 8014504 <__smakebuf_r+0x70>
 80144ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80144f0:	4630      	mov	r0, r6
 80144f2:	f000 f83b 	bl	801456c <_isatty_r>
 80144f6:	b128      	cbz	r0, 8014504 <__smakebuf_r+0x70>
 80144f8:	89a3      	ldrh	r3, [r4, #12]
 80144fa:	f023 0303 	bic.w	r3, r3, #3
 80144fe:	f043 0301 	orr.w	r3, r3, #1
 8014502:	81a3      	strh	r3, [r4, #12]
 8014504:	89a3      	ldrh	r3, [r4, #12]
 8014506:	431d      	orrs	r5, r3
 8014508:	81a5      	strh	r5, [r4, #12]
 801450a:	e7cf      	b.n	80144ac <__smakebuf_r+0x18>

0801450c <_raise_r>:
 801450c:	291f      	cmp	r1, #31
 801450e:	b538      	push	{r3, r4, r5, lr}
 8014510:	4605      	mov	r5, r0
 8014512:	460c      	mov	r4, r1
 8014514:	d904      	bls.n	8014520 <_raise_r+0x14>
 8014516:	2316      	movs	r3, #22
 8014518:	6003      	str	r3, [r0, #0]
 801451a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801451e:	bd38      	pop	{r3, r4, r5, pc}
 8014520:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014522:	b112      	cbz	r2, 801452a <_raise_r+0x1e>
 8014524:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014528:	b94b      	cbnz	r3, 801453e <_raise_r+0x32>
 801452a:	4628      	mov	r0, r5
 801452c:	f000 f840 	bl	80145b0 <_getpid_r>
 8014530:	4622      	mov	r2, r4
 8014532:	4601      	mov	r1, r0
 8014534:	4628      	mov	r0, r5
 8014536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801453a:	f000 b827 	b.w	801458c <_kill_r>
 801453e:	2b01      	cmp	r3, #1
 8014540:	d00a      	beq.n	8014558 <_raise_r+0x4c>
 8014542:	1c59      	adds	r1, r3, #1
 8014544:	d103      	bne.n	801454e <_raise_r+0x42>
 8014546:	2316      	movs	r3, #22
 8014548:	6003      	str	r3, [r0, #0]
 801454a:	2001      	movs	r0, #1
 801454c:	e7e7      	b.n	801451e <_raise_r+0x12>
 801454e:	2100      	movs	r1, #0
 8014550:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014554:	4620      	mov	r0, r4
 8014556:	4798      	blx	r3
 8014558:	2000      	movs	r0, #0
 801455a:	e7e0      	b.n	801451e <_raise_r+0x12>

0801455c <raise>:
 801455c:	4b02      	ldr	r3, [pc, #8]	@ (8014568 <raise+0xc>)
 801455e:	4601      	mov	r1, r0
 8014560:	6818      	ldr	r0, [r3, #0]
 8014562:	f7ff bfd3 	b.w	801450c <_raise_r>
 8014566:	bf00      	nop
 8014568:	200001b0 	.word	0x200001b0

0801456c <_isatty_r>:
 801456c:	b538      	push	{r3, r4, r5, lr}
 801456e:	4d06      	ldr	r5, [pc, #24]	@ (8014588 <_isatty_r+0x1c>)
 8014570:	2300      	movs	r3, #0
 8014572:	4604      	mov	r4, r0
 8014574:	4608      	mov	r0, r1
 8014576:	602b      	str	r3, [r5, #0]
 8014578:	f7f2 ff5a 	bl	8007430 <_isatty>
 801457c:	1c43      	adds	r3, r0, #1
 801457e:	d102      	bne.n	8014586 <_isatty_r+0x1a>
 8014580:	682b      	ldr	r3, [r5, #0]
 8014582:	b103      	cbz	r3, 8014586 <_isatty_r+0x1a>
 8014584:	6023      	str	r3, [r4, #0]
 8014586:	bd38      	pop	{r3, r4, r5, pc}
 8014588:	2000582c 	.word	0x2000582c

0801458c <_kill_r>:
 801458c:	b538      	push	{r3, r4, r5, lr}
 801458e:	4d07      	ldr	r5, [pc, #28]	@ (80145ac <_kill_r+0x20>)
 8014590:	2300      	movs	r3, #0
 8014592:	4604      	mov	r4, r0
 8014594:	4608      	mov	r0, r1
 8014596:	4611      	mov	r1, r2
 8014598:	602b      	str	r3, [r5, #0]
 801459a:	f7f2 fed9 	bl	8007350 <_kill>
 801459e:	1c43      	adds	r3, r0, #1
 80145a0:	d102      	bne.n	80145a8 <_kill_r+0x1c>
 80145a2:	682b      	ldr	r3, [r5, #0]
 80145a4:	b103      	cbz	r3, 80145a8 <_kill_r+0x1c>
 80145a6:	6023      	str	r3, [r4, #0]
 80145a8:	bd38      	pop	{r3, r4, r5, pc}
 80145aa:	bf00      	nop
 80145ac:	2000582c 	.word	0x2000582c

080145b0 <_getpid_r>:
 80145b0:	f7f2 bec6 	b.w	8007340 <_getpid>

080145b4 <_fstat_r>:
 80145b4:	b538      	push	{r3, r4, r5, lr}
 80145b6:	4d07      	ldr	r5, [pc, #28]	@ (80145d4 <_fstat_r+0x20>)
 80145b8:	2300      	movs	r3, #0
 80145ba:	4604      	mov	r4, r0
 80145bc:	4608      	mov	r0, r1
 80145be:	4611      	mov	r1, r2
 80145c0:	602b      	str	r3, [r5, #0]
 80145c2:	f7f2 ff25 	bl	8007410 <_fstat>
 80145c6:	1c43      	adds	r3, r0, #1
 80145c8:	d102      	bne.n	80145d0 <_fstat_r+0x1c>
 80145ca:	682b      	ldr	r3, [r5, #0]
 80145cc:	b103      	cbz	r3, 80145d0 <_fstat_r+0x1c>
 80145ce:	6023      	str	r3, [r4, #0]
 80145d0:	bd38      	pop	{r3, r4, r5, pc}
 80145d2:	bf00      	nop
 80145d4:	2000582c 	.word	0x2000582c

080145d8 <lroundf>:
 80145d8:	ee10 1a10 	vmov	r1, s0
 80145dc:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 80145e0:	2900      	cmp	r1, #0
 80145e2:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 80145e6:	bfac      	ite	ge
 80145e8:	2001      	movge	r0, #1
 80145ea:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 80145ee:	2a1e      	cmp	r2, #30
 80145f0:	dc1a      	bgt.n	8014628 <lroundf+0x50>
 80145f2:	2a00      	cmp	r2, #0
 80145f4:	da03      	bge.n	80145fe <lroundf+0x26>
 80145f6:	3201      	adds	r2, #1
 80145f8:	bf18      	it	ne
 80145fa:	2000      	movne	r0, #0
 80145fc:	4770      	bx	lr
 80145fe:	2a16      	cmp	r2, #22
 8014600:	bfd8      	it	le
 8014602:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 8014606:	f3c1 0116 	ubfx	r1, r1, #0, #23
 801460a:	bfd8      	it	le
 801460c:	4113      	asrle	r3, r2
 801460e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8014612:	bfcd      	iteet	gt
 8014614:	3b96      	subgt	r3, #150	@ 0x96
 8014616:	185b      	addle	r3, r3, r1
 8014618:	f1c2 0217 	rsble	r2, r2, #23
 801461c:	fa01 f303 	lslgt.w	r3, r1, r3
 8014620:	bfd8      	it	le
 8014622:	40d3      	lsrle	r3, r2
 8014624:	4358      	muls	r0, r3
 8014626:	4770      	bx	lr
 8014628:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801462c:	ee17 0a90 	vmov	r0, s15
 8014630:	4770      	bx	lr
	...

08014634 <_init>:
 8014634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014636:	bf00      	nop
 8014638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801463a:	bc08      	pop	{r3}
 801463c:	469e      	mov	lr, r3
 801463e:	4770      	bx	lr

08014640 <_fini>:
 8014640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014642:	bf00      	nop
 8014644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014646:	bc08      	pop	{r3}
 8014648:	469e      	mov	lr, r3
 801464a:	4770      	bx	lr
