
Efinix FPGA Placement and Routing.
Version: 2022.2.322 
Compiled: Dec 18 2022.

Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T20F256" ...

***** Beginning stage routing graph generation ... *****
Read ipin pattern from C:/Efinity/2022.2/arch/./ipin_oph.xml
Finished parsing ipin pattern file 'C:/Efinity/2022.2/arch/./ipin_oph.xdb'.
Finished parsing switch_block file 'C:/Efinity/2022.2/arch/.\sb_connectivity_subset.xdb'.
BuildGraph process took 5.64805 seconds.
	BuildGraph process took 5.57812 seconds (approximately) in total CPU time.
BuildGraph process virtual memory usage: begin = 139.192 MB, end = 509.312 MB, delta = 370.12 MB
	BuildGraph process peak virtual memory usage = 515.72 MB
BuildGraph process resident set memory usage: begin = 141.256 MB, end = 500.116 MB, delta = 358.86 MB
	BuildGraph process peak resident set memory usage = 505.76 MB
check rr_graph process took 0.137303 seconds.
	check rr_graph process took 0.140625 seconds (approximately) in total CPU time.
check rr_graph process virtual memory usage: begin = 547.068 MB, end = 547.068 MB, delta = 0 MB
	check rr_graph process peak virtual memory usage = 557.384 MB
check rr_graph process resident set memory usage: begin = 537.836 MB, end = 537.896 MB, delta = 0.06 MB
	check rr_graph process peak resident set memory usage = 548.18 MB
Generated 1169353 RR nodes and 4436975 RR edges
This design has 0 global control net(s). See C:/Capstone/WES207/rtl/WES207_basic/outflow\WES207_basic.route.rpt for details.
Routing graph took 5.89684 seconds.
	Routing graph took 5.79688 seconds (approximately) in total CPU time.
Routing graph virtual memory usage: begin = 137.804 MB, end = 508.16 MB, delta = 370.356 MB
	Routing graph peak virtual memory usage = 557.384 MB
Routing graph resident set memory usage: begin = 140.368 MB, end = 499.136 MB, delta = 358.768 MB
	Routing graph peak resident set memory usage = 548.18 MB
***** Ending stage routing graph generation *****

***** Beginning stage routing ... *****
[SDC line 1] create_clock: no pin(s)/port(s)/net(s) specified, only virtual clock 'INPUT_CLK' will be created. If you don't want this, please specify pin(s)/port(s)/net(s) to the command.

SDC file 'C:/Capstone/WES207/rtl/WES207_basic/WES207constrain.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.


 ---------      -------     --------------      -------------
 Iteration      Overuse     Crit Path (ns)      Calc Time (s)
 ---------      -------     --------------      -------------
         1        18707             -1e+09               1.95
         2         1927             -1e+09               3.15
         3          380             -1e+09               1.59
         4            3             -1e+09              0.467
         5            0             -1e+09              0.186

Successfully routed netlist after 5 routing iterations and 39731784 heapops
Completed net delay value cross check successfully.

***** Beginning stage routing check ... *****
***** Ending stage routing check *****


Serial number (magic cookie) for the routing is: 1152358801
Netlist fully routed.

Successfully created FPGA route file 'C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.route'
Routing took 8.37391 seconds.
	Routing took 8.32812 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 508.16 MB, end = 536.768 MB, delta = 28.608 MB
	Routing peak virtual memory usage = 648.58 MB
Routing resident set memory usage: begin = 499.14 MB, end = 529.684 MB, delta = 30.544 MB
	Routing peak resident set memory usage = 624.072 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge



Write Timing Report to "C:/Capstone/WES207/rtl/WES207_basic/outflow\WES207_basic.timing.rpt" ...
final timing analysis took 0.562908 seconds.
	final timing analysis took 0.5625 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 534.516 MB, end = 539.9 MB, delta = 5.384 MB
	final timing analysis peak virtual memory usage = 648.58 MB
final timing analysis resident set memory usage: begin = 527.448 MB, end = 533.088 MB, delta = 5.64 MB
	final timing analysis peak resident set memory usage = 624.072 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.interface.csv'.
Successfully processed interface constraints file "C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.interface.csv".
Finished writing bitstream file C:/Capstone/WES207/rtl/WES207_basic/work_pnr\WES207_basic.lbf.
Bitstream generation took 0.667439 seconds.
	Bitstream generation took 0.671875 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 539.9 MB, end = 574.504 MB, delta = 34.604 MB
	Bitstream generation peak virtual memory usage = 648.58 MB
Bitstream generation resident set memory usage: begin = 533.12 MB, end = 566.908 MB, delta = 33.788 MB
	Bitstream generation peak resident set memory usage = 624.072 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 32.2336 seconds.
	The entire flow of EFX_PNR took 37.5 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.392 MB, end = 76.964 MB, delta = 71.572 MB
	The entire flow of EFX_PNR peak virtual memory usage = 648.58 MB
The entire flow of EFX_PNR resident set memory usage: begin = 11.76 MB, end = 83.42 MB, delta = 71.66 MB
	The entire flow of EFX_PNR peak resident set memory usage = 624.072 MB
