{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/Users/Joe/dev/brus16/gowin/src/gowin_clkdiv/gowin_clkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/gowin/src/gowin_prom/gowin_prom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/gowin/src/gowin_ram16sdp_rstack/rstack_ssram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/gowin/src/gowin_ram16sdp_stack/stack_ssram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/gowin/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/gowin/src/gowin_sdpb/gowin_sdpb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/brus16_controller.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/brus16_top.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/bsram.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/button_controller.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/button_handler.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/cpu/alu.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/cpu/cpu.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/cpu/rstack.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/cpu/stack.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/gpu/btree_mux.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/gpu/btree_mux_layer.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/gpu/comparator.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/gpu/gpu.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/gpu/gpu_mem.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/gpu/gpu_receiver_fsm.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/hdmi.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/prom.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/rect_copy_controller.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/test.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Joe/dev/brus16/src/vga_controller.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [
  "C:/Users/Joe/dev/brus16/src"
 ],
 "LoopLimit" : 10000,
 "ResultFile" : "C:/Users/Joe/dev/brus16/gowin/impl/temp/rtl_parser.result",
 "Top" : "brus16_top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}