

================================================================
== Vitis HLS Report for 'DigitRec'
================================================================
* Date:           Fri Aug  2 01:44:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.036 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  6030001|  6030001|  30.368 ms|  30.368 ms|  6030002|  6030002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_DigitRec_Pipeline_SET_KNN_SET_fu_156      |DigitRec_Pipeline_SET_KNN_SET      |        5|        5|  25.180 ns|  25.180 ns|      5|      5|       no|
        |grp_DigitRec_Pipeline_3_fu_172                |DigitRec_Pipeline_3                |       12|       12|  60.000 ns|  60.000 ns|     12|     12|       no|
        |grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177    |DigitRec_Pipeline_TRAINING_LOOP    |    12011|    12011|  60.055 us|  60.055 us|  12011|  12011|       no|
        |grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201  |DigitRec_Pipeline_VITIS_LOOP_69_1  |       14|       14|  70.000 ns|  70.000 ns|     14|     14|       no|
        |grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209  |DigitRec_Pipeline_VITIS_LOOP_72_2  |       14|       14|  70.000 ns|  70.000 ns|     14|     14|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TEST_LOOP  |  6030000|  6030000|     12060|          -|          -|   500|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    2818|   3620|    -|
|Memory           |        0|    -|      32|      5|    0|
|Multiplexer      |        -|    -|       -|    173|    -|
|Register         |        -|    -|     310|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3160|   3828|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |grp_DigitRec_Pipeline_3_fu_172                |DigitRec_Pipeline_3                |        0|   0|    11|    64|    0|
    |grp_DigitRec_Pipeline_SET_KNN_SET_fu_156      |DigitRec_Pipeline_SET_KNN_SET      |        0|   0|   196|   103|    0|
    |grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177    |DigitRec_Pipeline_TRAINING_LOOP    |        0|   0|  2344|  3083|    0|
    |grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201  |DigitRec_Pipeline_VITIS_LOOP_69_1  |        0|   0|    81|   168|    0|
    |grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209  |DigitRec_Pipeline_VITIS_LOOP_72_2  |        0|   0|   186|   202|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |        0|   0|  2818|  3620|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |votes_U  |votes_RAM_AUTO_1R1W  |        0|  32|   5|    0|    10|   32|     1|          320|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                     |        0|  32|   5|    0|    10|   32|     1|          320|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln96_fu_229_p2               |         +|   0|  0|  14|           9|           1|
    |icmp_ln96_fu_223_p2              |      icmp|   0|  0|  14|           9|           5|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  30|          19|           7|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  59|         11|    1|         11|
    |t_fu_58            |   9|          2|    9|         18|
    |test_set_address0  |  14|          3|   11|         33|
    |test_set_ce0       |  14|          3|    1|          3|
    |test_set_ce1       |   9|          2|    1|          2|
    |votes_address0     |  20|          4|    4|         16|
    |votes_ce0          |  20|          4|    1|          4|
    |votes_d0           |  14|          3|   32|         96|
    |votes_we0          |  14|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 173|         35|   61|        186|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  10|   0|   10|          0|
    |dists_0_0_fu_62                                            |  32|   0|   32|          0|
    |dists_1_0_fu_66                                            |  32|   0|   32|          0|
    |dists_2_0_fu_70                                            |  32|   0|   32|          0|
    |grp_DigitRec_Pipeline_3_fu_172_ap_start_reg                |   1|   0|    1|          0|
    |grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg      |   1|   0|    1|          0|
    |grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg    |   1|   0|    1|          0|
    |grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg  |   1|   0|    1|          0|
    |grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg  |   1|   0|    1|          0|
    |labels_0_0_fu_74                                           |  32|   0|   32|          0|
    |labels_1_0_fu_78                                           |  32|   0|   32|          0|
    |labels_2_0_fu_82                                           |  32|   0|   32|          0|
    |t_1_reg_451                                                |   9|   0|    9|          0|
    |t_fu_58                                                    |   9|   0|    9|          0|
    |test_set_load_reg_487                                      |  64|   0|   64|          0|
    |tmp_1_reg_477                                              |   9|   0|   11|          2|
    |trunc_ln107_1_reg_515                                      |   4|   0|    4|          0|
    |trunc_ln107_2_reg_520                                      |   4|   0|    4|          0|
    |trunc_ln107_reg_510                                        |   4|   0|    4|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 310|   0|  312|          2|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|          DigitRec|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|          DigitRec|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|          DigitRec|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|          DigitRec|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|          DigitRec|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|          DigitRec|  return value|
|training_samples_address0  |  out|   14|   ap_memory|  training_samples|         array|
|training_samples_ce0       |  out|    1|   ap_memory|  training_samples|         array|
|training_samples_q0        |   in|   64|   ap_memory|  training_samples|         array|
|training_samples_address1  |  out|   14|   ap_memory|  training_samples|         array|
|training_samples_ce1       |  out|    1|   ap_memory|  training_samples|         array|
|training_samples_q1        |   in|   64|   ap_memory|  training_samples|         array|
|test_set_address0          |  out|   11|   ap_memory|          test_set|         array|
|test_set_ce0               |  out|    1|   ap_memory|          test_set|         array|
|test_set_q0                |   in|   64|   ap_memory|          test_set|         array|
|test_set_address1          |  out|   11|   ap_memory|          test_set|         array|
|test_set_ce1               |  out|    1|   ap_memory|          test_set|         array|
|test_set_q1                |   in|   64|   ap_memory|          test_set|         array|
|training_labels_address0   |  out|   12|   ap_memory|   training_labels|         array|
|training_labels_ce0        |  out|    1|   ap_memory|   training_labels|         array|
|training_labels_q0         |   in|    8|   ap_memory|   training_labels|         array|
|results_address0           |  out|    9|   ap_memory|           results|         array|
|results_ce0                |  out|    1|   ap_memory|           results|         array|
|results_we0                |  out|    1|   ap_memory|           results|         array|
|results_d0                 |  out|    8|   ap_memory|           results|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 11 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dists_0_0 = alloca i32 1"   --->   Operation 12 'alloca' 'dists_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dists_1_0 = alloca i32 1"   --->   Operation 13 'alloca' 'dists_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dists_2_0 = alloca i32 1"   --->   Operation 14 'alloca' 'dists_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%labels_0_0 = alloca i32 1"   --->   Operation 15 'alloca' 'labels_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%labels_1_0 = alloca i32 1"   --->   Operation 16 'alloca' 'labels_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%labels_2_0 = alloca i32 1"   --->   Operation 17 'alloca' 'labels_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_label_loc = alloca i64 1"   --->   Operation 18 'alloca' 'max_label_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%labels_0_3_loc = alloca i64 1"   --->   Operation 19 'alloca' 'labels_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%labels_1_3_loc = alloca i64 1"   --->   Operation 20 'alloca' 'labels_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%labels_2_3_loc = alloca i64 1"   --->   Operation 21 'alloca' 'labels_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dists_0_1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'dists_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dists_1_1_loc = alloca i64 1"   --->   Operation 23 'alloca' 'dists_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dists_2_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'dists_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%labels_0_1_loc = alloca i64 1"   --->   Operation 25 'alloca' 'labels_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%labels_1_1_loc = alloca i64 1"   --->   Operation 26 'alloca' 'labels_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%labels_2_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'labels_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln85 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:85]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_samples, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %training_samples"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %test_set, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %test_set"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %training_labels, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %training_labels"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %results, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %results"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%votes = alloca i64 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:67->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 37 'alloca' 'votes' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln96 = store i9 0, i9 %t" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 38 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln96 = br void %SET_KNN_SET" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 39 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_1 = load i9 %t" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 40 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%icmp_ln96 = icmp_eq  i9 %t_1, i9 500" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 41 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln96 = add i9 %t_1, i9 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 42 'add' 'add_ln96' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %SET_KNN_SET.split, void %for.end28" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 43 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%dists_0_0_load = load i32 %dists_0_0"   --->   Operation 44 'load' 'dists_0_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dists_1_0_load = load i32 %dists_1_0"   --->   Operation 45 'load' 'dists_1_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%dists_2_0_load = load i32 %dists_2_0"   --->   Operation 46 'load' 'dists_2_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%labels_0_0_load = load i32 %labels_0_0"   --->   Operation 47 'load' 'labels_0_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%labels_1_0_load = load i32 %labels_1_0"   --->   Operation 48 'load' 'labels_1_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%labels_2_0_load = load i32 %labels_2_0"   --->   Operation 49 'load' 'labels_2_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.58ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_SET_KNN_SET, i32 %labels_2_0_load, i32 %labels_1_0_load, i32 %labels_0_0_load, i32 %dists_2_0_load, i32 %dists_1_0_load, i32 %dists_0_0_load, i32 %labels_2_1_loc, i32 %labels_1_1_loc, i32 %labels_0_1_loc, i32 %dists_2_1_loc, i32 %dists_1_1_loc, i32 %dists_0_1_loc"   --->   Operation 50 'call' 'call_ln0' <Predicate = (!icmp_ln96)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %t_1, i2 0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 51 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %tmp_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 52 'zext' 'zext_ln35' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%test_set_addr = getelementptr i64 %test_set, i64 0, i64 %zext_ln35" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 53 'getelementptr' 'test_set_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%test_set_load = load i11 %test_set_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 54 'load' 'test_set_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2000> <RAM>
ST_2 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_3, i32 %votes"   --->   Operation 55 'call' 'call_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln96 = store i9 %add_ln96, i9 %t" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 56 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln114 = ret" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:114]   --->   Operation 57 'ret' 'ret_ln114' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 58 [1/2] (3.15ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_SET_KNN_SET, i32 %labels_2_0_load, i32 %labels_1_0_load, i32 %labels_0_0_load, i32 %dists_2_0_load, i32 %dists_1_0_load, i32 %dists_0_0_load, i32 %labels_2_1_loc, i32 %labels_1_1_loc, i32 %labels_0_1_loc, i32 %dists_2_1_loc, i32 %dists_1_1_loc, i32 %dists_0_1_loc"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 59 [1/2] (3.25ns)   --->   "%test_set_load = load i11 %test_set_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 59 'load' 'test_set_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2000> <RAM>
ST_3 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_3, i32 %votes"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%labels_2_1_loc_load = load i32 %labels_2_1_loc"   --->   Operation 61 'load' 'labels_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%labels_1_1_loc_load = load i32 %labels_1_1_loc"   --->   Operation 62 'load' 'labels_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%labels_0_1_loc_load = load i32 %labels_0_1_loc"   --->   Operation 63 'load' 'labels_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%dists_2_1_loc_load = load i32 %dists_2_1_loc"   --->   Operation 64 'load' 'dists_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%dists_1_1_loc_load = load i32 %dists_1_1_loc"   --->   Operation 65 'load' 'dists_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%dists_0_1_loc_load = load i32 %dists_0_1_loc"   --->   Operation 66 'load' 'dists_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%call_ln35 = call void @DigitRec_Pipeline_TRAINING_LOOP, i32 %labels_2_1_loc_load, i32 %labels_1_1_loc_load, i32 %labels_0_1_loc_load, i32 %dists_2_1_loc_load, i32 %dists_1_1_loc_load, i32 %dists_0_1_loc_load, i8 %training_labels, i64 %training_samples, i64 %test_set_load, i11 %tmp_1, i64 %test_set, i32 %labels_2_3_loc, i32 %labels_1_3_loc, i32 %labels_0_3_loc, i32 %dists_2_0, i32 %dists_1_0, i32 %dists_0_0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 67 'call' 'call_ln35' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln35 = call void @DigitRec_Pipeline_TRAINING_LOOP, i32 %labels_2_1_loc_load, i32 %labels_1_1_loc_load, i32 %labels_0_1_loc_load, i32 %dists_2_1_loc_load, i32 %dists_1_1_loc_load, i32 %dists_0_1_loc_load, i8 %training_labels, i64 %training_samples, i64 %test_set_load, i11 %tmp_1, i64 %test_set, i32 %labels_2_3_loc, i32 %labels_1_3_loc, i32 %labels_0_3_loc, i32 %dists_2_0, i32 %dists_1_0, i32 %dists_0_0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 68 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.70>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%labels_2_3_loc_load = load i32 %labels_2_3_loc"   --->   Operation 69 'load' 'labels_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%labels_1_3_loc_load = load i32 %labels_1_3_loc"   --->   Operation 70 'load' 'labels_1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%labels_0_3_loc_load = load i32 %labels_0_3_loc"   --->   Operation 71 'load' 'labels_0_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %labels_2_3_loc_load" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:107]   --->   Operation 72 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i32 %labels_1_3_loc_load" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:107]   --->   Operation 73 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i32 %labels_0_3_loc_load" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:107]   --->   Operation 74 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (1.70ns)   --->   "%call_ln107 = call void @DigitRec_Pipeline_VITIS_LOOP_69_1, i4 %trunc_ln107_2, i4 %trunc_ln107_1, i4 %trunc_ln107, i32 %votes" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:107]   --->   Operation 75 'call' 'call_ln107' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %labels_2_3_loc_load, i32 %labels_2_0"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %labels_1_3_loc_load, i32 %labels_1_0"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %labels_0_3_loc_load, i32 %labels_0_0"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln107 = call void @DigitRec_Pipeline_VITIS_LOOP_69_1, i4 %trunc_ln107_2, i4 %trunc_ln107_1, i4 %trunc_ln107, i32 %votes" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:107]   --->   Operation 79 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_VITIS_LOOP_72_2, i32 %votes, i8 %max_label_loc"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_VITIS_LOOP_72_2, i32 %votes, i8 %max_label_loc"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %t_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 82 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 84 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%max_label_loc_load = load i8 %max_label_loc"   --->   Operation 85 'load' 'max_label_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%results_addr = getelementptr i8 %results, i64 0, i64 %zext_ln96" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:112]   --->   Operation 86 'getelementptr' 'results_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln112 = store i8 %max_label_loc_load, i9 %results_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:112]   --->   Operation 87 'store' 'store_ln112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln96 = br void %SET_KNN_SET" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 88 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ training_samples]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ test_set]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ training_labels]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ results]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                      (alloca           ) [ 01111111111]
dists_0_0              (alloca           ) [ 00111111111]
dists_1_0              (alloca           ) [ 00111111111]
dists_2_0              (alloca           ) [ 00111111111]
labels_0_0             (alloca           ) [ 00111111111]
labels_1_0             (alloca           ) [ 00111111111]
labels_2_0             (alloca           ) [ 00111111111]
max_label_loc          (alloca           ) [ 00111111111]
labels_0_3_loc         (alloca           ) [ 00111111111]
labels_1_3_loc         (alloca           ) [ 00111111111]
labels_2_3_loc         (alloca           ) [ 00111111111]
dists_0_1_loc          (alloca           ) [ 00111111111]
dists_1_1_loc          (alloca           ) [ 00111111111]
dists_2_1_loc          (alloca           ) [ 00111111111]
labels_0_1_loc         (alloca           ) [ 00111111111]
labels_1_1_loc         (alloca           ) [ 00111111111]
labels_2_1_loc         (alloca           ) [ 00111111111]
spectopmodule_ln85     (spectopmodule    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
votes                  (alloca           ) [ 00111111111]
store_ln96             (store            ) [ 00000000000]
br_ln96                (br               ) [ 00000000000]
t_1                    (load             ) [ 00011111111]
icmp_ln96              (icmp             ) [ 00111111111]
add_ln96               (add              ) [ 00000000000]
br_ln96                (br               ) [ 00000000000]
dists_0_0_load         (load             ) [ 00010000000]
dists_1_0_load         (load             ) [ 00010000000]
dists_2_0_load         (load             ) [ 00010000000]
labels_0_0_load        (load             ) [ 00010000000]
labels_1_0_load        (load             ) [ 00010000000]
labels_2_0_load        (load             ) [ 00010000000]
tmp_1                  (bitconcatenate   ) [ 00011100000]
zext_ln35              (zext             ) [ 00000000000]
test_set_addr          (getelementptr    ) [ 00010000000]
store_ln96             (store            ) [ 00000000000]
ret_ln114              (ret              ) [ 00000000000]
call_ln0               (call             ) [ 00000000000]
test_set_load          (load             ) [ 00001100000]
call_ln0               (call             ) [ 00000000000]
labels_2_1_loc_load    (load             ) [ 00000100000]
labels_1_1_loc_load    (load             ) [ 00000100000]
labels_0_1_loc_load    (load             ) [ 00000100000]
dists_2_1_loc_load     (load             ) [ 00000100000]
dists_1_1_loc_load     (load             ) [ 00000100000]
dists_0_1_loc_load     (load             ) [ 00000100000]
call_ln35              (call             ) [ 00000000000]
labels_2_3_loc_load    (load             ) [ 00000000000]
labels_1_3_loc_load    (load             ) [ 00000000000]
labels_0_3_loc_load    (load             ) [ 00000000000]
trunc_ln107            (trunc            ) [ 00000001000]
trunc_ln107_1          (trunc            ) [ 00000001000]
trunc_ln107_2          (trunc            ) [ 00000001000]
store_ln0              (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
call_ln107             (call             ) [ 00000000000]
call_ln0               (call             ) [ 00000000000]
zext_ln96              (zext             ) [ 00000000000]
speclooptripcount_ln96 (speclooptripcount) [ 00000000000]
specloopname_ln96      (specloopname     ) [ 00000000000]
max_label_loc_load     (load             ) [ 00000000000]
results_addr           (getelementptr    ) [ 00000000000]
store_ln112            (store            ) [ 00000000000]
br_ln96                (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="training_samples">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_samples"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="test_set">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_set"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="training_labels">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_labels"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="results">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DigitRec_Pipeline_SET_KNN_SET"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DigitRec_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DigitRec_Pipeline_TRAINING_LOOP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DigitRec_Pipeline_VITIS_LOOP_69_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DigitRec_Pipeline_VITIS_LOOP_72_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="t_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dists_0_0_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dists_0_0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="dists_1_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dists_1_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="dists_2_0_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dists_2_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="labels_0_0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_0_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="labels_1_0_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_1_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="labels_2_0_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_2_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="max_label_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_label_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="labels_0_3_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_0_3_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="labels_1_3_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_1_3_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="labels_2_3_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_2_3_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dists_0_1_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dists_0_1_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="dists_1_1_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dists_1_1_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="dists_2_1_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dists_2_1_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="labels_0_1_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_0_1_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="labels_1_1_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_1_1_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="labels_2_1_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_2_1_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="votes_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="votes/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="test_set_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_set_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="test_set_load/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="results_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_addr/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln112_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_DigitRec_Pipeline_SET_KNN_SET_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="0" index="3" bw="32" slack="0"/>
<pin id="161" dir="0" index="4" bw="32" slack="0"/>
<pin id="162" dir="0" index="5" bw="32" slack="0"/>
<pin id="163" dir="0" index="6" bw="32" slack="0"/>
<pin id="164" dir="0" index="7" bw="32" slack="1"/>
<pin id="165" dir="0" index="8" bw="32" slack="1"/>
<pin id="166" dir="0" index="9" bw="32" slack="1"/>
<pin id="167" dir="0" index="10" bw="32" slack="1"/>
<pin id="168" dir="0" index="11" bw="32" slack="1"/>
<pin id="169" dir="0" index="12" bw="32" slack="1"/>
<pin id="170" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_DigitRec_Pipeline_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="0" index="3" bw="32" slack="0"/>
<pin id="182" dir="0" index="4" bw="32" slack="0"/>
<pin id="183" dir="0" index="5" bw="32" slack="0"/>
<pin id="184" dir="0" index="6" bw="32" slack="0"/>
<pin id="185" dir="0" index="7" bw="8" slack="0"/>
<pin id="186" dir="0" index="8" bw="64" slack="0"/>
<pin id="187" dir="0" index="9" bw="64" slack="1"/>
<pin id="188" dir="0" index="10" bw="11" slack="2"/>
<pin id="189" dir="0" index="11" bw="64" slack="0"/>
<pin id="190" dir="0" index="12" bw="32" slack="3"/>
<pin id="191" dir="0" index="13" bw="32" slack="3"/>
<pin id="192" dir="0" index="14" bw="32" slack="3"/>
<pin id="193" dir="0" index="15" bw="32" slack="3"/>
<pin id="194" dir="0" index="16" bw="32" slack="3"/>
<pin id="195" dir="0" index="17" bw="32" slack="3"/>
<pin id="196" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="0" index="3" bw="4" slack="0"/>
<pin id="206" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="207" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="8" slack="7"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln96_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="9" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="t_1_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="1"/>
<pin id="222" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln96_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="9" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln96_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="dists_0_0_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dists_0_0_load/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="dists_1_0_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dists_1_0_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="dists_2_0_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dists_2_0_load/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="labels_0_0_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_0_0_load/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="labels_1_0_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_1_0_load/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="labels_2_0_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_2_0_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln35_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln96_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="1"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="labels_2_1_loc_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="3"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_2_1_loc_load/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="labels_1_1_loc_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="3"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_1_1_loc_load/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="labels_0_1_loc_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="3"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_0_1_loc_load/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="dists_2_1_loc_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="3"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dists_2_1_loc_load/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="dists_1_1_loc_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="3"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dists_1_1_loc_load/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="dists_0_1_loc_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="3"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dists_0_1_loc_load/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="labels_2_3_loc_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="5"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_2_3_loc_load/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="labels_1_3_loc_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="5"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_1_3_loc_load/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="labels_0_3_loc_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="5"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_0_3_loc_load/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln107_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln107_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_1/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln107_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_2/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln0_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="5"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln0_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="5"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln0_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="5"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln96_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="8"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="max_label_loc_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="9"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_label_loc_load/10 "/>
</bind>
</comp>

<comp id="348" class="1005" name="t_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="355" class="1005" name="dists_0_0_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dists_0_0 "/>
</bind>
</comp>

<comp id="361" class="1005" name="dists_1_0_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dists_1_0 "/>
</bind>
</comp>

<comp id="367" class="1005" name="dists_2_0_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dists_2_0 "/>
</bind>
</comp>

<comp id="373" class="1005" name="labels_0_0_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="labels_0_0 "/>
</bind>
</comp>

<comp id="379" class="1005" name="labels_1_0_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="labels_1_0 "/>
</bind>
</comp>

<comp id="385" class="1005" name="labels_2_0_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="labels_2_0 "/>
</bind>
</comp>

<comp id="391" class="1005" name="max_label_loc_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="7"/>
<pin id="393" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="max_label_loc "/>
</bind>
</comp>

<comp id="397" class="1005" name="labels_0_3_loc_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="3"/>
<pin id="399" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="labels_0_3_loc "/>
</bind>
</comp>

<comp id="403" class="1005" name="labels_1_3_loc_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="3"/>
<pin id="405" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="labels_1_3_loc "/>
</bind>
</comp>

<comp id="409" class="1005" name="labels_2_3_loc_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="3"/>
<pin id="411" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="labels_2_3_loc "/>
</bind>
</comp>

<comp id="415" class="1005" name="dists_0_1_loc_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dists_0_1_loc "/>
</bind>
</comp>

<comp id="421" class="1005" name="dists_1_1_loc_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dists_1_1_loc "/>
</bind>
</comp>

<comp id="427" class="1005" name="dists_2_1_loc_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dists_2_1_loc "/>
</bind>
</comp>

<comp id="433" class="1005" name="labels_0_1_loc_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="labels_0_1_loc "/>
</bind>
</comp>

<comp id="439" class="1005" name="labels_1_1_loc_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="labels_1_1_loc "/>
</bind>
</comp>

<comp id="445" class="1005" name="labels_2_1_loc_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="labels_2_1_loc "/>
</bind>
</comp>

<comp id="451" class="1005" name="t_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="8"/>
<pin id="453" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="2"/>
<pin id="479" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="test_set_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="1"/>
<pin id="484" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="test_set_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="test_set_load_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test_set_load "/>
</bind>
</comp>

<comp id="510" class="1005" name="trunc_ln107_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="1"/>
<pin id="512" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107 "/>
</bind>
</comp>

<comp id="515" class="1005" name="trunc_ln107_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="1"/>
<pin id="517" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="trunc_ln107_2_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="1"/>
<pin id="522" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="177" pin=7"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="177" pin=8"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="177" pin=11"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="156" pin=6"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="156" pin=5"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="220" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="276"><net_src comp="229" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="177" pin=5"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="177" pin=6"/></net>

<net id="313"><net_src comp="301" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="318"><net_src comp="304" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="323"><net_src comp="307" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="329"><net_src comp="301" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="304" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="307" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="351"><net_src comp="58" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="358"><net_src comp="62" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="177" pin=17"/></net>

<net id="364"><net_src comp="66" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="177" pin=16"/></net>

<net id="370"><net_src comp="70" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="177" pin=15"/></net>

<net id="376"><net_src comp="74" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="382"><net_src comp="78" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="388"><net_src comp="82" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="394"><net_src comp="86" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="400"><net_src comp="90" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="177" pin=14"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="406"><net_src comp="94" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="177" pin=13"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="412"><net_src comp="98" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="177" pin=12"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="418"><net_src comp="102" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="156" pin=12"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="424"><net_src comp="106" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="156" pin=11"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="430"><net_src comp="110" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="156" pin=10"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="436"><net_src comp="114" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="156" pin=9"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="442"><net_src comp="118" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="156" pin=8"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="448"><net_src comp="122" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="156" pin=7"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="454"><net_src comp="220" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="480"><net_src comp="259" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="177" pin=10"/></net>

<net id="485"><net_src comp="130" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="490"><net_src comp="137" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="177" pin=9"/></net>

<net id="513"><net_src comp="310" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="518"><net_src comp="315" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="523"><net_src comp="320" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="201" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: results | {10 }
 - Input state : 
	Port: DigitRec : training_samples | {4 5 }
	Port: DigitRec : test_set | {2 3 4 5 }
	Port: DigitRec : training_labels | {4 5 }
  - Chain level:
	State 1
		store_ln96 : 1
	State 2
		icmp_ln96 : 1
		add_ln96 : 1
		br_ln96 : 2
		call_ln0 : 1
		tmp_1 : 1
		zext_ln35 : 2
		test_set_addr : 3
		test_set_load : 4
		store_ln96 : 2
	State 3
	State 4
		call_ln35 : 1
	State 5
	State 6
		trunc_ln107 : 1
		trunc_ln107_1 : 1
		trunc_ln107_2 : 1
		call_ln107 : 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 7
	State 8
	State 9
	State 10
		results_addr : 1
		store_ln112 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|          |   grp_DigitRec_Pipeline_SET_KNN_SET_fu_156   |    0    |   194   |    20   |
|          |        grp_DigitRec_Pipeline_3_fu_172        |    0    |    8    |    26   |
|   call   |  grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177  | 10.2438 |   2435  |   2825  |
|          | grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201 |  1.588  |    75   |    82   |
|          | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209 |  1.588  |   118   |   114   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln96_fu_223               |    0    |    0    |    14   |
|----------|----------------------------------------------|---------|---------|---------|
|    add   |                add_ln96_fu_229               |    0    |    0    |    14   |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                 tmp_1_fu_259                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   zext   |               zext_ln35_fu_267               |    0    |    0    |    0    |
|          |               zext_ln96_fu_340               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |              trunc_ln107_fu_310              |    0    |    0    |    0    |
|   trunc  |             trunc_ln107_1_fu_315             |    0    |    0    |    0    |
|          |             trunc_ln107_2_fu_320             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              | 13.4198 |   2830  |   3095  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|votes|    0   |   32   |    5   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |   32   |    5   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   dists_0_0_reg_355  |   32   |
| dists_0_1_loc_reg_415|   32   |
|   dists_1_0_reg_361  |   32   |
| dists_1_1_loc_reg_421|   32   |
|   dists_2_0_reg_367  |   32   |
| dists_2_1_loc_reg_427|   32   |
|  labels_0_0_reg_373  |   32   |
|labels_0_1_loc_reg_433|   32   |
|labels_0_3_loc_reg_397|   32   |
|  labels_1_0_reg_379  |   32   |
|labels_1_1_loc_reg_439|   32   |
|labels_1_3_loc_reg_403|   32   |
|  labels_2_0_reg_385  |   32   |
|labels_2_1_loc_reg_445|   32   |
|labels_2_3_loc_reg_409|   32   |
| max_label_loc_reg_391|    8   |
|      t_1_reg_451     |    9   |
|       t_reg_348      |    9   |
| test_set_addr_reg_482|   11   |
| test_set_load_reg_487|   64   |
|     tmp_1_reg_477    |   11   |
| trunc_ln107_1_reg_515|    4   |
| trunc_ln107_2_reg_520|    4   |
|  trunc_ln107_reg_510 |    4   |
+----------------------+--------+
|         Total        |   604  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_137              |  p0  |   2  |  11  |   22   ||    9    |
| grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201 |  p1  |   2  |   4  |    8   ||    9    |
| grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201 |  p2  |   2  |   4  |    8   ||    9    |
| grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201 |  p3  |   2  |   4  |    8   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   46   ||  6.352  ||    36   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |  2830  |  3095  |    -   |
|   Memory  |    0   |    -   |   32   |    5   |    0   |
|Multiplexer|    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |   604  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   19   |  3466  |  3136  |    0   |
+-----------+--------+--------+--------+--------+--------+
