
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Sat Sep 28 10:36:43 2024
| Design       : top
| Device       : PG2L50H
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
 top|clk                  1000.000     {0 500}        Declared                66          25  {clk}   
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|clk                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top|clk                      1.000 MHz     352.361 MHz       1000.000          2.838        997.162
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                    997.162       0.000              0            347
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                      0.198       0.000              0            347
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                                           499.040       0.000              0             66
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                    998.330       0.000              0            347
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                      0.134       0.000              0            347
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                                           499.430       0.000              0             66
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_key_d/counter[17]/opit_0_inv_AQ_perm/CIN
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.049
  Launch Clock Delay      :  3.572
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.482       3.572         _N0              
 CLMA_261_361/CLK                                                          r       u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_361/Q1                   tco                   0.213       3.785 r       u_key_d/counter[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.435       4.220         u_key_d/counter [14]
 CLMA_261_337/Y0                   td                    0.240       4.460 r       u_key_d/N44_11/LUT6_inst_perm/L6
                                   net (fanout=1)        0.553       5.013         u_key_d/_N562    
 CLMA_261_354/Y2                   td                    0.188       5.201 r       u_key_d/N44_21/LUT6_inst_perm/L6
                                   net (fanout=23)       0.397       5.598         u_key_d/N44      
 CLMA_261_343/COUT                 td                    0.353       5.951 f       u_key_d/counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.951         u_key_d/_N138    
 CLMA_261_349/COUT                 td                    0.090       6.041 f       u_key_d/counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.041         u_key_d/_N142    
 CLMA_261_355/COUT                 td                    0.090       6.131 f       u_key_d/counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.131         u_key_d/_N146    
 CLMA_261_361/COUT                 td                    0.082       6.213 r       u_key_d/counter[16]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.213         u_key_d/_N150    
 CLMA_261_367/CIN                                                          r       u_key_d/counter[17]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.213         Logic Levels: 6  
                                                                                   Logic: 1.256ns(47.558%), Route: 1.385ns(52.442%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.407    1003.049         _N0              
 CLMA_261_367/CLK                                                          r       u_key_d/counter[20]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.492    1003.541                          
 clock uncertainty                                      -0.050    1003.491                          

 Setup time                                             -0.116    1003.375                          

 Data required time                                               1003.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.375                          
 Data arrival time                                                   6.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_key_d/counter[13]/opit_0_inv_AQ_perm/CIN
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.050
  Launch Clock Delay      :  3.572
  Clock Pessimism Removal :  0.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.482       3.572         _N0              
 CLMA_261_361/CLK                                                          r       u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_361/Q1                   tco                   0.213       3.785 r       u_key_d/counter[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.435       4.220         u_key_d/counter [14]
 CLMA_261_337/Y0                   td                    0.240       4.460 r       u_key_d/N44_11/LUT6_inst_perm/L6
                                   net (fanout=1)        0.553       5.013         u_key_d/_N562    
 CLMA_261_354/Y2                   td                    0.188       5.201 r       u_key_d/N44_21/LUT6_inst_perm/L6
                                   net (fanout=23)       0.397       5.598         u_key_d/N44      
 CLMA_261_343/COUT                 td                    0.353       5.951 f       u_key_d/counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.951         u_key_d/_N138    
 CLMA_261_349/COUT                 td                    0.090       6.041 f       u_key_d/counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.041         u_key_d/_N142    
 CLMA_261_355/COUT                 td                    0.082       6.123 r       u_key_d/counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.123         u_key_d/_N146    
 CLMA_261_361/CIN                                                          r       u_key_d/counter[13]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.123         Logic Levels: 5  
                                                                                   Logic: 1.166ns(45.708%), Route: 1.385ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.408    1003.050         _N0              
 CLMA_261_361/CLK                                                          r       u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.522    1003.572                          
 clock uncertainty                                      -0.050    1003.522                          

 Setup time                                             -0.116    1003.406                          

 Data required time                                               1003.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.406                          
 Data arrival time                                                   6.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_key_d/counter[9]/opit_0_inv_AQ_perm/CIN
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.051
  Launch Clock Delay      :  3.572
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.482       3.572         _N0              
 CLMA_261_361/CLK                                                          r       u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_361/Q1                   tco                   0.213       3.785 r       u_key_d/counter[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.435       4.220         u_key_d/counter [14]
 CLMA_261_337/Y0                   td                    0.240       4.460 r       u_key_d/N44_11/LUT6_inst_perm/L6
                                   net (fanout=1)        0.553       5.013         u_key_d/_N562    
 CLMA_261_354/Y2                   td                    0.188       5.201 r       u_key_d/N44_21/LUT6_inst_perm/L6
                                   net (fanout=23)       0.397       5.598         u_key_d/N44      
 CLMA_261_343/COUT                 td                    0.353       5.951 f       u_key_d/counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.951         u_key_d/_N138    
 CLMA_261_349/COUT                 td                    0.082       6.033 r       u_key_d/counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.033         u_key_d/_N142    
 CLMA_261_355/CIN                                                          r       u_key_d/counter[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.033         Logic Levels: 4  
                                                                                   Logic: 1.076ns(43.722%), Route: 1.385ns(56.278%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.409    1003.051         _N0              
 CLMA_261_355/CLK                                                          r       u_key_d/counter[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.492    1003.543                          
 clock uncertainty                                      -0.050    1003.493                          

 Setup time                                             -0.116    1003.377                          

 Data required time                                               1003.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.377                          
 Data arrival time                                                   6.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.344                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[0]/opit_0_inv/CLK
Endpoint    : ss/anode_reg[1]/opit_0_inv_srl/D
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.566
  Launch Clock Delay      :  3.045
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.766       0.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.403       3.045         _N0              
 CLMS_273_403/CLK                                                          r       ss/anode_reg[0]/opit_0_inv/CLK

 CLMS_273_403/Q0                   tco                   0.166       3.211 f       ss/anode_reg[0]/opit_0_inv/Q
                                   net (fanout=8)        0.077       3.288         nt_anode[0]      
 CLMS_273_403/M3                                                           f       ss/anode_reg[1]/opit_0_inv_srl/D

 Data arrival time                                                   3.288         Logic Levels: 0  
                                                                                   Logic: 0.166ns(68.313%), Route: 0.077ns(31.687%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.476       3.566         _N0              
 CLMS_273_403/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.521       3.045                          
 clock uncertainty                                       0.000       3.045                          

 Hold time                                               0.045       3.090                          

 Data required time                                                  3.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.090                          
 Data arrival time                                                   3.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.576
  Launch Clock Delay      :  3.055
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.766       0.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.413       3.055         _N0              
 CLMA_273_348/CLK                                                          r       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_273_348/Q1                   tco                   0.166       3.221 f       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=10)       0.093       3.314         nt_led[1]        
 CLMA_273_348/A4                                                           f       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   3.314         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.093%), Route: 0.093ns(35.907%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.486       3.576         _N0              
 CLMA_273_348/CLK                                                          r       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.521       3.055                          
 clock uncertainty                                       0.000       3.055                          

 Hold time                                              -0.029       3.026                          

 Data required time                                                  3.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.026                          
 Data arrival time                                                   3.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ss/addr_counter[4]/opit_0_inv_L6Q_perm/I5
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.576
  Launch Clock Delay      :  3.055
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.766       0.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.413       3.055         _N0              
 CLMA_273_348/CLK                                                          r       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_273_348/CR0                  tco                   0.182       3.237 f       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=9)        0.092       3.329         nt_led[3]        
 CLMA_273_348/C5                                                           f       ss/addr_counter[4]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.329         Logic Levels: 0  
                                                                                   Logic: 0.182ns(66.423%), Route: 0.092ns(33.577%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.486       3.576         _N0              
 CLMA_273_348/CLK                                                          r       ss/addr_counter[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.521       3.055                          
 clock uncertainty                                       0.000       3.055                          

 Hold time                                              -0.019       3.036                          

 Data required time                                                  3.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.036                          
 Data arrival time                                                   3.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.476       3.566         _N0              
 CLMS_273_403/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_273_403/Q3                   tco                   0.213       3.779 r       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.393       4.172         nt_anode[1]      
 CLMA_285_403/Y0                   td                    0.240       4.412 r       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.948       5.360         N0               
 CLMA_285_481/CR0                  td                    0.223       5.583 r       N6[13]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.415       5.998         nt_SevenSegCatHL[0]
 IOLHR_292_474/DO_P                td                    1.231       7.229 r       SevenSegCatHL_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.229         SevenSegCatHL_obuf[0]/ntO
 IOBS_300_474/PAD                  td                    2.421       9.650 r       SevenSegCatHL_obuf[0]/opit_0/O
                                   net (fanout=1)        0.066       9.716         SevenSegCatHL[0] 
 D4                                                                        r       SevenSegCatHL[0] (port)

 Data arrival time                                                   9.716         Logic Levels: 4  
                                                                                   Logic: 4.328ns(70.374%), Route: 1.822ns(29.626%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.476       3.566         _N0              
 CLMS_273_403/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_273_403/Q3                   tco                   0.213       3.779 r       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.393       4.172         nt_anode[1]      
 CLMA_285_403/Y0                   td                    0.240       4.412 r       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.736       5.148         N0               
 CLMA_285_439/CR0                  td                    0.223       5.371 r       N6[6]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.593       5.964         nt_SevenSegCatHL[1]
 IOLHR_292_468/DO_P                td                    1.231       7.195 r       SevenSegCatHL_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.195         SevenSegCatHL_obuf[1]/ntO
 IOBD_300_468/PAD                  td                    2.425       9.620 r       SevenSegCatHL_obuf[1]/opit_0/O
                                   net (fanout=1)        0.045       9.665         SevenSegCatHL[1] 
 E3                                                                        r       SevenSegCatHL[1] (port)

 Data arrival time                                                   9.665         Logic Levels: 4  
                                                                                   Logic: 4.332ns(71.028%), Route: 1.767ns(28.972%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.476       3.566         _N0              
 CLMS_273_403/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_273_403/Q3                   tco                   0.213       3.779 r       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.393       4.172         nt_anode[1]      
 CLMA_285_403/Y0                   td                    0.240       4.412 r       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.844       5.256         N0               
 CLMA_285_499/CR0                  td                    0.223       5.479 r       N6[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.445       5.924         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    1.231       7.155 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.155         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    2.425       9.580 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       9.637         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   9.637         Logic Levels: 4  
                                                                                   Logic: 4.332ns(71.356%), Route: 1.739ns(28.644%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ss/clk_counter[7]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.678       0.716 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.716         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.095       0.811 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.410       1.221         nt_rst_n         
 CLMA_267_360/RS                                                           f       ss/clk_counter[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.221         Logic Levels: 2  
                                                                                   Logic: 0.773ns(63.309%), Route: 0.448ns(36.691%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_key_d/counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.678       0.716 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.716         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.095       0.811 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.445       1.256         nt_rst_n         
 CLMA_261_343/RS                                                           f       u_key_d/counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.256         Logic Levels: 2  
                                                                                   Logic: 0.773ns(61.545%), Route: 0.483ns(38.455%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.678       0.716 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.716         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.095       0.811 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.473       1.284         nt_rst_n         
 CLMA_273_348/RS                                                           f       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.284         Logic Levels: 2  
                                                                                   Logic: 0.773ns(60.202%), Route: 0.511ns(39.798%)
====================================================================================================

{top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_250_366/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_250_366/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_250_366/CLKB[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKB
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_key_d/counter[17]/opit_0_inv_AQ_perm/CIN
Path Group  : top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.937
  Launch Clock Delay      :  2.291
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.317       2.291         _N0              
 CLMA_261_361/CLK                                                          r       u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_361/Q1                   tco                   0.125       2.416 f       u_key_d/counter[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.260       2.676         u_key_d/counter [14]
 CLMA_261_337/Y0                   td                    0.125       2.801 f       u_key_d/N44_11/LUT6_inst_perm/L6
                                   net (fanout=1)        0.316       3.117         u_key_d/_N562    
 CLMA_261_354/Y2                   td                    0.100       3.217 f       u_key_d/N44_21/LUT6_inst_perm/L6
                                   net (fanout=23)       0.234       3.451         u_key_d/N44      
 CLMA_261_343/COUT                 td                    0.228       3.679 f       u_key_d/counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.679         u_key_d/_N138    
 CLMA_261_349/COUT                 td                    0.056       3.735 f       u_key_d/counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.735         u_key_d/_N142    
 CLMA_261_355/COUT                 td                    0.056       3.791 f       u_key_d/counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.791         u_key_d/_N146    
 CLMA_261_361/COUT                 td                    0.046       3.837 r       u_key_d/counter[16]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.837         u_key_d/_N150    
 CLMA_261_367/CIN                                                          r       u_key_d/counter[17]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.837         Logic Levels: 6  
                                                                                   Logic: 0.736ns(47.607%), Route: 0.810ns(52.393%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.267    1001.937         _N0              
 CLMA_261_367/CLK                                                          r       u_key_d/counter[20]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1002.274                          
 clock uncertainty                                      -0.050    1002.224                          

 Setup time                                             -0.057    1002.167                          

 Data required time                                               1002.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.167                          
 Data arrival time                                                   3.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_key_d/counter[13]/opit_0_inv_AQ_perm/CIN
Path Group  : top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.938
  Launch Clock Delay      :  2.291
  Clock Pessimism Removal :  0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.317       2.291         _N0              
 CLMA_261_361/CLK                                                          r       u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_361/Q1                   tco                   0.125       2.416 f       u_key_d/counter[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.260       2.676         u_key_d/counter [14]
 CLMA_261_337/Y0                   td                    0.125       2.801 f       u_key_d/N44_11/LUT6_inst_perm/L6
                                   net (fanout=1)        0.316       3.117         u_key_d/_N562    
 CLMA_261_354/Y2                   td                    0.100       3.217 f       u_key_d/N44_21/LUT6_inst_perm/L6
                                   net (fanout=23)       0.234       3.451         u_key_d/N44      
 CLMA_261_343/COUT                 td                    0.228       3.679 f       u_key_d/counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.679         u_key_d/_N138    
 CLMA_261_349/COUT                 td                    0.056       3.735 f       u_key_d/counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.735         u_key_d/_N142    
 CLMA_261_355/COUT                 td                    0.046       3.781 r       u_key_d/counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.781         u_key_d/_N146    
 CLMA_261_361/CIN                                                          r       u_key_d/counter[13]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.781         Logic Levels: 5  
                                                                                   Logic: 0.680ns(45.638%), Route: 0.810ns(54.362%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.268    1001.938         _N0              
 CLMA_261_361/CLK                                                          r       u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.353    1002.291                          
 clock uncertainty                                      -0.050    1002.241                          

 Setup time                                             -0.057    1002.184                          

 Data required time                                               1002.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.184                          
 Data arrival time                                                   3.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_key_d/counter[9]/opit_0_inv_AQ_perm/CIN
Path Group  : top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.939
  Launch Clock Delay      :  2.291
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.317       2.291         _N0              
 CLMA_261_361/CLK                                                          r       u_key_d/counter[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_361/Q1                   tco                   0.125       2.416 f       u_key_d/counter[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.260       2.676         u_key_d/counter [14]
 CLMA_261_337/Y0                   td                    0.125       2.801 f       u_key_d/N44_11/LUT6_inst_perm/L6
                                   net (fanout=1)        0.316       3.117         u_key_d/_N562    
 CLMA_261_354/Y2                   td                    0.100       3.217 f       u_key_d/N44_21/LUT6_inst_perm/L6
                                   net (fanout=23)       0.234       3.451         u_key_d/N44      
 CLMA_261_343/COUT                 td                    0.228       3.679 f       u_key_d/counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.679         u_key_d/_N138    
 CLMA_261_349/COUT                 td                    0.046       3.725 r       u_key_d/counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.725         u_key_d/_N142    
 CLMA_261_355/CIN                                                          r       u_key_d/counter[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.725         Logic Levels: 4  
                                                                                   Logic: 0.624ns(43.515%), Route: 0.810ns(56.485%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.269    1001.939         _N0              
 CLMA_261_355/CLK                                                          r       u_key_d/counter[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1002.276                          
 clock uncertainty                                      -0.050    1002.226                          

 Setup time                                             -0.057    1002.169                          

 Data required time                                               1002.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.169                          
 Data arrival time                                                   3.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.444                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[0]/opit_0_inv/CLK
Endpoint    : ss/anode_reg[1]/opit_0_inv_srl/D
Path Group  : top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.285
  Launch Clock Delay      :  1.933
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.445       0.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.263       1.933         _N0              
 CLMS_273_403/CLK                                                          r       ss/anode_reg[0]/opit_0_inv/CLK

 CLMS_273_403/Q0                   tco                   0.103       2.036 r       ss/anode_reg[0]/opit_0_inv/Q
                                   net (fanout=8)        0.057       2.093         nt_anode[0]      
 CLMS_273_403/M3                                                           r       ss/anode_reg[1]/opit_0_inv_srl/D

 Data arrival time                                                   2.093         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.311       2.285         _N0              
 CLMS_273_403/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.352       1.933                          
 clock uncertainty                                       0.000       1.933                          

 Hold time                                               0.026       1.959                          

 Data required time                                                  1.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.959                          
 Data arrival time                                                   2.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.134                          
====================================================================================================

====================================================================================================

Startpoint  : ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  1.943
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.445       0.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.273       1.943         _N0              
 CLMA_273_348/CLK                                                          r       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_273_348/Q1                   tco                   0.103       2.046 r       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=10)       0.059       2.105         nt_led[1]        
 CLMA_273_348/A4                                                           r       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.105         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.321       2.295         _N0              
 CLMA_273_348/CLK                                                          r       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.352       1.943                          
 clock uncertainty                                       0.000       1.943                          

 Hold time                                              -0.015       1.928                          

 Data required time                                                  1.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.928                          
 Data arrival time                                                   2.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_key_d/counter[2]/opit_0_inv_AQ_perm/I3
Path Group  : top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  1.941
  Clock Pessimism Removal :  -0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.445       0.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.271       1.941         _N0              
 CLMA_261_343/CLK                                                          r       u_key_d/counter[4]/opit_0_inv_AQ_perm/CLK

 CLMA_261_343/Q0                   tco                   0.103       2.044 r       u_key_d/counter[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.057       2.101         u_key_d/counter [1]
 CLMA_261_343/B3                                                           r       u_key_d/counter[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.101         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.320       2.294         _N0              
 CLMA_261_343/CLK                                                          r       u_key_d/counter[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.353       1.941                          
 clock uncertainty                                       0.000       1.941                          

 Hold time                                              -0.027       1.914                          

 Data required time                                                  1.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.914                          
 Data arrival time                                                   2.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.311       2.285         _N0              
 CLMS_273_403/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_273_403/Q3                   tco                   0.125       2.410 f       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.234       2.644         nt_anode[1]      
 CLMA_285_403/Y0                   td                    0.125       2.769 f       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.553       3.322         N0               
 CLMA_285_481/CR0                  td                    0.118       3.440 r       N6[13]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.225       3.665         nt_SevenSegCatHL[0]
 IOLHR_292_474/DO_P                td                    0.488       4.153 r       SevenSegCatHL_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.153         SevenSegCatHL_obuf[0]/ntO
 IOBS_300_474/PAD                  td                    1.860       6.013 r       SevenSegCatHL_obuf[0]/opit_0/O
                                   net (fanout=1)        0.066       6.079         SevenSegCatHL[0] 
 D4                                                                        r       SevenSegCatHL[0] (port)

 Data arrival time                                                   6.079         Logic Levels: 4  
                                                                                   Logic: 2.716ns(71.587%), Route: 1.078ns(28.413%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.311       2.285         _N0              
 CLMS_273_403/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_273_403/Q3                   tco                   0.125       2.410 f       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.234       2.644         nt_anode[1]      
 CLMA_285_403/Y0                   td                    0.125       2.769 f       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.518       3.287         N0               
 CLMA_285_499/CR0                  td                    0.118       3.405 r       N6[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.234       3.639         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    0.488       4.127 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.127         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    1.850       5.977 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       6.034         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   6.034         Logic Levels: 4  
                                                                                   Logic: 2.706ns(72.179%), Route: 1.043ns(27.821%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=91)       0.311       2.285         _N0              
 CLMS_273_403/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_273_403/Q3                   tco                   0.125       2.410 f       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.234       2.644         nt_anode[1]      
 CLMA_285_403/Y0                   td                    0.125       2.769 f       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.431       3.200         N0               
 CLMA_285_439/CR0                  td                    0.118       3.318 r       N6[6]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.323       3.641         nt_SevenSegCatHL[1]
 IOLHR_292_468/DO_P                td                    0.488       4.129 r       SevenSegCatHL_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.129         SevenSegCatHL_obuf[1]/ntO
 IOBD_300_468/PAD                  td                    1.850       5.979 r       SevenSegCatHL_obuf[1]/opit_0/O
                                   net (fanout=1)        0.045       6.024         SevenSegCatHL[1] 
 E3                                                                        r       SevenSegCatHL[1] (port)

 Data arrival time                                                   6.024         Logic Levels: 4  
                                                                                   Logic: 2.706ns(72.372%), Route: 1.033ns(27.628%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ss/clk_counter[7]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.445       0.483 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.483         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.073       0.556 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.256       0.812         nt_rst_n         
 CLMA_267_360/RS                                                           r       ss/clk_counter[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   0.812         Logic Levels: 2  
                                                                                   Logic: 0.518ns(63.793%), Route: 0.294ns(36.207%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_key_d/counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.445       0.483 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.483         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.073       0.556 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.296       0.852         nt_rst_n         
 CLMA_261_343/RS                                                           r       u_key_d/counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   0.852         Logic Levels: 2  
                                                                                   Logic: 0.518ns(60.798%), Route: 0.334ns(39.202%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.445       0.483 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.483         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.073       0.556 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.307       0.863         nt_rst_n         
 CLMA_273_348/RS                                                           r       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   0.863         Logic Levels: 2  
                                                                                   Logic: 0.518ns(60.023%), Route: 0.345ns(39.977%)
====================================================================================================

{top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_250_366/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_250_366/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_250_366/CLKB[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                         
+-------------------------------------------------------------------------------------------------+
| Input      | F:/SME files/SME309/codes/SME209_codes/lab1/project/place_route/top_pnr.adf       
| Output     | F:/SME files/SME309/codes/SME209_codes/lab1/project/report_timing/top_rtp.adf     
|            | F:/SME files/SME309/codes/SME209_codes/lab1/project/report_timing/top.rtr         
|            | F:/SME files/SME309/codes/SME209_codes/lab1/project/report_timing/rtr.db          
+-------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 808 MB
Total CPU  time to report_timing completion : 0h:0m:3s
Process Total CPU  time to report_timing completion : 0h:0m:3s
Total real time to report_timing completion : 0h:0m:16s
