
module and_beh_intra (
    input  wire a,
    input  wire b,
    output reg y
);

      always @(*) begin
        y = #1 a & b;
    end

endmodule