Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Feb  7 13:54:23 2017
| Host         : panhu running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cw305_top_timing_summary_routed.rpt -rpx cw305_top_timing_summary_routed.rpx
| Design       : cw305_top
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: usb_rdn (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: usb_wrn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 31 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.406        0.000                      0                   56        0.142        0.000                      0                   56        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
pll_clk1   {0.000 5.000}      10.000          100.000         
tio_clkin  {0.000 5.000}      10.000          100.000         
usb_clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll_clk1            7.577        0.000                      0                   29        0.435        0.000                      0                   29        4.500        0.000                       0                    32  
tio_clkin           7.577        0.000                      0                   29        0.435        0.000                      0                   29        4.500        0.000                       0                    32  
usb_clk             8.015        0.000                      0                   27        0.170        0.000                      0                   27        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tio_clkin     pll_clk1            7.430        0.000                      0                   29        0.142        0.000                      0                   29  
pll_clk1      tio_clkin           7.406        0.000                      0                   29        0.166        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        7.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.581ns (65.104%)  route 0.847ns (34.896%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.856 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.856    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.121 r  crypt_clk_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.121    crypt_clk_heartbeat_reg[20]_i_1_n_6
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.433    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
                         clock pessimism              0.242    14.675    
                         clock uncertainty           -0.035    14.640    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.699    crypt_clk_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.516ns (64.144%)  route 0.847ns (35.856%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.856 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.856    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.056 r  crypt_clk_heartbeat_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.056    crypt_clk_heartbeat_reg[20]_i_1_n_5
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.433    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[22]/C
                         clock pessimism              0.242    14.675    
                         clock uncertainty           -0.035    14.640    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.699    crypt_clk_heartbeat_reg[22]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 1.497ns (63.854%)  route 0.847ns (36.146%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.856 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.856    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.037 r  crypt_clk_heartbeat_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.037    crypt_clk_heartbeat_reg[20]_i_1_n_7
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.433    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[20]/C
                         clock pessimism              0.242    14.675    
                         clock uncertainty           -0.035    14.640    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.699    crypt_clk_heartbeat_reg[20]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 1.483ns (63.637%)  route 0.847ns (36.363%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 14.432 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.023 r  crypt_clk_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.023    crypt_clk_heartbeat_reg[16]_i_1_n_6
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.432    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
                         clock pessimism              0.242    14.674    
                         clock uncertainty           -0.035    14.639    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.698    crypt_clk_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.478ns (63.558%)  route 0.847ns (36.442%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 14.432 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.018 r  crypt_clk_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.018    crypt_clk_heartbeat_reg[16]_i_1_n_4
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.432    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[19]/C
                         clock pessimism              0.242    14.674    
                         clock uncertainty           -0.035    14.639    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.698    crypt_clk_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.418ns (62.593%)  route 0.847ns (37.407%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 14.432 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.958 r  crypt_clk_heartbeat_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.958    crypt_clk_heartbeat_reg[16]_i_1_n_5
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.432    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[18]/C
                         clock pessimism              0.242    14.674    
                         clock uncertainty           -0.035    14.639    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.698    crypt_clk_heartbeat_reg[18]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 1.399ns (62.277%)  route 0.847ns (37.723%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 14.432 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.939 r  crypt_clk_heartbeat_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.939    crypt_clk_heartbeat_reg[16]_i_1_n_7
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.432    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[16]/C
                         clock pessimism              0.242    14.674    
                         clock uncertainty           -0.035    14.639    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.698    crypt_clk_heartbeat_reg[16]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.385ns (62.040%)  route 0.847ns (37.960%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 14.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.925 r  crypt_clk_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.925    crypt_clk_heartbeat_reg[12]_i_1_n_6
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.431    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
                         clock pessimism              0.242    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.697    crypt_clk_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 1.380ns (61.955%)  route 0.847ns (38.045%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 14.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.920 r  crypt_clk_heartbeat_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.920    crypt_clk_heartbeat_reg[12]_i_1_n_4
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.431    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[15]/C
                         clock pessimism              0.242    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.697    crypt_clk_heartbeat_reg[15]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 1.320ns (60.902%)  route 0.847ns (39.098%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 14.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.860 r  crypt_clk_heartbeat_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.860    crypt_clk_heartbeat_reg[12]_i_1_n_5
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.431    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[14]/C
                         clock pessimism              0.242    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.697    crypt_clk_heartbeat_reg[14]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                  7.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 reg_inst/start_int2_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/start_int_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.226ns (42.859%)  route 0.301ns (57.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.522    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.650 f  reg_inst/start_int2_reg/Q
                         net (fo=1, routed)           0.301     1.951    reg_inst/start_int2
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.098     2.049 r  reg_inst/start_int_i_1/O
                         net (fo=1, routed)           0.000     2.049    reg_inst/start_int_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.037    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092     1.614    reg_inst/start_int_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 CESEL_test/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/done_old_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.340%)  route 0.308ns (57.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.522    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.650 f  CESEL_test/busy_reg/Q
                         net (fo=4, routed)           0.308     1.957    CESEL_test/busy
    SLICE_X53Y100        LUT1 (Prop_lut1_I0_O)        0.098     2.055 r  CESEL_test/done_old_i_1/O
                         net (fo=1, routed)           0.000     2.055    reg_inst/crypt_done
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.037    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092     1.614    reg_inst/done_old_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 reg_inst/done_old_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.183ns (32.348%)  route 0.383ns (67.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.522    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reg_inst/done_old_reg/Q
                         net (fo=1, routed)           0.383     2.045    CESEL_test/done_old
    SLICE_X53Y100        LUT4 (Prop_lut4_I1_O)        0.042     2.087 r  CESEL_test/reg_crypt_cipherout[127]_i_1/O
                         net (fo=1, routed)           0.000     2.087    reg_inst/ct_reg[127]
    SLICE_X53Y100        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.037    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.107     1.629    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 CESEL_test/ct_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CESEL_test/ct_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.800%)  route 0.381ns (67.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.522    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CESEL_test/ct_reg[127]/Q
                         net (fo=2, routed)           0.381     2.044    CESEL_test/ct[127]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.089 r  CESEL_test/ct[127]_i_1/O
                         net (fo=1, routed)           0.000     2.089    CESEL_test/ct[127]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.037    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.091     1.613    CESEL_test/ct_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.596     1.557    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  crypt_clk_heartbeat_reg[13]/Q
                         net (fo=1, routed)           0.353     2.051    crypt_clk_heartbeat_reg_n_0_[13]
    SLICE_X87Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.161 r  crypt_clk_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.161    crypt_clk_heartbeat_reg[12]_i_1_n_6
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.866     2.072    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
                         clock pessimism             -0.516     1.557    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.105     1.662    crypt_clk_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.597     1.558    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  crypt_clk_heartbeat_reg[17]/Q
                         net (fo=1, routed)           0.353     2.052    crypt_clk_heartbeat_reg_n_0_[17]
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.162 r  crypt_clk_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.162    crypt_clk_heartbeat_reg[16]_i_1_n_6
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.867     2.073    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
                         clock pessimism             -0.516     1.558    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.105     1.663    crypt_clk_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.593     1.554    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  crypt_clk_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.353     2.048    crypt_clk_heartbeat_reg_n_0_[1]
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.158 r  crypt_clk_heartbeat_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.158    crypt_clk_heartbeat_reg[0]_i_1_n_6
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.862     2.068    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/C
                         clock pessimism             -0.515     1.554    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.105     1.659    crypt_clk_heartbeat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.598     1.559    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  crypt_clk_heartbeat_reg[21]/Q
                         net (fo=1, routed)           0.353     2.053    crypt_clk_heartbeat_reg_n_0_[21]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.163 r  crypt_clk_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.163    crypt_clk_heartbeat_reg[20]_i_1_n_6
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.868     2.074    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
                         clock pessimism             -0.516     1.559    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.105     1.664    crypt_clk_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.595     1.556    crypt_clk
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  crypt_clk_heartbeat_reg[5]/Q
                         net (fo=1, routed)           0.353     2.050    crypt_clk_heartbeat_reg_n_0_[5]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.160 r  crypt_clk_heartbeat_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.160    crypt_clk_heartbeat_reg[4]_i_1_n_6
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.864     2.070    crypt_clk
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/C
                         clock pessimism             -0.515     1.556    
    SLICE_X87Y77         FDRE (Hold_fdre_C_D)         0.105     1.661    crypt_clk_heartbeat_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.595     1.556    crypt_clk
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  crypt_clk_heartbeat_reg[9]/Q
                         net (fo=1, routed)           0.353     2.050    crypt_clk_heartbeat_reg_n_0_[9]
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.160 r  crypt_clk_heartbeat_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.160    crypt_clk_heartbeat_reg[8]_i_1_n_6
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.865     2.071    crypt_clk
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/C
                         clock pessimism             -0.516     1.556    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.105     1.661    crypt_clk_heartbeat_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.499    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_clk1 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  reg_inst/CCLK_MUX/I0
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y86   reg_inst/CWOUT_ODDR/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y100  CESEL_test/busy_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y100  CESEL_test/ct_reg[127]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y76   crypt_clk_heartbeat_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y78   crypt_clk_heartbeat_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y78   crypt_clk_heartbeat_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y79   crypt_clk_heartbeat_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y79   crypt_clk_heartbeat_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y79   crypt_clk_heartbeat_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y100  CESEL_test/busy_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y100  CESEL_test/busy_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y100  CESEL_test/ct_reg[127]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y100  CESEL_test/ct_reg[127]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y76   crypt_clk_heartbeat_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y78   crypt_clk_heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y100  CESEL_test/busy_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y100  CESEL_test/ct_reg[127]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y76   crypt_clk_heartbeat_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y78   crypt_clk_heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y78   crypt_clk_heartbeat_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y80   crypt_clk_heartbeat_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        7.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.581ns (65.104%)  route 0.847ns (34.896%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.421ns = ( 14.421 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.844 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.109 r  crypt_clk_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.109    crypt_clk_heartbeat_reg[20]_i_1_n_6
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.421    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
                         clock pessimism              0.242    14.663    
                         clock uncertainty           -0.035    14.627    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.686    crypt_clk_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.516ns (64.144%)  route 0.847ns (35.856%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.421ns = ( 14.421 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.844 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.044 r  crypt_clk_heartbeat_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.044    crypt_clk_heartbeat_reg[20]_i_1_n_5
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.421    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[22]/C
                         clock pessimism              0.242    14.663    
                         clock uncertainty           -0.035    14.627    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.686    crypt_clk_heartbeat_reg[22]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 1.497ns (63.854%)  route 0.847ns (36.146%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.421ns = ( 14.421 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.844 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.025 r  crypt_clk_heartbeat_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.025    crypt_clk_heartbeat_reg[20]_i_1_n_7
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.421    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[20]/C
                         clock pessimism              0.242    14.663    
                         clock uncertainty           -0.035    14.627    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.686    crypt_clk_heartbeat_reg[20]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 1.483ns (63.637%)  route 0.847ns (36.363%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 14.420 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.011 r  crypt_clk_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.011    crypt_clk_heartbeat_reg[16]_i_1_n_6
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.420    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
                         clock pessimism              0.242    14.662    
                         clock uncertainty           -0.035    14.626    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.685    crypt_clk_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.478ns (63.558%)  route 0.847ns (36.442%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 14.420 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.006 r  crypt_clk_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.006    crypt_clk_heartbeat_reg[16]_i_1_n_4
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.420    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[19]/C
                         clock pessimism              0.242    14.662    
                         clock uncertainty           -0.035    14.626    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.685    crypt_clk_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.418ns (62.593%)  route 0.847ns (37.407%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 14.420 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.946 r  crypt_clk_heartbeat_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.946    crypt_clk_heartbeat_reg[16]_i_1_n_5
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.420    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[18]/C
                         clock pessimism              0.242    14.662    
                         clock uncertainty           -0.035    14.626    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.685    crypt_clk_heartbeat_reg[18]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 1.399ns (62.277%)  route 0.847ns (37.723%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 14.420 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.927 r  crypt_clk_heartbeat_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.927    crypt_clk_heartbeat_reg[16]_i_1_n_7
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.420    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[16]/C
                         clock pessimism              0.242    14.662    
                         clock uncertainty           -0.035    14.626    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.685    crypt_clk_heartbeat_reg[16]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.385ns (62.040%)  route 0.847ns (37.960%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.913 r  crypt_clk_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.913    crypt_clk_heartbeat_reg[12]_i_1_n_6
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.419    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
                         clock pessimism              0.242    14.661    
                         clock uncertainty           -0.035    14.625    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.684    crypt_clk_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 1.380ns (61.955%)  route 0.847ns (38.045%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.908 r  crypt_clk_heartbeat_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.908    crypt_clk_heartbeat_reg[12]_i_1_n_4
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.419    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[15]/C
                         clock pessimism              0.242    14.661    
                         clock uncertainty           -0.035    14.625    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.684    crypt_clk_heartbeat_reg[15]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 1.320ns (60.902%)  route 0.847ns (39.098%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.848 r  crypt_clk_heartbeat_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.848    crypt_clk_heartbeat_reg[12]_i_1_n_5
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.419    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[14]/C
                         clock pessimism              0.242    14.661    
                         clock uncertainty           -0.035    14.625    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.684    crypt_clk_heartbeat_reg[14]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  7.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 reg_inst/start_int2_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/start_int_reg/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.226ns (42.859%)  route 0.301ns (57.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.509    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.637 f  reg_inst/start_int2_reg/Q
                         net (fo=1, routed)           0.301     1.939    reg_inst/start_int2
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.098     2.037 r  reg_inst/start_int_i_1/O
                         net (fo=1, routed)           0.000     2.037    reg_inst/start_int_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.025    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int_reg/C
                         clock pessimism             -0.516     1.509    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092     1.601    reg_inst/start_int_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 CESEL_test/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/done_old_reg/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.340%)  route 0.308ns (57.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.509    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.637 f  CESEL_test/busy_reg/Q
                         net (fo=4, routed)           0.308     1.945    CESEL_test/busy
    SLICE_X53Y100        LUT1 (Prop_lut1_I0_O)        0.098     2.043 r  CESEL_test/done_old_i_1/O
                         net (fo=1, routed)           0.000     2.043    reg_inst/crypt_done
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.025    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/C
                         clock pessimism             -0.516     1.509    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092     1.601    reg_inst/done_old_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 reg_inst/done_old_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.183ns (32.348%)  route 0.383ns (67.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.509    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  reg_inst/done_old_reg/Q
                         net (fo=1, routed)           0.383     2.033    CESEL_test/done_old
    SLICE_X53Y100        LUT4 (Prop_lut4_I1_O)        0.042     2.075 r  CESEL_test/reg_crypt_cipherout[127]_i_1/O
                         net (fo=1, routed)           0.000     2.075    reg_inst/ct_reg[127]
    SLICE_X53Y100        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.025    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.107     1.616    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 CESEL_test/ct_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CESEL_test/ct_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.800%)  route 0.381ns (67.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.509    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  CESEL_test/ct_reg[127]/Q
                         net (fo=2, routed)           0.381     2.032    CESEL_test/ct[127]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.077 r  CESEL_test/ct[127]_i_1/O
                         net (fo=1, routed)           0.000     2.077    CESEL_test/ct[127]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.025    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.091     1.600    CESEL_test/ct_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.597     1.545    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  crypt_clk_heartbeat_reg[17]/Q
                         net (fo=1, routed)           0.353     2.040    crypt_clk_heartbeat_reg_n_0_[17]
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.150 r  crypt_clk_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.150    crypt_clk_heartbeat_reg[16]_i_1_n_6
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.867     2.061    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
                         clock pessimism             -0.516     1.545    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.105     1.650    crypt_clk_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.596     1.544    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  crypt_clk_heartbeat_reg[13]/Q
                         net (fo=1, routed)           0.353     2.039    crypt_clk_heartbeat_reg_n_0_[13]
    SLICE_X87Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.149 r  crypt_clk_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.149    crypt_clk_heartbeat_reg[12]_i_1_n_6
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.866     2.060    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
                         clock pessimism             -0.516     1.544    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.105     1.649    crypt_clk_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.593     1.541    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  crypt_clk_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.353     2.036    crypt_clk_heartbeat_reg_n_0_[1]
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.146 r  crypt_clk_heartbeat_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.146    crypt_clk_heartbeat_reg[0]_i_1_n_6
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.862     2.056    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/C
                         clock pessimism             -0.515     1.541    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.105     1.646    crypt_clk_heartbeat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.595     1.543    crypt_clk
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  crypt_clk_heartbeat_reg[5]/Q
                         net (fo=1, routed)           0.353     2.038    crypt_clk_heartbeat_reg_n_0_[5]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.148 r  crypt_clk_heartbeat_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.148    crypt_clk_heartbeat_reg[4]_i_1_n_6
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.864     2.058    crypt_clk
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/C
                         clock pessimism             -0.515     1.543    
    SLICE_X87Y77         FDRE (Hold_fdre_C_D)         0.105     1.648    crypt_clk_heartbeat_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.598     1.546    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  crypt_clk_heartbeat_reg[21]/Q
                         net (fo=1, routed)           0.353     2.041    crypt_clk_heartbeat_reg_n_0_[21]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.151 r  crypt_clk_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.151    crypt_clk_heartbeat_reg[20]_i_1_n_6
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.868     2.062    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.105     1.651    crypt_clk_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.595     1.543    crypt_clk
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  crypt_clk_heartbeat_reg[9]/Q
                         net (fo=1, routed)           0.353     2.038    crypt_clk_heartbeat_reg_n_0_[9]
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.148 r  crypt_clk_heartbeat_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.148    crypt_clk_heartbeat_reg[8]_i_1_n_6
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.865     2.059    crypt_clk
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/C
                         clock pessimism             -0.516     1.543    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.105     1.648    crypt_clk_heartbeat_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.499    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tio_clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tio_clkin }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  reg_inst/CCLK_MUX/I1
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y86   reg_inst/CWOUT_ODDR/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y100  CESEL_test/busy_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y100  CESEL_test/ct_reg[127]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y76   crypt_clk_heartbeat_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y78   crypt_clk_heartbeat_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y78   crypt_clk_heartbeat_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y79   crypt_clk_heartbeat_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y79   crypt_clk_heartbeat_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y79   crypt_clk_heartbeat_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y100  CESEL_test/busy_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y100  CESEL_test/busy_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y100  CESEL_test/ct_reg[127]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y100  CESEL_test/ct_reg[127]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y76   crypt_clk_heartbeat_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y76   crypt_clk_heartbeat_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y77   crypt_clk_heartbeat_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y77   crypt_clk_heartbeat_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y77   crypt_clk_heartbeat_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y77   crypt_clk_heartbeat_reg[7]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y76   crypt_clk_heartbeat_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y78   crypt_clk_heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y78   crypt_clk_heartbeat_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.015ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 1.595ns (80.133%)  route 0.395ns (19.867%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.351 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.449 r  usb_timer_heartbeat_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    usb_timer_heartbeat_reg[20]_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.630 r  usb_timer_heartbeat_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.630    usb_timer_heartbeat_reg[24]_i_1_n_7
    SLICE_X89Y83         FDRE                                         r  usb_timer_heartbeat_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.348    14.379    usb_clk_buf
    SLICE_X89Y83         FDRE                                         r  usb_timer_heartbeat_reg[24]/C
                         clock pessimism              0.242    14.622    
                         clock uncertainty           -0.035    14.586    
    SLICE_X89Y83         FDRE (Setup_fdre_C_D)        0.059    14.645    usb_timer_heartbeat_reg[24]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  8.015    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.581ns (79.992%)  route 0.395ns (20.008%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.351 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.616 r  usb_timer_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.616    usb_timer_heartbeat_reg[20]_i_1_n_6
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.347    14.378    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[21]/C
                         clock pessimism              0.242    14.621    
                         clock uncertainty           -0.035    14.585    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.059    14.644    usb_timer_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.033ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.576ns (79.941%)  route 0.395ns (20.059%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.351 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.611 r  usb_timer_heartbeat_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.611    usb_timer_heartbeat_reg[20]_i_1_n_4
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.347    14.378    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
                         clock pessimism              0.242    14.621    
                         clock uncertainty           -0.035    14.585    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.059    14.644    usb_timer_heartbeat_reg[23]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.033    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 1.516ns (79.312%)  route 0.395ns (20.688%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.351 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.551 r  usb_timer_heartbeat_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.551    usb_timer_heartbeat_reg[20]_i_1_n_5
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.347    14.378    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[22]/C
                         clock pessimism              0.242    14.621    
                         clock uncertainty           -0.035    14.585    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.059    14.644    usb_timer_heartbeat_reg[22]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.112ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 1.497ns (79.104%)  route 0.395ns (20.896%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.351 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.532 r  usb_timer_heartbeat_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.532    usb_timer_heartbeat_reg[20]_i_1_n_7
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.347    14.378    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[20]/C
                         clock pessimism              0.242    14.621    
                         clock uncertainty           -0.035    14.585    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.059    14.644    usb_timer_heartbeat_reg[20]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  8.112    

Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 1.483ns (78.948%)  route 0.395ns (21.052%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.518 r  usb_timer_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.518    usb_timer_heartbeat_reg[16]_i_1_n_6
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.346    14.377    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[17]/C
                         clock pessimism              0.242    14.620    
                         clock uncertainty           -0.035    14.584    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.059    14.643    usb_timer_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 1.478ns (78.892%)  route 0.395ns (21.108%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.513 r  usb_timer_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.513    usb_timer_heartbeat_reg[16]_i_1_n_4
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.346    14.377    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
                         clock pessimism              0.242    14.620    
                         clock uncertainty           -0.035    14.584    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.059    14.643    usb_timer_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 1.418ns (78.194%)  route 0.395ns (21.806%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.453 r  usb_timer_heartbeat_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.453    usb_timer_heartbeat_reg[16]_i_1_n_5
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.346    14.377    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/C
                         clock pessimism              0.242    14.620    
                         clock uncertainty           -0.035    14.584    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.059    14.643    usb_timer_heartbeat_reg[18]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.209ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.399ns (77.963%)  route 0.395ns (22.037%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.434 r  usb_timer_heartbeat_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.434    usb_timer_heartbeat_reg[16]_i_1_n_7
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.346    14.377    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[16]/C
                         clock pessimism              0.242    14.620    
                         clock uncertainty           -0.035    14.584    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.059    14.643    usb_timer_heartbeat_reg[16]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  8.209    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 1.385ns (77.789%)  route 0.395ns (22.211%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 14.376 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.420 r  usb_timer_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.420    usb_timer_heartbeat_reg[12]_i_1_n_6
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.345    14.376    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[13]/C
                         clock pessimism              0.242    14.619    
                         clock uncertainty           -0.035    14.583    
    SLICE_X89Y80         FDRE (Setup_fdre_C_D)        0.059    14.642    usb_timer_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  8.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_usb/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_usb/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.164ns (71.391%)  route 0.066ns (28.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.588     1.487    my_usb/usb_clk_buf
    SLICE_X88Y125        FDRE                                         r  my_usb/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  my_usb/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.066     1.717    my_usb/isoutreg[0]
    SLICE_X88Y125        FDRE                                         r  my_usb/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.856     2.001    my_usb/usb_clk_buf
    SLICE_X88Y125        FDRE                                         r  my_usb/isoutreg_reg[1]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X88Y125        FDRE (Hold_fdre_C_D)         0.060     1.547    my_usb/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.598     1.497    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  usb_timer_heartbeat_reg[11]/Q
                         net (fo=1, routed)           0.107     1.744    usb_timer_heartbeat_reg_n_0_[11]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  usb_timer_heartbeat_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    usb_timer_heartbeat_reg[8]_i_1_n_4
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.868     2.012    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[11]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X89Y79         FDRE (Hold_fdre_C_D)         0.105     1.602    usb_timer_heartbeat_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.599     1.498    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  usb_timer_heartbeat_reg[15]/Q
                         net (fo=1, routed)           0.107     1.745    usb_timer_heartbeat_reg_n_0_[15]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  usb_timer_heartbeat_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    usb_timer_heartbeat_reg[12]_i_1_n_4
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.869     2.013    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[15]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.105     1.603    usb_timer_heartbeat_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.600     1.499    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  usb_timer_heartbeat_reg[19]/Q
                         net (fo=1, routed)           0.107     1.746    usb_timer_heartbeat_reg_n_0_[19]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  usb_timer_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    usb_timer_heartbeat_reg[16]_i_1_n_4
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.870     2.014    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105     1.604    usb_timer_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.597     1.496    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  usb_timer_heartbeat_reg[3]/Q
                         net (fo=1, routed)           0.107     1.743    usb_timer_heartbeat_reg_n_0_[3]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  usb_timer_heartbeat_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    usb_timer_heartbeat_reg[0]_i_1_n_4
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.866     2.010    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[3]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X89Y77         FDRE (Hold_fdre_C_D)         0.105     1.601    usb_timer_heartbeat_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.597     1.496    usb_clk_buf
    SLICE_X89Y78         FDRE                                         r  usb_timer_heartbeat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  usb_timer_heartbeat_reg[7]/Q
                         net (fo=1, routed)           0.107     1.743    usb_timer_heartbeat_reg_n_0_[7]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  usb_timer_heartbeat_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    usb_timer_heartbeat_reg[4]_i_1_n_4
    SLICE_X89Y78         FDRE                                         r  usb_timer_heartbeat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.867     2.011    usb_clk_buf
    SLICE_X89Y78         FDRE                                         r  usb_timer_heartbeat_reg[7]/C
                         clock pessimism             -0.515     1.496    
    SLICE_X89Y78         FDRE (Hold_fdre_C_D)         0.105     1.601    usb_timer_heartbeat_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.601     1.500    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y82         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  usb_timer_heartbeat_reg[23]/Q
                         net (fo=1, routed)           0.107     1.747    usb_timer_heartbeat_reg_n_0_[23]
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  usb_timer_heartbeat_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    usb_timer_heartbeat_reg[20]_i_1_n_4
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.871     2.015    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X89Y82         FDRE (Hold_fdre_C_D)         0.105     1.605    usb_timer_heartbeat_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.598     1.497    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  usb_timer_heartbeat_reg[10]/Q
                         net (fo=1, routed)           0.107     1.745    usb_timer_heartbeat_reg_n_0_[10]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  usb_timer_heartbeat_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    usb_timer_heartbeat_reg[8]_i_1_n_5
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.868     2.012    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[10]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X89Y79         FDRE (Hold_fdre_C_D)         0.105     1.602    usb_timer_heartbeat_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.599     1.498    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  usb_timer_heartbeat_reg[14]/Q
                         net (fo=1, routed)           0.107     1.746    usb_timer_heartbeat_reg_n_0_[14]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  usb_timer_heartbeat_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    usb_timer_heartbeat_reg[12]_i_1_n_5
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.869     2.013    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[14]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.105     1.603    usb_timer_heartbeat_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.600     1.499    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  usb_timer_heartbeat_reg[18]/Q
                         net (fo=1, routed)           0.107     1.747    usb_timer_heartbeat_reg_n_0_[18]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  usb_timer_heartbeat_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    usb_timer_heartbeat_reg[16]_i_1_n_5
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.870     2.014    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105     1.604    usb_timer_heartbeat_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  my_usb/clkbuf/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y125   my_usb/isoutreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y125   my_usb/isoutreg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y125   my_usb/isoutreg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    usb_timer_heartbeat_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    usb_timer_heartbeat_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y125   my_usb/isoutreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y125   my_usb/isoutreg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y125   my_usb/isoutreg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y81    usb_timer_heartbeat_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        7.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.581ns (65.104%)  route 0.847ns (34.896%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.844 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.109 r  crypt_clk_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.109    crypt_clk_heartbeat_reg[20]_i_1_n_6
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.433    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
                         clock pessimism              0.083    14.516    
                         clock uncertainty           -0.035    14.481    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.540    crypt_clk_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.516ns (64.144%)  route 0.847ns (35.856%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.844 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.044 r  crypt_clk_heartbeat_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.044    crypt_clk_heartbeat_reg[20]_i_1_n_5
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.433    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[22]/C
                         clock pessimism              0.083    14.516    
                         clock uncertainty           -0.035    14.481    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.540    crypt_clk_heartbeat_reg[22]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 1.497ns (63.854%)  route 0.847ns (36.146%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.844 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.025 r  crypt_clk_heartbeat_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.025    crypt_clk_heartbeat_reg[20]_i_1_n_7
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.433    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[20]/C
                         clock pessimism              0.083    14.516    
                         clock uncertainty           -0.035    14.481    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.540    crypt_clk_heartbeat_reg[20]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 1.483ns (63.637%)  route 0.847ns (36.363%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 14.432 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.011 r  crypt_clk_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.011    crypt_clk_heartbeat_reg[16]_i_1_n_6
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.432    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
                         clock pessimism              0.083    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.539    crypt_clk_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.478ns (63.558%)  route 0.847ns (36.442%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 14.432 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.006 r  crypt_clk_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.006    crypt_clk_heartbeat_reg[16]_i_1_n_4
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.432    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[19]/C
                         clock pessimism              0.083    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.539    crypt_clk_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.418ns (62.593%)  route 0.847ns (37.407%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 14.432 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.946 r  crypt_clk_heartbeat_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.946    crypt_clk_heartbeat_reg[16]_i_1_n_5
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.432    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[18]/C
                         clock pessimism              0.083    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.539    crypt_clk_heartbeat_reg[18]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 1.399ns (62.277%)  route 0.847ns (37.723%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 14.432 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.746 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.746    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.927 r  crypt_clk_heartbeat_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.927    crypt_clk_heartbeat_reg[16]_i_1_n_7
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.432    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[16]/C
                         clock pessimism              0.083    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.539    crypt_clk_heartbeat_reg[16]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.385ns (62.040%)  route 0.847ns (37.960%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 14.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.913 r  crypt_clk_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.913    crypt_clk_heartbeat_reg[12]_i_1_n_6
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.431    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
                         clock pessimism              0.083    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.538    crypt_clk_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 1.380ns (61.955%)  route 0.847ns (38.045%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 14.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.908 r  crypt_clk_heartbeat_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.908    crypt_clk_heartbeat_reg[12]_i_1_n_4
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.431    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[15]/C
                         clock pessimism              0.083    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.538    crypt_clk_heartbeat_reg[15]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 1.320ns (60.902%)  route 0.847ns (39.098%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 14.431 - 10.000 ) 
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.681    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.060 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.907    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.012 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.012    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.452 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.550 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.648 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.648    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.848 r  crypt_clk_heartbeat_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.848    crypt_clk_heartbeat_reg[12]_i_1_n_5
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.431    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[14]/C
                         clock pessimism              0.083    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.538    crypt_clk_heartbeat_reg[14]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  7.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 reg_inst/start_int2_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/start_int_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.226ns (42.859%)  route 0.301ns (57.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.509    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.637 f  reg_inst/start_int2_reg/Q
                         net (fo=1, routed)           0.301     1.939    reg_inst/start_int2
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.098     2.037 r  reg_inst/start_int_i_1/O
                         net (fo=1, routed)           0.000     2.037    reg_inst/start_int_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.037    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int_reg/C
                         clock pessimism             -0.270     1.768    
                         clock uncertainty            0.035     1.803    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092     1.895    reg_inst/start_int_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CESEL_test/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/done_old_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.340%)  route 0.308ns (57.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.509    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.637 f  CESEL_test/busy_reg/Q
                         net (fo=4, routed)           0.308     1.945    CESEL_test/busy
    SLICE_X53Y100        LUT1 (Prop_lut1_I0_O)        0.098     2.043 r  CESEL_test/done_old_i_1/O
                         net (fo=1, routed)           0.000     2.043    reg_inst/crypt_done
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.037    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/C
                         clock pessimism             -0.270     1.768    
                         clock uncertainty            0.035     1.803    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092     1.895    reg_inst/done_old_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 reg_inst/done_old_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.183ns (32.348%)  route 0.383ns (67.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.509    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  reg_inst/done_old_reg/Q
                         net (fo=1, routed)           0.383     2.033    CESEL_test/done_old
    SLICE_X53Y100        LUT4 (Prop_lut4_I1_O)        0.042     2.075 r  CESEL_test/reg_crypt_cipherout[127]_i_1/O
                         net (fo=1, routed)           0.000     2.075    reg_inst/ct_reg[127]
    SLICE_X53Y100        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.037    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.270     1.768    
                         clock uncertainty            0.035     1.803    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.107     1.910    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CESEL_test/ct_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CESEL_test/ct_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.800%)  route 0.381ns (67.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.509    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  CESEL_test/ct_reg[127]/Q
                         net (fo=2, routed)           0.381     2.032    CESEL_test/ct[127]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.077 r  CESEL_test/ct[127]_i_1/O
                         net (fo=1, routed)           0.000     2.077    CESEL_test/ct[127]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.037    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/C
                         clock pessimism             -0.270     1.768    
                         clock uncertainty            0.035     1.803    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.091     1.894    CESEL_test/ct_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.596     1.544    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  crypt_clk_heartbeat_reg[13]/Q
                         net (fo=1, routed)           0.353     2.039    crypt_clk_heartbeat_reg_n_0_[13]
    SLICE_X87Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.149 r  crypt_clk_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.149    crypt_clk_heartbeat_reg[12]_i_1_n_6
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.866     2.072    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
                         clock pessimism             -0.270     1.802    
                         clock uncertainty            0.035     1.838    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.105     1.943    crypt_clk_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.597     1.545    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  crypt_clk_heartbeat_reg[17]/Q
                         net (fo=1, routed)           0.353     2.040    crypt_clk_heartbeat_reg_n_0_[17]
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.150 r  crypt_clk_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.150    crypt_clk_heartbeat_reg[16]_i_1_n_6
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.867     2.073    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
                         clock pessimism             -0.270     1.803    
                         clock uncertainty            0.035     1.839    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.105     1.944    crypt_clk_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.593     1.541    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  crypt_clk_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.353     2.036    crypt_clk_heartbeat_reg_n_0_[1]
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.146 r  crypt_clk_heartbeat_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.146    crypt_clk_heartbeat_reg[0]_i_1_n_6
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.862     2.068    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/C
                         clock pessimism             -0.269     1.799    
                         clock uncertainty            0.035     1.835    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.105     1.940    crypt_clk_heartbeat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.598     1.546    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  crypt_clk_heartbeat_reg[21]/Q
                         net (fo=1, routed)           0.353     2.041    crypt_clk_heartbeat_reg_n_0_[21]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.151 r  crypt_clk_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.151    crypt_clk_heartbeat_reg[20]_i_1_n_6
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.868     2.074    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
                         clock pessimism             -0.270     1.804    
                         clock uncertainty            0.035     1.840    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.105     1.945    crypt_clk_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.595     1.543    crypt_clk
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  crypt_clk_heartbeat_reg[5]/Q
                         net (fo=1, routed)           0.353     2.038    crypt_clk_heartbeat_reg_n_0_[5]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.148 r  crypt_clk_heartbeat_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.148    crypt_clk_heartbeat_reg[4]_i_1_n_6
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.864     2.070    crypt_clk
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/C
                         clock pessimism             -0.269     1.801    
                         clock uncertainty            0.035     1.837    
    SLICE_X87Y77         FDRE (Hold_fdre_C_D)         0.105     1.942    crypt_clk_heartbeat_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.595     1.543    crypt_clk
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  crypt_clk_heartbeat_reg[9]/Q
                         net (fo=1, routed)           0.353     2.038    crypt_clk_heartbeat_reg_n_0_[9]
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.148 r  crypt_clk_heartbeat_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.148    crypt_clk_heartbeat_reg[8]_i_1_n_6
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.865     2.071    crypt_clk
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/C
                         clock pessimism             -0.270     1.801    
                         clock uncertainty            0.035     1.837    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.105     1.942    crypt_clk_heartbeat_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        7.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.581ns (65.104%)  route 0.847ns (34.896%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.421ns = ( 14.421 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.856 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.856    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.121 r  crypt_clk_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.121    crypt_clk_heartbeat_reg[20]_i_1_n_6
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.421    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
                         clock pessimism              0.083    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.528    crypt_clk_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.516ns (64.144%)  route 0.847ns (35.856%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.421ns = ( 14.421 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.856 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.856    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.056 r  crypt_clk_heartbeat_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.056    crypt_clk_heartbeat_reg[20]_i_1_n_5
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.421    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[22]/C
                         clock pessimism              0.083    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.528    crypt_clk_heartbeat_reg[22]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 1.497ns (63.854%)  route 0.847ns (36.146%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.421ns = ( 14.421 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.856 r  crypt_clk_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.856    crypt_clk_heartbeat_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.037 r  crypt_clk_heartbeat_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.037    crypt_clk_heartbeat_reg[20]_i_1_n_7
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.344    14.421    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[20]/C
                         clock pessimism              0.083    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.059    14.528    crypt_clk_heartbeat_reg[20]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 1.483ns (63.637%)  route 0.847ns (36.363%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 14.420 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.023 r  crypt_clk_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.023    crypt_clk_heartbeat_reg[16]_i_1_n_6
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.420    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
                         clock pessimism              0.083    14.503    
                         clock uncertainty           -0.035    14.468    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.527    crypt_clk_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.508ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.478ns (63.558%)  route 0.847ns (36.442%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 14.420 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.018 r  crypt_clk_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.018    crypt_clk_heartbeat_reg[16]_i_1_n_4
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.420    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[19]/C
                         clock pessimism              0.083    14.503    
                         clock uncertainty           -0.035    14.468    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.527    crypt_clk_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                  7.508    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.418ns (62.593%)  route 0.847ns (37.407%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 14.420 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.958 r  crypt_clk_heartbeat_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.958    crypt_clk_heartbeat_reg[16]_i_1_n_5
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.420    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[18]/C
                         clock pessimism              0.083    14.503    
                         clock uncertainty           -0.035    14.468    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.527    crypt_clk_heartbeat_reg[18]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 1.399ns (62.277%)  route 0.847ns (37.723%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 14.420 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.758 r  crypt_clk_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    crypt_clk_heartbeat_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.939 r  crypt_clk_heartbeat_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.939    crypt_clk_heartbeat_reg[16]_i_1_n_7
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.343    14.420    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[16]/C
                         clock pessimism              0.083    14.503    
                         clock uncertainty           -0.035    14.468    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.059    14.527    crypt_clk_heartbeat_reg[16]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.385ns (62.040%)  route 0.847ns (37.960%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.925 r  crypt_clk_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.925    crypt_clk_heartbeat_reg[12]_i_1_n_6
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.419    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
                         clock pessimism              0.083    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.526    crypt_clk_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 1.380ns (61.955%)  route 0.847ns (38.045%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.920 r  crypt_clk_heartbeat_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.920    crypt_clk_heartbeat_reg[12]_i_1_n_4
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.419    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[15]/C
                         clock pessimism              0.083    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.526    crypt_clk_heartbeat_reg[15]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  7.605    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 crypt_clk_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 1.320ns (60.902%)  route 0.847ns (39.098%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.445     4.693    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.379     5.072 f  crypt_clk_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.847     5.919    crypt_clk_heartbeat_reg_n_0_[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.105     6.024 r  crypt_clk_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     6.024    crypt_clk_heartbeat[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.464 r  crypt_clk_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.464    crypt_clk_heartbeat_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  crypt_clk_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.562    crypt_clk_heartbeat_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.660 r  crypt_clk_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    crypt_clk_heartbeat_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.860 r  crypt_clk_heartbeat_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.860    crypt_clk_heartbeat_reg[12]_i_1_n_5
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          1.342    14.419    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[14]/C
                         clock pessimism              0.083    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.059    14.526    crypt_clk_heartbeat_reg[14]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                  7.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 reg_inst/start_int2_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/start_int_reg/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.226ns (42.859%)  route 0.301ns (57.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.522    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.650 f  reg_inst/start_int2_reg/Q
                         net (fo=1, routed)           0.301     1.951    reg_inst/start_int2
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.098     2.049 r  reg_inst/start_int_i_1/O
                         net (fo=1, routed)           0.000     2.049    reg_inst/start_int_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.025    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/start_int_reg/C
                         clock pessimism             -0.270     1.755    
                         clock uncertainty            0.035     1.791    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092     1.883    reg_inst/start_int_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CESEL_test/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/done_old_reg/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.340%)  route 0.308ns (57.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.522    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.650 f  CESEL_test/busy_reg/Q
                         net (fo=4, routed)           0.308     1.957    CESEL_test/busy
    SLICE_X53Y100        LUT1 (Prop_lut1_I0_O)        0.098     2.055 r  CESEL_test/done_old_i_1/O
                         net (fo=1, routed)           0.000     2.055    reg_inst/crypt_done
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.025    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/C
                         clock pessimism             -0.270     1.755    
                         clock uncertainty            0.035     1.791    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092     1.883    reg_inst/done_old_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 reg_inst/done_old_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.183ns (32.348%)  route 0.383ns (67.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.522    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/done_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reg_inst/done_old_reg/Q
                         net (fo=1, routed)           0.383     2.045    CESEL_test/done_old
    SLICE_X53Y100        LUT4 (Prop_lut4_I1_O)        0.042     2.087 r  CESEL_test/reg_crypt_cipherout[127]_i_1/O
                         net (fo=1, routed)           0.000     2.087    reg_inst/ct_reg[127]
    SLICE_X53Y100        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.025    reg_inst/crypt_clk
    SLICE_X53Y100        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.270     1.755    
                         clock uncertainty            0.035     1.791    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.107     1.898    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 CESEL_test/ct_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CESEL_test/ct_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.800%)  route 0.381ns (67.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.561     1.522    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CESEL_test/ct_reg[127]/Q
                         net (fo=2, routed)           0.381     2.044    CESEL_test/ct[127]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.089 r  CESEL_test/ct[127]_i_1/O
                         net (fo=1, routed)           0.000     2.089    CESEL_test/ct[127]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.830     2.025    CESEL_test/crypt_clk
    SLICE_X53Y100        FDRE                                         r  CESEL_test/ct_reg[127]/C
                         clock pessimism             -0.270     1.755    
                         clock uncertainty            0.035     1.791    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.091     1.882    CESEL_test/ct_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.597     1.558    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  crypt_clk_heartbeat_reg[17]/Q
                         net (fo=1, routed)           0.353     2.052    crypt_clk_heartbeat_reg_n_0_[17]
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.162 r  crypt_clk_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.162    crypt_clk_heartbeat_reg[16]_i_1_n_6
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.867     2.061    crypt_clk
    SLICE_X87Y80         FDRE                                         r  crypt_clk_heartbeat_reg[17]/C
                         clock pessimism             -0.270     1.791    
                         clock uncertainty            0.035     1.827    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.105     1.932    crypt_clk_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.593     1.554    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  crypt_clk_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.353     2.048    crypt_clk_heartbeat_reg_n_0_[1]
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.158 r  crypt_clk_heartbeat_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.158    crypt_clk_heartbeat_reg[0]_i_1_n_6
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.862     2.056    crypt_clk
    SLICE_X87Y76         FDRE                                         r  crypt_clk_heartbeat_reg[1]/C
                         clock pessimism             -0.269     1.787    
                         clock uncertainty            0.035     1.823    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.105     1.928    crypt_clk_heartbeat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.595     1.556    crypt_clk
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  crypt_clk_heartbeat_reg[5]/Q
                         net (fo=1, routed)           0.353     2.050    crypt_clk_heartbeat_reg_n_0_[5]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.160 r  crypt_clk_heartbeat_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.160    crypt_clk_heartbeat_reg[4]_i_1_n_6
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.864     2.058    crypt_clk
    SLICE_X87Y77         FDRE                                         r  crypt_clk_heartbeat_reg[5]/C
                         clock pessimism             -0.269     1.789    
                         clock uncertainty            0.035     1.825    
    SLICE_X87Y77         FDRE (Hold_fdre_C_D)         0.105     1.930    crypt_clk_heartbeat_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.596     1.557    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  crypt_clk_heartbeat_reg[13]/Q
                         net (fo=1, routed)           0.353     2.051    crypt_clk_heartbeat_reg_n_0_[13]
    SLICE_X87Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.161 r  crypt_clk_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.161    crypt_clk_heartbeat_reg[12]_i_1_n_6
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.866     2.060    crypt_clk
    SLICE_X87Y79         FDRE                                         r  crypt_clk_heartbeat_reg[13]/C
                         clock pessimism             -0.270     1.790    
                         clock uncertainty            0.035     1.826    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.105     1.931    crypt_clk_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.598     1.559    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  crypt_clk_heartbeat_reg[21]/Q
                         net (fo=1, routed)           0.353     2.053    crypt_clk_heartbeat_reg_n_0_[21]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.163 r  crypt_clk_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.163    crypt_clk_heartbeat_reg[20]_i_1_n_6
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.868     2.062    crypt_clk
    SLICE_X87Y81         FDRE                                         r  crypt_clk_heartbeat_reg[21]/C
                         clock pessimism             -0.270     1.792    
                         clock uncertainty            0.035     1.828    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.105     1.933    crypt_clk_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 crypt_clk_heartbeat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crypt_clk_heartbeat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.251ns (41.528%)  route 0.353ns (58.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.595     1.556    crypt_clk
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  crypt_clk_heartbeat_reg[9]/Q
                         net (fo=1, routed)           0.353     2.050    crypt_clk_heartbeat_reg_n_0_[9]
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.160 r  crypt_clk_heartbeat_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.160    crypt_clk_heartbeat_reg[8]_i_1_n_6
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=31, routed)          0.865     2.059    crypt_clk
    SLICE_X87Y78         FDRE                                         r  crypt_clk_heartbeat_reg[9]/C
                         clock pessimism             -0.270     1.789    
                         clock uncertainty            0.035     1.825    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.105     1.930    crypt_clk_heartbeat_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.230    





