****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 17:31:53 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_idcode_reg_reg_8_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_7_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0098     -0.0098

  i_img2_jtag_tap_idcode_reg_reg_8_/CP (DFSNQD1BWP16P90CPDILVT)                        0.0090      0.9300    0.0000     -0.0098 r    (33.06,25.49)     s, n
  i_img2_jtag_tap_idcode_reg_reg_8_/Q (DFSNQD1BWP16P90CPDILVT)                         0.0052      0.9120    0.0316      0.0217 f    (32.81,25.49)     s, n
  i_img2_jtag_tap_idcode_reg[8] (net)                               1      0.0010
  copt_h_inst_1322/I (CKBD1BWP16P90CPD)                                                0.0052      0.9300    0.0000      0.0218 f    (31.08,24.34)
  copt_h_inst_1322/Z (CKBD1BWP16P90CPD)                                                0.0041      0.9120    0.0087      0.0305 f    (30.93,24.34)
  copt_net_246 (net)                                                1      0.0006
  U410/A1 (INR2D1BWP16P90CPD)                                                          0.0041      0.9300    0.0000      0.0305 f    (30.68,24.30)
  U410/ZN (INR2D1BWP16P90CPD)                                                          0.0082      0.9120    0.0108      0.0413 f    (30.54,24.34)
  n267 (net)                                                        1      0.0016
  i_img2_jtag_tap_idcode_reg_reg_7_/D (DFCNQD1BWP16P90CPD)                             0.0082      0.9300    0.0001      0.0414 f    (27.70,29.55)     s, n
  data arrival time                                                                                                      0.0414

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0017     -0.0017
  clock reconvergence pessimism                                                                             -0.0077     -0.0093
  i_img2_jtag_tap_idcode_reg_reg_7_/CP (DFCNQD1BWP16P90CPD)                            0.0091      1.0700    0.0000     -0.0093 r    (29.37,29.52)     s, n
  clock uncertainty                                                                                          0.0430      0.0337
  library hold time                                                                                1.0000    0.0079      0.0415
  data required time                                                                                                     0.0415
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     0.0415
  data arrival time                                                                                                     -0.0414
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                      -0.0001



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  input external delay                                                                                       0.5000      0.5000

  tdi (in)                                                                             0.0037      0.9120    0.0006      0.5006 r    (61.75,13.65)
  tdi (net)                                                         1      0.0009
  FTB_1__42/I (CKBD1BWP16P90CPD)                                                       0.0037      0.9300    0.0000      0.5006 r    (60.29,13.97)     s
  FTB_1__42/Z (CKBD1BWP16P90CPD)                                                       0.0055      0.9120    0.0088      0.5094 r    (60.44,13.97)     s
  aps_rename_53_ (net)                                              1      0.0010
  RLB_205/I (INVD1BWP16P90CPDULVT)                                                     0.0055      0.9300    0.0000      0.5095 r    (59.53,14.54)
  RLB_205/ZN (INVD1BWP16P90CPDULVT)                                                    0.0189      0.9120    0.0123      0.5218 f    (59.46,14.54)
  net_aps_159 (net)                                                 2      0.0092
  RLB_207/I (INVD12BWP16P90CPDULVT)                                                    0.0189      0.9300    0.0005      0.5222 f    (59.56,12.24)
  RLB_207/ZN (INVD12BWP16P90CPDULVT)                                                   0.0211      0.9120    0.0146      0.5369 r    (59.55,12.24)
  dbg_dat_si[0] (net)                                               1      0.1004
  dbg_dat_si[0] (out)                                                                  0.0212      0.9300    0.0026      0.5395 r    (61.75,12.45)
  data arrival time                                                                                                      0.5395

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  clock reconvergence pessimism                                                                             -0.0000      0.0000
  clock uncertainty                                                                                          0.0430      0.0430
  output external delay                                                                                     -0.5000     -0.4570
  data required time                                                                                                    -0.4570
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    -0.4570
  data arrival time                                                                                                     -0.5395
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.9965



  Startpoint: dbg_attn_flags[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  input external delay                                                                                          0.5000      0.5000

  dbg_attn_flags[0] (in)                                                                  0.0039      0.9120    0.0008      0.5008 f    (61.75,14.85)
  dbg_attn_flags[0] (net)                                              1      0.0011
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                        0.0039      0.9300    0.0000      0.5008 f    (58.66,15.09)     s, n
  data arrival time                                                                                                         0.5008

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0030     -0.0030
  clock reconvergence pessimism                                                                                -0.0000     -0.0030
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                       0.0159      1.0700    0.0000     -0.0030 r    (60.33,15.12)     s, n
  clock uncertainty                                                                                             0.0430      0.0400
  library hold time                                                                                   1.0000    0.0105      0.0504
  data required time                                                                                                        0.0504
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.0504
  data arrival time                                                                                                        -0.5008
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.4504



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0106     -0.0106

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                           0.0176      0.9300    0.0000     -0.0106 r    (55.38,24.91)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                            0.0132      0.9120    0.0325      0.0219 r    (55.13,24.91)     s, n
  n405 (net)                                                           2      0.0042
  RLB_204/I (BUFFD12BWP16P90CPDULVT)                                                      0.0132      0.9300    0.0004      0.0223 r    (59.26,23.76)
  RLB_204/Z (BUFFD12BWP16P90CPDULVT)                                                      0.0202      0.9120    0.0181      0.0404 r    (58.47,23.76)
  dbg_avail_force[0] (net)                                             1      0.1013
  dbg_avail_force[0] (out)                                                                0.0213      0.9300    0.0054      0.0458 r    (61.75,17.73)
  data arrival time                                                                                                         0.0458

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  clock reconvergence pessimism                                                                                -0.0000      0.0000
  clock uncertainty                                                                                             0.0430      0.0430
  output external delay                                                                                        -0.5000     -0.4570
  data required time                                                                                                       -0.4570
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.4570
  data arrival time                                                                                                        -0.0458
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.5028



  Startpoint: i_img2_jtag_attn_cont_reg_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0128     -0.0128

  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPDILVT)                           0.0279      0.9300    0.0000     -0.0128 r    (55.20,20.30)     s, n
  i_img2_jtag_attn_cont_reg_reg_3_/Q (EDFCNQD1BWP16P90CPDILVT)                            0.0071      0.9420    0.0567      0.0439 f    (54.95,20.30)     s, n
  i_img2_jtag_attn_cont_reg_3_ (net)                                   1      0.0008
  copt_h_inst_1295/I (BUFFSKPD4BWP16P90CPD)                                               0.0071      0.9300    0.0001      0.0440 f    (55.73,20.30)
  copt_h_inst_1295/Z (BUFFSKPD4BWP16P90CPD)                                               0.0077      0.9420    0.0208      0.0647 f    (55.51,20.30)
  copt_net_219 (net)                                                   1      0.0009
  U520/A2 (AOI22D1BWP16P90CPD)                                                            0.0077      0.9300    0.0001      0.0648 f    (57.22,19.63)
  U520/ZN (AOI22D1BWP16P90CPD)                                                            0.0114      0.9420    0.0108      0.0757 r    (57.35,19.71)
  n243 (net)                                                           1      0.0008
  U521/B (IOAI21D1BWP16P90CPD)                                                            0.0114      0.9300    0.0001      0.0757 r    (56.86,18.64)
  U521/ZN (IOAI21D1BWP16P90CPD)                                                           0.0162      0.9420    0.0153      0.0910 f    (57.00,18.59)
  n111 (net)                                                           1      0.0011
  i_img2_jtag_attn_cont_shift_reg_reg_3_/D (DFCNQD1BWP16P90CPD)                           0.0162      0.9300    0.0002      0.0912 f    (53.80,19.18)     s, n
  data arrival time                                                                                                         0.0912

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0059     -0.0059
  clock reconvergence pessimism                                                                                -0.0067     -0.0126
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)                          0.0278      1.0700    0.0000     -0.0126 r    (55.47,19.15)     s, n
  clock uncertainty                                                                                             0.0530      0.0404
  library hold time                                                                                   1.0000    0.0272      0.0676
  data required time                                                                                                        0.0676
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.0676
  data arrival time                                                                                                        -0.0912
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.0235



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  input external delay                                                                                          0.5000      0.5000

  tdi (in)                                                                                0.0072      0.9420    0.0012      0.5012 f    (61.75,13.65)
  tdi (net)                                                            1      0.0008
  FTB_1__42/I (CKBD1BWP16P90CPD)                                                          0.0072      0.9300    0.0001      0.5012 f    (60.29,13.97)     s
  FTB_1__42/Z (CKBD1BWP16P90CPD)                                                          0.0115      0.9420    0.0188      0.5201 f    (60.44,13.97)     s
  aps_rename_53_ (net)                                                 1      0.0010
  RLB_205/I (INVD1BWP16P90CPDULVT)                                                        0.0115      0.9300    0.0001      0.5202 f    (59.53,14.54)
  RLB_205/ZN (INVD1BWP16P90CPDULVT)                                                       0.0291      0.9420    0.0193      0.5395 r    (59.46,14.54)
  net_aps_159 (net)                                                    2      0.0092
  RLB_207/I (INVD12BWP16P90CPDULVT)                                                       0.0291      0.9300    0.0016      0.5411 r    (59.56,12.24)
  RLB_207/ZN (INVD12BWP16P90CPDULVT)                                                      0.0321      0.9420    0.0247      0.5659 f    (59.55,12.24)
  dbg_dat_si[0] (net)                                                  1      0.1003
  dbg_dat_si[0] (out)                                                                     0.0370      0.9300    0.0144      0.5802 f    (61.75,12.45)
  data arrival time                                                                                                         0.5802

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  clock reconvergence pessimism                                                                                -0.0000      0.0000
  clock uncertainty                                                                                             0.0530      0.0530
  output external delay                                                                                        -0.5000     -0.4470
  data required time                                                                                                       -0.4470
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.4470
  data arrival time                                                                                                        -0.5802
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               1.0272



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                                    0.0000      0.0000
  input external delay                                                                                                           0.5000      0.5000

  trstn (in)                                                                                               0.0568      0.9420    0.0238      0.5238 r    (61.75,11.49)
  trstn (net)                                                                          27      0.0407
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CDN (DFCNQD1BWP16P90CPD)                        0.0599      0.9300    0.0049      0.5287 r    (47.17,12.77)     s, n
  data arrival time                                                                                                                          0.5287

  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                                              -0.0076     -0.0076
  clock reconvergence pessimism                                                                                                 -0.0000     -0.0076
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                         0.0253      1.0700    0.0000     -0.0076 r    (48.00,12.82)     s, n
  clock uncertainty                                                                                                              0.0530      0.0454
  library hold time                                                                                                    1.0000    0.0580      0.1034
  data required time                                                                                                                         0.1034
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         0.1034
  data arrival time                                                                                                                         -0.5287
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                0.4253



  Startpoint: i_img2_jtag_attn_cont_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_force[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                                              -0.0128     -0.0128

  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPDILVT)                                            0.0278      0.9300    0.0000     -0.0128 r    (56.37,28.37)     s, n
  i_img2_jtag_attn_cont_reg_reg_1_/Q (EDFCNQD1BWP16P90CPDILVT)                                             0.0267      0.9420    0.0654      0.0526 r    (56.12,28.37)     s, n
  n406 (net)                                                                            2      0.0054
  ZBUF_21_inst_1238/I (CKBD14BWP16P90CPDULVT)                                                              0.0267      0.9300    0.0019      0.0546 r    (59.01,20.88)
  ZBUF_21_inst_1238/Z (CKBD14BWP16P90CPDULVT)                                                              0.0264      0.9420    0.0280      0.0826 r    (59.91,20.88)
  dbg_resetn_force[0] (net)                                                             1      0.1006
  dbg_resetn_force[0] (out)                                                                                0.0369      0.9300    0.0178      0.1004 r    (61.75,17.49)
  data arrival time                                                                                                                          0.1004

  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                                              0.0530      0.0530
  output external delay                                                                                                         -0.5000     -0.4470
  data required time                                                                                                                        -0.4470
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        -0.4470
  data arrival time                                                                                                                         -0.1004
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                0.5473



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_52_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_51_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                                              -0.0041     -0.0041

  i_img2_jtag_pnp_jpnp_shift_reg_reg_52_/CP (DFCNQD1BWP16P90CPDILVT)                                       0.0127      0.9300    0.0000     -0.0041 r    (35.85,11.09)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_52_/Q (DFCNQD1BWP16P90CPDILVT)                                        0.0058      0.9270    0.0387      0.0345 f    (35.60,11.09)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[52] (net)                                              1      0.0009
  copt_h_inst_1280/I (BUFFSKPD4BWP16P90CPD)                                                                0.0058      0.9300    0.0001      0.0346 f    (36.62,10.51)
  copt_h_inst_1280/Z (BUFFSKPD4BWP16P90CPD)                                                                0.0051      0.9270    0.0141      0.0487 f    (36.85,10.51)
  copt_net_204 (net)                                                                    1      0.0007
  U330/A1 (INR2D1BWP16P90CPD)                                                                              0.0051      0.9300    0.0000      0.0488 f    (36.80,9.97)
  U330/ZN (INR2D1BWP16P90CPD)                                                                              0.0094      0.9270    0.0132      0.0620 f    (36.66,9.94)
  n343 (net)                                                                            1      0.0012
  i_img2_jtag_pnp_jpnp_shift_reg_reg_51_/D (DFCNQD1BWP16P90CPDILVT)                                        0.0094      0.9300    0.0001      0.0621 f    (32.92,9.97)      s, n
  data arrival time                                                                                                                          0.0621

  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                                               0.0020      0.0020
  clock reconvergence pessimism                                                                                                 -0.0050     -0.0030
  i_img2_jtag_pnp_jpnp_shift_reg_reg_51_/CP (DFCNQD1BWP16P90CPDILVT)                                       0.0129      1.0700    0.0000     -0.0030 r    (34.59,9.94)      s, n
  clock uncertainty                                                                                                              0.0480      0.0450
  library hold time                                                                                                    1.0000    0.0093      0.0544
  data required time                                                                                                                         0.0544
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         0.0544
  data arrival time                                                                                                                         -0.0621
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                0.0077



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                                    0.0000      0.0000
  input external delay                                                                                                           0.5000      0.5000

  tdi (in)                                                                                                 0.0051      0.9270    0.0008      0.5008 f    (61.75,13.65)
  tdi (net)                                                                             1      0.0008
  FTB_1__42/I (CKBD1BWP16P90CPD)                                                                           0.0051      0.9300    0.0001      0.5009 f    (60.29,13.97)     s
  FTB_1__42/Z (CKBD1BWP16P90CPD)                                                                           0.0078      0.9270    0.0124      0.5133 f    (60.44,13.97)     s
  aps_rename_53_ (net)                                                                  1      0.0010
  RLB_205/I (INVD1BWP16P90CPDULVT)                                                                         0.0078      0.9300    0.0001      0.5133 f    (59.53,14.54)
  RLB_205/ZN (INVD1BWP16P90CPDULVT)                                                                        0.0237      0.9270    0.0150      0.5284 r    (59.46,14.54)
  net_aps_159 (net)                                                                     2      0.0092
  RLB_207/I (INVD12BWP16P90CPDULVT)                                                                        0.0237      0.9300    0.0010      0.5293 r    (59.56,12.24)
  RLB_207/ZN (INVD12BWP16P90CPDULVT)                                                                       0.0261      0.9270    0.0197      0.5490 f    (59.55,12.24)
  dbg_dat_si[0] (net)                                                                   1      0.1004
  dbg_dat_si[0] (out)                                                                                      0.0278      0.9300    0.0075      0.5565 f    (61.75,12.45)
  data arrival time                                                                                                                          0.5565

  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                                              0.0480      0.0480
  output external delay                                                                                                         -0.5000     -0.4520
  data required time                                                                                                                        -0.4520
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        -0.4520
  data arrival time                                                                                                                         -0.5565
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                1.0085



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                                    0.0000      0.0000
  input external delay                                                                                                           0.5000      0.5000

  trstn (in)                                                                                               0.0423      0.9270    0.0178      0.5178 r    (61.75,11.49)
  trstn (net)                                                                          27      0.0411
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CDN (DFCNQD1BWP16P90CPD)                        0.0444      0.9300    0.0034      0.5212 r    (47.17,12.77)     s, n
  data arrival time                                                                                                                          0.5212

  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                                              -0.0036     -0.0036
  clock reconvergence pessimism                                                                                                 -0.0000     -0.0036
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                         0.0203      1.0700    0.0000     -0.0036 r    (48.00,12.82)     s, n
  clock uncertainty                                                                                                              0.0480      0.0444
  library hold time                                                                                                    1.0000    0.0365      0.0809
  data required time                                                                                                                         0.0809
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         0.0809
  data arrival time                                                                                                                         -0.5212
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                0.4403



  Startpoint: i_img2_jtag_attn_cont_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_force[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                                              -0.0084     -0.0084

  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPDILVT)                                            0.0220      0.9300    0.0000     -0.0084 r    (56.37,28.37)     s, n
  i_img2_jtag_attn_cont_reg_reg_1_/Q (EDFCNQD1BWP16P90CPDILVT)                                             0.0208      0.9270    0.0472      0.0388 r    (56.12,28.37)     s, n
  n406 (net)                                                                            2      0.0055
  ZBUF_21_inst_1238/I (CKBD14BWP16P90CPDULVT)                                                              0.0208      0.9300    0.0013      0.0401 r    (59.01,20.88)
  ZBUF_21_inst_1238/Z (CKBD14BWP16P90CPDULVT)                                                              0.0218      0.9270    0.0221      0.0622 r    (59.91,20.88)
  dbg_resetn_force[0] (net)                                                             1      0.1006
  dbg_resetn_force[0] (out)                                                                                0.0253      0.9300    0.0101      0.0722 r    (61.75,17.49)
  data arrival time                                                                                                                          0.0722

  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                                              0.0480      0.0480
  output external delay                                                                                                         -0.5000     -0.4520
  data required time                                                                                                                        -0.4520
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        -0.4520
  data arrival time                                                                                                                         -0.0722
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                0.5242


1
