FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"BCKP_CLK_IN_USE";
2"CLOCKS_DATA_RDY";
3"SMELLIE_DELAY";
4"TELLIE_DELAY";
5"TUBII_RT_OUT";
6"CNTRL_REG_CHK";
7"I2C_SDA";
8"GND\G";
9"CNTRL_RDY";
10"READ_CNTRL_REG_BIT";
11"RESET_CLK";
12"MTCA_MIMIC_TRIG2";
13"SMELLIE_PULSE";
14"VCC\G";
15"SCALER<4>";
16"V3P3\G";
17"EXT_TRIG<14>";
18"GPIO1";
19"GPIO3";
20"MTCA_MIMIC_TRIG1";
21"CLK";
22"JX1_GUIDE_PIN1";
23"GPIO4";
24"GPIO2";
25"I2C_SCL";
26"GPIO0";
27"VCC\G";
28"V3P3\G";
29"JX2_GUIDE_PIN2";
30"V3P3\G";
31"JX2_GUIDE_PIN1";
32"SMELLIE_PRE_DELAY";
33"EXT_TRIG<2>";
34"GT";
35"EXT_TRIG<0>";
36"EXT_TRIG<1>";
37"CLK100_IN";
38"EXT_TRIG<7>";
39"EXT_TRIG<6>";
40"EXT_TRIG<4>";
41"JX1_GUIDE_PIN2";
42"TELLIE_PULSE";
43"EXT_TRIG<8>";
44"EXT_TRIG<11>";
45"EXT_TRIG<12>";
46"EXT_TRIG<13>";
47"GENERIC_DELAY_IN";
48"EXT_TRIG<15>";
49"V3P3\G";
50"EXT_TRIG<9>";
51"EXT_TRIG<10>";
52"VCC\G";
53"JTAG_TMS";
54"LE<2>";
55"LE<1>";
56"LE<0>";
57"JX1_SE_1";
58"DATA";
59"CAEN_DATA_RDY";
60"MTCA_MIMIC_DATA_RDY";
61"FPGA_DONE";
62"CARRIER_SRST#";
63"JTAG_TDI";
64"GPIO5";
65"VCC\G";
66"SPKR";
67"GENERIC_PULSE";
68"GENERIC_DELAY_OUT";
69"SCALER<6>";
70"SCALER<5>";
71"EXT_TRIG<5>";
72"EXT_TRIG<3>";
73"SYNC";
74"SYNC24";
75"GND\G";
76"TELLIE_PRE_DELAY";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"22;
"100"
$PN"100"0;
"96"
$PN"96"75;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"75;
"88"
$PN"88"0;
"84"
$PN"84"1;
"82"
$PN"82"37;
"80"
$PN"80"16;
"76"
$PN"76"0;
"78"
$PN"78"16;
"74"
$PN"74"69;
"72"
$PN"72"75;
"70"
$PN"70"70;
"66"
$PN"66"75;
"68"
$PN"68"15;
"64"
$PN"64"5;
"62"
$PN"62"42;
"60"
$PN"60"14;
"58"
$PN"58"14;
"56"
$PN"56"13;
"52"
$PN"52"75;
"50"
$PN"50"3;
"54"
$PN"54"4;
"48"
$PN"48"2;
"46"
$PN"46"75;
"42"
$PN"42"66;
"40"
$PN"40"75;
"44"
$PN"44"68;
"38"
$PN"38"67;
"36"
$PN"36"21;
"34"
$PN"34"75;
"32"
$PN"32"58;
"30"
$PN"30"60;
"28"
$PN"28"75;
"26"
$PN"26"59;
"24"
$PN"24"56;
"22"
$PN"22"75;
"20"
$PN"20"55;
"18"
$PN"18"54;
"16"
$PN"16"75;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"57;
"8"
$PN"8"61;
"6"
$PN"6"62;
"4"
$PN"4"63;
"2"
$PN"2"53;
"101"
$PN"101"41;
"99"
$PN"99"0;
"95"
$PN"95"75;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"75;
"87"
$PN"87"0;
"83"
$PN"83"47;
"81"
$PN"81"48;
"79"
$PN"79"49;
"75"
$PN"75"17;
"77"
$PN"77"75;
"73"
$PN"73"46;
"71"
$PN"71"75;
"69"
$PN"69"45;
"65"
$PN"65"75;
"67"
$PN"67"44;
"63"
$PN"63"51;
"61"
$PN"61"50;
"59"
$PN"59"65;
"57"
$PN"57"65;
"55"
$PN"55"43;
"51"
$PN"51"75;
"49"
$PN"49"39;
"53"
$PN"53"38;
"47"
$PN"47"71;
"45"
$PN"45"75;
"41"
$PN"41"72;
"39"
$PN"39"75;
"43"
$PN"43"40;
"37"
$PN"37"33;
"35"
$PN"35"36;
"33"
$PN"33"75;
"31"
$PN"31"35;
"29"
$PN"29"34;
"27"
$PN"27"75;
"25"
$PN"25"73;
"23"
$PN"23"74;
"21"
$PN"21"75;
"19"
$PN"19"76;
"15"
$PN"15"75;
"17"
$PN"17"32;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"0;
"7"
$PN"7"0;
"3"
$PN"3"0;
"1"
$PN"1"0;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"67;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"66;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"68;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"OUTPORT"
"1","(-2800,2500)","2","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"OUTPORT"
"1","(-2800,2350)","2","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"42;
%"OUTPORT"
"1","(-2800,2300)","2","standard","I19";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"OUTPORT"
"1","(-2800,2200)","2","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"OUTPORT"
"1","(-2800,2150)","2","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"70;
%"OUTPORT"
"1","(-2800,2050)","2","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"69;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"31;
"100"
$PN"100"0;
"96"
$PN"96"8;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"8;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"30;
"76"
$PN"76"0;
"78"
$PN"78"30;
"74"
$PN"74"0;
"72"
$PN"72"8;
"70"
$PN"70"0;
"66"
$PN"66"8;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"52;
"58"
$PN"58"52;
"56"
$PN"56"0;
"52"
$PN"52"8;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"8;
"42"
$PN"42"0;
"40"
$PN"40"8;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"0;
"34"
$PN"34"8;
"32"
$PN"32"12;
"30"
$PN"30"20;
"28"
$PN"28"8;
"26"
$PN"26"11;
"24"
$PN"24"6;
"22"
$PN"22"8;
"20"
$PN"20"10;
"18"
$PN"18"9;
"16"
$PN"16"8;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"0;
"8"
$PN"8"64;
"6"
$PN"6"19;
"4"
$PN"4"18;
"2"
$PN"2"7;
"101"
$PN"101"29;
"99"
$PN"99"0;
"95"
$PN"95"8;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"8;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"28;
"75"
$PN"75"0;
"77"
$PN"77"8;
"73"
$PN"73"0;
"71"
$PN"71"8;
"69"
$PN"69"0;
"65"
$PN"65"8;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"27;
"57"
$PN"57"27;
"55"
$PN"55"0;
"51"
$PN"51"8;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"0;
"45"
$PN"45"8;
"41"
$PN"41"0;
"39"
$PN"39"8;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"8;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"8;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"8;
"19"
$PN"19"0;
"15"
$PN"15"8;
"17"
$PN"17"0;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"24;
"7"
$PN"7"23;
"3"
$PN"3"26;
"1"
$PN"1"25;
%"INPORT"
"1","(-2800,1850)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"37;
%"INPORT"
"1","(-2800,1800)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"76;
%"INPORT"
"1","(-650,3300)","2","standard","I28";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"74;
%"INPORT"
"1","(-650,3250)","2","standard","I29";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"73;
%"INPORT"
"1","(-650,3150)","2","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"INPORT"
"1","(-650,3000)","2","standard","I32";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"36;
%"INPORT"
"1","(-650,2950)","2","standard","I33";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"INPORT"
"1","(-650,2850)","2","standard","I34";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"72;
%"INPORT"
"1","(-650,2800)","2","standard","I35";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(-650,2700)","2","standard","I36";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"71;
%"INPORT"
"1","(-650,2650)","2","standard","I37";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(-650,2550)","2","standard","I38";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"INPORT"
"1","(-650,2500)","2","standard","I39";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"OUTPORT"
"1","(-2800,3450)","2","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"54;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"50;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"51;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"46;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"48;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"47;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"OUTPORT"
"1","(-2800,3400)","2","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"55;
%"INPORT"
"1","(700,3325)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"OUTPORT"
"1","(700,3275)","2","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"INPORT"
"1","(700,3175)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"INPORT"
"1","(700,3125)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"OUTPORT"
"1","(-2800,3300)","2","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"56;
%"OUTPORT"
"1","(-2800,3250)","2","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"59;
%"OUTPORT"
"1","(-2800,3150)","2","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"60;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"58;
END.
