# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do onebitcomparator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Error (suppressible): (vdel-19) Failed to access library 'rtl_work' at "rtl_work".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vdel-57) Library 'rtl_work' is missing or is not a valid QuestaSim library.
# ** Error: c:/intelfpga_lite/questa_fse/win64/vdel failed.
# Error in macro ./onebitcomparator_run_msim_rtl_verilog.do line 4
# c:/intelfpga_lite/questa_fse/win64/vdel failed.
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vdel" line 6)
#     invoked from within
# "vdel -lib rtl_work -all"
#     invoked from within
# "if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }"
