####################################################################################
# Generated by PlanAhead 14.7 built on 'Fri Sep 27 19:31:35 MDT 2013' by 'xbuild'
####################################################################################

## Main 100 MHz Clock
set_property IOSTANDARD LVDS [get_ports CLK_FPGA_P]
set_property DIFF_TERM TRUE [get_ports CLK_FPGA_P]
set_property PACKAGE_PIN W9 [get_ports CLK_FPGA_P]
set_property PACKAGE_PIN Y9 [get_ports CLK_FPGA_N]
set_property IOSTANDARD LVDS [get_ports CLK_FPGA_N]
set_property DIFF_TERM TRUE [get_ports CLK_FPGA_N]

## ADC
set_property IOSTANDARD LVDS [get_ports ADC_clkout_p]
set_property DIFF_TERM TRUE [get_ports ADC_clkout_p]
set_property PACKAGE_PIN R3 [get_ports ADC_clkout_p]
set_property PACKAGE_PIN T3 [get_ports ADC_clkout_n]
set_property IOSTANDARD LVDS [get_ports ADC_clkout_n]
set_property DIFF_TERM TRUE [get_ports ADC_clkout_n]

set_property IOSTANDARD LVDS [get_ports {ADCA[0]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[0]}]
set_property PACKAGE_PIN P1 [get_ports {ADCA[1]}]
set_property PACKAGE_PIN R1 [get_ports {ADCA[0]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[1]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[1]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[2]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[2]}]
set_property PACKAGE_PIN N5 [get_ports {ADCA[3]}]
set_property PACKAGE_PIN P5 [get_ports {ADCA[2]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[3]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[3]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[4]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[4]}]
set_property PACKAGE_PIN M2 [get_ports {ADCA[5]}]
set_property PACKAGE_PIN M1 [get_ports {ADCA[4]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[5]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[5]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[6]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[6]}]
set_property PACKAGE_PIN K1 [get_ports {ADCA[7]}]
set_property PACKAGE_PIN L1 [get_ports {ADCA[6]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[7]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[7]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[8]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[8]}]
set_property PACKAGE_PIN L3 [get_ports {ADCA[9]}]
set_property PACKAGE_PIN M3 [get_ports {ADCA[8]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[9]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[9]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[10]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[10]}]
set_property PACKAGE_PIN M5 [get_ports {ADCA[11]}]
set_property PACKAGE_PIN N4 [get_ports {ADCA[10]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[11]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[11]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[12]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[12]}]
set_property PACKAGE_PIN L5 [get_ports {ADCA[13]}]
set_property PACKAGE_PIN L4 [get_ports {ADCA[12]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[13]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[13]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[14]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[14]}]
set_property PACKAGE_PIN K3 [get_ports {ADCA[15]}]
set_property PACKAGE_PIN K2 [get_ports {ADCA[14]}]
set_property IOSTANDARD LVDS [get_ports {ADCA[15]}]
set_property DIFF_TERM TRUE [get_ports {ADCA[15]}]
set_property IOSTANDARD LVDS [get_ports ADCA_OF]
set_property DIFF_TERM TRUE [get_ports ADCA_OF]

set_property IOSTANDARD LVDS [get_ports {ADCB[0]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[0]}]
set_property PACKAGE_PIN Y3 [get_ports {ADCB[1]}]
set_property PACKAGE_PIN Y2 [get_ports {ADCB[0]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[1]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[1]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[2]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[2]}]
set_property PACKAGE_PIN V4 [get_ports {ADCB[3]}]
set_property PACKAGE_PIN W4 [get_ports {ADCB[2]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[3]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[3]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[4]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[4]}]
set_property PACKAGE_PIN W5 [get_ports {ADCB[5]}]
set_property PACKAGE_PIN Y4 [get_ports {ADCB[4]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[5]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[5]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[6]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[6]}]
set_property PACKAGE_PIN U2 [get_ports {ADCB[7]}]
set_property PACKAGE_PIN V2 [get_ports {ADCB[6]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[7]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[7]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[8]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[8]}]
set_property PACKAGE_PIN AA1 [get_ports {ADCB[9]}]
set_property PACKAGE_PIN AB1 [get_ports {ADCB[8]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[9]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[9]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[10]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[10]}]
set_property PACKAGE_PIN W1 [get_ports {ADCB[11]}]
set_property PACKAGE_PIN Y1 [get_ports {ADCB[10]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[11]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[11]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[12]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[12]}]
set_property PACKAGE_PIN P4 [get_ports {ADCB[13]}]
set_property PACKAGE_PIN R4 [get_ports {ADCB[12]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[13]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[13]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[14]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[14]}]
set_property PACKAGE_PIN T1 [get_ports {ADCB[15]}]
set_property PACKAGE_PIN U1 [get_ports {ADCB[14]}]
set_property IOSTANDARD LVDS [get_ports {ADCB[15]}]
set_property DIFF_TERM TRUE [get_ports {ADCB[15]}]
set_property PACKAGE_PIN N3 [get_ports ADCB_OF]
set_property PACKAGE_PIN N2 [get_ports ADCA_OF]
set_property IOSTANDARD LVDS [get_ports ADCB_OF]
set_property DIFF_TERM TRUE [get_ports ADCB_OF]

## DAC
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports DAC_DCI_p]
set_property SLEW FAST [get_ports DAC_DCI_p]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports DAC_DCI_n]
set_property PACKAGE_PIN V7 [get_ports DAC_DCI_p]
set_property PACKAGE_PIN W7 [get_ports DAC_DCI_n]
set_property SLEW FAST [get_ports DAC_DCI_n]

set_property IOSTANDARD LVDS [get_ports DAC_FRAME_p]
set_property IOSTANDARD LVDS [get_ports DAC_FRAME_n]
set_property PACKAGE_PIN U10 [get_ports DAC_FRAME_p]
set_property PACKAGE_PIN V9 [get_ports DAC_FRAME_n]

set_property IOSTANDARD LVDS [get_ports {DAC_p[0]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[0]}]
set_property PACKAGE_PIN U8 [get_ports {DAC_p[0]}]
set_property PACKAGE_PIN V8 [get_ports {DAC_n[0]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[1]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[1]}]
set_property PACKAGE_PIN T9 [get_ports {DAC_p[1]}]
set_property PACKAGE_PIN T8 [get_ports {DAC_n[1]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[2]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[2]}]
set_property PACKAGE_PIN R7 [get_ports {DAC_p[2]}]
set_property PACKAGE_PIN R6 [get_ports {DAC_n[2]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[3]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[3]}]
set_property PACKAGE_PIN U7 [get_ports {DAC_p[3]}]
set_property PACKAGE_PIN U6 [get_ports {DAC_n[3]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[4]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[4]}]
set_property PACKAGE_PIN AA5 [get_ports {DAC_p[4]}]
set_property PACKAGE_PIN AB5 [get_ports {DAC_n[4]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[5]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[5]}]
set_property PACKAGE_PIN AA6 [get_ports {DAC_p[5]}]
set_property PACKAGE_PIN AB6 [get_ports {DAC_n[5]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[6]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[6]}]
set_property PACKAGE_PIN W6 [get_ports {DAC_p[6]}]
set_property PACKAGE_PIN Y6 [get_ports {DAC_n[6]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[7]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[7]}]
set_property PACKAGE_PIN AB8 [get_ports {DAC_p[7]}]
set_property PACKAGE_PIN AB7 [get_ports {DAC_n[7]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[8]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[8]}]
set_property PACKAGE_PIN AA10 [get_ports {DAC_p[8]}]
set_property PACKAGE_PIN AB10 [get_ports {DAC_n[8]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[9]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[9]}]
set_property PACKAGE_PIN AA9 [get_ports {DAC_p[9]}]
set_property PACKAGE_PIN AA8 [get_ports {DAC_n[9]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[10]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[10]}]
set_property PACKAGE_PIN AA11 [get_ports {DAC_p[10]}]
set_property PACKAGE_PIN AB11 [get_ports {DAC_n[10]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[11]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[11]}]
set_property PACKAGE_PIN W11 [get_ports {DAC_p[11]}]
set_property PACKAGE_PIN Y11 [get_ports {DAC_n[11]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[12]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[12]}]
set_property PACKAGE_PIN U12 [get_ports {DAC_p[12]}]
set_property PACKAGE_PIN U11 [get_ports {DAC_n[12]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[13]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[13]}]
set_property PACKAGE_PIN T11 [get_ports {DAC_p[13]}]
set_property PACKAGE_PIN T10 [get_ports {DAC_n[13]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[14]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[14]}]
set_property PACKAGE_PIN V10 [get_ports {DAC_p[14]}]
set_property PACKAGE_PIN W10 [get_ports {DAC_n[14]}]
set_property IOSTANDARD LVDS [get_ports {DAC_p[15]}]
set_property IOSTANDARD LVDS [get_ports {DAC_n[15]}]
set_property PACKAGE_PIN W12 [get_ports {DAC_p[15]}]
set_property PACKAGE_PIN Y12 [get_ports {DAC_n[15]}]

set_property PACKAGE_PIN V12 [get_ports DAC_RESETn]
set_property IOSTANDARD LVCMOS18 [get_ports DAC_RESETn]
set_property SLEW SLOW [get_ports DAC_RESETn]
set_property PACKAGE_PIN AB12 [get_ports DAC_TXEN]
set_property IOSTANDARD LVCMOS18 [get_ports DAC_TXEN]
set_property SLEW SLOW [get_ports DAC_TXEN]
set_property PACKAGE_PIN V5 [get_ports DAC_IRQ1]
set_property IOSTANDARD LVCMOS18 [get_ports DAC_IRQ1]
set_property SLEW SLOW [get_ports DAC_IRQ1]
set_property PACKAGE_PIN T6 [get_ports DAC_IRQ2]
set_property IOSTANDARD LVCMOS18 [get_ports DAC_IRQ2]
set_property SLEW SLOW [get_ports DAC_IRQ2]


## TX DB GPIO
set_property PACKAGE_PIN W14 [get_ports {io_tx[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[0]}]
set_property SLEW SLOW [get_ports {io_tx[0]}]
set_property PACKAGE_PIN V14 [get_ports {io_tx[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[1]}]
set_property SLEW SLOW [get_ports {io_tx[1]}]
set_property PACKAGE_PIN V15 [get_ports {io_tx[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[2]}]
set_property SLEW SLOW [get_ports {io_tx[2]}]
set_property PACKAGE_PIN U16 [get_ports {io_tx[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[3]}]
set_property SLEW SLOW [get_ports {io_tx[3]}]
set_property PACKAGE_PIN T16 [get_ports {io_tx[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[4]}]
set_property SLEW SLOW [get_ports {io_tx[4]}]
set_property PACKAGE_PIN U18 [get_ports {io_tx[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[5]}]
set_property SLEW SLOW [get_ports {io_tx[5]}]
set_property PACKAGE_PIN T18 [get_ports {io_tx[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[6]}]
set_property SLEW SLOW [get_ports {io_tx[6]}]
set_property PACKAGE_PIN AB18 [get_ports {io_tx[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[7]}]
set_property SLEW SLOW [get_ports {io_tx[7]}]
set_property PACKAGE_PIN AA18 [get_ports {io_tx[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[8]}]
set_property SLEW SLOW [get_ports {io_tx[8]}]
set_property PACKAGE_PIN V20 [get_ports {io_tx[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[9]}]
set_property SLEW SLOW [get_ports {io_tx[9]}]
set_property PACKAGE_PIN U20 [get_ports {io_tx[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[10]}]
set_property SLEW SLOW [get_ports {io_tx[10]}]
set_property PACKAGE_PIN W21 [get_ports {io_tx[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[11]}]
set_property SLEW SLOW [get_ports {io_tx[11]}]
set_property PACKAGE_PIN W22 [get_ports {io_tx[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[12]}]
set_property SLEW SLOW [get_ports {io_tx[12]}]
set_property PACKAGE_PIN V22 [get_ports {io_tx[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[13]}]
set_property SLEW SLOW [get_ports {io_tx[13]}]
set_property PACKAGE_PIN U21 [get_ports {io_tx[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[14]}]
set_property SLEW SLOW [get_ports {io_tx[14]}]
set_property PACKAGE_PIN U22 [get_ports {io_tx[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_tx[15]}]
set_property SLEW SLOW [get_ports {io_tx[15]}]

## RX DB GPIO
set_property PACKAGE_PIN H13 [get_ports {io_rx[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[0]}]
set_property SLEW SLOW [get_ports {io_rx[0]}]
set_property PACKAGE_PIN H12 [get_ports {io_rx[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[1]}]
set_property SLEW SLOW [get_ports {io_rx[1]}]
set_property PACKAGE_PIN G13 [get_ports {io_rx[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[2]}]
set_property SLEW SLOW [get_ports {io_rx[2]}]
set_property PACKAGE_PIN G8 [get_ports {io_rx[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[3]}]
set_property SLEW SLOW [get_ports {io_rx[3]}]
set_property PACKAGE_PIN F9 [get_ports {io_rx[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[4]}]
set_property SLEW SLOW [get_ports {io_rx[4]}]
set_property PACKAGE_PIN E9 [get_ports {io_rx[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[5]}]
set_property SLEW SLOW [get_ports {io_rx[5]}]
set_property PACKAGE_PIN E12 [get_ports {io_rx[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[6]}]
set_property SLEW SLOW [get_ports {io_rx[6]}]
set_property PACKAGE_PIN E13 [get_ports {io_rx[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[7]}]
set_property SLEW SLOW [get_ports {io_rx[7]}]
set_property PACKAGE_PIN C10 [get_ports {io_rx[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[8]}]
set_property SLEW SLOW [get_ports {io_rx[8]}]
set_property PACKAGE_PIN B10 [get_ports {io_rx[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[9]}]
set_property SLEW SLOW [get_ports {io_rx[9]}]
set_property PACKAGE_PIN B11 [get_ports {io_rx[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[10]}]
set_property SLEW SLOW [get_ports {io_rx[10]}]
set_property PACKAGE_PIN H10 [get_ports {io_rx[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[11]}]
set_property SLEW SLOW [get_ports {io_rx[11]}]
set_property PACKAGE_PIN H9 [get_ports {io_rx[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[12]}]
set_property SLEW SLOW [get_ports {io_rx[12]}]
set_property PACKAGE_PIN H8 [get_ports {io_rx[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[13]}]
set_property SLEW SLOW [get_ports {io_rx[13]}]
set_property PACKAGE_PIN G11 [get_ports {io_rx[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[14]}]
set_property SLEW SLOW [get_ports {io_rx[14]}]
set_property PACKAGE_PIN G10 [get_ports {io_rx[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_rx[15]}]
set_property SLEW SLOW [get_ports {io_rx[15]}]

## MISC
set_property PACKAGE_PIN AB20 [get_ports {leds[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[5]}]
set_property DRIVE 12 [get_ports {leds[5]}]
set_property SLEW SLOW [get_ports {leds[5]}]
set_property PACKAGE_PIN AA19 [get_ports {leds[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[4]}]
set_property DRIVE 12 [get_ports {leds[4]}]
set_property SLEW SLOW [get_ports {leds[4]}]
set_property PACKAGE_PIN V18 [get_ports {leds[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[3]}]
set_property DRIVE 12 [get_ports {leds[3]}]
set_property SLEW SLOW [get_ports {leds[3]}]
set_property PACKAGE_PIN Y21 [get_ports {leds[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[2]}]
set_property DRIVE 12 [get_ports {leds[2]}]
set_property SLEW SLOW [get_ports {leds[2]}]
set_property PACKAGE_PIN W20 [get_ports {leds[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[1]}]
set_property DRIVE 12 [get_ports {leds[1]}]
set_property SLEW SLOW [get_ports {leds[1]}]
set_property PACKAGE_PIN F14 [get_ports FPGA_RESET]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_RESET]

## UARTS
#NET "TXD<3>"  LOC = "AD20"  ;
#NET "TXD<2>"  LOC = "AC20"  ;
set_property PACKAGE_PIN A10 [get_ports TXD]
set_property IOSTANDARD LVCMOS33 [get_ports TXD]
set_property SLEW FAST [get_ports TXD]
#NET "RXD<3>"  LOC = "AF17"  ;
#NET "RXD<2>"  LOC = "AF15"  ;
set_property PACKAGE_PIN A11 [get_ports RXD]
set_property IOSTANDARD LVCMOS33 [get_ports RXD]

## AD9516
set_property PACKAGE_PIN Y17 [get_ports clk_status]
set_property IOSTANDARD LVCMOS33 [get_ports clk_status]
set_property PACKAGE_PIN AA20 [get_ports clk_reset]
set_property IOSTANDARD LVCMOS33 [get_ports clk_reset]
set_property SLEW FAST [get_ports clk_reset]
set_property PACKAGE_PIN W17 [get_ports clk_sync]
set_property IOSTANDARD LVCMOS33 [get_ports clk_sync]
set_property SLEW FAST [get_ports clk_sync]

## I2C
set_property PACKAGE_PIN A8 [get_ports SDA]
set_property IOSTANDARD LVCMOS33 [get_ports SDA]
set_property SLEW FAST [get_ports SDA]
set_property PACKAGE_PIN A9 [get_ports SCL]
set_property IOSTANDARD LVCMOS33 [get_ports SCL]
set_property SLEW FAST [get_ports SCL]

## Timing
set_property PACKAGE_PIN V19 [get_ports PPS_IN]
set_property IOSTANDARD LVCMOS33 [get_ports PPS_IN]
#NET "PPS2_IN"  LOC = "AA20"  ;

## SPI
set_property PACKAGE_PIN Y22 [get_ports SEN_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports SEN_CLK]
set_property SLEW FAST [get_ports SEN_CLK]
set_property PACKAGE_PIN AB22 [get_ports SCLK_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports SCLK_CLK]
set_property SLEW FAST [get_ports SCLK_CLK]
set_property PACKAGE_PIN AB21 [get_ports MOSI_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI_CLK]
set_property SLEW FAST [get_ports MOSI_CLK]
set_property PACKAGE_PIN AA21 [get_ports MISO_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports MISO_CLK]

set_property PACKAGE_PIN V13 [get_ports SEN_DAC]
set_property IOSTANDARD LVCMOS18 [get_ports SEN_DAC]
set_property SLEW FAST [get_ports SEN_DAC]
set_property PACKAGE_PIN U13 [get_ports SCLK_DAC]
set_property IOSTANDARD LVCMOS18 [get_ports SCLK_DAC]
set_property SLEW FAST [get_ports SCLK_DAC]
set_property PACKAGE_PIN AB13 [get_ports MOSIO_DAC]
set_property IOSTANDARD LVCMOS18 [get_ports MOSIO_DAC]
set_property SLEW FAST [get_ports MOSIO_DAC]
set_property PULLUP true [get_ports MOSIO_DAC]
#NET "MOSI_DAC"  LOC = "AB13"  |IOSTANDARD = LVCMOS18    |SLEW = FAST	;
#NET "MISO_DAC"  LOC = "L20"  |IOSTANDARD = LVCMOS18    |SLEW = FAST	;

set_property PACKAGE_PIN AB3 [get_ports SCLK_ADC]
set_property IOSTANDARD LVCMOS18 [get_ports SCLK_ADC]
set_property SLEW FAST [get_ports SCLK_ADC]
set_property PACKAGE_PIN AA4 [get_ports MOSI_ADC]
set_property IOSTANDARD LVCMOS18 [get_ports MOSI_ADC]
set_property SLEW FAST [get_ports MOSI_ADC]
set_property PACKAGE_PIN K4 [get_ports MISO_ADC]
set_property IOSTANDARD LVCMOS18 [get_ports MISO_ADC]
set_property PACKAGE_PIN AB2 [get_ports SEN_ADC]
set_property IOSTANDARD LVCMOS18 [get_ports SEN_ADC]
set_property SLEW FAST [get_ports SEN_ADC]

set_property PACKAGE_PIN AA15 [get_ports MOSI_TX_ADC]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI_TX_ADC]
set_property SLEW FAST [get_ports MOSI_TX_ADC]
set_property PACKAGE_PIN Y14 [get_ports SEN_TX_ADC]
set_property IOSTANDARD LVCMOS33 [get_ports SEN_TX_ADC]
set_property SLEW FAST [get_ports SEN_TX_ADC]
set_property PACKAGE_PIN AB15 [get_ports SCLK_TX_ADC]
set_property IOSTANDARD LVCMOS33 [get_ports SCLK_TX_ADC]
set_property SLEW FAST [get_ports SCLK_TX_ADC]
set_property PACKAGE_PIN AA14 [get_ports MISO_TX_ADC]
set_property IOSTANDARD LVCMOS33 [get_ports MISO_TX_ADC]

set_property PACKAGE_PIN AB17 [get_ports MOSI_TX_DAC]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI_TX_DAC]
set_property SLEW FAST [get_ports MOSI_TX_DAC]
set_property PACKAGE_PIN AB16 [get_ports SEN_TX_DAC]
set_property IOSTANDARD LVCMOS33 [get_ports SEN_TX_DAC]
set_property SLEW FAST [get_ports SEN_TX_DAC]
set_property PACKAGE_PIN AA16 [get_ports SCLK_TX_DAC]
set_property IOSTANDARD LVCMOS33 [get_ports SCLK_TX_DAC]
set_property SLEW FAST [get_ports SCLK_TX_DAC]

set_property PACKAGE_PIN W15 [get_ports SEN_TX_DB]
set_property IOSTANDARD LVCMOS33 [get_ports SEN_TX_DB]
set_property SLEW FAST [get_ports SEN_TX_DB]
set_property PACKAGE_PIN U17 [get_ports SCLK_TX_DB]
set_property IOSTANDARD LVCMOS33 [get_ports SCLK_TX_DB]
set_property SLEW FAST [get_ports SCLK_TX_DB]
set_property PACKAGE_PIN U15 [get_ports MOSI_TX_DB]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI_TX_DB]
set_property SLEW FAST [get_ports MOSI_TX_DB]
set_property PACKAGE_PIN V17 [get_ports MISO_TX_DB]
set_property IOSTANDARD LVCMOS33 [get_ports MISO_TX_DB]

set_property PACKAGE_PIN D9 [get_ports SCLK_RX_ADC]
set_property IOSTANDARD LVCMOS33 [get_ports SCLK_RX_ADC]
set_property SLEW FAST [get_ports SCLK_RX_ADC]
set_property PACKAGE_PIN E8 [get_ports SEN_RX_ADC]
set_property IOSTANDARD LVCMOS33 [get_ports SEN_RX_ADC]
set_property SLEW FAST [get_ports SEN_RX_ADC]
set_property PACKAGE_PIN F8 [get_ports MISO_RX_ADC]
set_property IOSTANDARD LVCMOS33 [get_ports MISO_RX_ADC]
set_property PACKAGE_PIN D10 [get_ports MOSI_RX_ADC]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI_RX_ADC]
set_property SLEW FAST [get_ports MOSI_RX_ADC]

set_property PACKAGE_PIN C9 [get_ports SCLK_RX_DAC]
set_property IOSTANDARD LVCMOS33 [get_ports SCLK_RX_DAC]
set_property SLEW FAST [get_ports SCLK_RX_DAC]
set_property PACKAGE_PIN B8 [get_ports SEN_RX_DAC]
set_property IOSTANDARD LVCMOS33 [get_ports SEN_RX_DAC]
set_property SLEW FAST [get_ports SEN_RX_DAC]
set_property PACKAGE_PIN C8 [get_ports MOSI_RX_DAC]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI_RX_DAC]
set_property SLEW FAST [get_ports MOSI_RX_DAC]

set_property PACKAGE_PIN G12 [get_ports SEN_RX_DB]
set_property IOSTANDARD LVCMOS33 [get_ports SEN_RX_DB]
set_property SLEW FAST [get_ports SEN_RX_DB]
set_property PACKAGE_PIN F11 [get_ports SCLK_RX_DB]
set_property IOSTANDARD LVCMOS33 [get_ports SCLK_RX_DB]
set_property SLEW FAST [get_ports SCLK_RX_DB]
set_property PACKAGE_PIN F13 [get_ports MOSI_RX_DB]
set_property IOSTANDARD LVCMOS33 [get_ports MOSI_RX_DB]
set_property SLEW FAST [get_ports MOSI_RX_DB]
set_property PACKAGE_PIN F10 [get_ports MISO_RX_DB]
set_property IOSTANDARD LVCMOS33 [get_ports MISO_RX_DB]

## ETH PHY
set_property PACKAGE_PIN L19 [get_ports CLK_TO_MAC]
set_property IOSTANDARD LVCMOS33 [get_ports CLK_TO_MAC]

set_property PACKAGE_PIN L21 [get_ports {GMII_TXD[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_TXD[7]}]
set_property SLEW FAST [get_ports {GMII_TXD[7]}]
set_property PACKAGE_PIN M22 [get_ports {GMII_TXD[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_TXD[6]}]
set_property SLEW FAST [get_ports {GMII_TXD[6]}]
set_property PACKAGE_PIN M21 [get_ports {GMII_TXD[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_TXD[5]}]
set_property SLEW FAST [get_ports {GMII_TXD[5]}]
set_property PACKAGE_PIN N22 [get_ports {GMII_TXD[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_TXD[4]}]
set_property SLEW FAST [get_ports {GMII_TXD[4]}]
set_property PACKAGE_PIN P22 [get_ports {GMII_TXD[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_TXD[3]}]
set_property SLEW FAST [get_ports {GMII_TXD[3]}]
set_property PACKAGE_PIN P21 [get_ports {GMII_TXD[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_TXD[2]}]
set_property SLEW FAST [get_ports {GMII_TXD[2]}]
set_property PACKAGE_PIN R21 [get_ports {GMII_TXD[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_TXD[1]}]
set_property SLEW FAST [get_ports {GMII_TXD[1]}]
set_property PACKAGE_PIN R22 [get_ports {GMII_TXD[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_TXD[0]}]
set_property SLEW FAST [get_ports {GMII_TXD[0]}]
set_property PACKAGE_PIN N20 [get_ports GMII_TX_EN]
set_property IOSTANDARD LVCMOS33 [get_ports GMII_TX_EN]
set_property SLEW FAST [get_ports GMII_TX_EN]
set_property PACKAGE_PIN M20 [get_ports GMII_TX_ER]
set_property IOSTANDARD LVCMOS33 [get_ports GMII_TX_ER]
set_property SLEW FAST [get_ports GMII_TX_ER]
set_property PACKAGE_PIN N18 [get_ports GMII_GTX_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports GMII_GTX_CLK]
set_property SLEW FAST [get_ports GMII_GTX_CLK]
set_property PACKAGE_PIN M17 [get_ports GMII_TX_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports GMII_TX_CLK]

set_property PACKAGE_PIN J20 [get_ports GMII_RX_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports GMII_RX_CLK]
set_property PACKAGE_PIN E22 [get_ports {GMII_RXD[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_RXD[7]}]
set_property PACKAGE_PIN G21 [get_ports {GMII_RXD[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_RXD[6]}]
set_property PACKAGE_PIN G22 [get_ports {GMII_RXD[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_RXD[5]}]
set_property PACKAGE_PIN H22 [get_ports {GMII_RXD[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_RXD[4]}]
set_property PACKAGE_PIN J21 [get_ports {GMII_RXD[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_RXD[3]}]
set_property PACKAGE_PIN J22 [get_ports {GMII_RXD[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_RXD[2]}]
set_property PACKAGE_PIN K21 [get_ports {GMII_RXD[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_RXD[1]}]
set_property PACKAGE_PIN K22 [get_ports {GMII_RXD[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GMII_RXD[0]}]
set_property PACKAGE_PIN G20 [get_ports GMII_RX_DV]
set_property IOSTANDARD LVCMOS33 [get_ports GMII_RX_DV]
set_property PACKAGE_PIN F21 [get_ports GMII_RX_ER]
set_property IOSTANDARD LVCMOS33 [get_ports GMII_RX_ER]
set_property PACKAGE_PIN F20 [get_ports GMII_CRS]
set_property IOSTANDARD LVCMOS33 [get_ports GMII_CRS]
set_property PACKAGE_PIN E21 [get_ports GMII_COL]
set_property IOSTANDARD LVCMOS33 [get_ports GMII_COL]

set_property PACKAGE_PIN J19 [get_ports PHY_INTn]
set_property IOSTANDARD LVCMOS33 [get_ports PHY_INTn]
set_property PACKAGE_PIN P20 [get_ports MDIO]
set_property IOSTANDARD LVCMOS33 [get_ports MDIO]
set_property SLEW FAST [get_ports MDIO]
set_property PACKAGE_PIN P19 [get_ports MDC]
set_property IOSTANDARD LVCMOS33 [get_ports MDC]
set_property SLEW FAST [get_ports MDC]
set_property PACKAGE_PIN F19 [get_ports PHY_RESETn]
set_property IOSTANDARD LVCMOS33 [get_ports PHY_RESETn]
set_property SLEW FAST [get_ports PHY_RESETn]
set_property PACKAGE_PIN R16 [get_ports ETH_LED]
set_property IOSTANDARD LVCMOS33 [get_ports ETH_LED]
set_property DRIVE 12 [get_ports ETH_LED]
set_property SLEW FAST [get_ports ETH_LED]

## SRAM
set_property PACKAGE_PIN A14 [get_ports {RAM_D[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[0]}]
set_property SLEW FAST [get_ports {RAM_D[0]}]
set_property PACKAGE_PIN A15 [get_ports {RAM_D[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[1]}]
set_property SLEW FAST [get_ports {RAM_D[1]}]
set_property PACKAGE_PIN A16 [get_ports {RAM_D[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[2]}]
set_property SLEW FAST [get_ports {RAM_D[2]}]
set_property PACKAGE_PIN B16 [get_ports {RAM_D[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[3]}]
set_property SLEW FAST [get_ports {RAM_D[3]}]
set_property PACKAGE_PIN A18 [get_ports {RAM_D[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[4]}]
set_property SLEW FAST [get_ports {RAM_D[4]}]
set_property PACKAGE_PIN A19 [get_ports {RAM_D[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[5]}]
set_property SLEW FAST [get_ports {RAM_D[5]}]
set_property PACKAGE_PIN A20 [get_ports {RAM_D[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[6]}]
set_property SLEW FAST [get_ports {RAM_D[6]}]
set_property PACKAGE_PIN A21 [get_ports {RAM_D[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[7]}]
set_property SLEW FAST [get_ports {RAM_D[7]}]
set_property PACKAGE_PIN B21 [get_ports {RAM_D[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[8]}]
set_property SLEW FAST [get_ports {RAM_D[8]}]
set_property PACKAGE_PIN E19 [get_ports {RAM_D[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[9]}]
set_property SLEW FAST [get_ports {RAM_D[9]}]
set_property PACKAGE_PIN B18 [get_ports {RAM_D[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[10]}]
set_property SLEW FAST [get_ports {RAM_D[10]}]
set_property PACKAGE_PIN F18 [get_ports {RAM_D[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[11]}]
set_property SLEW FAST [get_ports {RAM_D[11]}]
set_property PACKAGE_PIN B17 [get_ports {RAM_D[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[12]}]
set_property SLEW FAST [get_ports {RAM_D[12]}]
set_property PACKAGE_PIN D17 [get_ports {RAM_D[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[13]}]
set_property SLEW FAST [get_ports {RAM_D[13]}]
set_property PACKAGE_PIN D16 [get_ports {RAM_D[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[14]}]
set_property SLEW FAST [get_ports {RAM_D[14]}]
set_property PACKAGE_PIN E16 [get_ports {RAM_D[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[15]}]
set_property SLEW FAST [get_ports {RAM_D[15]}]
set_property PACKAGE_PIN D15 [get_ports {RAM_D[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[16]}]
set_property SLEW FAST [get_ports {RAM_D[16]}]
set_property PACKAGE_PIN C15 [get_ports {RAM_D[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_D[17]}]
set_property SLEW FAST [get_ports {RAM_D[17]}]

set_property PACKAGE_PIN F15 [get_ports {RAM_A[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[0]}]
set_property SLEW FAST [get_ports {RAM_A[0]}]
set_property PACKAGE_PIN G15 [get_ports {RAM_A[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[1]}]
set_property SLEW FAST [get_ports {RAM_A[1]}]
set_property PACKAGE_PIN D19 [get_ports {RAM_A[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[2]}]
set_property SLEW FAST [get_ports {RAM_A[2]}]
set_property PACKAGE_PIN C20 [get_ports {RAM_A[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[3]}]
set_property SLEW FAST [get_ports {RAM_A[3]}]
set_property PACKAGE_PIN D22 [get_ports {RAM_A[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[4]}]
set_property SLEW FAST [get_ports {RAM_A[4]}]
set_property PACKAGE_PIN D21 [get_ports {RAM_A[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[5]}]
set_property SLEW FAST [get_ports {RAM_A[5]}]
set_property PACKAGE_PIN C22 [get_ports {RAM_A[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[6]}]
set_property SLEW FAST [get_ports {RAM_A[6]}]
set_property PACKAGE_PIN B22 [get_ports {RAM_A[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[7]}]
set_property SLEW FAST [get_ports {RAM_A[7]}]
set_property PACKAGE_PIN C12 [get_ports {RAM_A[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[8]}]
set_property SLEW FAST [get_ports {RAM_A[8]}]
set_property PACKAGE_PIN B12 [get_ports {RAM_A[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[9]}]
set_property SLEW FAST [get_ports {RAM_A[9]}]
set_property PACKAGE_PIN D12 [get_ports {RAM_A[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[10]}]
set_property SLEW FAST [get_ports {RAM_A[10]}]
set_property PACKAGE_PIN C13 [get_ports {RAM_A[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[11]}]
set_property SLEW FAST [get_ports {RAM_A[11]}]
set_property PACKAGE_PIN D14 [get_ports {RAM_A[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[12]}]
set_property SLEW FAST [get_ports {RAM_A[12]}]
set_property PACKAGE_PIN E14 [get_ports {RAM_A[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[13]}]
set_property SLEW FAST [get_ports {RAM_A[13]}]
set_property PACKAGE_PIN B15 [get_ports {RAM_A[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[14]}]
set_property SLEW FAST [get_ports {RAM_A[14]}]
set_property PACKAGE_PIN F16 [get_ports {RAM_A[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[15]}]
set_property SLEW FAST [get_ports {RAM_A[15]}]
set_property PACKAGE_PIN A13 [get_ports {RAM_A[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[16]}]
set_property SLEW FAST [get_ports {RAM_A[16]}]
set_property PACKAGE_PIN B13 [get_ports {RAM_A[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[17]}]
set_property SLEW FAST [get_ports {RAM_A[17]}]
set_property PACKAGE_PIN C14 [get_ports {RAM_A[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RAM_A[18]}]
set_property SLEW FAST [get_ports {RAM_A[18]}]

set_property PACKAGE_PIN D20 [get_ports RAM_CE1n]
set_property IOSTANDARD LVCMOS33 [get_ports RAM_CE1n]
set_property SLEW FAST [get_ports RAM_CE1n]
set_property PACKAGE_PIN C19 [get_ports RAM_CENn]
set_property IOSTANDARD LVCMOS33 [get_ports RAM_CENn]
set_property SLEW FAST [get_ports RAM_CENn]
set_property PACKAGE_PIN B20 [get_ports RAM_WEn]
set_property IOSTANDARD LVCMOS33 [get_ports RAM_WEn]
set_property SLEW FAST [get_ports RAM_WEn]
set_property PACKAGE_PIN G17 [get_ports RAM_OEn]
set_property IOSTANDARD LVCMOS33 [get_ports RAM_OEn]
set_property SLEW FAST [get_ports RAM_OEn]
set_property PACKAGE_PIN H17 [get_ports RAM_LDn]
set_property IOSTANDARD LVCMOS33 [get_ports RAM_LDn]
set_property SLEW FAST [get_ports RAM_LDn]

set_property PACKAGE_PIN C17 [get_ports RAM_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports RAM_CLK]
set_property SLEW FAST [get_ports RAM_CLK]

## SPI Flash
set_property PACKAGE_PIN H19 [get_ports flash_miso]
set_property IOSTANDARD LVCMOS33 [get_ports flash_miso]
set_property PACKAGE_PIN H18 [get_ports flash_mosi]
set_property IOSTANDARD LVCMOS33 [get_ports flash_mosi]
set_property SLEW FAST [get_ports flash_mosi]
set_property PACKAGE_PIN L16 [get_ports flash_cs]
set_property IOSTANDARD LVCMOS33 [get_ports flash_cs]
set_property SLEW FAST [get_ports flash_cs]


#NET "led_dld" LOC = "U7"	|IOSTANDARD = LVCMOS25  |DRIVE = 12  |SLEW = SLOW ;

## MISC FPGA, unused for now
#NET "PROG_B"  LOC = "M6"  ;
#NET "PUDC_B"  LOC = "K18"  ;
#NET "DONE"  LOC = "P6"  ;
#NET "INIT_B"  LOC = "L7"  ;

#NET "ser_rx_clk" TNM_NET = "ser_rx_clk";
#TIMESPEC "TS_ser_rx_clk" = PERIOD "ser_rx_clk" 10 ns HIGH 50 %;



set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 50 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 1 [current_design]
set_property CONFIG_MODE SPIx1 [current_design]

set_property ASYNC_REG true [get_cells u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/enable_pipe1_reg]
set_property ASYNC_REG true [get_cells u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/enable_pipe2_reg]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[11]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[11]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[10]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[10]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[7]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[7]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[8]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[8]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[9]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[9]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[3]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[3]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[4]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[4]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[5]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[5]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[6]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[6]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[13]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[13]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[0]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[0]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[12]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[12]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[15]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[15]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[1]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[1]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[14]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[14]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[2]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[2]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[17]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[17]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe2_reg[16]}]
set_property ASYNC_REG true [get_cells {u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/data_out_pipe3_reg[16]}]

create_clock -period 10.000 -name CLK_FPGA_P -waveform {0.000 5.000} [get_ports CLK_FPGA_P]
create_clock -period 8.000 -name CLK_TO_MAC -waveform {0.000 4.000} [get_ports CLK_TO_MAC]

set_clock_groups -asynchronous -group [get_clocks {CLK_FPGA_P CLK_TO_MAC}]

set_clock_groups -asynchronous -group [get_clocks clk_div] -group [get_clocks CLK_TO_MAC_fbout]
set_clock_groups -asynchronous -group [get_clocks dcm_out] -group [get_clocks CLK_TO_MAC_fbout]

create_clock -period 10.000 -name ADC_clkout_p -waveform {0.000 5.000} [get_ports ADC_clkout_p]

create_clock -period 8.000 -name GMII_RX_CLK -waveform {0.000 4.000} [get_ports GMII_RX_CLK]
create_clock -period 8.000 -name GMII_GTX_CLK -waveform {0.000 4.000} [get_ports GMII_GTX_CLK]

set_clock_groups -asynchronous -group [get_clocks GMII_RX_CLK] -group [get_clocks CLK_TO_MAC_fbout]
set_clock_groups -asynchronous -group [get_clocks clk_div] -group [get_clocks GMII_RX_CLK]
set_clock_groups -asynchronous -group [get_clocks ADC_clkout_p] -group [get_clocks dcm_out]
