\hypertarget{struct_core_debug___type}{}\section{Core\+Debug\+\_\+\+Type Struct Reference}
\label{struct_core_debug___type}\index{CoreDebug\_Type@{CoreDebug\_Type}}


Structure type to access the Core Debug Register (Core\+Debug).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a94ca828091a9226ab6684fbf30e52909}{D\+H\+C\+SR}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_ab74a9ec90ad18e4f7a20362d362b754a}{D\+C\+R\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_ad1dbd0dd98b6d9327f70545e0081ddbf}{D\+C\+R\+DR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_aa99de5f8c609f10c25ed51f57b2edd74}{D\+E\+M\+CR}}
\item 
\mbox{\Hypertarget{struct_core_debug___type_a1defe18fe95571e383d754b13d3f6c51}\label{struct_core_debug___type_a1defe18fe95571e383d754b13d3f6c51}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a65047e5b8051fa0c84200f8229a155b3}{D\+A\+U\+T\+H\+C\+T\+RL}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a2916e1173ded6e0fc26e8445e72a6087}{D\+S\+C\+SR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Core Debug Register (Core\+Debug). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_core_debug___type_a65047e5b8051fa0c84200f8229a155b3}\label{struct_core_debug___type_a65047e5b8051fa0c84200f8229a155b3}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DAUTHCTRL@{DAUTHCTRL}}
\index{DAUTHCTRL@{DAUTHCTRL}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DAUTHCTRL}{DAUTHCTRL}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t D\+A\+U\+T\+H\+C\+T\+RL}

Offset\+: 0x014 (R/W) Debug Authentication Control Register \mbox{\Hypertarget{struct_core_debug___type_ad1dbd0dd98b6d9327f70545e0081ddbf}\label{struct_core_debug___type_ad1dbd0dd98b6d9327f70545e0081ddbf}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DCRDR}{DCRDR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t D\+C\+R\+DR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register \mbox{\Hypertarget{struct_core_debug___type_ab74a9ec90ad18e4f7a20362d362b754a}\label{struct_core_debug___type_ab74a9ec90ad18e4f7a20362d362b754a}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DCRSR}{DCRSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+R\+SR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register \mbox{\Hypertarget{struct_core_debug___type_aa99de5f8c609f10c25ed51f57b2edd74}\label{struct_core_debug___type_aa99de5f8c609f10c25ed51f57b2edd74}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DEMCR}{DEMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t D\+E\+M\+CR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register \mbox{\Hypertarget{struct_core_debug___type_a94ca828091a9226ab6684fbf30e52909}\label{struct_core_debug___type_a94ca828091a9226ab6684fbf30e52909}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DHCSR}{DHCSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t D\+H\+C\+SR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register \mbox{\Hypertarget{struct_core_debug___type_a2916e1173ded6e0fc26e8445e72a6087}\label{struct_core_debug___type_a2916e1173ded6e0fc26e8445e72a6087}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DSCSR@{DSCSR}}
\index{DSCSR@{DSCSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DSCSR}{DSCSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t D\+S\+C\+SR}

Offset\+: 0x018 (R/W) Debug Security Control and Status Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\end{DoxyCompactItemize}
