{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587609796743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587609796743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 11:43:16 2020 " "Processing started: Thu Apr 23 11:43:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587609796743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1587609796743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1587609796743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1587609797151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1587609797151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_part3-behavior " "Found design unit 1: testbench_part3-behavior" {  } { { "vhdl/testbench_part3.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-3/vhdl/testbench_part3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587609806737 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_part3 " "Found entity 1: testbench_part3" {  } { { "vhdl/testbench_part3.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-3/vhdl/testbench_part3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587609806737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587609806737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-Structural " "Found design unit 1: part3-Structural" {  } { { "vhdl/part3.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-3/vhdl/part3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587609806739 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "vhdl/part3.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-3/vhdl/part3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587609806739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587609806739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-Structural " "Found design unit 1: part2-Structural" {  } { { "vhdl/part2.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-3/vhdl/part2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587609806744 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "vhdl/part2.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-3/vhdl/part2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587609806744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587609806744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Structural " "Found design unit 1: part1-Structural" {  } { { "vhdl/part1.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-3/vhdl/part1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587609806752 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "vhdl/part1.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-3/vhdl/part1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587609806752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587609806752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1587609806801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2 part2:SR_master " "Elaborating entity \"part2\" for hierarchy \"part2:SR_master\"" {  } { { "vhdl/part3.vhd" "SR_master" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-3/vhdl/part3.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587609806818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part1 part2:SR_master\|part1:SR1 " "Elaborating entity \"part1\" for hierarchy \"part2:SR_master\|part1:SR1\"" {  } { { "vhdl/part2.vhd" "SR1" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-3/vhdl/part2.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587609806826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587609807064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 23 11:43:27 2020 " "Processing ended: Thu Apr 23 11:43:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587609807064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587609807064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587609807064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1587609807064 ""}
