VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {lab7_layout_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {March 07, 2017}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.525}
    {-} {Setup} {1.326}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.748}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.605}
    {=} {Slack Time} {-0.857}
  END_SLK_CLC
  SLK -0.857
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.857} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.857} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.679} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.217} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.595} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.129} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.138} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {3.984} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.039} {0.000} {0.927} {0.690} {4.880} {4.023} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.400} {} {5.099} {4.242} {} {1} {(493.20, 667.50) (498.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.002} {0.000} {0.400} {0.050} {5.100} {4.243} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.286} {0.000} {0.435} {} {5.387} {4.530} {} {1} {(426.00, 667.50) (418.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.005} {0.000} {0.435} {0.097} {5.392} {4.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.279} {0.000} {0.141} {} {5.671} {4.814} {} {1} {(411.60, 433.50) (404.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.141} {0.043} {5.672} {4.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.671} {0.000} {0.923} {} {6.342} {5.486} {} {8} {(404.40, 367.50) (411.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.021} {0.000} {0.924} {0.403} {6.364} {5.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136} {B} {v} {Y} {^} {} {MUX2X1} {0.240} {0.000} {0.348} {} {6.604} {5.747} {} {1} {(404.40, 754.50) (397.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.001} {0.000} {0.348} {0.025} {6.605} {5.748} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.857} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.857} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {1.035} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.347} {0.000} {2.009} {6.111} {0.525} {1.381} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.580}
    {-} {Setup} {1.372}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.758}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.600}
    {=} {Slack Time} {-0.842}
  END_SLK_CLC
  SLK -0.842
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.842} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.842} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.664} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.231} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.241} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.610} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.617} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.144} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.153} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {3.999} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.039} {0.000} {0.927} {0.690} {4.880} {4.038} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.400} {} {5.099} {4.257} {} {1} {(493.20, 667.50) (498.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.002} {0.000} {0.400} {0.050} {5.100} {4.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.286} {0.000} {0.435} {} {5.387} {4.545} {} {1} {(426.00, 667.50) (418.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.005} {0.000} {0.435} {0.097} {5.392} {4.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.279} {0.000} {0.141} {} {5.671} {4.829} {} {1} {(411.60, 433.50) (404.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.141} {0.043} {5.672} {4.830} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.671} {0.000} {0.923} {} {6.342} {5.500} {} {8} {(404.40, 367.50) (411.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.021} {0.000} {0.924} {0.403} {6.364} {5.522} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.345} {} {6.599} {5.757} {} {1} {(382.80, 754.50) (375.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.001} {0.000} {0.345} {0.023} {6.600} {5.758} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.842} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.842} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {1.020} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.402} {0.000} {2.087} {6.111} {0.580} {1.422} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {1.389}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.768}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.605}
    {=} {Slack Time} {-0.837}
  END_SLK_CLC
  SLK -0.837
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.837} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.837} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.659} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.237} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.246} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.615} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.622} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.149} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.158} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.004} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.039} {0.000} {0.927} {0.690} {4.880} {4.043} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.400} {} {5.099} {4.262} {} {1} {(493.20, 667.50) (498.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.002} {0.000} {0.400} {0.050} {5.100} {4.263} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.286} {0.000} {0.435} {} {5.387} {4.550} {} {1} {(426.00, 667.50) (418.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.005} {0.000} {0.435} {0.097} {5.392} {4.555} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.279} {0.000} {0.141} {} {5.671} {4.834} {} {1} {(411.60, 433.50) (404.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.141} {0.043} {5.672} {4.835} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.671} {0.000} {0.923} {} {6.342} {5.506} {} {8} {(404.40, 367.50) (411.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.022} {0.000} {0.924} {0.403} {6.364} {5.527} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {v} {Y} {^} {} {MUX2X1} {0.240} {0.000} {0.348} {} {6.604} {5.767} {} {1} {(474.00, 754.50) (466.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.001} {0.000} {0.348} {0.025} {6.605} {5.768} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.837} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.837} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {1.015} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.429} {0.000} {2.120} {6.111} {0.607} {1.443} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.478}
    {-} {Setup} {1.278}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.577}
    {=} {Slack Time} {-0.827}
  END_SLK_CLC
  SLK -0.827
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.827} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.827} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.649} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.246} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.256} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.625} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.631} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.159} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.167} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.013} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.038} {0.000} {0.927} {0.690} {4.878} {4.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.399} {} {5.096} {4.269} {} {1} {(596.40, 667.50) (601.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.399} {0.050} {5.098} {4.271} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.381} {} {5.324} {4.497} {} {1} {(548.40, 670.50) (543.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.002} {0.000} {0.381} {0.070} {5.325} {4.498} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.293} {0.000} {0.172} {} {5.619} {4.792} {} {1} {(517.20, 493.50) (510.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.172} {0.056} {5.621} {4.794} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.686} {0.000} {0.947} {} {6.307} {5.480} {} {8} {(519.60, 367.50) (526.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.024} {0.000} {0.947} {0.414} {6.332} {5.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201} {B} {v} {Y} {^} {} {MUX2X1} {0.245} {0.000} {0.356} {} {6.576} {5.749} {} {1} {(558.00, 754.50) (565.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.356} {0.026} {6.577} {5.750} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.827} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.827} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {1.005} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.300} {0.000} {1.930} {6.111} {0.478} {1.305} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.478}
    {-} {Setup} {1.280}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.748}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.572}
    {=} {Slack Time} {-0.824}
  END_SLK_CLC
  SLK -0.824
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.824} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.824} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.647} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.249} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.259} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.627} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.634} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.161} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.170} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.016} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.038} {0.000} {0.927} {0.690} {4.878} {4.054} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.399} {} {5.096} {4.272} {} {1} {(596.40, 667.50) (601.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.399} {0.050} {5.098} {4.273} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.381} {} {5.324} {4.499} {} {1} {(548.40, 670.50) (543.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.002} {0.000} {0.381} {0.070} {5.325} {4.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.293} {0.000} {0.172} {} {5.619} {4.794} {} {1} {(517.20, 493.50) (510.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.172} {0.056} {5.621} {4.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.686} {0.000} {0.947} {} {6.307} {5.483} {} {8} {(519.60, 367.50) (526.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.024} {0.000} {0.947} {0.414} {6.332} {5.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167} {B} {v} {Y} {^} {} {MUX2X1} {0.240} {0.000} {0.352} {} {6.572} {5.747} {} {1} {(519.60, 754.50) (512.40, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.352} {0.024} {6.572} {5.748} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.824} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.824} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {1.002} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.300} {0.000} {1.930} {6.111} {0.478} {1.302} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.724}
    {-} {Setup} {1.462}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.812}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.603}
    {=} {Slack Time} {-0.791}
  END_SLK_CLC
  SLK -0.791
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.791} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.791} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.613} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.110} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.283} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.292} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.661} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.668} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.195} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.204} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.050} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.039} {0.000} {0.927} {0.690} {4.880} {4.089} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.400} {} {5.099} {4.308} {} {1} {(493.20, 667.50) (498.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.002} {0.000} {0.400} {0.050} {5.100} {4.309} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.286} {0.000} {0.435} {} {5.387} {4.596} {} {1} {(426.00, 667.50) (418.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.005} {0.000} {0.435} {0.097} {5.392} {4.601} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.279} {0.000} {0.141} {} {5.671} {4.880} {} {1} {(411.60, 433.50) (404.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.141} {0.043} {5.672} {4.881} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.671} {0.000} {0.923} {} {6.342} {5.552} {} {8} {(404.40, 367.50) (411.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.019} {0.000} {0.924} {0.403} {6.361} {5.570} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169} {B} {v} {Y} {^} {} {MUX2X1} {0.241} {0.000} {0.349} {} {6.602} {5.811} {} {1} {(366.00, 667.50) (358.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.001} {0.000} {0.349} {0.026} {6.603} {5.812} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.791} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.791} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.969} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.546} {0.000} {2.251} {6.111} {0.724} {1.515} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.791}
    {-} {Setup} {1.507}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.833}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.568}
    {=} {Slack Time} {-0.734}
  END_SLK_CLC
  SLK -0.734
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.734} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.734} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.556} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.167} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.339} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.718} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.724} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.252} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.260} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.106} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.041} {0.000} {0.927} {0.690} {4.882} {4.147} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.387} {} {5.183} {4.449} {} {1} {(498.00, 511.50) (500.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.387} {0.043} {5.185} {4.451} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.303} {} {5.364} {4.629} {} {1} {(457.20, 514.50) (450.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.303} {0.032} {5.364} {4.630} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.325} {0.000} {0.153} {} {5.689} {4.955} {} {1} {(423.60, 511.50) (418.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.153} {0.049} {5.691} {4.956} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.863} {} {6.321} {5.587} {} {8} {(366.00, 487.50) (358.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.013} {0.000} {0.863} {0.375} {6.334} {5.600} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.332} {} {6.567} {5.833} {} {1} {(385.20, 667.50) (378.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.001} {0.000} {0.332} {0.025} {6.568} {5.833} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.734} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.734} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.912} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.613} {0.000} {2.316} {6.111} {0.791} {1.525} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.804}
    {-} {Setup} {1.512}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.842}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.573}
    {=} {Slack Time} {-0.731}
  END_SLK_CLC
  SLK -0.731
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.731} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.731} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.553} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.170} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.342} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.352} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.721} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.727} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.255} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.263} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.109} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.041} {0.000} {0.927} {0.690} {4.882} {4.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.387} {} {5.183} {4.452} {} {1} {(498.00, 511.50) (500.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.387} {0.043} {5.185} {4.454} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.303} {} {5.364} {4.633} {} {1} {(457.20, 514.50) (450.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.303} {0.032} {5.364} {4.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.325} {0.000} {0.153} {} {5.689} {4.958} {} {1} {(423.60, 511.50) (418.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.153} {0.049} {5.691} {4.960} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.863} {} {6.321} {5.590} {} {8} {(366.00, 487.50) (358.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.012} {0.000} {0.863} {0.375} {6.333} {5.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205} {B} {v} {Y} {^} {} {MUX2X1} {0.239} {0.000} {0.336} {} {6.572} {5.841} {} {1} {(402.00, 574.50) (394.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.001} {0.000} {0.336} {0.028} {6.573} {5.842} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.731} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.731} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.909} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.626} {0.000} {2.328} {6.111} {0.804} {1.535} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.830}
    {-} {Setup} {1.530}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.850}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.553}
    {=} {Slack Time} {-0.703}
  END_SLK_CLC
  SLK -0.703
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.703} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.703} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.525} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.198} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.370} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.380} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.749} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.755} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.283} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.291} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.137} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.041} {0.000} {0.927} {0.690} {4.882} {4.178} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.387} {} {5.183} {4.480} {} {1} {(498.00, 511.50) (500.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.387} {0.043} {5.185} {4.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.303} {} {5.364} {4.660} {} {1} {(457.20, 514.50) (450.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.303} {0.032} {5.364} {4.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.325} {0.000} {0.153} {} {5.689} {4.986} {} {1} {(423.60, 511.50) (418.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.153} {0.049} {5.691} {4.987} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.863} {} {6.321} {5.618} {} {8} {(366.00, 487.50) (358.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.007} {0.000} {0.863} {0.375} {6.329} {5.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.325} {} {6.553} {5.849} {} {1} {(368.40, 547.50) (361.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.000} {0.000} {0.325} {0.021} {6.553} {5.850} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.703} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.703} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.881} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.652} {0.000} {2.352} {6.111} {0.830} {1.533} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.872}
    {-} {Setup} {1.550}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.872}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.562}
    {=} {Slack Time} {-0.689}
  END_SLK_CLC
  SLK -0.689
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.689} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.689} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.511} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.212} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.384} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.763} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.297} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.305} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.151} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.041} {0.000} {0.927} {0.690} {4.882} {4.193} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.387} {} {5.183} {4.494} {} {1} {(498.00, 511.50) (500.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.387} {0.043} {5.185} {4.496} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.303} {} {5.364} {4.675} {} {1} {(457.20, 514.50) (450.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.303} {0.032} {5.364} {4.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.325} {0.000} {0.153} {} {5.689} {5.000} {} {1} {(423.60, 511.50) (418.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.153} {0.049} {5.691} {5.002} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.863} {} {6.321} {5.632} {} {8} {(366.00, 487.50) (358.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.010} {0.000} {0.863} {0.375} {6.332} {5.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.329} {} {6.561} {5.872} {} {1} {(402.00, 514.50) (394.80, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.329} {0.024} {6.562} {5.872} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.689} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.689} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.867} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.694} {0.000} {2.388} {6.111} {0.872} {1.561} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.996}
    {-} {Setup} {1.595}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.588}
    {=} {Slack Time} {-0.637}
  END_SLK_CLC
  SLK -0.637
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.637} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.637} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.460} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.263} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.436} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.446} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.814} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.821} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.348} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.357} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.203} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.039} {0.000} {0.927} {0.690} {4.880} {4.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.400} {} {5.099} {4.461} {} {1} {(493.20, 667.50) (498.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.002} {0.000} {0.400} {0.050} {5.100} {4.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.286} {0.000} {0.435} {} {5.387} {4.749} {} {1} {(426.00, 667.50) (418.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.005} {0.000} {0.435} {0.097} {5.392} {4.755} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.279} {0.000} {0.141} {} {5.671} {5.033} {} {1} {(411.60, 433.50) (404.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.141} {0.043} {5.672} {5.034} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.671} {0.000} {0.923} {} {6.342} {5.705} {} {8} {(404.40, 367.50) (411.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.010} {0.000} {0.923} {0.403} {6.352} {5.715} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.344} {} {6.587} {5.950} {} {1} {(397.20, 454.50) (390.00, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.344} {0.023} {6.588} {5.950} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.637} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.637} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.815} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.818} {0.000} {2.484} {6.111} {0.996} {1.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.040}
    {-} {Setup} {1.613}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.977}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.588}
    {=} {Slack Time} {-0.611}
  END_SLK_CLC
  SLK -0.611
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.611} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.611} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.433} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.290} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.462} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.841} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.848} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.375} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.384} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.230} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.039} {0.000} {0.927} {0.690} {4.880} {4.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.400} {} {5.099} {4.488} {} {1} {(493.20, 667.50) (498.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.002} {0.000} {0.400} {0.050} {5.100} {4.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.286} {0.000} {0.435} {} {5.387} {4.776} {} {1} {(426.00, 667.50) (418.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.005} {0.000} {0.435} {0.097} {5.392} {4.781} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.279} {0.000} {0.141} {} {5.671} {5.060} {} {1} {(411.60, 433.50) (404.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.141} {0.043} {5.672} {5.061} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.671} {0.000} {0.923} {} {6.342} {5.731} {} {8} {(404.40, 367.50) (411.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.010} {0.000} {0.923} {0.403} {6.352} {5.741} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.344} {} {6.587} {5.976} {} {1} {(361.20, 454.50) (354.00, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.344} {0.023} {6.588} {5.977} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.611} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.611} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.789} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.862} {0.000} {2.515} {6.111} {1.040} {1.651} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.061}
    {-} {Setup} {1.620}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.991}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.587}
    {=} {Slack Time} {-0.596}
  END_SLK_CLC
  SLK -0.596
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.596} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.596} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.418} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.305} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.478} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.487} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.856} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.863} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.390} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.245} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.039} {0.000} {0.927} {0.690} {4.880} {4.284} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.400} {} {5.099} {4.503} {} {1} {(493.20, 667.50) (498.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.002} {0.000} {0.400} {0.050} {5.100} {4.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.286} {0.000} {0.435} {} {5.387} {4.791} {} {1} {(426.00, 667.50) (418.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.005} {0.000} {0.435} {0.097} {5.392} {4.796} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.279} {0.000} {0.141} {} {5.671} {5.075} {} {1} {(411.60, 433.50) (404.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.141} {0.043} {5.672} {5.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.671} {0.000} {0.923} {} {6.342} {5.747} {} {8} {(404.40, 367.50) (411.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.006} {0.000} {0.923} {0.403} {6.349} {5.753} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {B} {v} {Y} {^} {} {MUX2X1} {0.238} {0.000} {0.346} {} {6.586} {5.990} {} {1} {(433.20, 394.50) (426.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.346} {0.024} {6.587} {5.991} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.596} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.596} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.774} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.883} {0.000} {2.530} {6.111} {1.061} {1.657} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.153}
    {-} {Setup} {1.651}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.052}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.618}
    {=} {Slack Time} {-0.566}
  END_SLK_CLC
  SLK -0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.566} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.566} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.388} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.335} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.507} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.517} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.886} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.893} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.420} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.275} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.028} {0.000} {0.927} {0.690} {4.869} {4.303} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.332} {0.000} {0.410} {} {5.201} {4.635} {} {1} {(738.00, 430.50) (740.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.410} {0.058} {5.203} {4.637} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.318} {} {5.395} {4.829} {} {1} {(843.60, 427.50) (850.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.318} {0.038} {5.396} {4.830} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.324} {0.000} {0.147} {} {5.720} {5.154} {} {1} {(872.40, 391.50) (877.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.147} {0.046} {5.722} {5.156} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.647} {0.000} {0.889} {} {6.368} {5.802} {} {8} {(822.00, 394.50) (829.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.011} {0.000} {0.889} {0.387} {6.379} {5.813} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249} {B} {v} {Y} {^} {} {MUX2X1} {0.238} {0.000} {0.340} {} {6.617} {6.051} {} {1} {(690.00, 367.50) (697.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.340} {0.026} {6.618} {6.052} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.566} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.566} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.744} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.975} {0.000} {2.578} {6.111} {1.153} {1.719} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.151}
    {-} {Setup} {1.655}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.045}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.610}
    {=} {Slack Time} {-0.565}
  END_SLK_CLC
  SLK -0.565
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.565} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.565} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.387} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.336} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.509} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.887} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.894} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.421} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.276} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.028} {0.000} {0.927} {0.690} {4.869} {4.304} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.332} {0.000} {0.410} {} {5.201} {4.636} {} {1} {(738.00, 430.50) (740.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.410} {0.058} {5.203} {4.638} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.318} {} {5.395} {4.831} {} {1} {(843.60, 427.50) (850.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.318} {0.038} {5.396} {4.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.324} {0.000} {0.147} {} {5.720} {5.155} {} {1} {(872.40, 391.50) (877.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.147} {0.046} {5.722} {5.157} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.647} {0.000} {0.889} {} {6.368} {5.804} {} {8} {(822.00, 394.50) (829.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.014} {0.000} {0.889} {0.387} {6.382} {5.817} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {B} {v} {Y} {^} {} {MUX2X1} {0.228} {0.000} {0.333} {} {6.610} {6.045} {} {1} {(678.00, 427.50) (685.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.000} {0.000} {0.333} {0.022} {6.610} {6.045} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.565} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.565} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.743} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.973} {0.000} {2.579} {6.111} {1.151} {1.716} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.156}
    {-} {Setup} {1.650}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.056}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.616}
    {=} {Slack Time} {-0.561}
  END_SLK_CLC
  SLK -0.561
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.561} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.561} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.383} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.340} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.513} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.523} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.891} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.898} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.425} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.280} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.028} {0.000} {0.927} {0.690} {4.869} {4.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.332} {0.000} {0.410} {} {5.201} {4.640} {} {1} {(738.00, 430.50) (740.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.410} {0.058} {5.203} {4.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.318} {} {5.395} {4.835} {} {1} {(843.60, 427.50) (850.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.318} {0.038} {5.396} {4.836} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.324} {0.000} {0.147} {} {5.720} {5.160} {} {1} {(872.40, 391.50) (877.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.147} {0.046} {5.722} {5.161} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.647} {0.000} {0.889} {} {6.368} {5.808} {} {8} {(822.00, 394.50) (829.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.007} {0.000} {0.889} {0.387} {6.376} {5.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180} {B} {v} {Y} {^} {} {MUX2X1} {0.240} {0.000} {0.342} {} {6.615} {6.055} {} {1} {(824.40, 367.50) (831.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.342} {0.027} {6.616} {6.056} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.561} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.561} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.738} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.978} {0.000} {2.578} {6.111} {1.156} {1.716} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.155}
    {-} {Setup} {1.652}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.053}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.612}
    {=} {Slack Time} {-0.559}
  END_SLK_CLC
  SLK -0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.559} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.559} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.381} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.342} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.515} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.524} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.893} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.900} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.427} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.436} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.282} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.028} {0.000} {0.927} {0.690} {4.869} {4.310} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.332} {0.000} {0.410} {} {5.201} {4.642} {} {1} {(738.00, 430.50) (740.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.410} {0.058} {5.203} {4.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.318} {} {5.395} {4.837} {} {1} {(843.60, 427.50) (850.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.318} {0.038} {5.396} {4.837} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.324} {0.000} {0.147} {} {5.720} {5.161} {} {1} {(872.40, 391.50) (877.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.147} {0.046} {5.722} {5.163} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.647} {0.000} {0.889} {} {6.368} {5.810} {} {8} {(822.00, 394.50) (829.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.008} {0.000} {0.889} {0.387} {6.376} {5.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.338} {} {6.611} {6.052} {} {1} {(750.00, 394.50) (757.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.338} {0.025} {6.612} {6.053} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.559} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.559} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.737} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.977} {0.000} {2.578} {6.111} {1.155} {1.714} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.127}
    {-} {Setup} {1.644}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.034}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.586}
    {=} {Slack Time} {-0.552}
  END_SLK_CLC
  SLK -0.552
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.552} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.552} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.375} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.521} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.531} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.899} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.433} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.288} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.039} {0.000} {0.927} {0.690} {4.880} {4.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84} {A} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.400} {} {5.099} {4.546} {} {1} {(493.20, 667.50) (498.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n71} {} {0.002} {0.000} {0.400} {0.050} {5.100} {4.548} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86} {A} {v} {Y} {^} {} {AOI21X1} {0.286} {0.000} {0.435} {} {5.387} {4.834} {} {1} {(426.00, 667.50) (418.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n75} {} {0.005} {0.000} {0.435} {0.097} {5.392} {4.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {^} {Y} {^} {} {OR2X1} {0.279} {0.000} {0.141} {} {5.671} {5.118} {} {1} {(411.60, 433.50) (404.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.141} {0.043} {5.672} {5.119} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.671} {0.000} {0.923} {} {6.342} {5.790} {} {8} {(404.40, 367.50) (411.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.007} {0.000} {0.923} {0.403} {6.349} {5.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256} {B} {v} {Y} {^} {} {MUX2X1} {0.236} {0.000} {0.345} {} {6.586} {6.033} {} {1} {(457.20, 367.50) (450.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.345} {0.024} {6.586} {6.034} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.552} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.552} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.730} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.950} {0.000} {2.571} {6.111} {1.127} {1.680} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.134}
    {-} {Setup} {1.627}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.057}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.579}
    {=} {Slack Time} {-0.522}
  END_SLK_CLC
  SLK -0.522
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.522} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.522} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.344} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.379} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.551} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.561} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.930} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.936} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.464} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.318} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.038} {0.000} {0.927} {0.690} {4.878} {4.356} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.399} {} {5.096} {4.574} {} {1} {(596.40, 667.50) (601.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.399} {0.050} {5.098} {4.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.381} {} {5.324} {4.801} {} {1} {(548.40, 670.50) (543.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.002} {0.000} {0.381} {0.070} {5.325} {4.803} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.293} {0.000} {0.172} {} {5.619} {5.097} {} {1} {(517.20, 493.50) (510.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.172} {0.056} {5.621} {5.099} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.686} {0.000} {0.947} {} {6.307} {5.785} {} {8} {(519.60, 367.50) (526.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.011} {0.000} {0.947} {0.414} {6.318} {5.796} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184} {B} {v} {Y} {^} {} {MUX2X1} {0.260} {0.000} {0.367} {} {6.578} {6.056} {} {1} {(560.40, 427.50) (553.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.367} {0.033} {6.579} {6.057} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.522} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.522} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.700} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.957} {0.000} {2.575} {6.111} {1.134} {1.657} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.143}
    {-} {Setup} {1.640}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.053}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.557}
    {=} {Slack Time} {-0.504}
  END_SLK_CLC
  SLK -0.504
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.504} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.504} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.326} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.397} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.570} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.579} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.948} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.955} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.482} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.337} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.038} {0.000} {0.927} {0.690} {4.878} {4.374} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.399} {} {5.096} {4.593} {} {1} {(596.40, 667.50) (601.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.399} {0.050} {5.098} {4.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.381} {} {5.324} {4.820} {} {1} {(548.40, 670.50) (543.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.002} {0.000} {0.381} {0.070} {5.325} {4.822} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.293} {0.000} {0.172} {} {5.619} {5.115} {} {1} {(517.20, 493.50) (510.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.172} {0.056} {5.621} {5.117} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.686} {0.000} {0.947} {} {6.307} {5.803} {} {8} {(519.60, 367.50) (526.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.004} {0.000} {0.947} {0.414} {6.311} {5.807} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218} {B} {v} {Y} {^} {} {MUX2X1} {0.245} {0.000} {0.356} {} {6.556} {6.052} {} {1} {(546.00, 367.50) (553.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.356} {0.026} {6.557} {6.053} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.504} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.504} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.682} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.965} {0.000} {2.579} {6.111} {1.143} {1.647} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.147}
    {-} {Setup} {1.643}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.054}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.555}
    {=} {Slack Time} {-0.501}
  END_SLK_CLC
  SLK -0.501
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.501} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.501} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.323} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.400} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.572} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {2.951} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {2.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.484} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.493} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.339} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.038} {0.000} {0.927} {0.690} {4.878} {4.377} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.399} {} {5.096} {4.595} {} {1} {(596.40, 667.50) (601.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.399} {0.050} {5.098} {4.597} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.381} {} {5.324} {4.822} {} {1} {(548.40, 670.50) (543.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.002} {0.000} {0.381} {0.070} {5.325} {4.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.293} {0.000} {0.172} {} {5.619} {5.118} {} {1} {(517.20, 493.50) (510.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.172} {0.056} {5.621} {5.120} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.686} {0.000} {0.947} {} {6.307} {5.806} {} {8} {(519.60, 367.50) (526.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.009} {0.000} {0.947} {0.414} {6.316} {5.814} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253} {B} {v} {Y} {^} {} {MUX2X1} {0.239} {0.000} {0.351} {} {6.555} {6.053} {} {1} {(644.40, 367.50) (651.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.351} {0.024} {6.555} {6.054} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.501} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.501} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.679} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.969} {0.000} {2.579} {6.111} {1.147} {1.648} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.287}
    {-} {Setup} {1.703}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.134}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.561}
    {=} {Slack Time} {-0.427}
  END_SLK_CLC
  SLK -0.427
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.427} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.427} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.249} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.474} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.647} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.656} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.025} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.032} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.559} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.568} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.414} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.041} {0.000} {0.927} {0.690} {4.882} {4.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.387} {} {5.183} {4.757} {} {1} {(498.00, 511.50) (500.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.387} {0.043} {5.185} {4.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.303} {} {5.364} {4.937} {} {1} {(457.20, 514.50) (450.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.303} {0.032} {5.364} {4.937} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.325} {0.000} {0.153} {} {5.689} {5.262} {} {1} {(423.60, 511.50) (418.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.153} {0.049} {5.691} {5.264} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.863} {} {6.321} {5.895} {} {8} {(366.00, 487.50) (358.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.014} {0.000} {0.863} {0.375} {6.335} {5.909} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.326} {} {6.561} {6.134} {} {1} {(526.80, 547.50) (519.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.000} {0.000} {0.326} {0.022} {6.561} {6.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.427} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.427} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.604} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.110} {0.000} {2.657} {6.111} {1.287} {1.714} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.287}
    {-} {Setup} {1.704}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.133}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.558}
    {=} {Slack Time} {-0.424}
  END_SLK_CLC
  SLK -0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.424} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.424} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.247} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.476} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.649} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.027} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.034} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.561} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.570} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.416} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.041} {0.000} {0.927} {0.690} {4.882} {4.457} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.387} {} {5.183} {4.759} {} {1} {(498.00, 511.50) (500.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.387} {0.043} {5.185} {4.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.303} {} {5.364} {4.939} {} {1} {(457.20, 514.50) (450.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.303} {0.032} {5.364} {4.939} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.325} {0.000} {0.153} {} {5.689} {5.265} {} {1} {(423.60, 511.50) (418.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.153} {0.049} {5.691} {5.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.863} {} {6.321} {5.897} {} {8} {(366.00, 487.50) (358.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.014} {0.000} {0.863} {0.375} {6.336} {5.911} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.324} {} {6.557} {6.133} {} {1} {(574.80, 547.50) (567.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.000} {0.000} {0.324} {0.020} {6.558} {6.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.424} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.424} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.602} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.110} {0.000} {2.657} {6.111} {1.287} {1.712} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.355}
    {-} {Setup} {1.717}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.188}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.564}
    {=} {Slack Time} {-0.376}
  END_SLK_CLC
  SLK -0.376
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.376} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.376} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.198} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.525} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.697} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.076} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.082} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.609} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.464} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.041} {0.000} {0.927} {0.690} {4.882} {4.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.387} {} {5.183} {4.807} {} {1} {(498.00, 511.50) (500.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.387} {0.043} {5.185} {4.809} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.303} {} {5.364} {4.987} {} {1} {(457.20, 514.50) (450.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.303} {0.032} {5.364} {4.987} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.325} {0.000} {0.153} {} {5.689} {5.313} {} {1} {(423.60, 511.50) (418.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.153} {0.049} {5.691} {5.314} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.863} {} {6.321} {5.945} {} {8} {(366.00, 487.50) (358.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.014} {0.000} {0.863} {0.375} {6.336} {5.959} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.328} {} {6.563} {6.187} {} {1} {(548.40, 607.50) (541.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.001} {0.000} {0.328} {0.023} {6.564} {6.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.376} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.376} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.554} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.177} {0.000} {2.684} {6.111} {1.355} {1.731} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.358}
    {-} {Setup} {1.704}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.204}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.565}
    {=} {Slack Time} {-0.360}
  END_SLK_CLC
  SLK -0.360
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.360} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.360} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.182} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.541} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.713} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.092} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.098} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.626} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.634} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.480} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.038} {0.000} {0.927} {0.690} {4.878} {4.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.399} {} {5.096} {4.736} {} {1} {(596.40, 667.50) (601.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.399} {0.050} {5.098} {4.738} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.381} {} {5.324} {4.964} {} {1} {(548.40, 670.50) (543.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.002} {0.000} {0.381} {0.070} {5.325} {4.965} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.293} {0.000} {0.172} {} {5.619} {5.259} {} {1} {(517.20, 493.50) (510.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.172} {0.056} {5.621} {5.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.686} {0.000} {0.947} {} {6.307} {5.947} {} {8} {(519.60, 367.50) (526.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.019} {0.000} {0.947} {0.414} {6.326} {5.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {MUX2X1} {0.238} {0.000} {0.350} {} {6.564} {6.204} {} {1} {(618.00, 634.50) (610.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.001} {0.000} {0.350} {0.023} {6.565} {6.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.360} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.360} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.538} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.180} {0.000} {2.685} {6.111} {1.358} {1.718} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.444}
    {-} {Setup} {1.723}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.270}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.592}
    {=} {Slack Time} {-0.322}
  END_SLK_CLC
  SLK -0.322
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.322} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.322} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.144} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.579} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.751} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.130} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.137} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.664} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.673} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.519} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {0.927} {0.690} {4.873} {4.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.386} {} {5.173} {4.851} {} {1} {(728.40, 670.50) (730.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.386} {0.043} {5.175} {4.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.312} {} {5.359} {5.038} {} {1} {(745.20, 634.50) (738.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.312} {0.036} {5.360} {5.038} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.134} {} {5.672} {5.350} {} {1} {(716.40, 610.50) (721.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.134} {0.040} {5.673} {5.351} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.673} {0.000} {0.925} {} {6.346} {6.024} {} {8} {(728.40, 574.50) (721.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.011} {0.000} {0.926} {0.405} {6.356} {6.034} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.345} {} {6.591} {6.270} {} {1} {(658.80, 607.50) (651.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.345} {0.023} {6.592} {6.270} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.322} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.322} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.500} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.266} {0.000} {2.712} {6.111} {1.444} {1.766} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.449}
    {-} {Setup} {1.721}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.278}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.597}
    {=} {Slack Time} {-0.319}
  END_SLK_CLC
  SLK -0.319
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.319} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.319} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.141} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.582} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.754} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.133} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.667} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.521} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {0.927} {0.690} {4.873} {4.553} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.386} {} {5.173} {4.854} {} {1} {(728.40, 670.50) (730.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.386} {0.043} {5.175} {4.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.312} {} {5.359} {5.040} {} {1} {(745.20, 634.50) (738.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.312} {0.036} {5.360} {5.041} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.134} {} {5.672} {5.353} {} {1} {(716.40, 610.50) (721.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.134} {0.040} {5.673} {5.354} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.673} {0.000} {0.925} {} {6.346} {6.027} {} {8} {(728.40, 574.50) (721.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.010} {0.000} {0.926} {0.405} {6.356} {6.037} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {B} {v} {Y} {^} {} {MUX2X1} {0.240} {0.000} {0.349} {} {6.596} {6.277} {} {1} {(694.80, 634.50) (687.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.001} {0.000} {0.349} {0.025} {6.597} {6.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.319} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.319} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.497} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.271} {0.000} {2.713} {6.111} {1.449} {1.768} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.456}
    {-} {Setup} {1.722}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.284}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.602}
    {=} {Slack Time} {-0.318}
  END_SLK_CLC
  SLK -0.318
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.318} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.318} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.140} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.583} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.755} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.134} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.140} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.667} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.522} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {0.927} {0.690} {4.873} {4.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.386} {} {5.173} {4.855} {} {1} {(728.40, 670.50) (730.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.386} {0.043} {5.175} {4.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.312} {} {5.359} {5.041} {} {1} {(745.20, 634.50) (738.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.312} {0.036} {5.360} {5.042} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.134} {} {5.672} {5.354} {} {1} {(716.40, 610.50) (721.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.134} {0.040} {5.673} {5.355} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.673} {0.000} {0.925} {} {6.346} {6.027} {} {8} {(728.40, 574.50) (721.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.018} {0.000} {0.926} {0.405} {6.364} {6.046} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {B} {v} {Y} {^} {} {MUX2X1} {0.237} {0.000} {0.346} {} {6.602} {6.283} {} {1} {(706.80, 787.50) (714.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.346} {0.024} {6.602} {6.284} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.318} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.318} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.496} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.279} {0.000} {2.713} {6.111} {1.456} {1.775} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.493}
    {-} {Setup} {1.729}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.314}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.632}
    {=} {Slack Time} {-0.318}
  END_SLK_CLC
  SLK -0.318
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.318} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.318} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.140} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.583} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.755} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.134} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.140} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.668} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.522} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.028} {0.000} {0.927} {0.690} {4.869} {4.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.332} {0.000} {0.410} {} {5.201} {4.883} {} {1} {(738.00, 430.50) (740.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.410} {0.058} {5.203} {4.885} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.318} {} {5.395} {5.077} {} {1} {(843.60, 427.50) (850.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.318} {0.038} {5.396} {5.078} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.324} {0.000} {0.147} {} {5.720} {5.402} {} {1} {(872.40, 391.50) (877.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.147} {0.046} {5.722} {5.403} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.647} {0.000} {0.889} {} {6.368} {6.050} {} {8} {(822.00, 394.50) (829.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.018} {0.000} {0.890} {0.387} {6.386} {6.068} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {B} {v} {Y} {^} {} {MUX2X1} {0.245} {0.000} {0.346} {} {6.631} {6.313} {} {1} {(682.80, 574.50) (675.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.001} {0.000} {0.346} {0.029} {6.632} {6.314} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.318} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.318} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.496} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.315} {0.000} {2.724} {6.111} {1.493} {1.811} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.456}
    {-} {Setup} {1.719}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.286}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.601}
    {=} {Slack Time} {-0.314}
  END_SLK_CLC
  SLK -0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.314} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.314} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.136} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.587} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.759} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.138} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.672} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.526} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {0.927} {0.690} {4.873} {4.558} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.386} {} {5.173} {4.859} {} {1} {(728.40, 670.50) (730.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.386} {0.043} {5.175} {4.861} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.312} {} {5.359} {5.045} {} {1} {(745.20, 634.50) (738.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.312} {0.036} {5.360} {5.046} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.134} {} {5.672} {5.358} {} {1} {(716.40, 610.50) (721.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.134} {0.040} {5.673} {5.359} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.673} {0.000} {0.925} {} {6.346} {6.032} {} {8} {(728.40, 574.50) (721.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.011} {0.000} {0.926} {0.405} {6.357} {6.043} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {v} {Y} {^} {} {MUX2X1} {0.243} {0.000} {0.350} {} {6.600} {6.285} {} {1} {(654.00, 694.50) (661.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.350} {0.026} {6.601} {6.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.314} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.314} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.492} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.278} {0.000} {2.713} {6.111} {1.456} {1.770} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.441}
    {-} {Setup} {1.731}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.260}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.569}
    {=} {Slack Time} {-0.308}
  END_SLK_CLC
  SLK -0.308
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.308} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.308} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.131} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.592} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.765} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.775} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.143} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.150} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.677} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.532} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.041} {0.000} {0.927} {0.690} {4.882} {4.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.387} {} {5.183} {4.875} {} {1} {(498.00, 511.50) (500.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.002} {0.000} {0.387} {0.043} {5.185} {4.876} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.303} {} {5.364} {5.055} {} {1} {(457.20, 514.50) (450.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.303} {0.032} {5.364} {5.055} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.325} {0.000} {0.153} {} {5.689} {5.381} {} {1} {(423.60, 511.50) (418.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.153} {0.049} {5.691} {5.382} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.863} {} {6.321} {6.013} {} {8} {(366.00, 487.50) (358.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.014} {0.000} {0.863} {0.375} {6.336} {6.027} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.332} {} {6.568} {6.260} {} {1} {(615.60, 574.50) (608.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.332} {0.025} {6.569} {6.260} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.308} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.308} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.486} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.263} {0.000} {2.712} {6.111} {1.441} {1.750} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.495}
    {-} {Setup} {1.738}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.308}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.613}
    {=} {Slack Time} {-0.305}
  END_SLK_CLC
  SLK -0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.305} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.305} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.127} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.596} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.768} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.778} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.147} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.153} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.681} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.535} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.028} {0.000} {0.927} {0.690} {4.869} {4.563} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.332} {0.000} {0.410} {} {5.201} {4.896} {} {1} {(738.00, 430.50) (740.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.410} {0.058} {5.203} {4.898} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.318} {} {5.395} {5.090} {} {1} {(843.60, 427.50) (850.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.318} {0.038} {5.396} {5.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.324} {0.000} {0.147} {} {5.720} {5.415} {} {1} {(872.40, 391.50) (877.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.147} {0.046} {5.722} {5.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.647} {0.000} {0.889} {} {6.368} {6.063} {} {8} {(822.00, 394.50) (829.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.018} {0.000} {0.890} {0.387} {6.386} {6.081} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.332} {} {6.612} {6.307} {} {1} {(670.80, 514.50) (678.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.000} {0.000} {0.332} {0.021} {6.613} {6.308} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.305} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.305} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.483} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.318} {0.000} {2.724} {6.111} {1.495} {1.801} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.454}
    {-} {Setup} {1.711}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.293}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.583}
    {=} {Slack Time} {-0.289}
  END_SLK_CLC
  SLK -0.289
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.289} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.289} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.112} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.611} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.784} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.794} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.162} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.169} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.696} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.551} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.038} {0.000} {0.927} {0.690} {4.878} {4.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.399} {} {5.096} {4.807} {} {1} {(596.40, 667.50) (601.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.399} {0.050} {5.098} {4.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.381} {} {5.324} {5.034} {} {1} {(548.40, 670.50) (543.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.002} {0.000} {0.381} {0.070} {5.325} {5.036} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.293} {0.000} {0.172} {} {5.619} {5.330} {} {1} {(517.20, 493.50) (510.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.172} {0.056} {5.621} {5.332} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.686} {0.000} {0.947} {} {6.307} {6.018} {} {8} {(519.60, 367.50) (526.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.024} {0.000} {0.947} {0.414} {6.331} {6.042} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {B} {v} {Y} {^} {} {MUX2X1} {0.250} {0.000} {0.360} {} {6.582} {6.292} {} {1} {(608.40, 754.50) (615.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.001} {0.000} {0.360} {0.029} {6.583} {6.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.289} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.289} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.467} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.276} {0.000} {2.713} {6.111} {1.454} {1.744} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.545}
    {-} {Setup} {1.743}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.352}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.615}
    {=} {Slack Time} {-0.263}
  END_SLK_CLC
  SLK -0.263
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.263} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.263} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.086} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.637} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.810} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.820} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.188} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.195} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.722} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.731} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.577} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.028} {0.000} {0.927} {0.690} {4.869} {4.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.332} {0.000} {0.410} {} {5.201} {4.938} {} {1} {(738.00, 430.50) (740.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.410} {0.058} {5.203} {4.940} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.318} {} {5.395} {5.132} {} {1} {(843.60, 427.50) (850.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.318} {0.038} {5.396} {5.133} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.324} {0.000} {0.147} {} {5.720} {5.457} {} {1} {(872.40, 391.50) (877.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.147} {0.046} {5.722} {5.458} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.647} {0.000} {0.889} {} {6.368} {6.105} {} {8} {(822.00, 394.50) (829.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.019} {0.000} {0.890} {0.387} {6.388} {6.124} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.332} {} {6.615} {6.351} {} {1} {(812.40, 547.50) (819.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.000} {0.000} {0.332} {0.021} {6.615} {6.352} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.263} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.263} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.441} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.367} {0.000} {2.734} {6.111} {1.545} {1.808} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.496}
    {-} {Setup} {1.724}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.322}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.557}
    {=} {Slack Time} {-0.235}
  END_SLK_CLC
  SLK -0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.235} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.235} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.057} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.666} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.839} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.848} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.217} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.224} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.751} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.606} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.038} {0.000} {0.927} {0.690} {4.878} {4.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {A} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.399} {} {5.096} {4.862} {} {1} {(596.40, 667.50) (601.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.001} {0.000} {0.399} {0.050} {5.098} {4.863} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {B} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.381} {} {5.324} {5.089} {} {1} {(548.40, 670.50) (543.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.002} {0.000} {0.381} {0.070} {5.325} {5.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.293} {0.000} {0.172} {} {5.619} {5.384} {} {1} {(517.20, 493.50) (510.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.172} {0.056} {5.621} {5.386} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.686} {0.000} {0.947} {} {6.307} {6.072} {} {8} {(519.60, 367.50) (526.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.009} {0.000} {0.947} {0.414} {6.316} {6.081} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150} {B} {v} {Y} {^} {} {MUX2X1} {0.240} {0.000} {0.352} {} {6.556} {6.321} {} {1} {(630.00, 427.50) (637.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.352} {0.024} {6.557} {6.322} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.235} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.235} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.413} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.318} {0.000} {2.724} {6.111} {1.496} {1.730} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.591}
    {-} {Setup} {1.736}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.405}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.638}
    {=} {Slack Time} {-0.232}
  END_SLK_CLC
  SLK -0.232
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.232} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.232} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.054} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.669} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.841} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.851} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.220} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.753} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.608} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.028} {0.000} {0.927} {0.690} {4.869} {4.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.332} {0.000} {0.410} {} {5.201} {4.969} {} {1} {(738.00, 430.50) (740.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.410} {0.058} {5.203} {4.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.318} {} {5.395} {5.163} {} {1} {(843.60, 427.50) (850.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.318} {0.038} {5.396} {5.164} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.324} {0.000} {0.147} {} {5.720} {5.488} {} {1} {(872.40, 391.50) (877.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.147} {0.046} {5.722} {5.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.647} {0.000} {0.889} {} {6.368} {6.136} {} {8} {(822.00, 394.50) (829.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.019} {0.000} {0.890} {0.387} {6.388} {6.155} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163} {B} {v} {Y} {^} {} {MUX2X1} {0.249} {0.000} {0.349} {} {6.637} {6.405} {} {1} {(860.40, 547.50) (867.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.001} {0.000} {0.349} {0.031} {6.638} {6.405} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.232} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.232} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.410} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.413} {0.000} {2.741} {6.111} {1.591} {1.824} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.592}
    {-} {Setup} {1.736}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.406}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.602}
    {=} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.196} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.196} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.018} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.705} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.877} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.887} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.256} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.790} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.798} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.644} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {0.927} {0.690} {4.873} {4.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.386} {} {5.173} {4.977} {} {1} {(728.40, 670.50) (730.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.386} {0.043} {5.175} {4.979} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.312} {} {5.359} {5.163} {} {1} {(745.20, 634.50) (738.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.312} {0.036} {5.360} {5.164} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.134} {} {5.672} {5.476} {} {1} {(716.40, 610.50) (721.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.134} {0.040} {5.673} {5.477} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.673} {0.000} {0.925} {} {6.346} {6.150} {} {8} {(728.40, 574.50) (721.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.013} {0.000} {0.926} {0.405} {6.359} {6.162} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216} {B} {v} {Y} {^} {} {MUX2X1} {0.242} {0.000} {0.350} {} {6.601} {6.405} {} {1} {(841.20, 607.50) (848.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.001} {0.000} {0.350} {0.026} {6.602} {6.406} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.196} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.196} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.374} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.414} {0.000} {2.742} {6.111} {1.592} {1.788} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.156}
    {-} {Setup} {1.651}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.055}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.243}
    {=} {Slack Time} {-0.187}
  END_SLK_CLC
  SLK -0.187
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.187} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.187} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.010} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.631} {0.000} {2.759} {6.111} {1.808} {1.621} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.209} {0.000} {0.779} {} {3.017} {2.830} {} {7} {(1138.80, 868.50) (1162.80, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.019} {0.000} {0.779} {0.284} {3.036} {2.849} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.381} {0.000} {0.423} {} {3.418} {3.230} {} {6} {(1220.40, 691.50) (1218.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.423} {0.218} {3.423} {3.236} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.265} {0.000} {0.423} {} {3.689} {3.501} {} {3} {(1160.40, 673.50) (1162.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.423} {0.107} {3.689} {3.502} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.897} {0.000} {1.145} {} {4.586} {4.399} {} {14} {(1136.40, 667.50) (1131.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.051} {0.000} {1.150} {0.841} {4.638} {4.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {D} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.436} {} {4.859} {4.672} {} {1} {(1052.40, 451.50) (1054.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.001} {0.000} {0.436} {0.046} {4.860} {4.673} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.163} {0.000} {0.310} {} {5.024} {4.836} {} {1} {(1023.60, 430.50) (1028.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.310} {0.035} {5.024} {4.837} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.135} {} {5.337} {5.149} {} {1} {(1033.20, 391.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.135} {0.041} {5.338} {5.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.661} {0.000} {0.906} {} {5.999} {5.812} {} {8} {(1028.40, 367.50) (1021.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.009} {0.000} {0.906} {0.396} {6.008} {5.820} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {MUX2X1} {0.234} {0.000} {0.340} {} {6.242} {6.054} {} {1} {(925.20, 367.50) (932.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.340} {0.024} {6.243} {6.055} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.187} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.187} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.365} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.978} {0.000} {2.578} {6.111} {1.156} {1.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.661}
    {-} {Setup} {1.734}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.476}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.612}
    {=} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.135} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.135} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.042} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.765} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.938} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.948} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.316} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.323} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.850} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.705} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {0.927} {0.690} {4.873} {4.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.386} {} {5.173} {5.038} {} {1} {(728.40, 670.50) (730.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.386} {0.043} {5.175} {5.039} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.312} {} {5.359} {5.224} {} {1} {(745.20, 634.50) (738.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.312} {0.036} {5.360} {5.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.134} {} {5.672} {5.537} {} {1} {(716.40, 610.50) (721.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.134} {0.040} {5.673} {5.537} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.673} {0.000} {0.925} {} {6.346} {6.210} {} {8} {(728.40, 574.50) (721.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.013} {0.000} {0.926} {0.405} {6.359} {6.224} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148} {B} {v} {Y} {^} {} {MUX2X1} {0.252} {0.000} {0.357} {} {6.611} {6.476} {} {1} {(836.40, 667.50) (843.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.001} {0.000} {0.357} {0.031} {6.612} {6.476} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.135} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.135} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.313} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.483} {0.000} {2.751} {6.111} {1.661} {1.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.647}
    {-} {Setup} {1.751}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.446}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.575}
    {=} {Slack Time} {-0.129}
  END_SLK_CLC
  SLK -0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.129} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.129} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.049} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.772} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.944} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.954} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.323} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.329} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.857} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.865} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.711} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.010} {0.000} {0.927} {0.690} {4.851} {4.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.390} {} {5.157} {5.028} {} {1} {(961.20, 691.50) (958.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.390} {0.045} {5.159} {5.030} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.308} {} {5.341} {5.212} {} {1} {(1011.60, 694.50) (1018.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.308} {0.034} {5.341} {5.212} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.342} {0.000} {0.173} {} {5.683} {5.554} {} {1} {(1054.80, 691.50) (1059.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.173} {0.057} {5.685} {5.556} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.650} {0.000} {0.882} {} {6.335} {6.206} {} {8} {(1117.20, 634.50) (1124.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.007} {0.000} {0.882} {0.386} {6.342} {6.213} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {B} {v} {Y} {^} {} {MUX2X1} {0.232} {0.000} {0.335} {} {6.575} {6.445} {} {1} {(896.40, 634.50) (889.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.335} {0.024} {6.575} {6.446} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.129} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.129} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.307} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.469} {0.000} {2.750} {6.111} {1.647} {1.776} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.703}
    {-} {Setup} {1.745}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.508}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.602}
    {=} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.094} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.094} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.084} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.807} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {2.979} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {2.989} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.358} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.892} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.901} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.747} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {0.927} {0.690} {4.873} {4.779} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.386} {} {5.173} {5.079} {} {1} {(728.40, 670.50) (730.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.386} {0.043} {5.175} {5.081} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.312} {} {5.359} {5.266} {} {1} {(745.20, 634.50) (738.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.312} {0.036} {5.360} {5.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.134} {} {5.672} {5.578} {} {1} {(716.40, 610.50) (721.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.134} {0.040} {5.673} {5.579} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.673} {0.000} {0.925} {} {6.346} {6.252} {} {8} {(728.40, 574.50) (721.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.017} {0.000} {0.926} {0.405} {6.363} {6.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165} {B} {v} {Y} {^} {} {MUX2X1} {0.238} {0.000} {0.347} {} {6.601} {6.507} {} {1} {(817.20, 754.50) (824.40, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.001} {0.000} {0.347} {0.024} {6.602} {6.508} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.094} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.094} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.272} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.525} {0.000} {2.754} {6.111} {1.703} {1.797} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.731}
    {-} {Setup} {1.749}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.532}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.599}
    {=} {Slack Time} {-0.067}
  END_SLK_CLC
  SLK -0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.067} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.067} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.111} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.834} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {3.007} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {3.016} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.385} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.919} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.928} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.774} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.032} {0.000} {0.927} {0.690} {4.873} {4.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.301} {0.000} {0.386} {} {5.173} {5.107} {} {1} {(728.40, 670.50) (730.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.386} {0.043} {5.175} {5.108} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.312} {} {5.359} {5.293} {} {1} {(745.20, 634.50) (738.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.312} {0.036} {5.360} {5.293} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.134} {} {5.672} {5.605} {} {1} {(716.40, 610.50) (721.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.134} {0.040} {5.673} {5.606} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.673} {0.000} {0.925} {} {6.346} {6.279} {} {8} {(728.40, 574.50) (721.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.018} {0.000} {0.926} {0.405} {6.364} {6.297} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199} {B} {v} {Y} {^} {} {MUX2X1} {0.234} {0.000} {0.344} {} {6.598} {6.531} {} {1} {(783.60, 787.50) (790.80, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.344} {0.022} {6.599} {6.532} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.067} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.067} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.245} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.553} {0.000} {2.756} {6.111} {1.731} {1.797} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.731}
    {-} {Setup} {1.753}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.528}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.580}
    {=} {Slack Time} {-0.052}
  END_SLK_CLC
  SLK -0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.052} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.052} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.126} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.849} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {3.022} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {3.032} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.400} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.407} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {3.934} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {3.943} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.789} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.010} {0.000} {0.927} {0.690} {4.851} {4.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.390} {} {5.157} {5.106} {} {1} {(961.20, 691.50) (958.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.390} {0.045} {5.159} {5.107} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.308} {} {5.341} {5.290} {} {1} {(1011.60, 694.50) (1018.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.308} {0.034} {5.341} {5.290} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.342} {0.000} {0.173} {} {5.683} {5.631} {} {1} {(1054.80, 691.50) (1059.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.173} {0.057} {5.685} {5.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.650} {0.000} {0.882} {} {6.335} {6.284} {} {8} {(1117.20, 634.50) (1124.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.008} {0.000} {0.882} {0.386} {6.343} {6.291} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263} {B} {v} {Y} {^} {} {MUX2X1} {0.236} {0.000} {0.338} {} {6.579} {6.527} {} {1} {(910.80, 754.50) (918.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.338} {0.026} {6.580} {6.528} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.052} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.052} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.229} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.553} {0.000} {2.757} {6.111} {1.731} {1.783} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.861}
    {-} {Setup} {0.668}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {7.744}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.769}
    {=} {Slack Time} {-0.026}
  END_SLK_CLC
  SLK -0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.026} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.026} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.152} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.558} {0.000} {2.757} {6.111} {1.735} {1.710} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.293} {0.000} {0.798} {} {3.028} {3.003} {} {7} {(896.40, 1093.50) (872.40, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.008} {0.000} {0.799} {0.271} {3.036} {3.011} {} {} {} 
    INST {I0/LD/CTRL/U88} {A} {v} {Y} {^} {} {INVX2} {0.376} {0.000} {0.367} {} {3.413} {3.387} {} {4} {(673.20, 1030.50) (675.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.368} {0.166} {3.416} {3.391} {} {} {} 
    INST {I0/LD/CTRL/U87} {A} {^} {Y} {v} {} {NOR2X1} {0.378} {0.000} {0.406} {} {3.794} {3.768} {} {3} {(697.20, 1093.50) (699.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.001} {0.000} {0.406} {0.093} {3.795} {3.770} {} {} {} 
    INST {I0/LD/CTRL/U81} {B} {v} {Y} {^} {} {NAND2X1} {0.319} {0.000} {0.344} {} {4.114} {4.088} {} {2} {(723.60, 1117.50) (726.00, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.002} {0.000} {0.344} {0.087} {4.116} {4.091} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.424} {0.000} {0.527} {} {4.541} {4.515} {} {5} {(790.80, 1117.50) (793.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.527} {0.233} {4.543} {4.518} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.354} {0.000} {0.400} {} {4.898} {4.872} {} {2} {(790.80, 994.50) (788.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.400} {0.124} {4.901} {4.875} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.481} {0.000} {0.549} {} {5.382} {5.356} {} {3} {(968.40, 994.50) (970.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.005} {0.000} {0.549} {0.154} {5.387} {5.361} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.254} {0.000} {0.206} {} {5.641} {5.615} {} {1} {(970.80, 1120.50) (973.20, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.206} {0.027} {5.641} {5.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX1} {0.253} {0.000} {0.257} {} {5.894} {5.868} {} {2} {(990.00, 1153.50) (992.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.257} {0.083} {5.894} {5.869} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.215} {0.000} {0.226} {} {6.109} {6.083} {} {1} {(1004.40, 1177.50) (1006.80, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.000} {0.000} {0.226} {0.058} {6.109} {6.083} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.521} {0.000} {0.670} {} {6.630} {6.604} {} {5} {(1028.40, 1171.50) (1038.00, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.003} {0.000} {0.670} {0.245} {6.633} {6.607} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {^} {Y} {v} {} {XOR2X1} {0.393} {0.000} {0.290} {} {7.026} {7.000} {} {2} {(1057.20, 1150.50) (1050.00, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.290} {0.105} {7.029} {7.003} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.340} {0.000} {0.285} {} {7.369} {7.343} {} {2} {(1057.20, 1111.50) (1050.00, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.001} {0.000} {0.285} {0.104} {7.370} {7.344} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.212} {0.000} {0.149} {} {7.582} {7.557} {} {1} {(1076.40, 1090.50) (1083.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n17} {} {0.001} {0.000} {0.149} {0.032} {7.583} {7.557} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.096} {0.000} {0.111} {} {7.679} {7.653} {} {1} {(1100.40, 1057.50) (1102.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n3} {} {0.000} {0.000} {0.111} {0.033} {7.679} {7.653} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.090} {0.000} {0.100} {} {7.769} {7.743} {} {1} {(1074.00, 1054.50) (1071.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.000} {0.000} {0.100} {0.022} {7.769} {7.744} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.026} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.026} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.203} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.684} {0.000} {2.759} {6.111} {1.861} {1.887} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.809}
    {-} {Setup} {1.747}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.612}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.593}
    {=} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.019} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.019} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.197} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.920} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {3.093} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {3.103} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.471} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.478} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {4.005} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {4.014} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.860} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.010} {0.000} {0.927} {0.690} {4.851} {4.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.390} {} {5.157} {5.177} {} {1} {(961.20, 691.50) (958.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.390} {0.045} {5.159} {5.178} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.308} {} {5.341} {5.361} {} {1} {(1011.60, 694.50) (1018.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.308} {0.034} {5.341} {5.361} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.342} {0.000} {0.173} {} {5.683} {5.702} {} {1} {(1054.80, 691.50) (1059.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.173} {0.057} {5.685} {5.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.650} {0.000} {0.882} {} {6.335} {6.355} {} {8} {(1117.20, 634.50) (1124.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.006} {0.000} {0.882} {0.386} {6.342} {6.361} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191} {B} {v} {Y} {^} {} {MUX2X1} {0.251} {0.000} {0.348} {} {6.592} {6.612} {} {1} {(1143.60, 754.50) (1136.40, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.001} {0.000} {0.348} {0.032} {6.593} {6.612} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.019} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.019} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.158} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.632} {0.000} {2.759} {6.111} {1.809} {1.790} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.813}
    {-} {Setup} {1.751}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.612}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.585}
    {=} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.027} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.027} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.205} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.928} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {3.100} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {3.110} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.479} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {4.012} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {4.021} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.867} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.010} {0.000} {0.927} {0.690} {4.851} {4.878} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.390} {} {5.157} {5.184} {} {1} {(961.20, 691.50) (958.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.390} {0.045} {5.159} {5.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.308} {} {5.341} {5.368} {} {1} {(1011.60, 694.50) (1018.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.308} {0.034} {5.341} {5.368} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.342} {0.000} {0.173} {} {5.683} {5.710} {} {1} {(1054.80, 691.50) (1059.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.173} {0.057} {5.685} {5.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.650} {0.000} {0.882} {} {6.335} {6.362} {} {8} {(1117.20, 634.50) (1124.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.006} {0.000} {0.882} {0.386} {6.342} {6.369} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {B} {v} {Y} {^} {} {MUX2X1} {0.242} {0.000} {0.342} {} {6.584} {6.611} {} {1} {(1047.60, 754.50) (1040.40, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.001} {0.000} {0.342} {0.029} {6.585} {6.612} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.027} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.027} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.151} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.635} {0.000} {2.759} {6.111} {1.813} {1.786} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.810}
    {-} {Setup} {1.754}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.606}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.579}
    {=} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.027} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.027} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.205} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.928} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {3.100} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {3.110} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.479} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {4.013} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {4.021} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.867} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.010} {0.000} {0.927} {0.690} {4.851} {4.878} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.390} {} {5.157} {5.184} {} {1} {(961.20, 691.50) (958.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.390} {0.045} {5.159} {5.186} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.308} {} {5.341} {5.368} {} {1} {(1011.60, 694.50) (1018.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.308} {0.034} {5.341} {5.368} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.342} {0.000} {0.173} {} {5.683} {5.710} {} {1} {(1054.80, 691.50) (1059.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.173} {0.057} {5.685} {5.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.650} {0.000} {0.882} {} {6.335} {6.362} {} {8} {(1117.20, 634.50) (1124.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.006} {0.000} {0.882} {0.386} {6.342} {6.369} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157} {B} {v} {Y} {^} {} {MUX2X1} {0.237} {0.000} {0.338} {} {6.579} {6.606} {} {1} {(1083.60, 754.50) (1090.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.001} {0.000} {0.338} {0.026} {6.579} {6.606} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.027} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.027} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.151} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.633} {0.000} {2.759} {6.111} {1.810} {1.783} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.820}
    {-} {Setup} {1.751}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.619}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.586}
    {=} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.033} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.033} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.210} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.933} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {3.106} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {3.116} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.484} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {4.018} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {4.027} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.873} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.010} {0.000} {0.927} {0.690} {4.851} {4.884} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.390} {} {5.157} {5.190} {} {1} {(961.20, 691.50) (958.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.390} {0.045} {5.159} {5.191} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.308} {} {5.341} {5.374} {} {1} {(1011.60, 694.50) (1018.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.308} {0.034} {5.341} {5.374} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.342} {0.000} {0.173} {} {5.683} {5.716} {} {1} {(1054.80, 691.50) (1059.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.173} {0.057} {5.685} {5.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.650} {0.000} {0.882} {} {6.335} {6.368} {} {8} {(1117.20, 634.50) (1124.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.007} {0.000} {0.882} {0.386} {6.342} {6.375} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {MUX2X1} {0.243} {0.000} {0.343} {} {6.586} {6.618} {} {1} {(939.60, 634.50) (946.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.343} {0.029} {6.586} {6.619} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.033} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.033} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.145} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.642} {0.000} {2.759} {6.111} {1.820} {1.787} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.820}
    {-} {Setup} {1.753}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.617}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.582}
    {=} {Slack Time} {0.035}
  END_SLK_CLC
  SLK 0.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.035} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.035} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.213} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.936} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {3.109} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {3.118} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.487} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {4.021} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {4.030} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.876} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.010} {0.000} {0.927} {0.690} {4.851} {4.886} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.390} {} {5.157} {5.192} {} {1} {(961.20, 691.50) (958.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.390} {0.045} {5.159} {5.194} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.308} {} {5.341} {5.377} {} {1} {(1011.60, 694.50) (1018.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.308} {0.034} {5.341} {5.377} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.342} {0.000} {0.173} {} {5.683} {5.718} {} {1} {(1054.80, 691.50) (1059.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.173} {0.057} {5.685} {5.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.650} {0.000} {0.882} {} {6.335} {6.371} {} {8} {(1117.20, 634.50) (1124.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.006} {0.000} {0.882} {0.386} {6.342} {6.377} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174} {B} {v} {Y} {^} {} {MUX2X1} {0.239} {0.000} {0.340} {} {6.581} {6.616} {} {1} {(1057.20, 634.50) (1050.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.001} {0.000} {0.340} {0.027} {6.582} {6.617} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.035} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.035} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.142} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.642} {0.000} {2.759} {6.111} {1.820} {1.784} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.820}
    {-} {Setup} {1.755}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.615}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.577}
    {=} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.038} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.038} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.216} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {1.939} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.173} {0.000} {0.726} {} {3.073} {3.112} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.726} {0.264} {3.083} {3.121} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.369} {0.000} {0.407} {} {3.452} {3.490} {} {6} {(1249.20, 670.50) (1246.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.007} {0.000} {0.407} {0.214} {3.459} {3.497} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.527} {0.000} {0.770} {} {3.986} {4.024} {} {5} {(1182.00, 613.50) (1184.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.009} {0.000} {0.770} {0.272} {3.995} {4.033} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.846} {0.000} {0.926} {} {4.841} {4.879} {} {12} {(982.80, 607.50) (978.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.010} {0.000} {0.927} {0.690} {4.851} {4.889} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.390} {} {5.157} {5.195} {} {1} {(961.20, 691.50) (958.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.390} {0.045} {5.159} {5.197} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.308} {} {5.341} {5.380} {} {1} {(1011.60, 694.50) (1018.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.000} {0.000} {0.308} {0.034} {5.341} {5.380} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.342} {0.000} {0.173} {} {5.683} {5.721} {} {1} {(1054.80, 691.50) (1059.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.173} {0.057} {5.685} {5.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.650} {0.000} {0.882} {} {6.335} {6.374} {} {8} {(1117.20, 634.50) (1124.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.006} {0.000} {0.882} {0.386} {6.341} {6.380} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.336} {} {6.576} {6.614} {} {1} {(1105.20, 607.50) (1098.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.336} {0.025} {6.577} {6.615} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.038} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.038} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.139} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.642} {0.000} {2.759} {6.111} {1.820} {1.782} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.551}
    {-} {Setup} {1.733}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.368}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.260}
    {=} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.108} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.108} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.286} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.631} {0.000} {2.759} {6.111} {1.808} {1.917} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.209} {0.000} {0.779} {} {3.017} {3.125} {} {7} {(1138.80, 868.50) (1162.80, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.019} {0.000} {0.779} {0.284} {3.036} {3.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.381} {0.000} {0.423} {} {3.418} {3.526} {} {6} {(1220.40, 691.50) (1218.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.423} {0.218} {3.423} {3.532} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.265} {0.000} {0.423} {} {3.689} {3.797} {} {3} {(1160.40, 673.50) (1162.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.423} {0.107} {3.689} {3.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.897} {0.000} {1.145} {} {4.586} {4.694} {} {14} {(1136.40, 667.50) (1131.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.051} {0.000} {1.150} {0.841} {4.638} {4.746} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {D} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.436} {} {4.859} {4.967} {} {1} {(1052.40, 451.50) (1054.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.001} {0.000} {0.436} {0.046} {4.860} {4.969} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.163} {0.000} {0.310} {} {5.024} {5.132} {} {1} {(1023.60, 430.50) (1028.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.310} {0.035} {5.024} {5.133} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.135} {} {5.337} {5.445} {} {1} {(1033.20, 391.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.135} {0.041} {5.338} {5.446} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.661} {0.000} {0.906} {} {5.999} {6.107} {} {8} {(1028.40, 367.50) (1021.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.015} {0.000} {0.906} {0.396} {6.014} {6.122} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161} {B} {v} {Y} {^} {} {MUX2X1} {0.246} {0.000} {0.349} {} {6.259} {6.367} {} {1} {(908.40, 574.50) (915.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.349} {0.029} {6.260} {6.368} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.108} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.108} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.070} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.373} {0.000} {2.735} {6.111} {1.551} {1.443} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.587}
    {-} {Setup} {1.740}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.397}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.251}
    {=} {Slack Time} {0.146}
  END_SLK_CLC
  SLK 0.146
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.146} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.146} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.324} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.631} {0.000} {2.759} {6.111} {1.808} {1.955} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.209} {0.000} {0.779} {} {3.017} {3.164} {} {7} {(1138.80, 868.50) (1162.80, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.019} {0.000} {0.779} {0.284} {3.036} {3.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.381} {0.000} {0.423} {} {3.418} {3.564} {} {6} {(1220.40, 691.50) (1218.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.423} {0.218} {3.423} {3.570} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.265} {0.000} {0.423} {} {3.689} {3.835} {} {3} {(1160.40, 673.50) (1162.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.423} {0.107} {3.689} {3.835} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.897} {0.000} {1.145} {} {4.586} {4.732} {} {14} {(1136.40, 667.50) (1131.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.051} {0.000} {1.150} {0.841} {4.638} {4.784} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {D} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.436} {} {4.859} {5.005} {} {1} {(1052.40, 451.50) (1054.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.001} {0.000} {0.436} {0.046} {4.860} {5.007} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.163} {0.000} {0.310} {} {5.024} {5.170} {} {1} {(1023.60, 430.50) (1028.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.310} {0.035} {5.024} {5.171} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.135} {} {5.337} {5.483} {} {1} {(1033.20, 391.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.135} {0.041} {5.338} {5.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.661} {0.000} {0.906} {} {5.999} {6.145} {} {8} {(1028.40, 367.50) (1021.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.013} {0.000} {0.906} {0.396} {6.012} {6.158} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {v} {Y} {^} {} {MUX2X1} {0.238} {0.000} {0.343} {} {6.250} {6.396} {} {1} {(910.80, 487.50) (918.00, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.343} {0.025} {6.251} {6.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.146} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.146} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.032} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.410} {0.000} {2.741} {6.111} {1.587} {1.441} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.301}
    {-} {Setup} {0.056}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.795}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.642}
    {=} {Slack Time} {0.153}
  END_SLK_CLC
  SLK 0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.153} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.153} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.331} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.557} {0.000} {2.757} {6.111} {1.735} {1.888} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.394} {0.000} {0.929} {} {3.129} {3.282} {} {8} {(836.40, 1048.50) (812.40, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.014} {0.000} {0.931} {0.317} {3.143} {3.296} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {v} {Y} {^} {} {NAND2X1} {0.638} {0.000} {0.558} {} {3.781} {3.934} {} {4} {(630.00, 1090.50) (632.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.002} {0.000} {0.558} {0.154} {3.783} {3.936} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {^} {Y} {v} {} {NOR2X1} {0.543} {0.000} {0.517} {} {4.326} {4.479} {} {4} {(634.80, 1033.50) (637.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.000} {0.000} {0.517} {0.145} {4.326} {4.479} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {v} {Y} {^} {} {AOI21X1} {0.165} {0.000} {0.214} {} {4.492} {4.645} {} {1} {(598.80, 1033.50) (598.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.214} {0.035} {4.493} {4.646} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {^} {Y} {v} {} {OAI21X1} {0.139} {0.000} {0.323} {} {4.631} {4.784} {} {1} {(663.60, 1024.50) (663.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.002} {0.000} {0.323} {0.049} {4.633} {4.786} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.198} {} {4.778} {4.931} {} {1} {(622.80, 994.50) (630.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.000} {0.000} {0.198} {0.019} {4.778} {4.931} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC3_n13} {A} {^} {Y} {^} {} {BUFX2} {0.512} {0.000} {0.523} {} {5.290} {5.443} {} {9} {(646.80, 994.50) (651.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN3_n13} {} {0.004} {0.000} {0.524} {0.392} {5.294} {5.447} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {^} {Y} {v} {} {NOR2X1} {0.980} {0.000} {1.100} {} {6.274} {6.427} {} {8} {(663.60, 973.50) (666.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.007} {0.000} {1.101} {0.357} {6.281} {6.434} {} {} {} 
    INST {I0/LD/T_SR_0/U12} {B} {v} {Y} {^} {} {AOI22X1} {0.249} {0.000} {0.381} {} {6.530} {6.683} {} {1} {(567.60, 970.50) (565.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n11} {} {0.001} {0.000} {0.381} {0.040} {6.532} {6.685} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {C} {^} {Y} {v} {} {OAI21X1} {0.110} {0.000} {0.342} {} {6.642} {6.795} {} {1} {(507.60, 937.50) (507.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.342} {0.028} {6.642} {6.795} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.153} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.153} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.025} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.123} {0.000} {1.482} {6.111} {0.301} {0.148} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.592}
    {-} {Setup} {1.742}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.246}
    {=} {Slack Time} {0.153}
  END_SLK_CLC
  SLK 0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.153} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.153} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.331} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.631} {0.000} {2.759} {6.111} {1.808} {1.961} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.209} {0.000} {0.779} {} {3.017} {3.170} {} {7} {(1138.80, 868.50) (1162.80, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.019} {0.000} {0.779} {0.284} {3.036} {3.189} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.381} {0.000} {0.423} {} {3.418} {3.571} {} {6} {(1220.40, 691.50) (1218.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.423} {0.218} {3.423} {3.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.265} {0.000} {0.423} {} {3.689} {3.842} {} {3} {(1160.40, 673.50) (1162.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.423} {0.107} {3.689} {3.842} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.897} {0.000} {1.145} {} {4.586} {4.739} {} {14} {(1136.40, 667.50) (1131.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.051} {0.000} {1.150} {0.841} {4.638} {4.791} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {D} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.436} {} {4.859} {5.012} {} {1} {(1052.40, 451.50) (1054.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.001} {0.000} {0.436} {0.046} {4.860} {5.013} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.163} {0.000} {0.310} {} {5.024} {5.177} {} {1} {(1023.60, 430.50) (1028.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.310} {0.035} {5.024} {5.177} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.135} {} {5.337} {5.490} {} {1} {(1033.20, 391.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.135} {0.041} {5.338} {5.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.661} {0.000} {0.906} {} {5.999} {6.152} {} {8} {(1028.40, 367.50) (1021.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.012} {0.000} {0.906} {0.396} {6.011} {6.164} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {B} {v} {Y} {^} {} {MUX2X1} {0.234} {0.000} {0.341} {} {6.246} {6.399} {} {1} {(884.40, 427.50) (877.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.341} {0.024} {6.246} {6.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.153} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.153} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.025} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.414} {0.000} {2.741} {6.111} {1.592} {1.439} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.608}
    {-} {Setup} {1.737}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.420}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.251}
    {=} {Slack Time} {0.169}
  END_SLK_CLC
  SLK 0.169
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.169} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.169} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.347} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.631} {0.000} {2.759} {6.111} {1.808} {1.978} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.209} {0.000} {0.779} {} {3.017} {3.187} {} {7} {(1138.80, 868.50) (1162.80, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.019} {0.000} {0.779} {0.284} {3.036} {3.206} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.381} {0.000} {0.423} {} {3.418} {3.587} {} {6} {(1220.40, 691.50) (1218.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.423} {0.218} {3.423} {3.593} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.265} {0.000} {0.423} {} {3.689} {3.858} {} {3} {(1160.40, 673.50) (1162.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.423} {0.107} {3.689} {3.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.897} {0.000} {1.145} {} {4.586} {4.756} {} {14} {(1136.40, 667.50) (1131.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.051} {0.000} {1.150} {0.841} {4.638} {4.807} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {D} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.436} {} {4.859} {5.028} {} {1} {(1052.40, 451.50) (1054.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.001} {0.000} {0.436} {0.046} {4.860} {5.030} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.163} {0.000} {0.310} {} {5.024} {5.193} {} {1} {(1023.60, 430.50) (1028.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.310} {0.035} {5.024} {5.194} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.135} {} {5.337} {5.506} {} {1} {(1033.20, 391.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.135} {0.041} {5.338} {5.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.661} {0.000} {0.906} {} {5.999} {6.168} {} {8} {(1028.40, 367.50) (1021.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.008} {0.000} {0.906} {0.396} {6.007} {6.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178} {B} {v} {Y} {^} {} {MUX2X1} {0.243} {0.000} {0.347} {} {6.250} {6.419} {} {1} {(1069.20, 367.50) (1076.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.347} {0.028} {6.251} {6.420} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.169} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.169} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.008} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.430} {0.000} {2.740} {6.111} {1.608} {1.438} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.603}
    {-} {Setup} {1.744}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.409}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.238}
    {=} {Slack Time} {0.171}
  END_SLK_CLC
  SLK 0.171
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.171} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.171} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.349} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.631} {0.000} {2.759} {6.111} {1.808} {1.979} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.209} {0.000} {0.779} {} {3.017} {3.188} {} {7} {(1138.80, 868.50) (1162.80, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.019} {0.000} {0.779} {0.284} {3.036} {3.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.381} {0.000} {0.423} {} {3.418} {3.589} {} {6} {(1220.40, 691.50) (1218.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.423} {0.218} {3.423} {3.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.265} {0.000} {0.423} {} {3.689} {3.860} {} {3} {(1160.40, 673.50) (1162.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.423} {0.107} {3.689} {3.860} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.897} {0.000} {1.145} {} {4.586} {4.757} {} {14} {(1136.40, 667.50) (1131.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.051} {0.000} {1.150} {0.841} {4.638} {4.809} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {D} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.436} {} {4.859} {5.030} {} {1} {(1052.40, 451.50) (1054.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.001} {0.000} {0.436} {0.046} {4.860} {5.031} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.163} {0.000} {0.310} {} {5.024} {5.195} {} {1} {(1023.60, 430.50) (1028.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.310} {0.035} {5.024} {5.195} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.135} {} {5.337} {5.508} {} {1} {(1033.20, 391.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.135} {0.041} {5.338} {5.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.661} {0.000} {0.906} {} {5.999} {6.170} {} {8} {(1028.40, 367.50) (1021.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.008} {0.000} {0.906} {0.396} {6.007} {6.178} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.338} {} {6.238} {6.409} {} {1} {(973.20, 367.50) (980.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.000} {0.000} {0.338} {0.022} {6.238} {6.409} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.171} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.171} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.007} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.425} {0.000} {2.741} {6.111} {1.603} {1.432} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.301}
    {-} {Setup} {0.056}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.795}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.617}
    {=} {Slack Time} {0.178}
  END_SLK_CLC
  SLK 0.178
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.178} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.178} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.356} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.557} {0.000} {2.757} {6.111} {1.735} {1.913} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.394} {0.000} {0.929} {} {3.129} {3.307} {} {8} {(836.40, 1048.50) (812.40, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.014} {0.000} {0.931} {0.317} {3.143} {3.321} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {v} {Y} {^} {} {NAND2X1} {0.638} {0.000} {0.558} {} {3.781} {3.959} {} {4} {(630.00, 1090.50) (632.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.002} {0.000} {0.558} {0.154} {3.783} {3.961} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {^} {Y} {v} {} {NOR2X1} {0.543} {0.000} {0.517} {} {4.326} {4.504} {} {4} {(634.80, 1033.50) (637.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.000} {0.000} {0.517} {0.145} {4.326} {4.505} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {v} {Y} {^} {} {AOI21X1} {0.165} {0.000} {0.214} {} {4.492} {4.670} {} {1} {(598.80, 1033.50) (598.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.214} {0.035} {4.493} {4.671} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {^} {Y} {v} {} {OAI21X1} {0.139} {0.000} {0.323} {} {4.631} {4.809} {} {1} {(663.60, 1024.50) (663.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.002} {0.000} {0.323} {0.049} {4.633} {4.811} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.198} {} {4.778} {4.956} {} {1} {(622.80, 994.50) (630.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.000} {0.000} {0.198} {0.019} {4.778} {4.956} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC3_n13} {A} {^} {Y} {^} {} {BUFX2} {0.512} {0.000} {0.523} {} {5.290} {5.468} {} {9} {(646.80, 994.50) (651.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN3_n13} {} {0.004} {0.000} {0.524} {0.392} {5.294} {5.472} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {^} {Y} {v} {} {NOR2X1} {0.980} {0.000} {1.100} {} {6.274} {6.452} {} {8} {(663.60, 973.50) (666.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.007} {0.000} {1.101} {0.357} {6.281} {6.459} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {B} {v} {Y} {^} {} {AOI22X1} {0.221} {0.000} {0.358} {} {6.502} {6.680} {} {1} {(603.60, 970.50) (601.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n15} {} {0.001} {0.000} {0.358} {0.029} {6.503} {6.681} {} {} {} 
    INST {I0/LD/T_SR_0/U14} {C} {^} {Y} {v} {} {OAI21X1} {0.113} {0.000} {0.344} {} {6.616} {6.794} {} {1} {(589.20, 937.50) (589.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.344} {0.030} {6.617} {6.795} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.178} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.178} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.000} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.123} {0.000} {1.482} {6.111} {0.301} {0.123} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.343}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.852}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.640}
    {=} {Slack Time} {0.212}
  END_SLK_CLC
  SLK 0.212
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.212} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.212} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.390} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.557} {0.000} {2.757} {6.111} {1.735} {1.947} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.394} {0.000} {0.929} {} {3.129} {3.341} {} {8} {(836.40, 1048.50) (812.40, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.014} {0.000} {0.931} {0.317} {3.143} {3.355} {} {} {} 
    INST {I0/LD/CTRL/U91} {A} {v} {Y} {^} {} {NAND2X1} {0.638} {0.000} {0.558} {} {3.781} {3.993} {} {4} {(630.00, 1090.50) (632.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.002} {0.000} {0.558} {0.154} {3.783} {3.995} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {^} {Y} {v} {} {NOR2X1} {0.543} {0.000} {0.517} {} {4.326} {4.538} {} {4} {(634.80, 1033.50) (637.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.000} {0.000} {0.517} {0.145} {4.326} {4.539} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {v} {Y} {^} {} {AOI21X1} {0.165} {0.000} {0.214} {} {4.492} {4.704} {} {1} {(598.80, 1033.50) (598.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.214} {0.035} {4.493} {4.705} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {^} {Y} {v} {} {OAI21X1} {0.139} {0.000} {0.323} {} {4.631} {4.843} {} {1} {(663.60, 1024.50) (663.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.002} {0.000} {0.323} {0.049} {4.633} {4.845} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.198} {} {4.778} {4.990} {} {1} {(622.80, 994.50) (630.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.000} {0.000} {0.198} {0.019} {4.778} {4.990} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC3_n13} {A} {^} {Y} {^} {} {BUFX2} {0.512} {0.000} {0.523} {} {5.290} {5.502} {} {9} {(646.80, 994.50) (651.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN3_n13} {} {0.004} {0.000} {0.524} {0.392} {5.294} {5.506} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {^} {Y} {v} {} {NOR2X1} {0.980} {0.000} {1.100} {} {6.274} {6.486} {} {8} {(663.60, 973.50) (666.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.007} {0.000} {1.101} {0.357} {6.281} {6.494} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {B} {v} {Y} {^} {} {AOI22X1} {0.245} {0.000} {0.378} {} {6.526} {6.738} {} {1} {(517.20, 970.50) (514.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.001} {0.000} {0.378} {0.038} {6.528} {6.740} {} {} {} 
    INST {I0/LD/T_SR_0/U32} {C} {^} {Y} {v} {} {OAI21X1} {0.111} {0.000} {0.343} {} {6.639} {6.851} {} {1} {(466.80, 937.50) (466.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.343} {0.029} {6.640} {6.852} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.212} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.212} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.034} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.165} {0.000} {1.633} {6.111} {0.343} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.235}
    {-} {Setup} {0.305}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.480}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.235}
    {=} {Slack Time} {0.245}
  END_SLK_CLC
  SLK 0.245
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.245} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.245} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.422} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.558} {0.000} {2.757} {6.111} {1.735} {1.980} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.185} {0.000} {0.744} {} {2.920} {3.165} {} {7} {(896.40, 1093.50) (872.40, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.008} {0.000} {0.745} {0.271} {2.928} {3.173} {} {} {} 
    INST {I0/LD/CTRL/U88} {A} {^} {Y} {v} {} {INVX2} {0.315} {0.000} {0.363} {} {3.244} {3.488} {} {4} {(673.20, 1030.50) (675.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.006} {0.000} {0.363} {0.166} {3.250} {3.494} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {v} {Y} {^} {} {NOR2X1} {0.181} {0.000} {0.272} {} {3.431} {3.675} {} {2} {(589.20, 1048.50) (591.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.272} {0.061} {3.432} {3.676} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX1} {0.451} {0.000} {0.497} {} {3.883} {4.128} {} {4} {(562.80, 1048.50) (560.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.004} {0.000} {0.497} {0.168} {3.887} {4.131} {} {} {} 
    INST {I0/LD/CTRL/U55} {A} {v} {Y} {^} {} {OAI21X1} {0.401} {0.000} {0.482} {} {4.287} {4.532} {} {3} {(618.00, 1051.50) (625.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.002} {0.000} {0.482} {0.158} {4.289} {4.534} {} {} {} 
    INST {I0/LD/CTRL/U50} {C} {^} {Y} {v} {} {AOI21X1} {0.218} {0.000} {0.236} {} {4.507} {4.752} {} {1} {(603.60, 1093.50) (603.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.001} {0.000} {0.236} {0.029} {4.508} {4.752} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {v} {Y} {^} {} {OAI21X1} {0.415} {0.000} {0.534} {} {4.923} {5.168} {} {3} {(608.40, 1117.50) (608.40, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.004} {0.000} {0.534} {0.169} {4.927} {5.172} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {^} {Y} {v} {} {OAI21X1} {0.200} {0.000} {0.289} {} {5.128} {5.372} {} {1} {(546.00, 1150.50) (538.80, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.002} {0.000} {0.289} {0.066} {5.130} {5.374} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {v} {Y} {^} {} {OAI21X1} {0.567} {0.000} {0.707} {} {5.697} {5.942} {} {5} {(740.40, 1144.50) (740.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.000} {0.000} {0.707} {0.245} {5.697} {5.942} {} {} {} 
    INST {I0/LD/CTRL/U23} {S} {^} {Y} {v} {} {MUX2X1} {0.354} {0.000} {0.253} {} {6.051} {6.296} {} {1} {(718.80, 1147.50) (709.20, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.001} {0.000} {0.253} {0.036} {6.053} {6.297} {} {} {} 
    INST {I0/LD/CTRL/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.181} {0.000} {0.154} {} {6.234} {6.479} {} {1} {(642.00, 1150.50) (639.60, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n95} {} {0.001} {0.000} {0.154} {0.031} {6.235} {6.480} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.245} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.245} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.067} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.057} {0.000} {1.078} {6.111} {0.235} {-0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.624}
    {-} {Setup} {1.754}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.420}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.115}
    {=} {Slack Time} {0.305}
  END_SLK_CLC
  SLK 0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.305} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.305} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.483} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {2.206} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.277} {0.000} {0.776} {} {3.178} {3.483} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.777} {0.264} {3.192} {3.498} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.381} {0.000} {0.438} {} {3.573} {3.878} {} {3} {(1179.60, 727.50) (1177.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.438} {0.113} {3.575} {3.880} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.902} {0.000} {1.107} {} {4.476} {4.781} {} {14} {(1150.80, 694.50) (1146.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.026} {0.000} {1.109} {0.822} {4.503} {4.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.324} {0.000} {0.433} {} {4.827} {5.132} {} {1} {(1122.00, 430.50) (1124.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.433} {0.044} {4.828} {5.133} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.161} {0.000} {0.307} {} {4.989} {5.295} {} {1} {(1172.40, 430.50) (1177.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.034} {4.990} {5.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.128} {} {5.295} {5.601} {} {1} {(1179.60, 391.50) (1184.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.037} {5.297} {5.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.568} {0.000} {0.774} {} {5.865} {6.170} {} {8} {(1172.40, 394.50) (1165.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.017} {0.000} {0.775} {0.333} {5.882} {6.187} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.316} {} {6.115} {6.420} {} {1} {(1203.60, 547.50) (1210.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.001} {0.000} {0.316} {0.030} {6.115} {6.420} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.305} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.305} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.127} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.447} {0.000} {2.740} {6.111} {1.624} {1.319} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.607}
    {-} {Setup} {1.756}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.401}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.090}
    {=} {Slack Time} {0.311}
  END_SLK_CLC
  SLK 0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.311} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.311} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.488} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {2.211} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.277} {0.000} {0.776} {} {3.178} {3.488} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.777} {0.264} {3.192} {3.503} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.381} {0.000} {0.438} {} {3.573} {3.883} {} {3} {(1179.60, 727.50) (1177.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.438} {0.113} {3.575} {3.885} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.902} {0.000} {1.107} {} {4.476} {4.787} {} {14} {(1150.80, 694.50) (1146.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.026} {0.000} {1.109} {0.822} {4.503} {4.813} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.324} {0.000} {0.433} {} {4.827} {5.137} {} {1} {(1122.00, 430.50) (1124.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.433} {0.044} {4.828} {5.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.161} {0.000} {0.307} {} {4.989} {5.300} {} {1} {(1172.40, 430.50) (1177.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.034} {4.990} {5.301} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.128} {} {5.295} {5.606} {} {1} {(1179.60, 391.50) (1184.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.037} {5.297} {5.607} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.568} {0.000} {0.774} {} {5.865} {6.175} {} {8} {(1172.40, 394.50) (1165.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.004} {0.000} {0.775} {0.333} {5.869} {6.179} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176} {B} {v} {Y} {^} {} {MUX2X1} {0.221} {0.000} {0.307} {} {6.089} {6.400} {} {1} {(1158.00, 367.50) (1150.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.001} {0.000} {0.307} {0.025} {6.090} {6.401} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.311} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.311} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.133} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.429} {0.000} {2.740} {6.111} {1.607} {1.296} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.611}
    {-} {Setup} {1.756}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.405}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.092}
    {=} {Slack Time} {0.313}
  END_SLK_CLC
  SLK 0.313
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.313} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.313} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.491} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {2.214} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.277} {0.000} {0.776} {} {3.178} {3.490} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.777} {0.264} {3.192} {3.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.381} {0.000} {0.438} {} {3.573} {3.886} {} {3} {(1179.60, 727.50) (1177.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.438} {0.113} {3.575} {3.887} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.902} {0.000} {1.107} {} {4.476} {4.789} {} {14} {(1150.80, 694.50) (1146.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.026} {0.000} {1.109} {0.822} {4.503} {4.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.324} {0.000} {0.433} {} {4.827} {5.139} {} {1} {(1122.00, 430.50) (1124.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.433} {0.044} {4.828} {5.141} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.161} {0.000} {0.307} {} {4.989} {5.302} {} {1} {(1172.40, 430.50) (1177.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.034} {4.990} {5.303} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.128} {} {5.295} {5.608} {} {1} {(1179.60, 391.50) (1184.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.037} {5.297} {5.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.568} {0.000} {0.774} {} {5.865} {6.178} {} {8} {(1172.40, 394.50) (1165.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.007} {0.000} {0.775} {0.333} {5.872} {6.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.306} {} {6.091} {6.404} {} {1} {(1194.00, 367.50) (1201.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.306} {0.024} {6.092} {6.405} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.313} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.313} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.135} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.433} {0.000} {2.740} {6.111} {1.611} {1.298} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.625}
    {-} {Setup} {1.755}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.420}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.107}
    {=} {Slack Time} {0.313}
  END_SLK_CLC
  SLK 0.313
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.313} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.313} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.491} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {2.214} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.277} {0.000} {0.776} {} {3.178} {3.491} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.777} {0.264} {3.192} {3.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.381} {0.000} {0.438} {} {3.573} {3.886} {} {3} {(1179.60, 727.50) (1177.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.438} {0.113} {3.575} {3.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.902} {0.000} {1.107} {} {4.476} {4.789} {} {14} {(1150.80, 694.50) (1146.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.026} {0.000} {1.109} {0.822} {4.503} {4.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.324} {0.000} {0.433} {} {4.827} {5.140} {} {1} {(1122.00, 430.50) (1124.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.433} {0.044} {4.828} {5.141} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.161} {0.000} {0.307} {} {4.989} {5.302} {} {1} {(1172.40, 430.50) (1177.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.034} {4.990} {5.303} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.128} {} {5.295} {5.608} {} {1} {(1179.60, 391.50) (1184.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.037} {5.297} {5.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.568} {0.000} {0.774} {} {5.865} {6.178} {} {8} {(1172.40, 394.50) (1165.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.016} {0.000} {0.775} {0.333} {5.881} {6.194} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.310} {} {6.106} {6.419} {} {1} {(1234.80, 547.50) (1242.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.001} {0.000} {0.310} {0.027} {6.107} {6.420} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.313} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.313} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.135} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.447} {0.000} {2.740} {6.111} {1.625} {1.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.618}
    {-} {Setup} {1.756}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.412}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.096}
    {=} {Slack Time} {0.316}
  END_SLK_CLC
  SLK 0.316
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.316} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.316} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.493} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {2.216} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.277} {0.000} {0.776} {} {3.178} {3.493} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.777} {0.264} {3.192} {3.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.381} {0.000} {0.438} {} {3.573} {3.888} {} {3} {(1179.60, 727.50) (1177.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.438} {0.113} {3.575} {3.890} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.902} {0.000} {1.107} {} {4.476} {4.792} {} {14} {(1150.80, 694.50) (1146.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.026} {0.000} {1.109} {0.822} {4.503} {4.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.324} {0.000} {0.433} {} {4.827} {5.142} {} {1} {(1122.00, 430.50) (1124.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.433} {0.044} {4.828} {5.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.161} {0.000} {0.307} {} {4.989} {5.305} {} {1} {(1172.40, 430.50) (1177.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.034} {4.990} {5.306} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.128} {} {5.295} {5.611} {} {1} {(1179.60, 391.50) (1184.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.037} {5.297} {5.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.568} {0.000} {0.774} {} {5.865} {6.180} {} {8} {(1172.40, 394.50) (1165.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.015} {0.000} {0.775} {0.333} {5.880} {6.195} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142} {B} {v} {Y} {^} {} {MUX2X1} {0.216} {0.000} {0.304} {} {6.096} {6.411} {} {1} {(1230.00, 454.50) (1237.20, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.000} {0.000} {0.304} {0.023} {6.096} {6.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.316} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.316} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.138} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.440} {0.000} {2.740} {6.111} {1.618} {1.302} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.626}
    {-} {Setup} {1.756}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.420}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.102}
    {=} {Slack Time} {0.317}
  END_SLK_CLC
  SLK 0.317
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.317} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.317} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.495} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {2.218} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.277} {0.000} {0.776} {} {3.178} {3.495} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.777} {0.264} {3.192} {3.510} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.381} {0.000} {0.438} {} {3.573} {3.890} {} {3} {(1179.60, 727.50) (1177.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.438} {0.113} {3.575} {3.892} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.902} {0.000} {1.107} {} {4.476} {4.794} {} {14} {(1150.80, 694.50) (1146.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.026} {0.000} {1.109} {0.822} {4.503} {4.820} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.324} {0.000} {0.433} {} {4.827} {5.144} {} {1} {(1122.00, 430.50) (1124.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.433} {0.044} {4.828} {5.145} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.161} {0.000} {0.307} {} {4.989} {5.307} {} {1} {(1172.40, 430.50) (1177.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.034} {4.990} {5.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.128} {} {5.295} {5.613} {} {1} {(1179.60, 391.50) (1184.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.037} {5.297} {5.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.568} {0.000} {0.774} {} {5.865} {6.182} {} {8} {(1172.40, 394.50) (1165.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.017} {0.000} {0.775} {0.333} {5.882} {6.199} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.306} {} {6.102} {6.419} {} {1} {(1170.00, 547.50) (1177.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.306} {0.024} {6.102} {6.420} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.317} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.317} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.140} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.448} {0.000} {2.740} {6.111} {1.626} {1.308} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.623}
    {-} {Setup} {1.757}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.416}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.091}
    {=} {Slack Time} {0.325}
  END_SLK_CLC
  SLK 0.325
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.325} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.325} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.503} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {2.226} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.277} {0.000} {0.776} {} {3.178} {3.503} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.777} {0.264} {3.192} {3.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.381} {0.000} {0.438} {} {3.573} {3.898} {} {3} {(1179.60, 727.50) (1177.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.438} {0.113} {3.575} {3.900} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.902} {0.000} {1.107} {} {4.476} {4.801} {} {14} {(1150.80, 694.50) (1146.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.026} {0.000} {1.109} {0.822} {4.503} {4.828} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.324} {0.000} {0.433} {} {4.827} {5.152} {} {1} {(1122.00, 430.50) (1124.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.433} {0.044} {4.828} {5.153} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.161} {0.000} {0.307} {} {4.989} {5.315} {} {1} {(1172.40, 430.50) (1177.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.034} {4.990} {5.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.128} {} {5.295} {5.621} {} {1} {(1179.60, 391.50) (1184.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.037} {5.297} {5.622} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.568} {0.000} {0.774} {} {5.865} {6.190} {} {8} {(1172.40, 394.50) (1165.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.011} {0.000} {0.775} {0.333} {5.876} {6.201} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {v} {Y} {^} {} {MUX2X1} {0.215} {0.000} {0.303} {} {6.091} {6.416} {} {1} {(1201.20, 454.50) (1208.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.000} {0.000} {0.303} {0.022} {6.091} {6.416} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.325} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.325} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.147} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.445} {0.000} {2.740} {6.111} {1.623} {1.298} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.625}
    {-} {Setup} {1.757}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.419}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.092}
    {=} {Slack Time} {0.326}
  END_SLK_CLC
  SLK 0.326
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.326} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.326} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.504} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.723} {0.000} {2.760} {6.111} {1.901} {2.227} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.277} {0.000} {0.776} {} {3.178} {3.504} {} {7} {(1225.20, 748.50) (1249.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.777} {0.264} {3.192} {3.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.381} {0.000} {0.438} {} {3.573} {3.899} {} {3} {(1179.60, 727.50) (1177.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.438} {0.113} {3.575} {3.901} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.902} {0.000} {1.107} {} {4.476} {4.802} {} {14} {(1150.80, 694.50) (1146.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.026} {0.000} {1.109} {0.822} {4.503} {4.829} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.324} {0.000} {0.433} {} {4.827} {5.153} {} {1} {(1122.00, 430.50) (1124.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.433} {0.044} {4.828} {5.154} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.161} {0.000} {0.307} {} {4.989} {5.316} {} {1} {(1172.40, 430.50) (1177.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.034} {4.990} {5.316} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.305} {0.000} {0.128} {} {5.295} {5.622} {} {1} {(1179.60, 391.50) (1184.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.037} {5.297} {5.623} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.568} {0.000} {0.774} {} {5.865} {6.191} {} {8} {(1172.40, 394.50) (1165.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.016} {0.000} {0.775} {0.333} {5.880} {6.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {B} {v} {Y} {^} {} {MUX2X1} {0.212} {0.000} {0.300} {} {6.092} {6.418} {} {1} {(1232.40, 514.50) (1239.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.000} {0.000} {0.300} {0.021} {6.092} {6.419} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.326} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.326} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.148} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.447} {0.000} {2.740} {6.111} {1.625} {1.299} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.448}
    {-} {Setup} {0.260}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.738}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.392}
    {=} {Slack Time} {0.346}
  END_SLK_CLC
  SLK 0.346
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.346} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.346} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.524} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.558} {0.000} {2.757} {6.111} {1.735} {2.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.185} {0.000} {0.744} {} {2.920} {3.266} {} {7} {(896.40, 1093.50) (872.40, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.008} {0.000} {0.745} {0.271} {2.928} {3.274} {} {} {} 
    INST {I0/LD/CTRL/U88} {A} {^} {Y} {v} {} {INVX2} {0.315} {0.000} {0.363} {} {3.243} {3.590} {} {4} {(673.20, 1030.50) (675.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.006} {0.000} {0.363} {0.166} {3.250} {3.596} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {v} {Y} {^} {} {NOR2X1} {0.181} {0.000} {0.272} {} {3.431} {3.777} {} {2} {(589.20, 1048.50) (591.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.272} {0.061} {3.431} {3.778} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX1} {0.451} {0.000} {0.497} {} {3.883} {4.229} {} {4} {(562.80, 1048.50) (560.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.001} {0.000} {0.497} {0.168} {3.884} {4.230} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.240} {0.000} {0.239} {} {4.123} {4.469} {} {1} {(548.40, 1027.50) (543.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.239} {0.033} {4.124} {4.470} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.199} {0.000} {0.192} {} {4.323} {4.669} {} {1} {(560.40, 988.50) (562.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.002} {0.000} {0.192} {0.056} {4.324} {4.670} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.321} {0.000} {0.463} {} {4.645} {4.991} {} {2} {(687.60, 1000.50) (685.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.463} {0.123} {4.648} {4.994} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.130} {0.000} {0.224} {} {4.778} {5.124} {} {1} {(610.80, 994.50) (618.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.224} {0.027} {4.779} {5.125} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC4_n13} {A} {v} {Y} {v} {} {BUFX2} {0.586} {0.000} {0.564} {} {5.365} {5.711} {} {9} {(618.00, 934.50) (622.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN4_n13} {} {0.005} {0.000} {0.564} {0.423} {5.369} {5.715} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.097} {0.000} {0.194} {} {5.466} {5.812} {} {1} {(618.00, 913.50) (620.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.000} {0.000} {0.194} {0.020} {5.466} {5.812} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.492} {0.000} {0.495} {} {5.958} {6.304} {} {8} {(639.60, 907.50) (644.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN16_n12} {} {0.006} {0.000} {0.495} {0.368} {5.964} {6.310} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {B} {^} {Y} {v} {} {AOI22X1} {0.243} {0.000} {0.274} {} {6.207} {6.553} {} {1} {(541.20, 910.50) (538.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n27} {} {0.001} {0.000} {0.274} {0.043} {6.208} {6.554} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {C} {v} {Y} {^} {} {OAI21X1} {0.183} {0.000} {0.373} {} {6.391} {6.737} {} {1} {(483.60, 877.50) (483.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.373} {0.033} {6.392} {6.738} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.346} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.346} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.168} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.270} {0.000} {1.883} {6.111} {0.448} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.823}
    {-} {Setup} {1.751}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.622}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.254}
    {=} {Slack Time} {0.368}
  END_SLK_CLC
  SLK 0.368
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.368} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.368} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.546} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.631} {0.000} {2.759} {6.111} {1.808} {2.177} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.209} {0.000} {0.779} {} {3.017} {3.386} {} {7} {(1138.80, 868.50) (1162.80, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.019} {0.000} {0.779} {0.284} {3.036} {3.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.381} {0.000} {0.423} {} {3.418} {3.786} {} {6} {(1220.40, 691.50) (1218.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.423} {0.218} {3.423} {3.792} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.265} {0.000} {0.423} {} {3.689} {4.057} {} {3} {(1160.40, 673.50) (1162.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.423} {0.107} {3.689} {4.057} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.897} {0.000} {1.145} {} {4.586} {4.955} {} {14} {(1136.40, 667.50) (1131.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.051} {0.000} {1.150} {0.841} {4.638} {5.006} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {D} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.436} {} {4.859} {5.227} {} {1} {(1052.40, 451.50) (1054.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.001} {0.000} {0.436} {0.046} {4.860} {5.229} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.163} {0.000} {0.310} {} {5.024} {5.392} {} {1} {(1023.60, 430.50) (1028.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.310} {0.035} {5.024} {5.393} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.135} {} {5.337} {5.705} {} {1} {(1033.20, 391.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.135} {0.041} {5.338} {5.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.661} {0.000} {0.906} {} {5.999} {6.367} {} {8} {(1028.40, 367.50) (1021.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.016} {0.000} {0.906} {0.396} {6.015} {6.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269} {B} {v} {Y} {^} {} {MUX2X1} {0.238} {0.000} {0.343} {} {6.253} {6.621} {} {1} {(1057.20, 574.50) (1064.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.343} {0.025} {6.254} {6.622} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.368} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.368} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.191} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.645} {0.000} {2.759} {6.111} {1.823} {1.454} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.821}
    {-} {Setup} {1.753}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.618}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.249}
    {=} {Slack Time} {0.370}
  END_SLK_CLC
  SLK 0.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.370} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.370} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.548} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.631} {0.000} {2.759} {6.111} {1.808} {2.178} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.209} {0.000} {0.779} {} {3.017} {3.387} {} {7} {(1138.80, 868.50) (1162.80, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.019} {0.000} {0.779} {0.284} {3.036} {3.406} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.381} {0.000} {0.423} {} {3.418} {3.787} {} {6} {(1220.40, 691.50) (1218.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.006} {0.000} {0.423} {0.218} {3.423} {3.793} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.265} {0.000} {0.423} {} {3.689} {4.059} {} {3} {(1160.40, 673.50) (1162.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.423} {0.107} {3.689} {4.059} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n174} {A} {^} {Y} {^} {} {BUFX2} {0.897} {0.000} {1.145} {} {4.586} {4.956} {} {14} {(1136.40, 667.50) (1131.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n174} {} {0.051} {0.000} {1.150} {0.841} {4.638} {5.007} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {D} {^} {Y} {v} {} {AOI22X1} {0.221} {0.000} {0.436} {} {4.859} {5.229} {} {1} {(1052.40, 451.50) (1054.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.001} {0.000} {0.436} {0.046} {4.860} {5.230} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.163} {0.000} {0.310} {} {5.024} {5.393} {} {1} {(1023.60, 430.50) (1028.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.310} {0.035} {5.024} {5.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.135} {} {5.337} {5.706} {} {1} {(1033.20, 391.50) (1038.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.135} {0.041} {5.338} {5.708} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.661} {0.000} {0.906} {} {5.999} {6.369} {} {8} {(1028.40, 367.50) (1021.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.016} {0.000} {0.906} {0.396} {6.015} {6.385} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.340} {} {6.248} {6.618} {} {1} {(1006.80, 574.50) (1014.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.340} {0.023} {6.249} {6.618} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.370} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.370} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.192} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.644} {0.000} {2.759} {6.111} {1.821} {1.452} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.477}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.732}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.357}
    {=} {Slack Time} {0.375}
  END_SLK_CLC
  SLK 0.375
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.375} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.375} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.553} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.558} {0.000} {2.757} {6.111} {1.735} {2.110} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.185} {0.000} {0.744} {} {2.920} {3.295} {} {7} {(896.40, 1093.50) (872.40, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.008} {0.000} {0.745} {0.271} {2.928} {3.303} {} {} {} 
    INST {I0/LD/CTRL/U88} {A} {^} {Y} {v} {} {INVX2} {0.315} {0.000} {0.363} {} {3.244} {3.619} {} {4} {(673.20, 1030.50) (675.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.006} {0.000} {0.363} {0.166} {3.250} {3.625} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {v} {Y} {^} {} {NOR2X1} {0.181} {0.000} {0.272} {} {3.431} {3.806} {} {2} {(589.20, 1048.50) (591.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.272} {0.061} {3.432} {3.807} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX1} {0.451} {0.000} {0.497} {} {3.883} {4.258} {} {4} {(562.80, 1048.50) (560.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.001} {0.000} {0.497} {0.168} {3.884} {4.259} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.240} {0.000} {0.239} {} {4.123} {4.498} {} {1} {(548.40, 1027.50) (543.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.239} {0.033} {4.124} {4.499} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.199} {0.000} {0.192} {} {4.323} {4.698} {} {1} {(560.40, 988.50) (562.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.002} {0.000} {0.192} {0.056} {4.324} {4.699} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.321} {0.000} {0.463} {} {4.645} {5.020} {} {2} {(687.60, 1000.50) (685.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.463} {0.123} {4.648} {5.023} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.130} {0.000} {0.224} {} {4.778} {5.153} {} {1} {(610.80, 994.50) (618.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.224} {0.027} {4.779} {5.154} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC4_n13} {A} {v} {Y} {v} {} {BUFX2} {0.586} {0.000} {0.564} {} {5.365} {5.740} {} {9} {(618.00, 934.50) (622.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN4_n13} {} {0.005} {0.000} {0.564} {0.423} {5.369} {5.744} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.097} {0.000} {0.194} {} {5.466} {5.841} {} {1} {(618.00, 913.50) (620.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.000} {0.000} {0.194} {0.020} {5.466} {5.841} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.492} {0.000} {0.495} {} {5.958} {6.333} {} {8} {(639.60, 907.50) (644.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN16_n12} {} {0.004} {0.000} {0.495} {0.368} {5.963} {6.338} {} {} {} 
    INST {I0/LD/T_SR_1/U15} {B} {^} {Y} {v} {} {AOI22X1} {0.233} {0.000} {0.266} {} {6.196} {6.571} {} {1} {(622.80, 871.50) (620.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n15} {} {0.001} {0.000} {0.266} {0.038} {6.197} {6.572} {} {} {} 
    INST {I0/LD/T_SR_1/U14} {C} {v} {Y} {^} {} {OAI21X1} {0.160} {0.000} {0.355} {} {6.357} {6.732} {} {1} {(574.80, 844.50) (574.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n36} {} {0.001} {0.000} {0.355} {0.023} {6.357} {6.732} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.375} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.375} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.197} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.299} {0.000} {1.930} {6.111} {0.477} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.477}
    {-} {Setup} {0.276}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.751}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.351}
    {=} {Slack Time} {0.400}
  END_SLK_CLC
  SLK 0.400
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.400} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.400} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.578} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.558} {0.000} {2.757} {6.111} {1.735} {2.135} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.185} {0.000} {0.744} {} {2.920} {3.320} {} {7} {(896.40, 1093.50) (872.40, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.008} {0.000} {0.745} {0.271} {2.928} {3.328} {} {} {} 
    INST {I0/LD/CTRL/U88} {A} {^} {Y} {v} {} {INVX2} {0.315} {0.000} {0.363} {} {3.244} {3.643} {} {4} {(673.20, 1030.50) (675.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.006} {0.000} {0.363} {0.166} {3.250} {3.650} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {v} {Y} {^} {} {NOR2X1} {0.181} {0.000} {0.272} {} {3.431} {3.831} {} {2} {(589.20, 1048.50) (591.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.272} {0.061} {3.432} {3.831} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX1} {0.451} {0.000} {0.497} {} {3.883} {4.283} {} {4} {(562.80, 1048.50) (560.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.001} {0.000} {0.497} {0.168} {3.884} {4.283} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.240} {0.000} {0.239} {} {4.123} {4.523} {} {1} {(548.40, 1027.50) (543.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.239} {0.033} {4.124} {4.524} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.199} {0.000} {0.192} {} {4.323} {4.723} {} {1} {(560.40, 988.50) (562.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.002} {0.000} {0.192} {0.056} {4.324} {4.724} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.321} {0.000} {0.463} {} {4.645} {5.045} {} {2} {(687.60, 1000.50) (685.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.463} {0.123} {4.648} {5.048} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.130} {0.000} {0.224} {} {4.778} {5.178} {} {1} {(610.80, 994.50) (618.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.224} {0.027} {4.779} {5.179} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC4_n13} {A} {v} {Y} {v} {} {BUFX2} {0.586} {0.000} {0.564} {} {5.365} {5.764} {} {9} {(618.00, 934.50) (622.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN4_n13} {} {0.005} {0.000} {0.564} {0.423} {5.369} {5.769} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.097} {0.000} {0.194} {} {5.466} {5.866} {} {1} {(618.00, 913.50) (620.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.000} {0.000} {0.194} {0.020} {5.466} {5.866} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.492} {0.000} {0.495} {} {5.958} {6.358} {} {8} {(639.60, 907.50) (644.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN16_n12} {} {0.006} {0.000} {0.495} {0.368} {5.964} {6.363} {} {} {} 
    INST {I0/LD/T_SR_1/U12} {B} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.253} {} {6.182} {6.581} {} {1} {(541.20, 871.50) (538.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n11} {} {0.001} {0.000} {0.253} {0.030} {6.182} {6.582} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {C} {v} {Y} {^} {} {OAI21X1} {0.168} {0.000} {0.366} {} {6.350} {6.750} {} {1} {(526.80, 844.50) (526.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n28} {} {0.001} {0.000} {0.366} {0.029} {6.351} {6.751} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.400} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.400} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.222} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.299} {0.000} {1.930} {6.111} {0.477} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[0]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.235}
    {-} {Setup} {0.289}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.496}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.011}
    {=} {Slack Time} {0.485}
  END_SLK_CLC
  SLK 0.485
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.485} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.485} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.662} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.558} {0.000} {2.757} {6.111} {1.735} {2.220} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.185} {0.000} {0.744} {} {2.920} {3.405} {} {7} {(896.40, 1093.50) (872.40, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.008} {0.000} {0.745} {0.271} {2.928} {3.413} {} {} {} 
    INST {I0/LD/CTRL/U88} {A} {^} {Y} {v} {} {INVX2} {0.315} {0.000} {0.363} {} {3.244} {3.728} {} {4} {(673.20, 1030.50) (675.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.006} {0.000} {0.363} {0.166} {3.250} {3.734} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {v} {Y} {^} {} {NOR2X1} {0.181} {0.000} {0.272} {} {3.431} {3.915} {} {2} {(589.20, 1048.50) (591.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.272} {0.061} {3.432} {3.916} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX1} {0.451} {0.000} {0.497} {} {3.883} {4.368} {} {4} {(562.80, 1048.50) (560.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.004} {0.000} {0.497} {0.168} {3.887} {4.371} {} {} {} 
    INST {I0/LD/CTRL/U55} {A} {v} {Y} {^} {} {OAI21X1} {0.401} {0.000} {0.482} {} {4.287} {4.772} {} {3} {(618.00, 1051.50) (625.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.002} {0.000} {0.482} {0.158} {4.289} {4.774} {} {} {} 
    INST {I0/LD/CTRL/U50} {C} {^} {Y} {v} {} {AOI21X1} {0.218} {0.000} {0.236} {} {4.507} {4.992} {} {1} {(603.60, 1093.50) (603.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.001} {0.000} {0.236} {0.029} {4.508} {4.992} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {v} {Y} {^} {} {OAI21X1} {0.415} {0.000} {0.534} {} {4.923} {5.408} {} {3} {(608.40, 1117.50) (608.40, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.004} {0.000} {0.534} {0.169} {4.927} {5.412} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {^} {Y} {v} {} {OAI21X1} {0.200} {0.000} {0.289} {} {5.128} {5.612} {} {1} {(546.00, 1150.50) (538.80, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.002} {0.000} {0.289} {0.066} {5.130} {5.614} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {v} {Y} {^} {} {OAI21X1} {0.567} {0.000} {0.707} {} {5.697} {6.182} {} {5} {(740.40, 1144.50) (740.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.001} {0.000} {0.707} {0.245} {5.698} {6.183} {} {} {} 
    INST {I0/LD/CTRL/U11} {S} {^} {Y} {^} {} {MUX2X1} {0.312} {0.000} {0.271} {} {6.011} {6.495} {} {1} {(692.40, 1174.50) (682.80, 1171.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n96} {} {0.001} {0.000} {0.271} {0.025} {6.011} {6.496} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.485} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.485} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.307} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.057} {0.000} {1.078} {6.111} {0.235} {-0.250} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_plus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_plus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.439}
    {-} {Setup} {0.490}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.498}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.971}
    {=} {Slack Time} {0.527}
  END_SLK_CLC
  SLK 0.527
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.527} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.527} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.705} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.558} {0.000} {2.757} {6.111} {1.735} {2.262} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.293} {0.000} {0.798} {} {3.028} {3.555} {} {7} {(896.40, 1093.50) (872.40, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.008} {0.000} {0.799} {0.271} {3.036} {3.564} {} {} {} 
    INST {I0/LD/CTRL/U88} {A} {v} {Y} {^} {} {INVX2} {0.376} {0.000} {0.367} {} {3.413} {3.940} {} {4} {(673.20, 1030.50) (675.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.368} {0.166} {3.416} {3.944} {} {} {} 
    INST {I0/LD/CTRL/U87} {A} {^} {Y} {v} {} {NOR2X1} {0.378} {0.000} {0.406} {} {3.794} {4.321} {} {3} {(697.20, 1093.50) (699.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.001} {0.000} {0.406} {0.093} {3.795} {4.323} {} {} {} 
    INST {I0/LD/CTRL/U81} {B} {v} {Y} {^} {} {NAND2X1} {0.319} {0.000} {0.344} {} {4.114} {4.641} {} {2} {(723.60, 1117.50) (726.00, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.002} {0.000} {0.344} {0.087} {4.116} {4.643} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.424} {0.000} {0.527} {} {4.541} {5.068} {} {5} {(790.80, 1117.50) (793.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.527} {0.233} {4.543} {5.071} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.354} {0.000} {0.400} {} {4.898} {5.425} {} {2} {(790.80, 994.50) (788.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.400} {0.124} {4.901} {5.428} {} {} {} 
    INST {I0/LD/CTRL/U76} {B} {^} {Y} {v} {} {NAND3X1} {0.115} {0.000} {0.310} {} {5.016} {5.543} {} {1} {(694.80, 1027.50) (690.00, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n68} {} {0.002} {0.000} {0.310} {0.059} {5.018} {5.545} {} {} {} 
    INST {I0/LD/CTRL/U69} {A} {v} {Y} {v} {} {OR2X1} {0.373} {0.000} {0.306} {} {5.391} {5.918} {} {2} {(594.00, 988.50) (586.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/bus_mode_int[0]} {} {0.003} {0.000} {0.306} {0.100} {5.393} {5.921} {} {} {} 
    INST {I0/LD/OCTRL/U11} {A} {v} {Y} {^} {} {INVX1} {0.241} {0.000} {0.239} {} {5.635} {6.162} {} {2} {(378.00, 928.50) (375.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n3} {} {0.001} {0.000} {0.239} {0.074} {5.635} {6.162} {} {} {} 
    INST {I0/LD/OCTRL/U10} {B} {^} {Y} {v} {} {NOR2X1} {0.189} {0.000} {0.193} {} {5.824} {6.351} {} {1} {(363.60, 934.50) (361.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n6} {} {0.001} {0.000} {0.193} {0.040} {5.825} {6.352} {} {} {} 
    INST {I0/LD/OCTRL/U8} {B} {v} {Y} {^} {} {MUX2X1} {0.145} {0.000} {0.177} {} {5.970} {6.497} {} {1} {(375.60, 907.50) (382.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n10} {} {0.001} {0.000} {0.177} {0.029} {5.971} {6.498} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.527} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.527} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.349} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.261} {0.000} {1.865} {6.111} {0.439} {-0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_minus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_minus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.526}
    {-} {Setup} {0.521}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.556}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.956}
    {=} {Slack Time} {0.600}
  END_SLK_CLC
  SLK 0.600
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.600} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.600} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.777} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.558} {0.000} {2.757} {6.111} {1.735} {2.335} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.185} {0.000} {0.744} {} {2.920} {3.520} {} {7} {(896.40, 1093.50) (872.40, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.008} {0.000} {0.745} {0.271} {2.928} {3.528} {} {} {} 
    INST {I0/LD/CTRL/U88} {A} {^} {Y} {v} {} {INVX2} {0.315} {0.000} {0.363} {} {3.243} {3.843} {} {4} {(673.20, 1030.50) (675.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.006} {0.000} {0.363} {0.166} {3.250} {3.849} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {v} {Y} {^} {} {NOR2X1} {0.181} {0.000} {0.272} {} {3.431} {4.030} {} {2} {(589.20, 1048.50) (591.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.272} {0.061} {3.431} {4.031} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX1} {0.451} {0.000} {0.497} {} {3.883} {4.483} {} {4} {(562.80, 1048.50) (560.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.001} {0.000} {0.497} {0.168} {3.884} {4.483} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.240} {0.000} {0.239} {} {4.123} {4.723} {} {1} {(548.40, 1027.50) (543.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.239} {0.033} {4.124} {4.724} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.199} {0.000} {0.192} {} {4.323} {4.922} {} {1} {(560.40, 988.50) (562.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.002} {0.000} {0.192} {0.056} {4.324} {4.924} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.321} {0.000} {0.463} {} {4.645} {5.245} {} {2} {(687.60, 1000.50) (685.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.463} {0.123} {4.648} {5.248} {} {} {} 
    INST {I0/LD/U13} {S} {^} {Y} {^} {} {MUX2X1} {0.271} {0.000} {0.182} {} {4.919} {5.519} {} {1} {(481.20, 967.50) (471.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n2} {} {0.000} {0.000} {0.182} {0.020} {4.919} {5.519} {} {} {} 
    INST {I0/LD/U12} {A} {^} {Y} {v} {} {INVX1} {0.342} {0.000} {0.381} {} {5.261} {5.861} {} {2} {(452.40, 973.50) (450.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n3} {} {0.004} {0.000} {0.381} {0.128} {5.265} {5.864} {} {} {} 
    INST {I0/LD/ENC/U2} {B} {v} {Y} {v} {} {XNOR2X1} {0.278} {0.000} {0.191} {} {5.543} {6.142} {} {2} {(361.20, 970.50) (366.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/tx_value_int} {} {0.001} {0.000} {0.191} {0.056} {5.544} {6.143} {} {} {} 
    INST {I0/LD/OCTRL/U7} {A} {v} {Y} {^} {} {INVX1} {0.148} {0.000} {0.145} {} {5.692} {6.292} {} {1} {(356.40, 913.50) (358.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.001} {0.000} {0.145} {0.042} {5.693} {6.292} {} {} {} 
    INST {I0/LD/OCTRL/U6} {B} {^} {Y} {v} {} {MUX2X1} {0.140} {0.000} {0.244} {} {5.833} {6.433} {} {1} {(366.00, 874.50) (358.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n4} {} {0.001} {0.000} {0.244} {0.038} {5.834} {6.434} {} {} {} 
    INST {I0/LD/OCTRL/U5} {B} {v} {Y} {^} {} {NOR2X1} {0.122} {0.000} {0.143} {} {5.956} {6.555} {} {1} {(375.60, 847.50) (378.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n11} {} {0.001} {0.000} {0.143} {0.028} {5.956} {6.556} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.600} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.600} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.422} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {0.349} {0.000} {2.012} {6.111} {0.526} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.868}
    {-} {Setup} {0.451}
    {+} {Phase Shift} {6.600}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {7.967}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.360}
    {=} {Slack Time} {0.607}
  END_SLK_CLC
  SLK 0.607
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.607} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.607} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {0.785} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.558} {0.000} {2.757} {6.111} {1.735} {2.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.293} {0.000} {0.798} {} {3.028} {3.636} {} {7} {(896.40, 1093.50) (872.40, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.008} {0.000} {0.799} {0.271} {3.036} {3.644} {} {} {} 
    INST {I0/LD/CTRL/U88} {A} {v} {Y} {^} {} {INVX2} {0.376} {0.000} {0.367} {} {3.413} {4.020} {} {4} {(673.20, 1030.50) (675.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.368} {0.166} {3.416} {4.024} {} {} {} 
    INST {I0/LD/CTRL/U87} {A} {^} {Y} {v} {} {NOR2X1} {0.378} {0.000} {0.406} {} {3.794} {4.401} {} {3} {(697.20, 1093.50) (699.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.001} {0.000} {0.406} {0.093} {3.795} {4.403} {} {} {} 
    INST {I0/LD/CTRL/U81} {B} {v} {Y} {^} {} {NAND2X1} {0.319} {0.000} {0.344} {} {4.114} {4.721} {} {2} {(723.60, 1117.50) (726.00, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.002} {0.000} {0.344} {0.087} {4.116} {4.723} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.424} {0.000} {0.527} {} {4.541} {5.148} {} {5} {(790.80, 1117.50) (793.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.527} {0.233} {4.543} {5.151} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.354} {0.000} {0.400} {} {4.898} {5.505} {} {2} {(790.80, 994.50) (788.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.400} {0.124} {4.901} {5.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.481} {0.000} {0.549} {} {5.382} {5.989} {} {3} {(968.40, 994.50) (970.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.005} {0.000} {0.549} {0.154} {5.387} {5.994} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.254} {0.000} {0.206} {} {5.641} {6.248} {} {1} {(970.80, 1120.50) (973.20, 1117.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.206} {0.027} {5.641} {6.248} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX1} {0.253} {0.000} {0.257} {} {5.894} {6.501} {} {2} {(990.00, 1153.50) (992.40, 1150.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.257} {0.083} {5.894} {6.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.215} {0.000} {0.226} {} {6.109} {6.716} {} {1} {(1004.40, 1177.50) (1006.80, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.000} {0.000} {0.226} {0.058} {6.109} {6.716} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.521} {0.000} {0.670} {} {6.630} {7.237} {} {5} {(1028.40, 1171.50) (1038.00, 1174.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.003} {0.000} {0.670} {0.245} {6.633} {7.240} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {^} {Y} {v} {} {XOR2X1} {0.393} {0.000} {0.290} {} {7.026} {7.633} {} {2} {(1057.20, 1150.50) (1050.00, 1147.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.290} {0.105} {7.029} {7.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.330} {0.000} {0.319} {} {7.359} {7.966} {} {2} {(1057.20, 1111.50) (1050.00, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.001} {0.000} {0.319} {0.103} {7.360} {7.967} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.607} {} {1} {(354.15, 1536.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.607} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.178} {0.000} {0.657} {} {0.178} {-0.429} {} {135} {(354.15, 1536.30) (388.80, 1272.30)} 
    NET {} {} {} {} {} {nclk} {} {1.690} {0.000} {2.759} {6.111} {1.868} {1.261} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76

