#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Jun 15 12:06:51 2017
# Process ID: 103600
# Current directory: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_axi_chip2chip_0_0_synth_1
# Command line: vivado -log b2000t_c2c_bram_axi_chip2chip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_axi_chip2chip_0_0.tcl
# Log file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_axi_chip2chip_0_0_synth_1/b2000t_c2c_bram_axi_chip2chip_0_0.vds
# Journal file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_axi_chip2chip_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source b2000t_c2c_bram_axi_chip2chip_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1249.188 ; gain = 234.000 ; free physical = 86894 ; free virtual = 190085
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_chip2chip_0_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/synth/b2000t_c2c_bram_axi_chip2chip_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_chip2chip_0_0' (47#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/synth/b2000t_c2c_bram_axi_chip2chip_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:02:40 ; elapsed = 00:02:41 . Memory (MB): peak = 1495.434 ; gain = 480.246 ; free physical = 87273 ; free virtual = 190470
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:40 ; elapsed = 00:02:41 . Memory (MB): peak = 1495.434 ; gain = 480.246 ; free physical = 87273 ; free virtual = 190469
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2127.562 ; gain = 0.004 ; free physical = 86798 ; free virtual = 189994
Finished Constraint Validation : Time (s): cpu = 00:03:20 ; elapsed = 00:03:22 . Memory (MB): peak = 2127.562 ; gain = 1112.375 ; free physical = 86797 ; free virtual = 189994
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:20 ; elapsed = 00:03:22 . Memory (MB): peak = 2127.562 ; gain = 1112.375 ; free physical = 86797 ; free virtual = 189994
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:21 ; elapsed = 00:03:22 . Memory (MB): peak = 2127.562 ; gain = 1112.375 ; free physical = 86797 ; free virtual = 189994
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:23 ; elapsed = 00:03:24 . Memory (MB): peak = 2127.562 ; gain = 1112.375 ; free physical = 86794 ; free virtual = 189990
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:35 ; elapsed = 00:03:36 . Memory (MB): peak = 2127.562 ; gain = 1112.375 ; free physical = 86748 ; free virtual = 189945
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name           | RTL Object                                                                                                                                                                       | Inference      | Size (Depth x Width) | Primitives   | 
+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|axi_chip2chip_v4_2_11 | slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 3              | RAM64M x 4   | 
+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:43 ; elapsed = 00:03:45 . Memory (MB): peak = 2127.562 ; gain = 1112.375 ; free physical = 86695 ; free virtual = 189892
Finished Timing Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:03:45 . Memory (MB): peak = 2127.562 ; gain = 1112.375 ; free physical = 86692 ; free virtual = 189889
Finished Technology Mapping : Time (s): cpu = 00:03:44 ; elapsed = 00:03:46 . Memory (MB): peak = 2138.406 ; gain = 1123.219 ; free physical = 86660 ; free virtual = 189857
Finished IO Insertion : Time (s): cpu = 00:03:45 ; elapsed = 00:03:47 . Memory (MB): peak = 2138.410 ; gain = 1123.223 ; free physical = 86660 ; free virtual = 189857
Finished Renaming Generated Instances : Time (s): cpu = 00:03:45 ; elapsed = 00:03:47 . Memory (MB): peak = 2138.410 ; gain = 1123.223 ; free physical = 86660 ; free virtual = 189857
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:45 ; elapsed = 00:03:47 . Memory (MB): peak = 2138.410 ; gain = 1123.223 ; free physical = 86660 ; free virtual = 189857
Finished Renaming Generated Ports : Time (s): cpu = 00:03:45 ; elapsed = 00:03:47 . Memory (MB): peak = 2138.410 ; gain = 1123.223 ; free physical = 86660 ; free virtual = 189857
Finished Handling Custom Attributes : Time (s): cpu = 00:03:45 ; elapsed = 00:03:47 . Memory (MB): peak = 2138.410 ; gain = 1123.223 ; free physical = 86660 ; free virtual = 189857
Finished Renaming Generated Nets : Time (s): cpu = 00:03:46 ; elapsed = 00:03:47 . Memory (MB): peak = 2138.410 ; gain = 1123.223 ; free physical = 86660 ; free virtual = 189857

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    26|
|2     |LUT1     |    42|
|3     |LUT2     |   198|
|4     |LUT3     |   214|
|5     |LUT4     |   176|
|6     |LUT5     |   119|
|7     |LUT6     |   227|
|8     |MUXCY    |    40|
|9     |RAM64M   |     4|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     3|
|12    |SRLC32E  |     4|
|13    |FDCE     |   500|
|14    |FDPE     |   128|
|15    |FDRE     |  1120|
|16    |FDSE     |    29|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:46 ; elapsed = 00:03:47 . Memory (MB): peak = 2138.410 ; gain = 1123.223 ; free physical = 86660 ; free virtual = 189857
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.156 ; gain = 655.730 ; free physical = 86120 ; free virtual = 189317
synth_design: Time (s): cpu = 00:04:04 ; elapsed = 00:04:05 . Memory (MB): peak = 2882.156 ; gain = 1748.465 ; free physical = 86117 ; free virtual = 189314
