Reading resource constraints from BULB_resources/r/fpga_4Mul

Available resources:
RES00:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES01:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES02:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES03:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES04:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES05:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES06:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES07:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES08:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES09:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES10:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES11:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES12:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES13:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES14:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES15:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES16:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES17:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES18:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES19:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES20:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES21:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES22:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES23:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES24:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES25:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES26:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES27:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES28:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES29:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES30:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES31:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES32:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES33:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES34:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES35:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES36:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES37:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES38:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES39:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES40:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES41:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES42:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES43:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES44:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES45:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES46:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES47:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES48:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES49:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES50:		Mem, 
RES51:		Mem, 
RES52:		Mul, Div, 
RES53:		Mul, Div, 
RES54:		Mul, Div, 
RES55:		Mul, Div, 

Available operations:
Mem:		RES50, RES51, 
Add:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Sub:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Mul:		RES52, RES53, RES54, RES55, 
Div:		RES52, RES53, RES54, RES55, 
Shift:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
And:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Or:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Cmp:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Other:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Slack:		
A:		
B:		

PARSING INPUT GRAPH: graphs/RadioGatun32Digest-processBlock-170-1524.dot
DOING ASAP SCHEDULE
Found schedule of length 17 with 309 nodes

n3--236:IADD : [0:0]
n180--545:IADD : [0:0]
n8--294:IADD : [0:0]
n181--873:IXOR : [0:0]
n55--700:IADD : [0:0]
n176--766:IXOR : [0:0]
n254--673:IADD : [0:0]
n57--518:IADD : [0:0]
n251--754:IADD : [0:0]
n295--680:IADD : [0:0]
n175--921:IXOR : [0:0]
n137--734:IADD : [0:0]
n256--968:IXOR : [0:0]
n219--789:IXOR : [0:0]
n290--707:IADD : [0:0]
n171--837:IXOR : [0:0]
n286--565:IADD : [0:0]
n68--646:IADD : [0:0]
n166--572:IADD : [0:0]
n287--909:IXOR : [0:0]
n241--484:IADD : [0:0]
n29--592:IADD : [0:0]
n246--619:IADD : [0:0]
n28--370:DMA_LOAD(ref) : [0:1]
n72--435:IMUL : [0:3]
n74--179:IADD : [0:0]
n32--727:IADD : [0:0]
n282--849:IXOR : [0:0]
n283--813:IXOR : [0:0]
n280--376:IADD : [0:0]
n155--861:IXOR : [0:0]
n276--801:IXOR : [0:0]
n152--390:IADD : [0:0]
n230--1476:IMUL : [0:3]
n116--599:IADD : [0:0]
n81--404:IADD : [0:0]
n40--897:IXOR : [0:0]
n271--626:IADD : [0:0]
n151--464:IADD : [0:0]
n272--458:IADD : [0:0]
n86--538:IADD : [0:0]
n195--978:IXOR : [0:0]
n265--511:IADD : [0:0]
n188--885:IXOR : [0:0]
n269--653:IADD : [0:0]
n300--365:IADD : [0:0]
n267--777:IXOR : [0:0]
n305--347:IADD : [0:0]
n306--1521:IADD : [0:0]
n105--825:IXOR : [0:0]
n227--491:IADD : [0:0]
n307--172:IFLT : [0:0]
n308--354:IFNE : [0:0]
n2--280:DMA_LOAD : [1:2]
n91--838:IOR : [1:1]
n7--313:IADD : [1:1]
n73--223:DMA_LOAD : [1:2]
n98--186:IADD : [1:1]
n56--525:IFNE : [1:1]
n154--862:IOR : [1:1]
n275--802:IOR : [1:1]
n177--268:IADD : [1:1]
n133--814:IOR : [1:1]
n174--922:IOR : [1:1]
n131--255:IADD : [1:1]
n153--211:IADD : [1:1]
n136--741:IFNE : [1:1]
n17--767:IOR : [1:1]
n115--606:IFNE : [1:1]
n39--898:IOR : [1:1]
n299--366:IMUL : [1:4]
n179--552:IFNE : [1:1]
n118--886:IOR : [1:1]
n218--790:IOR : [1:1]
n238--301:IADD : [1:1]
n61--326:IADD : [1:1]
n150--471:IFNE : [1:1]
n194--979:IOR : [1:1]
n294--687:IFNE : [1:1]
n270--633:IFNE : [1:1]
n165--579:IFNE : [1:1]
n187--243:IADD : [1:1]
n144--910:IOR : [1:1]
n224--198:IADD : [1:1]
n268--660:IFNE : [1:1]
n203--850:IOR : [1:1]
n104--826:IOR : [1:1]
n200--338:DMA_LOAD : [1:2]
n101--874:IOR : [1:1]
n266--778:IOR : [1:1]
n289--714:IFNE : [1:1]
n226--498:IFNE : [1:1]
n1--887:IXOR : [2:2]
n90--839:IXOR : [2:2]
n93--314:DMA_LOAD : [2:3]
n96--875:IXOR : [2:2]
n54--702:DMA_LOAD : [2:3]
n31--729:DMA_LOAD : [2:3]
n97--187:DMA_LOAD : [2:3]
n34--212:DMA_LOAD : [2:3]
n160--851:IXOR : [2:2]
n77--911:IXOR : [2:2]
n132--815:IXOR : [2:2]
n16--768:IXOR : [2:2]
n130--779:IXOR : [2:2]
n15--899:IXOR : [2:2]
n135--648:DMA_LOAD : [2:3]
n217--675:DMA_LOAD : [2:3]
n259--567:DMA_LOAD : [2:3]
n215--791:IXOR : [2:2]
n139--923:IXOR : [2:2]
n80--406:DMA_LOAD : [2:3]
n85--540:DMA_LOAD : [2:3]
n63--256:DMA_LOAD : [2:3]
n293--594:DMA_LOAD : [2:3]
n65--378:DMA_LOAD : [2:3]
n250--756:DMA_LOAD : [2:3]
n173--486:DMA_LOAD : [2:3]
n170--302:DMA_LOAD : [2:3]
n88--621:DMA_LOAD : [2:3]
n22--863:IXOR : [2:2]
n264--513:DMA_LOAD : [2:3]
n24--392:DMA_LOAD : [2:3]
n262--327:DMA_LOAD : [2:3]
n48--269:DMA_LOAD : [2:3]
n125--803:IXOR : [2:2]
n225--827:IXOR : [2:2]
n223--199:DMA_LOAD : [2:3]
n207--244:DMA_LOAD : [2:3]
n248--460:DMA_LOAD : [2:3]
n0--1165:ISHL : [3:3]
n51--284:IAND : [3:3]
n95--1026:ISHL : [3:3]
n14--1069:IUSHR : [3:3]
n138--1107:IUSHR : [3:3]
n21--1132:IUSHR : [3:3]
n292--1094:IUSHR : [3:3]
n243--1209:IUSHR : [3:3]
n202--227:IAND : [3:3]
n167--1013:ISHL : [3:3]
n201--1119:IUSHR : [3:3]
n168--1018:IUSHR : [3:3]
n124--1152:ISHL : [3:3]
n129--1115:ISHL : [3:3]
n70--1064:ISHL : [3:3]
n76--1204:ISHL : [3:3]
n198--1127:ISHL : [3:3]
n199--342:IAND : [3:3]
n235--1102:ISHL : [3:3]
n159--990:ISHL : [3:3]
n117--1031:IUSHR : [3:3]
n89--1170:IUSHR : [3:3]
n45--1052:ISHL : [3:3]
n192--1157:IUSHR : [3:3]
n220--994:IUSHR : [3:3]
n46--1057:IUSHR : [3:3]
n263--1089:ISHL : [3:3]
n148--1191:ISHL : [3:3]
n149--1196:IUSHR : [3:3]
n92--318:IAND : [4:4]
n6--1095:IOR : [4:4]
n71--438:IADD : [4:4]
n30--597:IXOR : [4:4]
n261--331:IAND : [4:4]
n162--1108:IOR : [4:4]
n33--216:IAND : [4:4]
n110--1502:IADD : [4:4]
n79--1133:IOR : [4:4]
n13--1120:IOR : [4:4]
n197--1516:IADD : [4:4]
n279--516:IXOR : [4:4]
n257--191:IAND : [4:4]
n258--570:IXOR : [4:4]
n112--732:IXOR : [4:4]
n278--203:IAND : [4:4]
n216--678:IXOR : [4:4]
n190--543:IXOR : [4:4]
n83--1171:IOR : [4:4]
n191--1158:IOR : [4:4]
n62--260:IAND : [4:4]
n172--489:IXOR : [4:4]
n87--624:IXOR : [4:4]
n43--1197:IOR : [4:4]
n44--1058:IOR : [4:4]
n69--651:IXOR : [4:4]
n47--273:IAND : [4:4]
n100--1210:IOR : [4:4]
n185--1070:IOR : [4:4]
n120--705:IXOR : [4:4]
n169--306:IAND : [4:4]
n147--995:IOR : [4:4]
n302--759:IXOR : [4:4]
n247--462:IXOR : [4:4]
n206--248:IAND : [4:4]
n107--1019:IOR : [4:4]
n229--1488:IADD : [4:4]
n108--1032:IOR : [4:4]
n50--276:ISHL : [5:5]
n161--1304:IXOR : [5:5]
n184--1274:IXOR : [5:5]
n99--1382:IXOR : [5:5]
n182--1215:IXOR : [5:5]
n253--679:DMA_STORE : [5:6]
n111--733:DMA_STORE : [5:6]
n232--219:ISHL : [5:5]
n196--1517:DMA_LOAD : [5:6]
n38--321:ISHL : [5:5]
n274--463:DMA_STORE : [5:6]
n37--309:ISHL : [5:5]
n252--1324:IXOR : [5:5]
n214--334:ISHL : [5:5]
n277--206:ISHL : [5:5]
n211--1391:IXOR : [5:5]
n119--706:DMA_STORE : [5:6]
n237--1314:IXOR : [5:5]
n67--652:DMA_STORE : [5:6]
n242--445:IFNE : [5:5]
n27--598:DMA_STORE : [5:6]
n240--490:DMA_STORE : [5:6]
n284--194:ISHL : [5:5]
n285--517:DMA_STORE : [5:6]
n301--760:DMA_STORE : [5:6]
n189--544:DMA_STORE : [5:6]
n245--625:DMA_STORE : [5:6]
n228--1354:IXOR : [5:5]
n303--571:DMA_STORE : [5:6]
n127--251:ISHL : [5:5]
n128--263:ISHL : [5:5]
n106--1244:IXOR : [5:5]
n109--1503:DMA_LOAD : [5:6]
n209--1489:DMA_LOAD : [5:6]
n183--1277:IXOR : [6:6]
n297--1218:IXOR : [6:6]
n210--1394:IXOR : [6:6]
n158--207:IOR : [6:6]
n236--1317:IXOR : [6:6]
n233--1247:IXOR : [6:6]
n19--335:IOR : [6:6]
n157--220:IOR : [6:6]
n20--322:IOR : [6:6]
n49--264:IOR : [6:6]
n126--277:IOR : [6:6]
n288--1327:IXOR : [6:6]
n222--1357:IXOR : [6:6]
n25--285:IOR : [7:7]
n298--1400:IXOR : [7:7]
n221--1504:IXOR : [7:7]
n18--343:IOR : [7:7]
n66--228:IOR : [7:7]
n122--415:IXOR : [8:8]
n103--429:IXOR : [8:8]
n94--409:IXOR : [8:8]
n53--422:IXOR : [8:8]
n64--381:IXOR : [8:8]
n23--395:IXOR : [8:8]
n186--410:DMA_STORE : [9:10]
n255--969:IOR : [9:9]
n156--396:DMA_STORE : [9:10]
n102--957:IXOR : [9:9]
n52--945:IXOR : [9:9]
n249--933:IXOR : [9:9]
n260--980:IXOR : [9:9]
n281--382:DMA_STORE : [9:10]
n164--970:IXOR : [10:10]
n213--1081:IUSHR : [10:10]
n123--958:IOR : [10:10]
n234--934:IOR : [10:10]
n212--1077:ISHL : [10:10]
n75--946:IOR : [10:10]
n121--959:IXOR : [11:11]
n36--935:IXOR : [11:11]
n163--1183:IUSHR : [11:11]
n5--1082:IOR : [11:11]
n10--947:IXOR : [11:11]
n193--1178:ISHL : [11:11]
n35--1001:ISHL : [12:12]
n59--1039:ISHL : [12:12]
n26--1144:IUSHR : [12:12]
n178--1005:IUSHR : [12:12]
n4--1294:IXOR : [12:12]
n60--1044:IUSHR : [12:12]
n9--1139:ISHL : [12:12]
n84--1184:IOR : [12:12]
n12--1284:IXOR : [12:12]
n58--1045:IOR : [13:13]
n141--1006:IOR : [13:13]
n114--1145:IOR : [13:13]
n134--1373:IXOR : [13:13]
n82--1364:IXOR : [13:13]
n78--1297:IXOR : [13:13]
n11--1287:IXOR : [13:13]
n143--1254:IXOR : [14:14]
n231--1375:IXOR : [14:14]
n296--1307:IXOR : [14:14]
n145--1366:IXOR : [14:14]
n146--1224:IXOR : [14:14]
n113--1334:IXOR : [14:14]
n239--1385:IXOR : [14:14]
n205--1264:IXOR : [14:14]
n140--1234:IXOR : [14:14]
n42--1344:IXOR : [14:14]
n273--1227:IXOR : [15:15]
n142--1257:IXOR : [15:15]
n244--1518:IXOR : [15:15]
n204--1267:IXOR : [15:15]
n41--1347:IXOR : [15:15]
n304--1237:IXOR : [15:15]
n291--1337:IXOR : [15:15]
n208--1490:IXOR : [16:16]

FINISHED ASAP SCHEDULE

DOING LAZY ALAP SCHEDULE
Found schedule of length 364 with 309 nodes

n3--236:IADD : [0:0]
n187--243:IADD : [1:1]
n177--268:IADD : [2:2]
n131--255:IADD : [3:3]
n8--294:IADD : [4:4]
n74--179:IADD : [5:5]
n48--269:DMA_LOAD : [6:7]
n153--211:IADD : [8:8]
n224--198:IADD : [9:9]
n61--326:IADD : [10:10]
n207--244:DMA_LOAD : [11:12]
n7--313:IADD : [13:13]
n63--256:DMA_LOAD : [14:15]
n238--301:IADD : [16:16]
n98--186:IADD : [17:17]
n262--327:DMA_LOAD : [18:19]
n2--280:DMA_LOAD : [20:21]
n223--199:DMA_LOAD : [22:23]
n93--314:DMA_LOAD : [24:25]
n97--187:DMA_LOAD : [26:27]
n170--302:DMA_LOAD : [28:29]
n34--212:DMA_LOAD : [30:31]
n47--273:IAND : [32:32]
n200--338:DMA_LOAD : [33:34]
n206--248:IAND : [35:35]
n73--223:DMA_LOAD : [36:37]
n62--260:IAND : [38:38]
n257--191:IAND : [39:39]
n169--306:IAND : [40:40]
n92--318:IAND : [41:41]
n278--203:IAND : [42:42]
n50--276:ISHL : [43:43]
n127--251:ISHL : [44:44]
n51--284:IAND : [45:45]
n128--263:ISHL : [46:46]
n261--331:IAND : [47:47]
n33--216:IAND : [48:48]
n232--219:ISHL : [49:49]
n199--342:IAND : [50:50]
n49--264:IOR : [51:51]
n38--321:ISHL : [52:52]
n284--194:ISHL : [53:53]
n37--309:ISHL : [54:54]
n202--227:IAND : [55:55]
n126--277:IOR : [56:56]
n214--334:ISHL : [57:57]
n277--206:ISHL : [58:58]
n25--285:IOR : [59:59]
n158--207:IOR : [60:60]
n19--335:IOR : [61:61]
n157--220:IOR : [62:62]
n20--322:IOR : [63:63]
n18--343:IOR : [64:64]
n53--422:IXOR : [65:65]
n66--228:IOR : [66:66]
n276--801:IXOR : [67:67]
n188--885:IXOR : [68:68]
n122--415:IXOR : [69:69]
n230--1476:IMUL : [70:73]
n103--429:IXOR : [74:74]
n256--968:IXOR : [75:75]
n52--945:IXOR : [76:76]
n282--849:IXOR : [77:77]
n40--897:IXOR : [78:78]
n195--978:IXOR : [79:79]
n75--946:IOR : [80:80]
n283--813:IXOR : [81:81]
n181--873:IXOR : [82:82]
n171--837:IXOR : [83:83]
n275--802:IOR : [84:84]
n155--861:IXOR : [85:85]
n287--909:IXOR : [86:86]
n175--921:IXOR : [87:87]
n28--370:DMA_LOAD(ref) : [88:89]
n203--850:IOR : [90:90]
n255--969:IOR : [91:91]
n102--957:IXOR : [92:92]
n267--777:IXOR : [93:93]
n118--886:IOR : [94:94]
n105--825:IXOR : [95:95]
n249--933:IXOR : [96:96]
n219--789:IXOR : [97:97]
n1--887:IXOR : [98:98]
n91--838:IOR : [99:99]
n72--435:IMUL : [100:103]
n32--727:IADD : [104:104]
n10--947:IXOR : [105:105]
n280--376:IADD : [106:106]
n55--700:IADD : [107:107]
n160--851:IXOR : [108:108]
n154--862:IOR : [109:109]
n176--766:IXOR : [110:110]
n254--673:IADD : [111:111]
n133--814:IOR : [112:112]
n251--754:IADD : [113:113]
n152--390:IADD : [114:114]
n174--922:IOR : [115:115]
n39--898:IOR : [116:116]
n234--934:IOR : [117:117]
n218--790:IOR : [118:118]
n81--404:IADD : [119:119]
n194--979:IOR : [120:120]
n86--538:IADD : [121:121]
n272--458:IADD : [122:122]
n286--565:IADD : [123:123]
n68--646:IADD : [124:124]
n265--511:IADD : [125:125]
n144--910:IOR : [126:126]
n241--484:IADD : [127:127]
n164--970:IXOR : [128:128]
n29--592:IADD : [129:129]
n246--619:IADD : [130:130]
n125--803:IXOR : [131:131]
n104--826:IOR : [132:132]
n101--874:IOR : [133:133]
n123--958:IOR : [134:134]
n266--778:IOR : [135:135]
n0--1165:ISHL : [136:136]
n90--839:IXOR : [137:137]
n96--875:IXOR : [138:138]
n9--1139:ISHL : [139:139]
n54--702:DMA_LOAD : [140:141]
n260--980:IXOR : [142:142]
n31--729:DMA_LOAD : [143:144]
n77--911:IXOR : [145:145]
n36--935:IXOR : [146:146]
n132--815:IXOR : [147:147]
n130--779:IXOR : [148:148]
n15--899:IXOR : [149:149]
n17--767:IOR : [150:150]
n159--990:ISHL : [151:151]
n135--648:DMA_LOAD : [152:153]
n217--675:DMA_LOAD : [154:155]
n259--567:DMA_LOAD : [156:157]
n215--791:IXOR : [158:158]
n139--923:IXOR : [159:159]
n80--406:DMA_LOAD : [160:161]
n85--540:DMA_LOAD : [162:163]
n65--378:DMA_LOAD : [164:165]
n293--594:DMA_LOAD : [166:167]
n173--486:DMA_LOAD : [168:169]
n250--756:DMA_LOAD : [170:171]
n89--1170:IUSHR : [172:172]
n192--1157:IUSHR : [173:173]
n88--621:DMA_LOAD : [174:175]
n22--863:IXOR : [176:176]
n193--1178:ISHL : [177:177]
n264--513:DMA_LOAD : [178:179]
n121--959:IXOR : [180:180]
n220--994:IUSHR : [181:181]
n24--392:DMA_LOAD : [182:183]
n163--1183:IUSHR : [184:184]
n26--1144:IUSHR : [185:185]
n225--827:IXOR : [186:186]
n300--365:IADD : [187:187]
n124--1152:ISHL : [188:188]
n248--460:DMA_LOAD : [189:190]
n95--1026:ISHL : [191:191]
n14--1069:IUSHR : [192:192]
n16--768:IXOR : [193:193]
n59--1039:ISHL : [194:194]
n213--1081:IUSHR : [195:195]
n299--366:IMUL : [196:199]
n178--1005:IUSHR : [200:200]
n212--1077:ISHL : [201:201]
n138--1107:IUSHR : [202:202]
n60--1044:IUSHR : [203:203]
n21--1132:IUSHR : [204:204]
n292--1094:IUSHR : [205:205]
n243--1209:IUSHR : [206:206]
n167--1013:ISHL : [207:207]
n201--1119:IUSHR : [208:208]
n168--1018:IUSHR : [209:209]
n129--1115:ISHL : [210:210]
n70--1064:ISHL : [211:211]
n76--1204:ISHL : [212:212]
n110--1502:IADD : [213:213]
n198--1127:ISHL : [214:214]
n35--1001:ISHL : [215:215]
n197--1516:IADD : [216:216]
n235--1102:ISHL : [217:217]
n114--1145:IOR : [218:218]
n117--1031:IUSHR : [219:219]
n83--1171:IOR : [220:220]
n191--1158:IOR : [221:221]
n84--1184:IOR : [222:222]
n45--1052:ISHL : [223:223]
n46--1057:IUSHR : [224:224]
n263--1089:ISHL : [225:225]
n147--995:IOR : [226:226]
n148--1191:ISHL : [227:227]
n229--1488:IADD : [228:228]
n149--1196:IUSHR : [229:229]
n5--1082:IOR : [230:230]
n94--409:IXOR : [231:231]
n6--1095:IOR : [232:232]
n30--597:IXOR : [233:233]
n162--1108:IOR : [234:234]
n182--1215:IXOR : [235:235]
n58--1045:IOR : [236:236]
n79--1133:IOR : [237:237]
n13--1120:IOR : [238:238]
n196--1517:DMA_LOAD : [239:240]
n279--516:IXOR : [241:241]
n258--570:IXOR : [242:242]
n112--732:IXOR : [243:243]
n216--678:IXOR : [244:244]
n190--543:IXOR : [245:245]
n82--1364:IXOR : [246:246]
n172--489:IXOR : [247:247]
n87--624:IXOR : [248:248]
n43--1197:IOR : [249:249]
n64--381:IXOR : [250:250]
n42--1344:IXOR : [251:251]
n23--395:IXOR : [252:252]
n44--1058:IOR : [253:253]
n69--651:IXOR : [254:254]
n100--1210:IOR : [255:255]
n185--1070:IOR : [256:256]
n141--1006:IOR : [257:257]
n120--705:IXOR : [258:258]
n247--462:IXOR : [259:259]
n302--759:IXOR : [260:260]
n228--1354:IXOR : [261:261]
n107--1019:IOR : [262:262]
n108--1032:IOR : [263:263]
n109--1503:DMA_LOAD : [264:265]
n209--1489:DMA_LOAD : [266:267]
n4--1294:IXOR : [268:268]
n180--545:IADD : [269:269]
n184--1274:IXOR : [270:270]
n140--1234:IXOR : [271:271]
n12--1284:IXOR : [272:272]
n99--1382:IXOR : [273:273]
n253--679:DMA_STORE : [274:275]
n297--1218:IXOR : [276:276]
n57--518:IADD : [277:277]
n295--680:IADD : [278:278]
n252--1324:IXOR : [279:279]
n137--734:IADD : [280:280]
n211--1391:IXOR : [281:281]
n134--1373:IXOR : [282:282]
n290--707:IADD : [283:283]
n67--652:DMA_STORE : [284:285]
n166--572:IADD : [286:286]
n27--598:DMA_STORE : [287:288]
n240--490:DMA_STORE : [289:290]
n285--517:DMA_STORE : [291:292]
n245--625:DMA_STORE : [293:294]
n205--1264:IXOR : [295:295]
n71--438:IADD : [296:296]
n161--1304:IXOR : [297:297]
n281--382:DMA_STORE : [298:299]
n111--733:DMA_STORE : [300:301]
n274--463:DMA_STORE : [302:303]
n156--396:DMA_STORE : [304:305]
n113--1334:IXOR : [306:306]
n119--706:DMA_STORE : [307:308]
n116--599:IADD : [309:309]
n237--1314:IXOR : [310:310]
n41--1347:IXOR : [311:311]
n271--626:IADD : [312:312]
n151--464:IADD : [313:313]
n143--1254:IXOR : [314:314]
n186--410:DMA_STORE : [315:316]
n301--760:DMA_STORE : [317:318]
n269--653:IADD : [319:319]
n189--544:DMA_STORE : [320:321]
n145--1366:IXOR : [322:322]
n222--1357:IXOR : [323:323]
n146--1224:IXOR : [324:324]
n303--571:DMA_STORE : [325:326]
n106--1244:IXOR : [327:327]
n227--491:IADD : [328:328]
n183--1277:IXOR : [329:329]
n56--525:IFNE : [330:330]
n11--1287:IXOR : [331:331]
n210--1394:IXOR : [332:332]
n298--1400:IXOR : [333:333]
n296--1307:IXOR : [334:334]
n136--741:IFNE : [335:335]
n179--552:IFNE : [336:336]
n294--687:IFNE : [337:337]
n291--1337:IXOR : [338:338]
n242--445:IFNE : [339:339]
n165--579:IFNE : [340:340]
n244--1518:IXOR : [341:341]
n288--1327:IXOR : [342:342]
n289--714:IFNE : [343:343]
n204--1267:IXOR : [344:344]
n208--1490:IXOR : [345:345]
n78--1297:IXOR : [346:346]
n231--1375:IXOR : [347:347]
n273--1227:IXOR : [348:348]
n115--606:IFNE : [349:349]
n236--1317:IXOR : [350:350]
n233--1247:IXOR : [351:351]
n239--1385:IXOR : [352:352]
n150--471:IFNE : [353:353]
n270--633:IFNE : [354:354]
n221--1504:IXOR : [355:355]
n142--1257:IXOR : [356:356]
n268--660:IFNE : [357:357]
n305--347:IADD : [358:358]
n306--1521:IADD : [359:359]
n226--498:IFNE : [360:360]
n304--1237:IXOR : [361:361]
n307--172:IFLT : [362:362]
n308--354:IFNE : [363:363]

FINISHED ALAP SCHEDULE

DOING NORMAL ALAP SCHEDULE
Found schedule of length 17 with 309 nodes

n3--236:IADD : [0:0]
n187--243:IADD : [1:1]
n177--268:IADD : [1:1]
n131--255:IADD : [1:1]
n8--294:IADD : [1:1]
n74--179:IADD : [1:1]
n48--269:DMA_LOAD : [2:3]
n153--211:IADD : [2:2]
n224--198:IADD : [2:2]
n61--326:IADD : [2:2]
n207--244:DMA_LOAD : [2:3]
n7--313:IADD : [2:2]
n63--256:DMA_LOAD : [2:3]
n238--301:IADD : [2:2]
n98--186:IADD : [2:2]
n262--327:DMA_LOAD : [3:4]
n2--280:DMA_LOAD : [3:4]
n223--199:DMA_LOAD : [3:4]
n93--314:DMA_LOAD : [3:4]
n97--187:DMA_LOAD : [3:4]
n170--302:DMA_LOAD : [3:4]
n34--212:DMA_LOAD : [3:4]
n47--273:IAND : [4:4]
n200--338:DMA_LOAD : [4:5]
n206--248:IAND : [4:4]
n73--223:DMA_LOAD : [4:5]
n62--260:IAND : [4:4]
n257--191:IAND : [5:5]
n169--306:IAND : [5:5]
n92--318:IAND : [5:5]
n278--203:IAND : [5:5]
n50--276:ISHL : [5:5]
n127--251:ISHL : [5:5]
n51--284:IAND : [5:5]
n128--263:ISHL : [5:5]
n261--331:IAND : [5:5]
n33--216:IAND : [5:5]
n232--219:ISHL : [6:6]
n199--342:IAND : [6:6]
n49--264:IOR : [6:6]
n38--321:ISHL : [6:6]
n284--194:ISHL : [6:6]
n37--309:ISHL : [6:6]
n202--227:IAND : [6:6]
n126--277:IOR : [6:6]
n214--334:ISHL : [6:6]
n277--206:ISHL : [6:6]
n25--285:IOR : [7:7]
n158--207:IOR : [7:7]
n19--335:IOR : [7:7]
n157--220:IOR : [7:7]
n20--322:IOR : [7:7]
n18--343:IOR : [8:8]
n53--422:IXOR : [8:8]
n66--228:IOR : [8:8]
n276--801:IXOR : [9:9]
n188--885:IXOR : [9:9]
n122--415:IXOR : [9:9]
n230--1476:IMUL : [9:12]
n103--429:IXOR : [9:9]
n256--968:IXOR : [9:9]
n52--945:IXOR : [9:9]
n282--849:IXOR : [9:9]
n40--897:IXOR : [10:10]
n195--978:IXOR : [10:10]
n75--946:IOR : [10:10]
n283--813:IXOR : [10:10]
n181--873:IXOR : [10:10]
n171--837:IXOR : [10:10]
n275--802:IOR : [10:10]
n155--861:IXOR : [10:10]
n287--909:IXOR : [10:10]
n175--921:IXOR : [10:10]
n28--370:DMA_LOAD(ref) : [10:11]
n203--850:IOR : [10:10]
n255--969:IOR : [10:10]
n102--957:IXOR : [10:10]
n267--777:IXOR : [10:10]
n118--886:IOR : [10:10]
n105--825:IXOR : [10:10]
n249--933:IXOR : [10:10]
n219--789:IXOR : [10:10]
n1--887:IXOR : [11:11]
n91--838:IOR : [11:11]
n72--435:IMUL : [11:14]
n32--727:IADD : [11:11]
n10--947:IXOR : [11:11]
n280--376:IADD : [11:11]
n55--700:IADD : [11:11]
n160--851:IXOR : [11:11]
n154--862:IOR : [11:11]
n176--766:IXOR : [11:11]
n254--673:IADD : [11:11]
n133--814:IOR : [11:11]
n251--754:IADD : [11:11]
n152--390:IADD : [11:11]
n174--922:IOR : [11:11]
n39--898:IOR : [11:11]
n234--934:IOR : [11:11]
n218--790:IOR : [11:11]
n81--404:IADD : [11:11]
n194--979:IOR : [11:11]
n86--538:IADD : [11:11]
n272--458:IADD : [11:11]
n286--565:IADD : [11:11]
n68--646:IADD : [11:11]
n265--511:IADD : [11:11]
n144--910:IOR : [11:11]
n241--484:IADD : [11:11]
n164--970:IXOR : [11:11]
n29--592:IADD : [11:11]
n246--619:IADD : [11:11]
n125--803:IXOR : [11:11]
n104--826:IOR : [11:11]
n101--874:IOR : [11:11]
n123--958:IOR : [11:11]
n266--778:IOR : [11:11]
n0--1165:ISHL : [12:12]
n90--839:IXOR : [12:12]
n96--875:IXOR : [12:12]
n9--1139:ISHL : [12:12]
n54--702:DMA_LOAD : [12:13]
n260--980:IXOR : [12:12]
n31--729:DMA_LOAD : [12:13]
n77--911:IXOR : [12:12]
n36--935:IXOR : [12:12]
n132--815:IXOR : [12:12]
n130--779:IXOR : [12:12]
n15--899:IXOR : [12:12]
n17--767:IOR : [12:12]
n159--990:ISHL : [12:12]
n135--648:DMA_LOAD : [12:13]
n217--675:DMA_LOAD : [12:13]
n259--567:DMA_LOAD : [12:13]
n215--791:IXOR : [12:12]
n139--923:IXOR : [12:12]
n80--406:DMA_LOAD : [12:13]
n85--540:DMA_LOAD : [12:13]
n65--378:DMA_LOAD : [12:13]
n293--594:DMA_LOAD : [12:13]
n173--486:DMA_LOAD : [12:13]
n250--756:DMA_LOAD : [12:13]
n89--1170:IUSHR : [12:12]
n192--1157:IUSHR : [12:12]
n88--621:DMA_LOAD : [12:13]
n22--863:IXOR : [12:12]
n193--1178:ISHL : [12:12]
n264--513:DMA_LOAD : [12:13]
n121--959:IXOR : [12:12]
n220--994:IUSHR : [12:12]
n24--392:DMA_LOAD : [12:13]
n163--1183:IUSHR : [12:12]
n26--1144:IUSHR : [12:12]
n225--827:IXOR : [12:12]
n300--365:IADD : [12:12]
n124--1152:ISHL : [12:12]
n248--460:DMA_LOAD : [12:13]
n95--1026:ISHL : [13:13]
n14--1069:IUSHR : [13:13]
n16--768:IXOR : [13:13]
n59--1039:ISHL : [13:13]
n213--1081:IUSHR : [13:13]
n299--366:IMUL : [13:16]
n178--1005:IUSHR : [13:13]
n212--1077:ISHL : [13:13]
n138--1107:IUSHR : [13:13]
n60--1044:IUSHR : [13:13]
n21--1132:IUSHR : [13:13]
n292--1094:IUSHR : [13:13]
n243--1209:IUSHR : [13:13]
n167--1013:ISHL : [13:13]
n201--1119:IUSHR : [13:13]
n168--1018:IUSHR : [13:13]
n129--1115:ISHL : [13:13]
n70--1064:ISHL : [13:13]
n76--1204:ISHL : [13:13]
n110--1502:IADD : [13:13]
n198--1127:ISHL : [13:13]
n35--1001:ISHL : [13:13]
n197--1516:IADD : [13:13]
n235--1102:ISHL : [13:13]
n114--1145:IOR : [13:13]
n117--1031:IUSHR : [13:13]
n83--1171:IOR : [13:13]
n191--1158:IOR : [13:13]
n84--1184:IOR : [13:13]
n45--1052:ISHL : [13:13]
n46--1057:IUSHR : [13:13]
n263--1089:ISHL : [13:13]
n147--995:IOR : [13:13]
n148--1191:ISHL : [13:13]
n229--1488:IADD : [13:13]
n149--1196:IUSHR : [13:13]
n5--1082:IOR : [14:14]
n94--409:IXOR : [14:14]
n6--1095:IOR : [14:14]
n30--597:IXOR : [14:14]
n162--1108:IOR : [14:14]
n182--1215:IXOR : [14:14]
n58--1045:IOR : [14:14]
n79--1133:IOR : [14:14]
n13--1120:IOR : [14:14]
n196--1517:DMA_LOAD : [14:15]
n279--516:IXOR : [14:14]
n258--570:IXOR : [14:14]
n112--732:IXOR : [14:14]
n216--678:IXOR : [14:14]
n190--543:IXOR : [14:14]
n82--1364:IXOR : [14:14]
n172--489:IXOR : [14:14]
n87--624:IXOR : [14:14]
n43--1197:IOR : [14:14]
n64--381:IXOR : [14:14]
n42--1344:IXOR : [14:14]
n23--395:IXOR : [14:14]
n44--1058:IOR : [14:14]
n69--651:IXOR : [14:14]
n100--1210:IOR : [14:14]
n185--1070:IOR : [14:14]
n141--1006:IOR : [14:14]
n120--705:IXOR : [14:14]
n247--462:IXOR : [14:14]
n302--759:IXOR : [14:14]
n228--1354:IXOR : [14:14]
n107--1019:IOR : [14:14]
n108--1032:IOR : [14:14]
n109--1503:DMA_LOAD : [14:15]
n209--1489:DMA_LOAD : [14:15]
n4--1294:IXOR : [15:15]
n180--545:IADD : [15:15]
n184--1274:IXOR : [15:15]
n140--1234:IXOR : [15:15]
n12--1284:IXOR : [15:15]
n99--1382:IXOR : [15:15]
n253--679:DMA_STORE : [15:16]
n297--1218:IXOR : [15:15]
n57--518:IADD : [15:15]
n295--680:IADD : [15:15]
n252--1324:IXOR : [15:15]
n137--734:IADD : [15:15]
n211--1391:IXOR : [15:15]
n134--1373:IXOR : [15:15]
n290--707:IADD : [15:15]
n67--652:DMA_STORE : [15:16]
n166--572:IADD : [15:15]
n27--598:DMA_STORE : [15:16]
n240--490:DMA_STORE : [15:16]
n285--517:DMA_STORE : [15:16]
n245--625:DMA_STORE : [15:16]
n205--1264:IXOR : [15:15]
n71--438:IADD : [15:15]
n161--1304:IXOR : [15:15]
n281--382:DMA_STORE : [15:16]
n111--733:DMA_STORE : [15:16]
n274--463:DMA_STORE : [15:16]
n156--396:DMA_STORE : [15:16]
n113--1334:IXOR : [15:15]
n119--706:DMA_STORE : [15:16]
n116--599:IADD : [15:15]
n237--1314:IXOR : [15:15]
n41--1347:IXOR : [15:15]
n271--626:IADD : [15:15]
n151--464:IADD : [15:15]
n143--1254:IXOR : [15:15]
n186--410:DMA_STORE : [15:16]
n301--760:DMA_STORE : [15:16]
n269--653:IADD : [15:15]
n189--544:DMA_STORE : [15:16]
n145--1366:IXOR : [15:15]
n222--1357:IXOR : [15:15]
n146--1224:IXOR : [15:15]
n303--571:DMA_STORE : [15:16]
n106--1244:IXOR : [15:15]
n227--491:IADD : [15:15]
n183--1277:IXOR : [16:16]
n56--525:IFNE : [16:16]
n11--1287:IXOR : [16:16]
n210--1394:IXOR : [16:16]
n298--1400:IXOR : [16:16]
n296--1307:IXOR : [16:16]
n136--741:IFNE : [16:16]
n179--552:IFNE : [16:16]
n294--687:IFNE : [16:16]
n291--1337:IXOR : [16:16]
n242--445:IFNE : [16:16]
n165--579:IFNE : [16:16]
n244--1518:IXOR : [16:16]
n288--1327:IXOR : [16:16]
n289--714:IFNE : [16:16]
n204--1267:IXOR : [16:16]
n208--1490:IXOR : [16:16]
n78--1297:IXOR : [16:16]
n231--1375:IXOR : [16:16]
n273--1227:IXOR : [16:16]
n115--606:IFNE : [16:16]
n236--1317:IXOR : [16:16]
n233--1247:IXOR : [16:16]
n239--1385:IXOR : [16:16]
n150--471:IFNE : [16:16]
n270--633:IFNE : [16:16]
n221--1504:IXOR : [16:16]
n142--1257:IXOR : [16:16]
n268--660:IFNE : [16:16]
n305--347:IADD : [16:16]
n306--1521:IADD : [16:16]
n226--498:IFNE : [16:16]
n304--1237:IXOR : [16:16]
n307--172:IFLT : [16:16]
n308--354:IFNE : [16:16]

FINISHED ALAP SCHEDULE


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4768 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 173 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4768 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 186 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4768 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 144 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4768 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 172 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4768 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4805 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4768 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 5325 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4768 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4816 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 173 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 186 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 173 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 144 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 173 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 172 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 173 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4805 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 173 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 5325 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 173 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4816 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 186 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 144 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 186 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 172 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 186 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4805 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 186 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 5325 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 186 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4816 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 144 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 172 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 144 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4805 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 144 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 5325 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 144 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4816 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 172 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4805 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 172 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 5325 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 172 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4816 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4805 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 5325 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4805 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4816 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 5325 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4816 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 47 with 309 nodes

n3--236:IADD : [0:0]
n180--545:IADD : [0:0]
n8--294:IADD : [0:0]
n181--873:IXOR : [0:0]
n55--700:IADD : [0:0]
n176--766:IXOR : [0:0]
n254--673:IADD : [0:0]
n57--518:IADD : [0:0]
n251--754:IADD : [0:0]
n295--680:IADD : [0:0]
n175--921:IXOR : [0:0]
n137--734:IADD : [0:0]
n256--968:IXOR : [0:0]
n219--789:IXOR : [0:0]
n290--707:IADD : [0:0]
n171--837:IXOR : [0:0]
n286--565:IADD : [0:0]
n287--909:IXOR : [0:0]
n68--646:IADD : [0:0]
n166--572:IADD : [0:0]
n241--484:IADD : [0:0]
n29--592:IADD : [0:0]
n246--619:IADD : [0:0]
n28--370:DMA_LOAD(ref) : [0:1]
n72--435:IMUL : [0:3]
n74--179:IADD : [0:0]
n282--849:IXOR : [0:0]
n32--727:IADD : [0:0]
n283--813:IXOR : [0:0]
n280--376:IADD : [0:0]
n276--801:IXOR : [0:0]
n155--861:IXOR : [0:0]
n152--390:IADD : [0:0]
n230--1476:IMUL : [0:3]
n116--599:IADD : [0:0]
n81--404:IADD : [0:0]
n40--897:IXOR : [0:0]
n271--626:IADD : [0:0]
n195--978:IXOR : [0:0]
n86--538:IADD : [0:0]
n272--458:IADD : [0:0]
n151--464:IADD : [0:0]
n188--885:IXOR : [0:0]
n265--511:IADD : [0:0]
n269--653:IADD : [0:0]
n267--777:IXOR : [0:0]
n300--365:IADD : [0:0]
n305--347:IADD : [0:0]
n306--1521:IADD : [0:0]
n105--825:IXOR : [0:0]
n227--491:IADD : [0:0]
n307--172:IFLT : [0:0]
n308--354:IFNE : [0:0]
n2--280:DMA_LOAD : [1:2]
n91--838:IOR : [1:1]
n7--313:IADD : [1:1]
n98--186:IADD : [1:1]
n56--525:IFNE : [1:1]
n275--802:IOR : [1:1]
n154--862:IOR : [1:1]
n177--268:IADD : [1:1]
n133--814:IOR : [1:1]
n174--922:IOR : [1:1]
n131--255:IADD : [1:1]
n153--211:IADD : [1:1]
n136--741:IFNE : [1:1]
n39--898:IOR : [1:1]
n17--767:IOR : [1:1]
n115--606:IFNE : [1:1]
n299--366:IMUL : [1:4]
n179--552:IFNE : [1:1]
n118--886:IOR : [1:1]
n218--790:IOR : [1:1]
n238--301:IADD : [1:1]
n61--326:IADD : [1:1]
n194--979:IOR : [1:1]
n150--471:IFNE : [1:1]
n294--687:IFNE : [1:1]
n270--633:IFNE : [1:1]
n187--243:IADD : [1:1]
n165--579:IFNE : [1:1]
n144--910:IOR : [1:1]
n224--198:IADD : [1:1]
n268--660:IFNE : [1:1]
n203--850:IOR : [1:1]
n104--826:IOR : [1:1]
n101--874:IOR : [1:1]
n266--778:IOR : [1:1]
n289--714:IFNE : [1:1]
n226--498:IFNE : [1:1]
n1--887:IXOR : [2:2]
n90--839:IXOR : [2:2]
n96--875:IXOR : [2:2]
n160--851:IXOR : [2:2]
n77--911:IXOR : [2:2]
n22--863:IXOR : [2:2]
n132--815:IXOR : [2:2]
n130--779:IXOR : [2:2]
n16--768:IXOR : [2:2]
n15--899:IXOR : [2:2]
n48--269:DMA_LOAD : [2:3]
n125--803:IXOR : [2:2]
n225--827:IXOR : [2:2]
n215--791:IXOR : [2:2]
n139--923:IXOR : [2:2]
n0--1165:ISHL : [3:3]
n70--1064:ISHL : [3:3]
n51--284:IAND : [3:3]
n95--1026:ISHL : [3:3]
n76--1204:ISHL : [3:3]
n14--1069:IUSHR : [3:3]
n198--1127:ISHL : [3:3]
n235--1102:ISHL : [3:3]
n159--990:ISHL : [3:3]
n138--1107:IUSHR : [3:3]
n117--1031:IUSHR : [3:3]
n21--1132:IUSHR : [3:3]
n89--1170:IUSHR : [3:3]
n192--1157:IUSHR : [3:3]
n45--1052:ISHL : [3:3]
n292--1094:IUSHR : [3:3]
n220--994:IUSHR : [3:3]
n243--1209:IUSHR : [3:3]
n46--1057:IUSHR : [3:3]
n263--1089:ISHL : [3:3]
n148--1191:ISHL : [3:3]
n167--1013:ISHL : [3:3]
n124--1152:ISHL : [3:3]
n201--1119:IUSHR : [3:3]
n168--1018:IUSHR : [3:3]
n129--1115:ISHL : [3:3]
n207--244:DMA_LOAD : [3:4]
n149--1196:IUSHR : [3:3]
n83--1171:IOR : [4:4]
n6--1095:IOR : [4:4]
n191--1158:IOR : [4:4]
n71--438:IADD : [4:4]
n63--256:DMA_LOAD : [4:5]
n43--1197:IOR : [4:4]
n162--1108:IOR : [4:4]
n44--1058:IOR : [4:4]
n47--273:IAND : [4:4]
n110--1502:IADD : [4:4]
n100--1210:IOR : [4:4]
n79--1133:IOR : [4:4]
n13--1120:IOR : [4:4]
n185--1070:IOR : [4:4]
n197--1516:IADD : [4:4]
n147--995:IOR : [4:4]
n107--1019:IOR : [4:4]
n108--1032:IOR : [4:4]
n229--1488:IADD : [4:4]
n50--276:ISHL : [5:5]
n161--1304:IXOR : [5:5]
n184--1274:IXOR : [5:5]
n182--1215:IXOR : [5:5]
n99--1382:IXOR : [5:5]
n242--445:IFNE : [5:5]
n262--327:DMA_LOAD : [5:6]
n252--1324:IXOR : [5:5]
n211--1391:IXOR : [5:5]
n206--248:IAND : [5:5]
n228--1354:IXOR : [5:5]
n237--1314:IXOR : [5:5]
n106--1244:IXOR : [5:5]
n297--1218:IXOR : [6:6]
n210--1394:IXOR : [6:6]
n49--264:IOR : [6:6]
n236--1317:IXOR : [6:6]
n222--1357:IXOR : [6:6]
n288--1327:IXOR : [6:6]
n233--1247:IXOR : [6:6]
n223--199:DMA_LOAD : [6:7]
n127--251:ISHL : [6:6]
n62--260:IAND : [6:6]
n183--1277:IXOR : [6:6]
n298--1400:IXOR : [7:7]
n93--314:DMA_LOAD : [7:8]
n128--263:ISHL : [7:7]
n261--331:IAND : [7:7]
n126--277:IOR : [8:8]
n214--334:ISHL : [8:8]
n278--203:IAND : [8:8]
n97--187:DMA_LOAD : [8:9]
n25--285:IOR : [9:9]
n92--318:IAND : [9:9]
n277--206:ISHL : [9:9]
n170--302:DMA_LOAD : [9:10]
n38--321:ISHL : [10:10]
n257--191:IAND : [10:10]
n53--422:IXOR : [10:10]
n34--212:DMA_LOAD : [10:11]
n284--194:ISHL : [11:11]
n169--306:IAND : [11:11]
n200--338:DMA_LOAD : [11:12]
n52--945:IXOR : [11:11]
n37--309:ISHL : [12:12]
n157--220:IOR : [12:12]
n73--223:DMA_LOAD : [12:13]
n33--216:IAND : [12:12]
n232--219:ISHL : [13:13]
n199--342:IAND : [13:13]
n19--335:IOR : [13:13]
n80--406:DMA_LOAD : [13:14]
n202--227:IAND : [14:14]
n85--540:DMA_LOAD : [14:15]
n20--322:IOR : [14:14]
n158--207:IOR : [15:15]
n18--343:IOR : [15:15]
n54--702:DMA_LOAD : [15:16]
n103--429:IXOR : [16:16]
n94--409:IXOR : [16:16]
n190--543:IXOR : [16:16]
n65--378:DMA_LOAD : [16:17]
n66--228:IOR : [16:16]
n122--415:IXOR : [17:17]
n120--705:IXOR : [17:17]
n255--969:IOR : [17:17]
n102--957:IXOR : [17:17]
n260--980:IXOR : [17:17]
n293--594:DMA_LOAD : [17:18]
n164--970:IXOR : [18:18]
n213--1081:IUSHR : [18:18]
n123--958:IOR : [18:18]
n212--1077:ISHL : [18:18]
n249--933:IXOR : [18:18]
n75--946:IOR : [18:18]
n64--381:IXOR : [18:18]
n31--729:DMA_LOAD : [18:19]
n121--959:IXOR : [19:19]
n163--1183:IUSHR : [19:19]
n234--934:IOR : [19:19]
n5--1082:IOR : [19:19]
n30--597:IXOR : [19:19]
n10--947:IXOR : [19:19]
n173--486:DMA_LOAD : [19:20]
n193--1178:ISHL : [19:19]
n36--935:IXOR : [20:20]
n26--1144:IUSHR : [20:20]
n59--1039:ISHL : [20:20]
n4--1294:IXOR : [20:20]
n112--732:IXOR : [20:20]
n60--1044:IUSHR : [20:20]
n9--1139:ISHL : [20:20]
n84--1184:IOR : [20:20]
n250--756:DMA_LOAD : [20:21]
n12--1284:IXOR : [20:20]
n58--1045:IOR : [21:21]
n35--1001:ISHL : [21:21]
n114--1145:IOR : [21:21]
n178--1005:IUSHR : [21:21]
n134--1373:IXOR : [21:21]
n82--1364:IXOR : [21:21]
n172--489:IXOR : [21:21]
n78--1297:IXOR : [21:21]
n11--1287:IXOR : [21:21]
n88--621:DMA_LOAD : [21:22]
n143--1254:IXOR : [22:22]
n231--1375:IXOR : [22:22]
n264--513:DMA_LOAD : [22:23]
n141--1006:IOR : [22:22]
n296--1307:IXOR : [22:22]
n302--759:IXOR : [22:22]
n145--1366:IXOR : [22:22]
n113--1334:IXOR : [22:22]
n205--1264:IXOR : [22:22]
n42--1344:IXOR : [22:22]
n24--392:DMA_LOAD : [23:24]
n142--1257:IXOR : [23:23]
n146--1224:IXOR : [23:23]
n239--1385:IXOR : [23:23]
n41--1347:IXOR : [23:23]
n204--1267:IXOR : [23:23]
n87--624:IXOR : [23:23]
n140--1234:IXOR : [23:23]
n291--1337:IXOR : [23:23]
n273--1227:IXOR : [24:24]
n279--516:IXOR : [24:24]
n135--648:DMA_LOAD : [24:25]
n304--1237:IXOR : [24:24]
n217--675:DMA_LOAD : [25:26]
n23--395:IXOR : [25:25]
n69--651:IXOR : [26:26]
n259--567:DMA_LOAD : [26:27]
n248--460:DMA_LOAD : [27:28]
n216--678:IXOR : [27:27]
n258--570:IXOR : [28:28]
n209--1489:DMA_LOAD : [28:29]
n196--1517:DMA_LOAD : [29:30]
n247--462:IXOR : [29:29]
n208--1490:IXOR : [30:30]
n109--1503:DMA_LOAD : [30:31]
n253--679:DMA_STORE : [31:32]
n244--1518:IXOR : [31:31]
n221--1504:IXOR : [32:32]
n67--652:DMA_STORE : [32:33]
n27--598:DMA_STORE : [33:34]
n240--490:DMA_STORE : [34:35]
n285--517:DMA_STORE : [35:36]
n245--625:DMA_STORE : [36:37]
n281--382:DMA_STORE : [37:38]
n111--733:DMA_STORE : [38:39]
n274--463:DMA_STORE : [39:40]
n156--396:DMA_STORE : [40:41]
n119--706:DMA_STORE : [41:42]
n186--410:DMA_STORE : [42:43]
n301--760:DMA_STORE : [43:44]
n189--544:DMA_STORE : [44:45]
n303--571:DMA_STORE : [45:46]

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4768 milliseconds

Print BULB tree: 
l_bound: 17, u_bound: 47; investigated partial schedule: {}; 
└── l_bound: 17, u_bound: 47; investigated n3--236:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD]}; 
    └── l_bound: 17, u_bound: 47; investigated n187--243:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD]}; 
        └── l_bound: 17, u_bound: 47; investigated n177--268:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD]}; 
            └── l_bound: 17, u_bound: 47; investigated n131--255:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                ├── l_bound: 17, u_bound: 47; investigated n8--294:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                │   ├── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD]}; 
                │   │   └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │       └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │           └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │               ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │               │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │               └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │                   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   └── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                │       └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │           ├── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │           │   ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │           │   │   ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │           │   │   │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │           │   │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │           │   │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │           │   └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │           │       ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │           │       │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │           │       └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │           │           └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │           └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │               ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │               │   ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │               │   │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │               │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │               │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │               └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │                   ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │                   │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │                   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │                       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                └── l_bound: 17, u_bound: 47; investigated n8--294:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD]}; 
                    ├── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD]}; 
                    │   └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                    │       ├── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                    │       │   ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                    │       │   │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │   │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │       │   └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │       └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │           └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │       └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │           ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │           │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │           │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │           └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │               └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │                   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    └── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD]}; 
                        └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                            └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                                └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                                    └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                                        └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 173 milliseconds

Print BULB tree: 
TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated partial schedule: {}; 
└── TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated n3--236:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 186 milliseconds

Print BULB tree: 
TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated partial schedule: {}; 
└── TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated n3--236:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 144 milliseconds

Print BULB tree: 
TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated partial schedule: {}; 
└── TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated n3--236:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 172 milliseconds

Print BULB tree: 
TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated partial schedule: {}; 
└── TOO CONSERVATIVE: l_bound: 48, u_bound: 47; investigated n3--236:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4805 milliseconds

Print BULB tree: 
l_bound: 17, u_bound: 47; investigated partial schedule: {}; 
└── l_bound: 17, u_bound: 47; investigated n3--236:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD]}; 
    └── l_bound: 17, u_bound: 47; investigated n187--243:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD]}; 
        └── l_bound: 17, u_bound: 47; investigated n177--268:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD]}; 
            └── l_bound: 17, u_bound: 47; investigated n131--255:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                ├── l_bound: 17, u_bound: 47; investigated n8--294:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                │   ├── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                │   │   └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │       ├── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │   ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │   │   ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │   │   │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │       │   │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │   │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │       │   └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │       ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │       │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │       │       └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │           └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │       └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │           ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │           │   ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │           │   │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │           │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │           │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │           └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │               ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │               │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │               └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │                   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   └── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD]}; 
                │       └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │           └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │               └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │                   ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │                   │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │                   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │                       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                └── l_bound: 17, u_bound: 47; investigated n8--294:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD]}; 
                    ├── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD]}; 
                    │   └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                    │       ├── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │   ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │   │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │   │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │       │   └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │       └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │           └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │       └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                    │           ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                    │           │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │           │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │           └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │               └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │                   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    └── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD]}; 
                        └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                            └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                                └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                                    └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                                        └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 5325 milliseconds

Print BULB tree: 
l_bound: 17, u_bound: 47; investigated partial schedule: {}; 
└── l_bound: 17, u_bound: 47; investigated n3--236:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD]}; 
    └── l_bound: 17, u_bound: 47; investigated n187--243:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD]}; 
        └── l_bound: 17, u_bound: 47; investigated n177--268:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD]}; 
            └── l_bound: 17, u_bound: 47; investigated n131--255:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                ├── l_bound: 17, u_bound: 47; investigated n8--294:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                │   ├── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                │   │   └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │       ├── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │   ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │   │   ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │   │   │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │       │   │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │   │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │       │   └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │       ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │       │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │       │       └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │           └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │       └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │           ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │           │   ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │           │   │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │           │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │           │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │           └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │               ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │               │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │               └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │                   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   └── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD]}; 
                │       └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │           └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │               └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │                   ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │                   │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │                   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │                       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                └── l_bound: 17, u_bound: 47; investigated n8--294:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD]}; 
                    ├── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD]}; 
                    │   └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                    │       └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │           └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │               └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │                   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    └── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD]}; 
                        └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                            ├── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                            │   ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                            │   │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                            │   │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                            │   └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                            │       └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                            │           └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                            └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                                ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                                │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                                │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                                └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                                    └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                                        └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 61 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 47
Initial best latency: 47
0 out of 309 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 4816 milliseconds

Print BULB tree: 
l_bound: 17, u_bound: 47; investigated partial schedule: {}; 
└── l_bound: 17, u_bound: 47; investigated n3--236:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD]}; 
    └── l_bound: 17, u_bound: 47; investigated n187--243:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD]}; 
        └── l_bound: 17, u_bound: 47; investigated n177--268:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD]}; 
            └── l_bound: 17, u_bound: 47; investigated n131--255:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                ├── l_bound: 17, u_bound: 47; investigated n8--294:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD]}; 
                │   ├── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD]}; 
                │   │   └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │       ├── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │   ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │   │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │   │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │       │   └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │       └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │       │           └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │       └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │           ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │   │           │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │           │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   │           └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │               └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │   │                   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n8--294:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                │   └── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD]}; 
                │       └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                │           └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                │               └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                │                   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                │                       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n8--294:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                └── l_bound: 17, u_bound: 47; investigated n8--294:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                    ├── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [0:0]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD]}; 
                    │   └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                    │       ├── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                    │       │   ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                    │       │   │   ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                    │       │   │   │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │       │   │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │   │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │       │   └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │       ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │       │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │       │       └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │       │           └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n153--211:IADD], 2=[n48--269:DMA_LOAD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │       └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │           ├── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │           │   ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │           │   │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │           │   └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │           │       └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n224--198:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │           └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │               ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │               │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    │               └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                    │                   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD, n74--179:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                    └── l_bound: 17, u_bound: 47; investigated n74--179:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD]}; 
                        └── l_bound: 17, u_bound: 47; investigated n48--269:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD], 3=[n48--269:DMA_LOAD]}; 
                            └── l_bound: 17, u_bound: 47; investigated n153--211:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD], 3=[n48--269:DMA_LOAD]}; 
                                └── l_bound: 17, u_bound: 47; investigated n224--198:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                                    ├── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [2:2]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD], 3=[n48--269:DMA_LOAD]}; 
                                    │   └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n61--326:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 
                                    └── l_bound: 17, u_bound: 47; investigated n61--326:IADD in [1:1]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD], 3=[n48--269:DMA_LOAD]}; 
                                        └── l_bound: 17, u_bound: 48; investigated n207--244:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n3--236:IADD, n8--294:IADD], 1=[n187--243:IADD, n177--268:IADD, n131--255:IADD, n61--326:IADD, n74--179:IADD], 2=[n48--269:DMA_LOAD, n153--211:IADD, n224--198:IADD, n207--244:DMA_LOAD], 3=[n48--269:DMA_LOAD, n207--244:DMA_LOAD]}; 

