<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="A:/Cloud/Git/Verilog_Lab/MIPS_ISA/testbench_main_2_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench_main_2" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="11" />
   <wvobject fp_name="/testbench_main_2/uut/state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">state[7:0]</obj_property>
      <obj_property name="ObjectShortName">state[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_main_2/uut/reg_instruction" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">reg_instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_instruction[31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_main_2/uut/op" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">op[5:0]</obj_property>
      <obj_property name="ObjectShortName">op[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_main_2/uut/rd" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_main_2/uut/rdtemp" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rdtemp[4:0]</obj_property>
      <obj_property name="ObjectShortName">rdtemp[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_main_2/uut/a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">a[31:0]</obj_property>
      <obj_property name="ObjectShortName">a[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_main_2/uut/b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">b[31:0]</obj_property>
      <obj_property name="ObjectShortName">b[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_main_2/uut/atemp" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">atemp[31:0]</obj_property>
      <obj_property name="ObjectShortName">atemp[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_main_2/uut/alu_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_out[31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_main_2/uut/immi" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">immi[15:0]</obj_property>
      <obj_property name="ObjectShortName">immi[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_main_2/uut/register" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">register[31:0,31:0]</obj_property>
      <obj_property name="ObjectShortName">register[31:0,31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
