{
    "DESIGN_NAME": "team_12_Wrapper",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/wb_wrapper.vh",
        "dir::../../verilog/rtl/team_projects/team_12/team_12_Wrapper.sv",
        "dir::../../verilog/rtl/team_projects/team_12/team_12.sv",
        "dir::../../verilog/rtl/team_projects/team_12/team_12_WB.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/accumulator.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/exp_table.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/envelope_clk_div.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/envelope_gen.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/midi_decoder.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/negedge_detector.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/norm_in.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/norm_mid.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/norm_out.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/norm_pipe.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/note_div_table.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/osc_sel.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/poly_ctrl.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/posedge_detector.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/sample_clock_div.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/sample_register.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/saw_counter.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/ser_to_par.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/start_arbitrator.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/sync.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/uart_clk_div.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/uart_in.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/volume_multiplier.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/wave_selector.v",
        "dir::../../verilog/rtl/team_projects/team_12/submodules/wave_shape_table.v"
    ],
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "wb_clk_i",
    "FP_CORE_UTIL": 10,
    "PL_TARGET_DENSITY": 0.52,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",
    "FP_PDN_CORE_RING": 0,
    "RT_MAX_LAYER": "met4",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 800 899",
    "pdk::sky130*": {
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 100
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 30,
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}