
cafetera.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b90  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002c50  08002c50  00003c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cbc  08002cbc  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002cbc  08002cbc  00003cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002cc4  08002cc4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cc4  08002cc4  00003cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002cc8  08002cc8  00003cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002ccc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  2000000c  08002cd8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000f4  08002cd8  000040f4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b465  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018c6  00000000  00000000  0000f499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac0  00000000  00000000  00010d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000085f  00000000  00000000  00011820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013575  00000000  00000000  0001207f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c699  00000000  00000000  000255f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007a3b7  00000000  00000000  00031c8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ac044  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002684  00000000  00000000  000ac088  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000ae70c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002c38 	.word	0x08002c38

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002c38 	.word	0x08002c38

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000450:	f000 fa62 	bl	8000918 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000454:	f000 f808 	bl	8000468 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000458:	f000 f902 	bl	8000660 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800045c:	f000 f8d0 	bl	8000600 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000460:	f000 f86e 	bl	8000540 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000464:	46c0      	nop			@ (mov r8, r8)
 8000466:	e7fd      	b.n	8000464 <main+0x18>

08000468 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000468:	b590      	push	{r4, r7, lr}
 800046a:	b09d      	sub	sp, #116	@ 0x74
 800046c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800046e:	2438      	movs	r4, #56	@ 0x38
 8000470:	193b      	adds	r3, r7, r4
 8000472:	0018      	movs	r0, r3
 8000474:	2338      	movs	r3, #56	@ 0x38
 8000476:	001a      	movs	r2, r3
 8000478:	2100      	movs	r1, #0
 800047a:	f002 fbb1 	bl	8002be0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800047e:	2324      	movs	r3, #36	@ 0x24
 8000480:	18fb      	adds	r3, r7, r3
 8000482:	0018      	movs	r0, r3
 8000484:	2314      	movs	r3, #20
 8000486:	001a      	movs	r2, r3
 8000488:	2100      	movs	r1, #0
 800048a:	f002 fba9 	bl	8002be0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800048e:	003b      	movs	r3, r7
 8000490:	0018      	movs	r0, r3
 8000492:	2324      	movs	r3, #36	@ 0x24
 8000494:	001a      	movs	r2, r3
 8000496:	2100      	movs	r1, #0
 8000498:	f002 fba2 	bl	8002be0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800049c:	4b26      	ldr	r3, [pc, #152]	@ (8000538 <SystemClock_Config+0xd0>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a26      	ldr	r2, [pc, #152]	@ (800053c <SystemClock_Config+0xd4>)
 80004a2:	401a      	ands	r2, r3
 80004a4:	4b24      	ldr	r3, [pc, #144]	@ (8000538 <SystemClock_Config+0xd0>)
 80004a6:	2180      	movs	r1, #128	@ 0x80
 80004a8:	0109      	lsls	r1, r1, #4
 80004aa:	430a      	orrs	r2, r1
 80004ac:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80004ae:	0021      	movs	r1, r4
 80004b0:	187b      	adds	r3, r7, r1
 80004b2:	2210      	movs	r2, #16
 80004b4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80004b6:	187b      	adds	r3, r7, r1
 80004b8:	2201      	movs	r2, #1
 80004ba:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80004bc:	187b      	adds	r3, r7, r1
 80004be:	2200      	movs	r2, #0
 80004c0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80004c2:	187b      	adds	r3, r7, r1
 80004c4:	22a0      	movs	r2, #160	@ 0xa0
 80004c6:	0212      	lsls	r2, r2, #8
 80004c8:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004ca:	187b      	adds	r3, r7, r1
 80004cc:	2200      	movs	r2, #0
 80004ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004d0:	187b      	adds	r3, r7, r1
 80004d2:	0018      	movs	r0, r3
 80004d4:	f000 fcd8 	bl	8000e88 <HAL_RCC_OscConfig>
 80004d8:	1e03      	subs	r3, r0, #0
 80004da:	d001      	beq.n	80004e0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80004dc:	f000 f924 	bl	8000728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004e0:	2124      	movs	r1, #36	@ 0x24
 80004e2:	187b      	adds	r3, r7, r1
 80004e4:	220f      	movs	r2, #15
 80004e6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80004e8:	187b      	adds	r3, r7, r1
 80004ea:	2200      	movs	r2, #0
 80004ec:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ee:	187b      	adds	r3, r7, r1
 80004f0:	2200      	movs	r2, #0
 80004f2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004f4:	187b      	adds	r3, r7, r1
 80004f6:	2200      	movs	r2, #0
 80004f8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	2200      	movs	r2, #0
 80004fe:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000500:	187b      	adds	r3, r7, r1
 8000502:	2100      	movs	r1, #0
 8000504:	0018      	movs	r0, r3
 8000506:	f001 f883 	bl	8001610 <HAL_RCC_ClockConfig>
 800050a:	1e03      	subs	r3, r0, #0
 800050c:	d001      	beq.n	8000512 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800050e:	f000 f90b 	bl	8000728 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000512:	003b      	movs	r3, r7
 8000514:	2202      	movs	r2, #2
 8000516:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000518:	003b      	movs	r3, r7
 800051a:	2200      	movs	r2, #0
 800051c:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800051e:	003b      	movs	r3, r7
 8000520:	0018      	movs	r0, r3
 8000522:	f001 fa79 	bl	8001a18 <HAL_RCCEx_PeriphCLKConfig>
 8000526:	1e03      	subs	r3, r0, #0
 8000528:	d001      	beq.n	800052e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800052a:	f000 f8fd 	bl	8000728 <Error_Handler>
  }
}
 800052e:	46c0      	nop			@ (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	b01d      	add	sp, #116	@ 0x74
 8000534:	bd90      	pop	{r4, r7, pc}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	40007000 	.word	0x40007000
 800053c:	ffffe7ff 	.word	0xffffe7ff

08000540 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b086      	sub	sp, #24
 8000544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000546:	2310      	movs	r3, #16
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	0018      	movs	r0, r3
 800054c:	2308      	movs	r3, #8
 800054e:	001a      	movs	r2, r3
 8000550:	2100      	movs	r1, #0
 8000552:	f002 fb45 	bl	8002be0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000556:	003b      	movs	r3, r7
 8000558:	0018      	movs	r0, r3
 800055a:	2310      	movs	r3, #16
 800055c:	001a      	movs	r2, r3
 800055e:	2100      	movs	r1, #0
 8000560:	f002 fb3e 	bl	8002be0 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000564:	4b24      	ldr	r3, [pc, #144]	@ (80005f8 <MX_TIM2_Init+0xb8>)
 8000566:	2280      	movs	r2, #128	@ 0x80
 8000568:	05d2      	lsls	r2, r2, #23
 800056a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800056c:	4b22      	ldr	r3, [pc, #136]	@ (80005f8 <MX_TIM2_Init+0xb8>)
 800056e:	2200      	movs	r2, #0
 8000570:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000572:	4b21      	ldr	r3, [pc, #132]	@ (80005f8 <MX_TIM2_Init+0xb8>)
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000578:	4b1f      	ldr	r3, [pc, #124]	@ (80005f8 <MX_TIM2_Init+0xb8>)
 800057a:	4a20      	ldr	r2, [pc, #128]	@ (80005fc <MX_TIM2_Init+0xbc>)
 800057c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800057e:	4b1e      	ldr	r3, [pc, #120]	@ (80005f8 <MX_TIM2_Init+0xb8>)
 8000580:	2200      	movs	r2, #0
 8000582:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000584:	4b1c      	ldr	r3, [pc, #112]	@ (80005f8 <MX_TIM2_Init+0xb8>)
 8000586:	2200      	movs	r2, #0
 8000588:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800058a:	4b1b      	ldr	r3, [pc, #108]	@ (80005f8 <MX_TIM2_Init+0xb8>)
 800058c:	0018      	movs	r0, r3
 800058e:	f001 fbd1 	bl	8001d34 <HAL_TIM_OC_Init>
 8000592:	1e03      	subs	r3, r0, #0
 8000594:	d001      	beq.n	800059a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000596:	f000 f8c7 	bl	8000728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800059a:	2110      	movs	r1, #16
 800059c:	187b      	adds	r3, r7, r1
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2200      	movs	r2, #0
 80005a6:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005a8:	187a      	adds	r2, r7, r1
 80005aa:	4b13      	ldr	r3, [pc, #76]	@ (80005f8 <MX_TIM2_Init+0xb8>)
 80005ac:	0011      	movs	r1, r2
 80005ae:	0018      	movs	r0, r3
 80005b0:	f001 fdb6 	bl	8002120 <HAL_TIMEx_MasterConfigSynchronization>
 80005b4:	1e03      	subs	r3, r0, #0
 80005b6:	d001      	beq.n	80005bc <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80005b8:	f000 f8b6 	bl	8000728 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80005bc:	003b      	movs	r3, r7
 80005be:	2200      	movs	r2, #0
 80005c0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80005c2:	003b      	movs	r3, r7
 80005c4:	2200      	movs	r2, #0
 80005c6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005c8:	003b      	movs	r3, r7
 80005ca:	2200      	movs	r2, #0
 80005cc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005ce:	003b      	movs	r3, r7
 80005d0:	2200      	movs	r2, #0
 80005d2:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005d4:	0039      	movs	r1, r7
 80005d6:	4b08      	ldr	r3, [pc, #32]	@ (80005f8 <MX_TIM2_Init+0xb8>)
 80005d8:	2200      	movs	r2, #0
 80005da:	0018      	movs	r0, r3
 80005dc:	f001 fbea 	bl	8001db4 <HAL_TIM_OC_ConfigChannel>
 80005e0:	1e03      	subs	r3, r0, #0
 80005e2:	d001      	beq.n	80005e8 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 80005e4:	f000 f8a0 	bl	8000728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80005e8:	4b03      	ldr	r3, [pc, #12]	@ (80005f8 <MX_TIM2_Init+0xb8>)
 80005ea:	0018      	movs	r0, r3
 80005ec:	f000 f8cc 	bl	8000788 <HAL_TIM_MspPostInit>

}
 80005f0:	46c0      	nop			@ (mov r8, r8)
 80005f2:	46bd      	mov	sp, r7
 80005f4:	b006      	add	sp, #24
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	20000028 	.word	0x20000028
 80005fc:	0000ffff 	.word	0x0000ffff

08000600 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000604:	4b14      	ldr	r3, [pc, #80]	@ (8000658 <MX_USART2_UART_Init+0x58>)
 8000606:	4a15      	ldr	r2, [pc, #84]	@ (800065c <MX_USART2_UART_Init+0x5c>)
 8000608:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800060a:	4b13      	ldr	r3, [pc, #76]	@ (8000658 <MX_USART2_UART_Init+0x58>)
 800060c:	22e1      	movs	r2, #225	@ 0xe1
 800060e:	0252      	lsls	r2, r2, #9
 8000610:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000612:	4b11      	ldr	r3, [pc, #68]	@ (8000658 <MX_USART2_UART_Init+0x58>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000618:	4b0f      	ldr	r3, [pc, #60]	@ (8000658 <MX_USART2_UART_Init+0x58>)
 800061a:	2200      	movs	r2, #0
 800061c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800061e:	4b0e      	ldr	r3, [pc, #56]	@ (8000658 <MX_USART2_UART_Init+0x58>)
 8000620:	2200      	movs	r2, #0
 8000622:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000624:	4b0c      	ldr	r3, [pc, #48]	@ (8000658 <MX_USART2_UART_Init+0x58>)
 8000626:	220c      	movs	r2, #12
 8000628:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800062a:	4b0b      	ldr	r3, [pc, #44]	@ (8000658 <MX_USART2_UART_Init+0x58>)
 800062c:	2200      	movs	r2, #0
 800062e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000630:	4b09      	ldr	r3, [pc, #36]	@ (8000658 <MX_USART2_UART_Init+0x58>)
 8000632:	2200      	movs	r2, #0
 8000634:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000636:	4b08      	ldr	r3, [pc, #32]	@ (8000658 <MX_USART2_UART_Init+0x58>)
 8000638:	2200      	movs	r2, #0
 800063a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800063c:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <MX_USART2_UART_Init+0x58>)
 800063e:	2200      	movs	r2, #0
 8000640:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000642:	4b05      	ldr	r3, [pc, #20]	@ (8000658 <MX_USART2_UART_Init+0x58>)
 8000644:	0018      	movs	r0, r3
 8000646:	f001 fdc3 	bl	80021d0 <HAL_UART_Init>
 800064a:	1e03      	subs	r3, r0, #0
 800064c:	d001      	beq.n	8000652 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800064e:	f000 f86b 	bl	8000728 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000652:	46c0      	nop			@ (mov r8, r8)
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000068 	.word	0x20000068
 800065c:	40004400 	.word	0x40004400

08000660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000660:	b590      	push	{r4, r7, lr}
 8000662:	b089      	sub	sp, #36	@ 0x24
 8000664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000666:	240c      	movs	r4, #12
 8000668:	193b      	adds	r3, r7, r4
 800066a:	0018      	movs	r0, r3
 800066c:	2314      	movs	r3, #20
 800066e:	001a      	movs	r2, r3
 8000670:	2100      	movs	r1, #0
 8000672:	f002 fab5 	bl	8002be0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000676:	4b2a      	ldr	r3, [pc, #168]	@ (8000720 <MX_GPIO_Init+0xc0>)
 8000678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800067a:	4b29      	ldr	r3, [pc, #164]	@ (8000720 <MX_GPIO_Init+0xc0>)
 800067c:	2104      	movs	r1, #4
 800067e:	430a      	orrs	r2, r1
 8000680:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000682:	4b27      	ldr	r3, [pc, #156]	@ (8000720 <MX_GPIO_Init+0xc0>)
 8000684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000686:	2204      	movs	r2, #4
 8000688:	4013      	ands	r3, r2
 800068a:	60bb      	str	r3, [r7, #8]
 800068c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800068e:	4b24      	ldr	r3, [pc, #144]	@ (8000720 <MX_GPIO_Init+0xc0>)
 8000690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000692:	4b23      	ldr	r3, [pc, #140]	@ (8000720 <MX_GPIO_Init+0xc0>)
 8000694:	2180      	movs	r1, #128	@ 0x80
 8000696:	430a      	orrs	r2, r1
 8000698:	62da      	str	r2, [r3, #44]	@ 0x2c
 800069a:	4b21      	ldr	r3, [pc, #132]	@ (8000720 <MX_GPIO_Init+0xc0>)
 800069c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800069e:	2280      	movs	r2, #128	@ 0x80
 80006a0:	4013      	ands	r3, r2
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000720 <MX_GPIO_Init+0xc0>)
 80006a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006aa:	4b1d      	ldr	r3, [pc, #116]	@ (8000720 <MX_GPIO_Init+0xc0>)
 80006ac:	2101      	movs	r1, #1
 80006ae:	430a      	orrs	r2, r1
 80006b0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000720 <MX_GPIO_Init+0xc0>)
 80006b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006b6:	2201      	movs	r2, #1
 80006b8:	4013      	ands	r3, r2
 80006ba:	603b      	str	r3, [r7, #0]
 80006bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, led_2_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006be:	23a0      	movs	r3, #160	@ 0xa0
 80006c0:	05db      	lsls	r3, r3, #23
 80006c2:	2200      	movs	r2, #0
 80006c4:	2130      	movs	r1, #48	@ 0x30
 80006c6:	0018      	movs	r0, r3
 80006c8:	f000 fbc0 	bl	8000e4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006cc:	193b      	adds	r3, r7, r4
 80006ce:	2280      	movs	r2, #128	@ 0x80
 80006d0:	0192      	lsls	r2, r2, #6
 80006d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	2284      	movs	r2, #132	@ 0x84
 80006d8:	0392      	lsls	r2, r2, #14
 80006da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	193b      	adds	r3, r7, r4
 80006de:	2200      	movs	r2, #0
 80006e0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	4a0f      	ldr	r2, [pc, #60]	@ (8000724 <MX_GPIO_Init+0xc4>)
 80006e6:	0019      	movs	r1, r3
 80006e8:	0010      	movs	r0, r2
 80006ea:	f000 fa39 	bl	8000b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : led_2_Pin LD2_Pin */
  GPIO_InitStruct.Pin = led_2_Pin|LD2_Pin;
 80006ee:	0021      	movs	r1, r4
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	2230      	movs	r2, #48	@ 0x30
 80006f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	2201      	movs	r2, #1
 80006fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	187b      	adds	r3, r7, r1
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2200      	movs	r2, #0
 8000706:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000708:	187a      	adds	r2, r7, r1
 800070a:	23a0      	movs	r3, #160	@ 0xa0
 800070c:	05db      	lsls	r3, r3, #23
 800070e:	0011      	movs	r1, r2
 8000710:	0018      	movs	r0, r3
 8000712:	f000 fa25 	bl	8000b60 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000716:	46c0      	nop			@ (mov r8, r8)
 8000718:	46bd      	mov	sp, r7
 800071a:	b009      	add	sp, #36	@ 0x24
 800071c:	bd90      	pop	{r4, r7, pc}
 800071e:	46c0      	nop			@ (mov r8, r8)
 8000720:	40021000 	.word	0x40021000
 8000724:	50000800 	.word	0x50000800

08000728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800072c:	b672      	cpsid	i
}
 800072e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000730:	46c0      	nop			@ (mov r8, r8)
 8000732:	e7fd      	b.n	8000730 <Error_Handler+0x8>

08000734 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000738:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <HAL_MspInit+0x24>)
 800073a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800073c:	4b06      	ldr	r3, [pc, #24]	@ (8000758 <HAL_MspInit+0x24>)
 800073e:	2101      	movs	r1, #1
 8000740:	430a      	orrs	r2, r1
 8000742:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000744:	4b04      	ldr	r3, [pc, #16]	@ (8000758 <HAL_MspInit+0x24>)
 8000746:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000748:	4b03      	ldr	r3, [pc, #12]	@ (8000758 <HAL_MspInit+0x24>)
 800074a:	2180      	movs	r1, #128	@ 0x80
 800074c:	0549      	lsls	r1, r1, #21
 800074e:	430a      	orrs	r2, r1
 8000750:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000752:	46c0      	nop			@ (mov r8, r8)
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40021000 	.word	0x40021000

0800075c <HAL_TIM_OC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_oc: TIM_OC handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM2)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	2380      	movs	r3, #128	@ 0x80
 800076a:	05db      	lsls	r3, r3, #23
 800076c:	429a      	cmp	r2, r3
 800076e:	d105      	bne.n	800077c <HAL_TIM_OC_MspInit+0x20>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000770:	4b04      	ldr	r3, [pc, #16]	@ (8000784 <HAL_TIM_OC_MspInit+0x28>)
 8000772:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000774:	4b03      	ldr	r3, [pc, #12]	@ (8000784 <HAL_TIM_OC_MspInit+0x28>)
 8000776:	2101      	movs	r1, #1
 8000778:	430a      	orrs	r2, r1
 800077a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800077c:	46c0      	nop			@ (mov r8, r8)
 800077e:	46bd      	mov	sp, r7
 8000780:	b002      	add	sp, #8
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40021000 	.word	0x40021000

08000788 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000788:	b590      	push	{r4, r7, lr}
 800078a:	b089      	sub	sp, #36	@ 0x24
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000790:	240c      	movs	r4, #12
 8000792:	193b      	adds	r3, r7, r4
 8000794:	0018      	movs	r0, r3
 8000796:	2314      	movs	r3, #20
 8000798:	001a      	movs	r2, r3
 800079a:	2100      	movs	r1, #0
 800079c:	f002 fa20 	bl	8002be0 <memset>
  if(htim->Instance==TIM2)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681a      	ldr	r2, [r3, #0]
 80007a4:	2380      	movs	r3, #128	@ 0x80
 80007a6:	05db      	lsls	r3, r3, #23
 80007a8:	429a      	cmp	r2, r3
 80007aa:	d122      	bne.n	80007f2 <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ac:	4b13      	ldr	r3, [pc, #76]	@ (80007fc <HAL_TIM_MspPostInit+0x74>)
 80007ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007b0:	4b12      	ldr	r3, [pc, #72]	@ (80007fc <HAL_TIM_MspPostInit+0x74>)
 80007b2:	2101      	movs	r1, #1
 80007b4:	430a      	orrs	r2, r1
 80007b6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007b8:	4b10      	ldr	r3, [pc, #64]	@ (80007fc <HAL_TIM_MspPostInit+0x74>)
 80007ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007bc:	2201      	movs	r2, #1
 80007be:	4013      	ands	r3, r2
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007c4:	0021      	movs	r1, r4
 80007c6:	187b      	adds	r3, r7, r1
 80007c8:	2201      	movs	r2, #1
 80007ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007cc:	187b      	adds	r3, r7, r1
 80007ce:	2202      	movs	r2, #2
 80007d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	187b      	adds	r3, r7, r1
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	2200      	movs	r2, #0
 80007dc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80007de:	187b      	adds	r3, r7, r1
 80007e0:	2202      	movs	r2, #2
 80007e2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e4:	187a      	adds	r2, r7, r1
 80007e6:	23a0      	movs	r3, #160	@ 0xa0
 80007e8:	05db      	lsls	r3, r3, #23
 80007ea:	0011      	movs	r1, r2
 80007ec:	0018      	movs	r0, r3
 80007ee:	f000 f9b7 	bl	8000b60 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80007f2:	46c0      	nop			@ (mov r8, r8)
 80007f4:	46bd      	mov	sp, r7
 80007f6:	b009      	add	sp, #36	@ 0x24
 80007f8:	bd90      	pop	{r4, r7, pc}
 80007fa:	46c0      	nop			@ (mov r8, r8)
 80007fc:	40021000 	.word	0x40021000

08000800 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000800:	b590      	push	{r4, r7, lr}
 8000802:	b089      	sub	sp, #36	@ 0x24
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000808:	240c      	movs	r4, #12
 800080a:	193b      	adds	r3, r7, r4
 800080c:	0018      	movs	r0, r3
 800080e:	2314      	movs	r3, #20
 8000810:	001a      	movs	r2, r3
 8000812:	2100      	movs	r1, #0
 8000814:	f002 f9e4 	bl	8002be0 <memset>
  if(huart->Instance==USART2)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a18      	ldr	r2, [pc, #96]	@ (8000880 <HAL_UART_MspInit+0x80>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d129      	bne.n	8000876 <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000822:	4b18      	ldr	r3, [pc, #96]	@ (8000884 <HAL_UART_MspInit+0x84>)
 8000824:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000826:	4b17      	ldr	r3, [pc, #92]	@ (8000884 <HAL_UART_MspInit+0x84>)
 8000828:	2180      	movs	r1, #128	@ 0x80
 800082a:	0289      	lsls	r1, r1, #10
 800082c:	430a      	orrs	r2, r1
 800082e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000830:	4b14      	ldr	r3, [pc, #80]	@ (8000884 <HAL_UART_MspInit+0x84>)
 8000832:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000834:	4b13      	ldr	r3, [pc, #76]	@ (8000884 <HAL_UART_MspInit+0x84>)
 8000836:	2101      	movs	r1, #1
 8000838:	430a      	orrs	r2, r1
 800083a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800083c:	4b11      	ldr	r3, [pc, #68]	@ (8000884 <HAL_UART_MspInit+0x84>)
 800083e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000840:	2201      	movs	r2, #1
 8000842:	4013      	ands	r3, r2
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000848:	0021      	movs	r1, r4
 800084a:	187b      	adds	r3, r7, r1
 800084c:	220c      	movs	r2, #12
 800084e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000850:	187b      	adds	r3, r7, r1
 8000852:	2202      	movs	r2, #2
 8000854:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	187b      	adds	r3, r7, r1
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800085c:	187b      	adds	r3, r7, r1
 800085e:	2203      	movs	r2, #3
 8000860:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000862:	187b      	adds	r3, r7, r1
 8000864:	2204      	movs	r2, #4
 8000866:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000868:	187a      	adds	r2, r7, r1
 800086a:	23a0      	movs	r3, #160	@ 0xa0
 800086c:	05db      	lsls	r3, r3, #23
 800086e:	0011      	movs	r1, r2
 8000870:	0018      	movs	r0, r3
 8000872:	f000 f975 	bl	8000b60 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000876:	46c0      	nop			@ (mov r8, r8)
 8000878:	46bd      	mov	sp, r7
 800087a:	b009      	add	sp, #36	@ 0x24
 800087c:	bd90      	pop	{r4, r7, pc}
 800087e:	46c0      	nop			@ (mov r8, r8)
 8000880:	40004400 	.word	0x40004400
 8000884:	40021000 	.word	0x40021000

08000888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800088c:	46c0      	nop			@ (mov r8, r8)
 800088e:	e7fd      	b.n	800088c <NMI_Handler+0x4>

08000890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000894:	46c0      	nop			@ (mov r8, r8)
 8000896:	e7fd      	b.n	8000894 <HardFault_Handler+0x4>

08000898 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800089c:	46c0      	nop			@ (mov r8, r8)
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008a6:	46c0      	nop			@ (mov r8, r8)
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}

080008ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008b0:	f000 f886 	bl	80009c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008b4:	46c0      	nop			@ (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}

080008ba <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008be:	46c0      	nop			@ (mov r8, r8)
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80008c4:	480d      	ldr	r0, [pc, #52]	@ (80008fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008c6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008c8:	f7ff fff7 	bl	80008ba <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008cc:	480c      	ldr	r0, [pc, #48]	@ (8000900 <LoopForever+0x6>)
  ldr r1, =_edata
 80008ce:	490d      	ldr	r1, [pc, #52]	@ (8000904 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000908 <LoopForever+0xe>)
  movs r3, #0
 80008d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008d4:	e002      	b.n	80008dc <LoopCopyDataInit>

080008d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008da:	3304      	adds	r3, #4

080008dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e0:	d3f9      	bcc.n	80008d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008e2:	4a0a      	ldr	r2, [pc, #40]	@ (800090c <LoopForever+0x12>)
  ldr r4, =_ebss
 80008e4:	4c0a      	ldr	r4, [pc, #40]	@ (8000910 <LoopForever+0x16>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e8:	e001      	b.n	80008ee <LoopFillZerobss>

080008ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008ec:	3204      	adds	r2, #4

080008ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f0:	d3fb      	bcc.n	80008ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008f2:	f002 f97d 	bl	8002bf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008f6:	f7ff fda9 	bl	800044c <main>

080008fa <LoopForever>:

LoopForever:
    b LoopForever
 80008fa:	e7fe      	b.n	80008fa <LoopForever>
  ldr   r0, =_estack
 80008fc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000900:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000904:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000908:	08002ccc 	.word	0x08002ccc
  ldr r2, =_sbss
 800090c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000910:	200000f4 	.word	0x200000f4

08000914 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000914:	e7fe      	b.n	8000914 <ADC1_COMP_IRQHandler>
	...

08000918 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800091e:	1dfb      	adds	r3, r7, #7
 8000920:	2200      	movs	r2, #0
 8000922:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000924:	4b0b      	ldr	r3, [pc, #44]	@ (8000954 <HAL_Init+0x3c>)
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <HAL_Init+0x3c>)
 800092a:	2140      	movs	r1, #64	@ 0x40
 800092c:	430a      	orrs	r2, r1
 800092e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000930:	2000      	movs	r0, #0
 8000932:	f000 f811 	bl	8000958 <HAL_InitTick>
 8000936:	1e03      	subs	r3, r0, #0
 8000938:	d003      	beq.n	8000942 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800093a:	1dfb      	adds	r3, r7, #7
 800093c:	2201      	movs	r2, #1
 800093e:	701a      	strb	r2, [r3, #0]
 8000940:	e001      	b.n	8000946 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000942:	f7ff fef7 	bl	8000734 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000946:	1dfb      	adds	r3, r7, #7
 8000948:	781b      	ldrb	r3, [r3, #0]
}
 800094a:	0018      	movs	r0, r3
 800094c:	46bd      	mov	sp, r7
 800094e:	b002      	add	sp, #8
 8000950:	bd80      	pop	{r7, pc}
 8000952:	46c0      	nop			@ (mov r8, r8)
 8000954:	40022000 	.word	0x40022000

08000958 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000958:	b590      	push	{r4, r7, lr}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000960:	4b14      	ldr	r3, [pc, #80]	@ (80009b4 <HAL_InitTick+0x5c>)
 8000962:	681c      	ldr	r4, [r3, #0]
 8000964:	4b14      	ldr	r3, [pc, #80]	@ (80009b8 <HAL_InitTick+0x60>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	0019      	movs	r1, r3
 800096a:	23fa      	movs	r3, #250	@ 0xfa
 800096c:	0098      	lsls	r0, r3, #2
 800096e:	f7ff fbcb 	bl	8000108 <__udivsi3>
 8000972:	0003      	movs	r3, r0
 8000974:	0019      	movs	r1, r3
 8000976:	0020      	movs	r0, r4
 8000978:	f7ff fbc6 	bl	8000108 <__udivsi3>
 800097c:	0003      	movs	r3, r0
 800097e:	0018      	movs	r0, r3
 8000980:	f000 f8e1 	bl	8000b46 <HAL_SYSTICK_Config>
 8000984:	1e03      	subs	r3, r0, #0
 8000986:	d001      	beq.n	800098c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000988:	2301      	movs	r3, #1
 800098a:	e00f      	b.n	80009ac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	2b03      	cmp	r3, #3
 8000990:	d80b      	bhi.n	80009aa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000992:	6879      	ldr	r1, [r7, #4]
 8000994:	2301      	movs	r3, #1
 8000996:	425b      	negs	r3, r3
 8000998:	2200      	movs	r2, #0
 800099a:	0018      	movs	r0, r3
 800099c:	f000 f8be 	bl	8000b1c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009a0:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <HAL_InitTick+0x64>)
 80009a2:	687a      	ldr	r2, [r7, #4]
 80009a4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009a6:	2300      	movs	r3, #0
 80009a8:	e000      	b.n	80009ac <HAL_InitTick+0x54>
    return HAL_ERROR;
 80009aa:	2301      	movs	r3, #1
}
 80009ac:	0018      	movs	r0, r3
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b003      	add	sp, #12
 80009b2:	bd90      	pop	{r4, r7, pc}
 80009b4:	20000000 	.word	0x20000000
 80009b8:	20000008 	.word	0x20000008
 80009bc:	20000004 	.word	0x20000004

080009c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <HAL_IncTick+0x1c>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	001a      	movs	r2, r3
 80009ca:	4b05      	ldr	r3, [pc, #20]	@ (80009e0 <HAL_IncTick+0x20>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	18d2      	adds	r2, r2, r3
 80009d0:	4b03      	ldr	r3, [pc, #12]	@ (80009e0 <HAL_IncTick+0x20>)
 80009d2:	601a      	str	r2, [r3, #0]
}
 80009d4:	46c0      	nop			@ (mov r8, r8)
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	46c0      	nop			@ (mov r8, r8)
 80009dc:	20000008 	.word	0x20000008
 80009e0:	200000f0 	.word	0x200000f0

080009e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  return uwTick;
 80009e8:	4b02      	ldr	r3, [pc, #8]	@ (80009f4 <HAL_GetTick+0x10>)
 80009ea:	681b      	ldr	r3, [r3, #0]
}
 80009ec:	0018      	movs	r0, r3
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	46c0      	nop			@ (mov r8, r8)
 80009f4:	200000f0 	.word	0x200000f0

080009f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009f8:	b590      	push	{r4, r7, lr}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	0002      	movs	r2, r0
 8000a00:	6039      	str	r1, [r7, #0]
 8000a02:	1dfb      	adds	r3, r7, #7
 8000a04:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a06:	1dfb      	adds	r3, r7, #7
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a0c:	d828      	bhi.n	8000a60 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a0e:	4a2f      	ldr	r2, [pc, #188]	@ (8000acc <__NVIC_SetPriority+0xd4>)
 8000a10:	1dfb      	adds	r3, r7, #7
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	b25b      	sxtb	r3, r3
 8000a16:	089b      	lsrs	r3, r3, #2
 8000a18:	33c0      	adds	r3, #192	@ 0xc0
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	589b      	ldr	r3, [r3, r2]
 8000a1e:	1dfa      	adds	r2, r7, #7
 8000a20:	7812      	ldrb	r2, [r2, #0]
 8000a22:	0011      	movs	r1, r2
 8000a24:	2203      	movs	r2, #3
 8000a26:	400a      	ands	r2, r1
 8000a28:	00d2      	lsls	r2, r2, #3
 8000a2a:	21ff      	movs	r1, #255	@ 0xff
 8000a2c:	4091      	lsls	r1, r2
 8000a2e:	000a      	movs	r2, r1
 8000a30:	43d2      	mvns	r2, r2
 8000a32:	401a      	ands	r2, r3
 8000a34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	019b      	lsls	r3, r3, #6
 8000a3a:	22ff      	movs	r2, #255	@ 0xff
 8000a3c:	401a      	ands	r2, r3
 8000a3e:	1dfb      	adds	r3, r7, #7
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	0018      	movs	r0, r3
 8000a44:	2303      	movs	r3, #3
 8000a46:	4003      	ands	r3, r0
 8000a48:	00db      	lsls	r3, r3, #3
 8000a4a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a4c:	481f      	ldr	r0, [pc, #124]	@ (8000acc <__NVIC_SetPriority+0xd4>)
 8000a4e:	1dfb      	adds	r3, r7, #7
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	b25b      	sxtb	r3, r3
 8000a54:	089b      	lsrs	r3, r3, #2
 8000a56:	430a      	orrs	r2, r1
 8000a58:	33c0      	adds	r3, #192	@ 0xc0
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a5e:	e031      	b.n	8000ac4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a60:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad0 <__NVIC_SetPriority+0xd8>)
 8000a62:	1dfb      	adds	r3, r7, #7
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	0019      	movs	r1, r3
 8000a68:	230f      	movs	r3, #15
 8000a6a:	400b      	ands	r3, r1
 8000a6c:	3b08      	subs	r3, #8
 8000a6e:	089b      	lsrs	r3, r3, #2
 8000a70:	3306      	adds	r3, #6
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	18d3      	adds	r3, r2, r3
 8000a76:	3304      	adds	r3, #4
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	1dfa      	adds	r2, r7, #7
 8000a7c:	7812      	ldrb	r2, [r2, #0]
 8000a7e:	0011      	movs	r1, r2
 8000a80:	2203      	movs	r2, #3
 8000a82:	400a      	ands	r2, r1
 8000a84:	00d2      	lsls	r2, r2, #3
 8000a86:	21ff      	movs	r1, #255	@ 0xff
 8000a88:	4091      	lsls	r1, r2
 8000a8a:	000a      	movs	r2, r1
 8000a8c:	43d2      	mvns	r2, r2
 8000a8e:	401a      	ands	r2, r3
 8000a90:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	019b      	lsls	r3, r3, #6
 8000a96:	22ff      	movs	r2, #255	@ 0xff
 8000a98:	401a      	ands	r2, r3
 8000a9a:	1dfb      	adds	r3, r7, #7
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	4003      	ands	r3, r0
 8000aa4:	00db      	lsls	r3, r3, #3
 8000aa6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aa8:	4809      	ldr	r0, [pc, #36]	@ (8000ad0 <__NVIC_SetPriority+0xd8>)
 8000aaa:	1dfb      	adds	r3, r7, #7
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	001c      	movs	r4, r3
 8000ab0:	230f      	movs	r3, #15
 8000ab2:	4023      	ands	r3, r4
 8000ab4:	3b08      	subs	r3, #8
 8000ab6:	089b      	lsrs	r3, r3, #2
 8000ab8:	430a      	orrs	r2, r1
 8000aba:	3306      	adds	r3, #6
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	18c3      	adds	r3, r0, r3
 8000ac0:	3304      	adds	r3, #4
 8000ac2:	601a      	str	r2, [r3, #0]
}
 8000ac4:	46c0      	nop			@ (mov r8, r8)
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	b003      	add	sp, #12
 8000aca:	bd90      	pop	{r4, r7, pc}
 8000acc:	e000e100 	.word	0xe000e100
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	1e5a      	subs	r2, r3, #1
 8000ae0:	2380      	movs	r3, #128	@ 0x80
 8000ae2:	045b      	lsls	r3, r3, #17
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d301      	bcc.n	8000aec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ae8:	2301      	movs	r3, #1
 8000aea:	e010      	b.n	8000b0e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aec:	4b0a      	ldr	r3, [pc, #40]	@ (8000b18 <SysTick_Config+0x44>)
 8000aee:	687a      	ldr	r2, [r7, #4]
 8000af0:	3a01      	subs	r2, #1
 8000af2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000af4:	2301      	movs	r3, #1
 8000af6:	425b      	negs	r3, r3
 8000af8:	2103      	movs	r1, #3
 8000afa:	0018      	movs	r0, r3
 8000afc:	f7ff ff7c 	bl	80009f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b00:	4b05      	ldr	r3, [pc, #20]	@ (8000b18 <SysTick_Config+0x44>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b06:	4b04      	ldr	r3, [pc, #16]	@ (8000b18 <SysTick_Config+0x44>)
 8000b08:	2207      	movs	r2, #7
 8000b0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b0c:	2300      	movs	r3, #0
}
 8000b0e:	0018      	movs	r0, r3
 8000b10:	46bd      	mov	sp, r7
 8000b12:	b002      	add	sp, #8
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	46c0      	nop			@ (mov r8, r8)
 8000b18:	e000e010 	.word	0xe000e010

08000b1c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	60b9      	str	r1, [r7, #8]
 8000b24:	607a      	str	r2, [r7, #4]
 8000b26:	210f      	movs	r1, #15
 8000b28:	187b      	adds	r3, r7, r1
 8000b2a:	1c02      	adds	r2, r0, #0
 8000b2c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b2e:	68ba      	ldr	r2, [r7, #8]
 8000b30:	187b      	adds	r3, r7, r1
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	b25b      	sxtb	r3, r3
 8000b36:	0011      	movs	r1, r2
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f7ff ff5d 	bl	80009f8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000b3e:	46c0      	nop			@ (mov r8, r8)
 8000b40:	46bd      	mov	sp, r7
 8000b42:	b004      	add	sp, #16
 8000b44:	bd80      	pop	{r7, pc}

08000b46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b46:	b580      	push	{r7, lr}
 8000b48:	b082      	sub	sp, #8
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	0018      	movs	r0, r3
 8000b52:	f7ff ffbf 	bl	8000ad4 <SysTick_Config>
 8000b56:	0003      	movs	r3, r0
}
 8000b58:	0018      	movs	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	b002      	add	sp, #8
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b086      	sub	sp, #24
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000b72:	2300      	movs	r3, #0
 8000b74:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000b76:	e14f      	b.n	8000e18 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	697a      	ldr	r2, [r7, #20]
 8000b80:	4091      	lsls	r1, r2
 8000b82:	000a      	movs	r2, r1
 8000b84:	4013      	ands	r3, r2
 8000b86:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d100      	bne.n	8000b90 <HAL_GPIO_Init+0x30>
 8000b8e:	e140      	b.n	8000e12 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	2203      	movs	r2, #3
 8000b96:	4013      	ands	r3, r2
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d005      	beq.n	8000ba8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	2203      	movs	r2, #3
 8000ba2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d130      	bne.n	8000c0a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	689b      	ldr	r3, [r3, #8]
 8000bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	2203      	movs	r2, #3
 8000bb4:	409a      	lsls	r2, r3
 8000bb6:	0013      	movs	r3, r2
 8000bb8:	43da      	mvns	r2, r3
 8000bba:	693b      	ldr	r3, [r7, #16]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	68da      	ldr	r2, [r3, #12]
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	409a      	lsls	r2, r3
 8000bca:	0013      	movs	r3, r2
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	693a      	ldr	r2, [r7, #16]
 8000bd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000bde:	2201      	movs	r2, #1
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	409a      	lsls	r2, r3
 8000be4:	0013      	movs	r3, r2
 8000be6:	43da      	mvns	r2, r3
 8000be8:	693b      	ldr	r3, [r7, #16]
 8000bea:	4013      	ands	r3, r2
 8000bec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	091b      	lsrs	r3, r3, #4
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	401a      	ands	r2, r3
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	409a      	lsls	r2, r3
 8000bfc:	0013      	movs	r3, r2
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	2203      	movs	r2, #3
 8000c10:	4013      	ands	r3, r2
 8000c12:	2b03      	cmp	r3, #3
 8000c14:	d017      	beq.n	8000c46 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	68db      	ldr	r3, [r3, #12]
 8000c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	005b      	lsls	r3, r3, #1
 8000c20:	2203      	movs	r2, #3
 8000c22:	409a      	lsls	r2, r3
 8000c24:	0013      	movs	r3, r2
 8000c26:	43da      	mvns	r2, r3
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	689a      	ldr	r2, [r3, #8]
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	409a      	lsls	r2, r3
 8000c38:	0013      	movs	r3, r2
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	2203      	movs	r2, #3
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	2b02      	cmp	r3, #2
 8000c50:	d123      	bne.n	8000c9a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	08da      	lsrs	r2, r3, #3
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	3208      	adds	r2, #8
 8000c5a:	0092      	lsls	r2, r2, #2
 8000c5c:	58d3      	ldr	r3, [r2, r3]
 8000c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	2207      	movs	r2, #7
 8000c64:	4013      	ands	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	220f      	movs	r2, #15
 8000c6a:	409a      	lsls	r2, r3
 8000c6c:	0013      	movs	r3, r2
 8000c6e:	43da      	mvns	r2, r3
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	4013      	ands	r3, r2
 8000c74:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	691a      	ldr	r2, [r3, #16]
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	2107      	movs	r1, #7
 8000c7e:	400b      	ands	r3, r1
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	409a      	lsls	r2, r3
 8000c84:	0013      	movs	r3, r2
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	08da      	lsrs	r2, r3, #3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3208      	adds	r2, #8
 8000c94:	0092      	lsls	r2, r2, #2
 8000c96:	6939      	ldr	r1, [r7, #16]
 8000c98:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	2203      	movs	r2, #3
 8000ca6:	409a      	lsls	r2, r3
 8000ca8:	0013      	movs	r3, r2
 8000caa:	43da      	mvns	r2, r3
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	2203      	movs	r2, #3
 8000cb8:	401a      	ands	r2, r3
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	409a      	lsls	r2, r3
 8000cc0:	0013      	movs	r3, r2
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685a      	ldr	r2, [r3, #4]
 8000cd2:	23c0      	movs	r3, #192	@ 0xc0
 8000cd4:	029b      	lsls	r3, r3, #10
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	d100      	bne.n	8000cdc <HAL_GPIO_Init+0x17c>
 8000cda:	e09a      	b.n	8000e12 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cdc:	4b54      	ldr	r3, [pc, #336]	@ (8000e30 <HAL_GPIO_Init+0x2d0>)
 8000cde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ce0:	4b53      	ldr	r3, [pc, #332]	@ (8000e30 <HAL_GPIO_Init+0x2d0>)
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ce8:	4a52      	ldr	r2, [pc, #328]	@ (8000e34 <HAL_GPIO_Init+0x2d4>)
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	089b      	lsrs	r3, r3, #2
 8000cee:	3302      	adds	r3, #2
 8000cf0:	009b      	lsls	r3, r3, #2
 8000cf2:	589b      	ldr	r3, [r3, r2]
 8000cf4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	2203      	movs	r2, #3
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	220f      	movs	r2, #15
 8000d00:	409a      	lsls	r2, r3
 8000d02:	0013      	movs	r3, r2
 8000d04:	43da      	mvns	r2, r3
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	4013      	ands	r3, r2
 8000d0a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	23a0      	movs	r3, #160	@ 0xa0
 8000d10:	05db      	lsls	r3, r3, #23
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d019      	beq.n	8000d4a <HAL_GPIO_Init+0x1ea>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4a47      	ldr	r2, [pc, #284]	@ (8000e38 <HAL_GPIO_Init+0x2d8>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d013      	beq.n	8000d46 <HAL_GPIO_Init+0x1e6>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4a46      	ldr	r2, [pc, #280]	@ (8000e3c <HAL_GPIO_Init+0x2dc>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d00d      	beq.n	8000d42 <HAL_GPIO_Init+0x1e2>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4a45      	ldr	r2, [pc, #276]	@ (8000e40 <HAL_GPIO_Init+0x2e0>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d007      	beq.n	8000d3e <HAL_GPIO_Init+0x1de>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a44      	ldr	r2, [pc, #272]	@ (8000e44 <HAL_GPIO_Init+0x2e4>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d101      	bne.n	8000d3a <HAL_GPIO_Init+0x1da>
 8000d36:	2305      	movs	r3, #5
 8000d38:	e008      	b.n	8000d4c <HAL_GPIO_Init+0x1ec>
 8000d3a:	2306      	movs	r3, #6
 8000d3c:	e006      	b.n	8000d4c <HAL_GPIO_Init+0x1ec>
 8000d3e:	2303      	movs	r3, #3
 8000d40:	e004      	b.n	8000d4c <HAL_GPIO_Init+0x1ec>
 8000d42:	2302      	movs	r3, #2
 8000d44:	e002      	b.n	8000d4c <HAL_GPIO_Init+0x1ec>
 8000d46:	2301      	movs	r3, #1
 8000d48:	e000      	b.n	8000d4c <HAL_GPIO_Init+0x1ec>
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	697a      	ldr	r2, [r7, #20]
 8000d4e:	2103      	movs	r1, #3
 8000d50:	400a      	ands	r2, r1
 8000d52:	0092      	lsls	r2, r2, #2
 8000d54:	4093      	lsls	r3, r2
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000d5c:	4935      	ldr	r1, [pc, #212]	@ (8000e34 <HAL_GPIO_Init+0x2d4>)
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	089b      	lsrs	r3, r3, #2
 8000d62:	3302      	adds	r3, #2
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	693a      	ldr	r2, [r7, #16]
 8000d68:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d6a:	4b37      	ldr	r3, [pc, #220]	@ (8000e48 <HAL_GPIO_Init+0x2e8>)
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	43da      	mvns	r2, r3
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	4013      	ands	r3, r2
 8000d78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	685a      	ldr	r2, [r3, #4]
 8000d7e:	2380      	movs	r3, #128	@ 0x80
 8000d80:	035b      	lsls	r3, r3, #13
 8000d82:	4013      	ands	r3, r2
 8000d84:	d003      	beq.n	8000d8e <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d8e:	4b2e      	ldr	r3, [pc, #184]	@ (8000e48 <HAL_GPIO_Init+0x2e8>)
 8000d90:	693a      	ldr	r2, [r7, #16]
 8000d92:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000d94:	4b2c      	ldr	r3, [pc, #176]	@ (8000e48 <HAL_GPIO_Init+0x2e8>)
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	43da      	mvns	r2, r3
 8000d9e:	693b      	ldr	r3, [r7, #16]
 8000da0:	4013      	ands	r3, r2
 8000da2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685a      	ldr	r2, [r3, #4]
 8000da8:	2380      	movs	r3, #128	@ 0x80
 8000daa:	039b      	lsls	r3, r3, #14
 8000dac:	4013      	ands	r3, r2
 8000dae:	d003      	beq.n	8000db8 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000db8:	4b23      	ldr	r3, [pc, #140]	@ (8000e48 <HAL_GPIO_Init+0x2e8>)
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000dbe:	4b22      	ldr	r3, [pc, #136]	@ (8000e48 <HAL_GPIO_Init+0x2e8>)
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	43da      	mvns	r2, r3
 8000dc8:	693b      	ldr	r3, [r7, #16]
 8000dca:	4013      	ands	r3, r2
 8000dcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685a      	ldr	r2, [r3, #4]
 8000dd2:	2380      	movs	r3, #128	@ 0x80
 8000dd4:	029b      	lsls	r3, r3, #10
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	d003      	beq.n	8000de2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000de2:	4b19      	ldr	r3, [pc, #100]	@ (8000e48 <HAL_GPIO_Init+0x2e8>)
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000de8:	4b17      	ldr	r3, [pc, #92]	@ (8000e48 <HAL_GPIO_Init+0x2e8>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	43da      	mvns	r2, r3
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	4013      	ands	r3, r2
 8000df6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	685a      	ldr	r2, [r3, #4]
 8000dfc:	2380      	movs	r3, #128	@ 0x80
 8000dfe:	025b      	lsls	r3, r3, #9
 8000e00:	4013      	ands	r3, r2
 8000e02:	d003      	beq.n	8000e0c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000e04:	693a      	ldr	r2, [r7, #16]
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e48 <HAL_GPIO_Init+0x2e8>)
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	3301      	adds	r3, #1
 8000e16:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	40da      	lsrs	r2, r3
 8000e20:	1e13      	subs	r3, r2, #0
 8000e22:	d000      	beq.n	8000e26 <HAL_GPIO_Init+0x2c6>
 8000e24:	e6a8      	b.n	8000b78 <HAL_GPIO_Init+0x18>
  }
}
 8000e26:	46c0      	nop			@ (mov r8, r8)
 8000e28:	46c0      	nop			@ (mov r8, r8)
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	b006      	add	sp, #24
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40021000 	.word	0x40021000
 8000e34:	40010000 	.word	0x40010000
 8000e38:	50000400 	.word	0x50000400
 8000e3c:	50000800 	.word	0x50000800
 8000e40:	50000c00 	.word	0x50000c00
 8000e44:	50001c00 	.word	0x50001c00
 8000e48:	40010400 	.word	0x40010400

08000e4c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	0008      	movs	r0, r1
 8000e56:	0011      	movs	r1, r2
 8000e58:	1cbb      	adds	r3, r7, #2
 8000e5a:	1c02      	adds	r2, r0, #0
 8000e5c:	801a      	strh	r2, [r3, #0]
 8000e5e:	1c7b      	adds	r3, r7, #1
 8000e60:	1c0a      	adds	r2, r1, #0
 8000e62:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e64:	1c7b      	adds	r3, r7, #1
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d004      	beq.n	8000e76 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e6c:	1cbb      	adds	r3, r7, #2
 8000e6e:	881a      	ldrh	r2, [r3, #0]
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000e74:	e003      	b.n	8000e7e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000e76:	1cbb      	adds	r3, r7, #2
 8000e78:	881a      	ldrh	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e7e:	46c0      	nop			@ (mov r8, r8)
 8000e80:	46bd      	mov	sp, r7
 8000e82:	b002      	add	sp, #8
 8000e84:	bd80      	pop	{r7, pc}
	...

08000e88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e88:	b5b0      	push	{r4, r5, r7, lr}
 8000e8a:	b08a      	sub	sp, #40	@ 0x28
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d102      	bne.n	8000e9c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	f000 fbaf 	bl	80015fa <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e9c:	4bcf      	ldr	r3, [pc, #828]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	220c      	movs	r2, #12
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ea6:	4bcd      	ldr	r3, [pc, #820]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000ea8:	68da      	ldr	r2, [r3, #12]
 8000eaa:	2380      	movs	r3, #128	@ 0x80
 8000eac:	025b      	lsls	r3, r3, #9
 8000eae:	4013      	ands	r3, r2
 8000eb0:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	4013      	ands	r3, r2
 8000eba:	d100      	bne.n	8000ebe <HAL_RCC_OscConfig+0x36>
 8000ebc:	e07e      	b.n	8000fbc <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ebe:	6a3b      	ldr	r3, [r7, #32]
 8000ec0:	2b08      	cmp	r3, #8
 8000ec2:	d007      	beq.n	8000ed4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000ec4:	6a3b      	ldr	r3, [r7, #32]
 8000ec6:	2b0c      	cmp	r3, #12
 8000ec8:	d112      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x68>
 8000eca:	69fa      	ldr	r2, [r7, #28]
 8000ecc:	2380      	movs	r3, #128	@ 0x80
 8000ece:	025b      	lsls	r3, r3, #9
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d10d      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ed4:	4bc1      	ldr	r3, [pc, #772]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	2380      	movs	r3, #128	@ 0x80
 8000eda:	029b      	lsls	r3, r3, #10
 8000edc:	4013      	ands	r3, r2
 8000ede:	d100      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x5a>
 8000ee0:	e06b      	b.n	8000fba <HAL_RCC_OscConfig+0x132>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d167      	bne.n	8000fba <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	f000 fb85 	bl	80015fa <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	685a      	ldr	r2, [r3, #4]
 8000ef4:	2380      	movs	r3, #128	@ 0x80
 8000ef6:	025b      	lsls	r3, r3, #9
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	d107      	bne.n	8000f0c <HAL_RCC_OscConfig+0x84>
 8000efc:	4bb7      	ldr	r3, [pc, #732]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	4bb6      	ldr	r3, [pc, #728]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000f02:	2180      	movs	r1, #128	@ 0x80
 8000f04:	0249      	lsls	r1, r1, #9
 8000f06:	430a      	orrs	r2, r1
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	e027      	b.n	8000f5c <HAL_RCC_OscConfig+0xd4>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	685a      	ldr	r2, [r3, #4]
 8000f10:	23a0      	movs	r3, #160	@ 0xa0
 8000f12:	02db      	lsls	r3, r3, #11
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d10e      	bne.n	8000f36 <HAL_RCC_OscConfig+0xae>
 8000f18:	4bb0      	ldr	r3, [pc, #704]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	4baf      	ldr	r3, [pc, #700]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000f1e:	2180      	movs	r1, #128	@ 0x80
 8000f20:	02c9      	lsls	r1, r1, #11
 8000f22:	430a      	orrs	r2, r1
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	4bad      	ldr	r3, [pc, #692]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	4bac      	ldr	r3, [pc, #688]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000f2c:	2180      	movs	r1, #128	@ 0x80
 8000f2e:	0249      	lsls	r1, r1, #9
 8000f30:	430a      	orrs	r2, r1
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	e012      	b.n	8000f5c <HAL_RCC_OscConfig+0xd4>
 8000f36:	4ba9      	ldr	r3, [pc, #676]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	4ba8      	ldr	r3, [pc, #672]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000f3c:	49a8      	ldr	r1, [pc, #672]	@ (80011e0 <HAL_RCC_OscConfig+0x358>)
 8000f3e:	400a      	ands	r2, r1
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	4ba6      	ldr	r3, [pc, #664]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	2380      	movs	r3, #128	@ 0x80
 8000f48:	025b      	lsls	r3, r3, #9
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	60fb      	str	r3, [r7, #12]
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	4ba2      	ldr	r3, [pc, #648]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4ba1      	ldr	r3, [pc, #644]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000f56:	49a3      	ldr	r1, [pc, #652]	@ (80011e4 <HAL_RCC_OscConfig+0x35c>)
 8000f58:	400a      	ands	r2, r1
 8000f5a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d015      	beq.n	8000f90 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f64:	f7ff fd3e 	bl	80009e4 <HAL_GetTick>
 8000f68:	0003      	movs	r3, r0
 8000f6a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000f6c:	e009      	b.n	8000f82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f6e:	f7ff fd39 	bl	80009e4 <HAL_GetTick>
 8000f72:	0002      	movs	r2, r0
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	1ad3      	subs	r3, r2, r3
 8000f78:	2b64      	cmp	r3, #100	@ 0x64
 8000f7a:	d902      	bls.n	8000f82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	f000 fb3c 	bl	80015fa <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000f82:	4b96      	ldr	r3, [pc, #600]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	2380      	movs	r3, #128	@ 0x80
 8000f88:	029b      	lsls	r3, r3, #10
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	d0ef      	beq.n	8000f6e <HAL_RCC_OscConfig+0xe6>
 8000f8e:	e015      	b.n	8000fbc <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f90:	f7ff fd28 	bl	80009e4 <HAL_GetTick>
 8000f94:	0003      	movs	r3, r0
 8000f96:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000f98:	e008      	b.n	8000fac <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f9a:	f7ff fd23 	bl	80009e4 <HAL_GetTick>
 8000f9e:	0002      	movs	r2, r0
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	1ad3      	subs	r3, r2, r3
 8000fa4:	2b64      	cmp	r3, #100	@ 0x64
 8000fa6:	d901      	bls.n	8000fac <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	e326      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000fac:	4b8b      	ldr	r3, [pc, #556]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	2380      	movs	r3, #128	@ 0x80
 8000fb2:	029b      	lsls	r3, r3, #10
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	d1f0      	bne.n	8000f9a <HAL_RCC_OscConfig+0x112>
 8000fb8:	e000      	b.n	8000fbc <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fba:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2202      	movs	r2, #2
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	d100      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x140>
 8000fc6:	e08b      	b.n	80010e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fce:	6a3b      	ldr	r3, [r7, #32]
 8000fd0:	2b04      	cmp	r3, #4
 8000fd2:	d005      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000fd4:	6a3b      	ldr	r3, [r7, #32]
 8000fd6:	2b0c      	cmp	r3, #12
 8000fd8:	d13e      	bne.n	8001058 <HAL_RCC_OscConfig+0x1d0>
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d13b      	bne.n	8001058 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000fe0:	4b7e      	ldr	r3, [pc, #504]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2204      	movs	r2, #4
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	d004      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x16c>
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d101      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e302      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ff4:	4b79      	ldr	r3, [pc, #484]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	4a7b      	ldr	r2, [pc, #492]	@ (80011e8 <HAL_RCC_OscConfig+0x360>)
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	0019      	movs	r1, r3
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	691b      	ldr	r3, [r3, #16]
 8001002:	021a      	lsls	r2, r3, #8
 8001004:	4b75      	ldr	r3, [pc, #468]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8001006:	430a      	orrs	r2, r1
 8001008:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800100a:	4b74      	ldr	r3, [pc, #464]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	2209      	movs	r2, #9
 8001010:	4393      	bics	r3, r2
 8001012:	0019      	movs	r1, r3
 8001014:	4b71      	ldr	r3, [pc, #452]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8001016:	697a      	ldr	r2, [r7, #20]
 8001018:	430a      	orrs	r2, r1
 800101a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800101c:	f000 fc40 	bl	80018a0 <HAL_RCC_GetSysClockFreq>
 8001020:	0001      	movs	r1, r0
 8001022:	4b6e      	ldr	r3, [pc, #440]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8001024:	68db      	ldr	r3, [r3, #12]
 8001026:	091b      	lsrs	r3, r3, #4
 8001028:	220f      	movs	r2, #15
 800102a:	4013      	ands	r3, r2
 800102c:	4a6f      	ldr	r2, [pc, #444]	@ (80011ec <HAL_RCC_OscConfig+0x364>)
 800102e:	5cd3      	ldrb	r3, [r2, r3]
 8001030:	000a      	movs	r2, r1
 8001032:	40da      	lsrs	r2, r3
 8001034:	4b6e      	ldr	r3, [pc, #440]	@ (80011f0 <HAL_RCC_OscConfig+0x368>)
 8001036:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001038:	4b6e      	ldr	r3, [pc, #440]	@ (80011f4 <HAL_RCC_OscConfig+0x36c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2513      	movs	r5, #19
 800103e:	197c      	adds	r4, r7, r5
 8001040:	0018      	movs	r0, r3
 8001042:	f7ff fc89 	bl	8000958 <HAL_InitTick>
 8001046:	0003      	movs	r3, r0
 8001048:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800104a:	197b      	adds	r3, r7, r5
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d046      	beq.n	80010e0 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001052:	197b      	adds	r3, r7, r5
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	e2d0      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d027      	beq.n	80010ae <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800105e:	4b5f      	ldr	r3, [pc, #380]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2209      	movs	r2, #9
 8001064:	4393      	bics	r3, r2
 8001066:	0019      	movs	r1, r3
 8001068:	4b5c      	ldr	r3, [pc, #368]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	430a      	orrs	r2, r1
 800106e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001070:	f7ff fcb8 	bl	80009e4 <HAL_GetTick>
 8001074:	0003      	movs	r3, r0
 8001076:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001078:	e008      	b.n	800108c <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800107a:	f7ff fcb3 	bl	80009e4 <HAL_GetTick>
 800107e:	0002      	movs	r2, r0
 8001080:	69bb      	ldr	r3, [r7, #24]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	2b02      	cmp	r3, #2
 8001086:	d901      	bls.n	800108c <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001088:	2303      	movs	r3, #3
 800108a:	e2b6      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800108c:	4b53      	ldr	r3, [pc, #332]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2204      	movs	r2, #4
 8001092:	4013      	ands	r3, r2
 8001094:	d0f1      	beq.n	800107a <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001096:	4b51      	ldr	r3, [pc, #324]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	4a53      	ldr	r2, [pc, #332]	@ (80011e8 <HAL_RCC_OscConfig+0x360>)
 800109c:	4013      	ands	r3, r2
 800109e:	0019      	movs	r1, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	691b      	ldr	r3, [r3, #16]
 80010a4:	021a      	lsls	r2, r3, #8
 80010a6:	4b4d      	ldr	r3, [pc, #308]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 80010a8:	430a      	orrs	r2, r1
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	e018      	b.n	80010e0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010ae:	4b4b      	ldr	r3, [pc, #300]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	4b4a      	ldr	r3, [pc, #296]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 80010b4:	2101      	movs	r1, #1
 80010b6:	438a      	bics	r2, r1
 80010b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ba:	f7ff fc93 	bl	80009e4 <HAL_GetTick>
 80010be:	0003      	movs	r3, r0
 80010c0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80010c2:	e008      	b.n	80010d6 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010c4:	f7ff fc8e 	bl	80009e4 <HAL_GetTick>
 80010c8:	0002      	movs	r2, r0
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d901      	bls.n	80010d6 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 80010d2:	2303      	movs	r3, #3
 80010d4:	e291      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80010d6:	4b41      	ldr	r3, [pc, #260]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2204      	movs	r2, #4
 80010dc:	4013      	ands	r3, r2
 80010de:	d1f1      	bne.n	80010c4 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2210      	movs	r2, #16
 80010e6:	4013      	ands	r3, r2
 80010e8:	d100      	bne.n	80010ec <HAL_RCC_OscConfig+0x264>
 80010ea:	e0a1      	b.n	8001230 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80010ec:	6a3b      	ldr	r3, [r7, #32]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d140      	bne.n	8001174 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80010f2:	4b3a      	ldr	r3, [pc, #232]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	2380      	movs	r3, #128	@ 0x80
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	4013      	ands	r3, r2
 80010fc:	d005      	beq.n	800110a <HAL_RCC_OscConfig+0x282>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	69db      	ldr	r3, [r3, #28]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d101      	bne.n	800110a <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e277      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800110a:	4b34      	ldr	r3, [pc, #208]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	4a3a      	ldr	r2, [pc, #232]	@ (80011f8 <HAL_RCC_OscConfig+0x370>)
 8001110:	4013      	ands	r3, r2
 8001112:	0019      	movs	r1, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001118:	4b30      	ldr	r3, [pc, #192]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 800111a:	430a      	orrs	r2, r1
 800111c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800111e:	4b2f      	ldr	r3, [pc, #188]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	021b      	lsls	r3, r3, #8
 8001124:	0a19      	lsrs	r1, r3, #8
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6a1b      	ldr	r3, [r3, #32]
 800112a:	061a      	lsls	r2, r3, #24
 800112c:	4b2b      	ldr	r3, [pc, #172]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 800112e:	430a      	orrs	r2, r1
 8001130:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001136:	0b5b      	lsrs	r3, r3, #13
 8001138:	3301      	adds	r3, #1
 800113a:	2280      	movs	r2, #128	@ 0x80
 800113c:	0212      	lsls	r2, r2, #8
 800113e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001140:	4b26      	ldr	r3, [pc, #152]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	091b      	lsrs	r3, r3, #4
 8001146:	210f      	movs	r1, #15
 8001148:	400b      	ands	r3, r1
 800114a:	4928      	ldr	r1, [pc, #160]	@ (80011ec <HAL_RCC_OscConfig+0x364>)
 800114c:	5ccb      	ldrb	r3, [r1, r3]
 800114e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001150:	4b27      	ldr	r3, [pc, #156]	@ (80011f0 <HAL_RCC_OscConfig+0x368>)
 8001152:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001154:	4b27      	ldr	r3, [pc, #156]	@ (80011f4 <HAL_RCC_OscConfig+0x36c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2513      	movs	r5, #19
 800115a:	197c      	adds	r4, r7, r5
 800115c:	0018      	movs	r0, r3
 800115e:	f7ff fbfb 	bl	8000958 <HAL_InitTick>
 8001162:	0003      	movs	r3, r0
 8001164:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001166:	197b      	adds	r3, r7, r5
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d060      	beq.n	8001230 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 800116e:	197b      	adds	r3, r7, r5
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	e242      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	69db      	ldr	r3, [r3, #28]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d03f      	beq.n	80011fc <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800117c:	4b17      	ldr	r3, [pc, #92]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	4b16      	ldr	r3, [pc, #88]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 8001182:	2180      	movs	r1, #128	@ 0x80
 8001184:	0049      	lsls	r1, r1, #1
 8001186:	430a      	orrs	r2, r1
 8001188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118a:	f7ff fc2b 	bl	80009e4 <HAL_GetTick>
 800118e:	0003      	movs	r3, r0
 8001190:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001194:	f7ff fc26 	bl	80009e4 <HAL_GetTick>
 8001198:	0002      	movs	r2, r0
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e229      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80011a6:	4b0d      	ldr	r3, [pc, #52]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	2380      	movs	r3, #128	@ 0x80
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	4013      	ands	r3, r2
 80011b0:	d0f0      	beq.n	8001194 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011b2:	4b0a      	ldr	r3, [pc, #40]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	4a10      	ldr	r2, [pc, #64]	@ (80011f8 <HAL_RCC_OscConfig+0x370>)
 80011b8:	4013      	ands	r3, r2
 80011ba:	0019      	movs	r1, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011c0:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 80011c2:	430a      	orrs	r2, r1
 80011c4:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011c6:	4b05      	ldr	r3, [pc, #20]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	021b      	lsls	r3, r3, #8
 80011cc:	0a19      	lsrs	r1, r3, #8
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a1b      	ldr	r3, [r3, #32]
 80011d2:	061a      	lsls	r2, r3, #24
 80011d4:	4b01      	ldr	r3, [pc, #4]	@ (80011dc <HAL_RCC_OscConfig+0x354>)
 80011d6:	430a      	orrs	r2, r1
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	e029      	b.n	8001230 <HAL_RCC_OscConfig+0x3a8>
 80011dc:	40021000 	.word	0x40021000
 80011e0:	fffeffff 	.word	0xfffeffff
 80011e4:	fffbffff 	.word	0xfffbffff
 80011e8:	ffffe0ff 	.word	0xffffe0ff
 80011ec:	08002c50 	.word	0x08002c50
 80011f0:	20000000 	.word	0x20000000
 80011f4:	20000004 	.word	0x20000004
 80011f8:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80011fc:	4bbd      	ldr	r3, [pc, #756]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4bbc      	ldr	r3, [pc, #752]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001202:	49bd      	ldr	r1, [pc, #756]	@ (80014f8 <HAL_RCC_OscConfig+0x670>)
 8001204:	400a      	ands	r2, r1
 8001206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001208:	f7ff fbec 	bl	80009e4 <HAL_GetTick>
 800120c:	0003      	movs	r3, r0
 800120e:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001210:	e008      	b.n	8001224 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001212:	f7ff fbe7 	bl	80009e4 <HAL_GetTick>
 8001216:	0002      	movs	r2, r0
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	2b02      	cmp	r3, #2
 800121e:	d901      	bls.n	8001224 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001220:	2303      	movs	r3, #3
 8001222:	e1ea      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001224:	4bb3      	ldr	r3, [pc, #716]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	2380      	movs	r3, #128	@ 0x80
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4013      	ands	r3, r2
 800122e:	d1f0      	bne.n	8001212 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2208      	movs	r2, #8
 8001236:	4013      	ands	r3, r2
 8001238:	d036      	beq.n	80012a8 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	695b      	ldr	r3, [r3, #20]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d019      	beq.n	8001276 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001242:	4bac      	ldr	r3, [pc, #688]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001244:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001246:	4bab      	ldr	r3, [pc, #684]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001248:	2101      	movs	r1, #1
 800124a:	430a      	orrs	r2, r1
 800124c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800124e:	f7ff fbc9 	bl	80009e4 <HAL_GetTick>
 8001252:	0003      	movs	r3, r0
 8001254:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001258:	f7ff fbc4 	bl	80009e4 <HAL_GetTick>
 800125c:	0002      	movs	r2, r0
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e1c7      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800126a:	4ba2      	ldr	r3, [pc, #648]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 800126c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800126e:	2202      	movs	r2, #2
 8001270:	4013      	ands	r3, r2
 8001272:	d0f1      	beq.n	8001258 <HAL_RCC_OscConfig+0x3d0>
 8001274:	e018      	b.n	80012a8 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001276:	4b9f      	ldr	r3, [pc, #636]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001278:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800127a:	4b9e      	ldr	r3, [pc, #632]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 800127c:	2101      	movs	r1, #1
 800127e:	438a      	bics	r2, r1
 8001280:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001282:	f7ff fbaf 	bl	80009e4 <HAL_GetTick>
 8001286:	0003      	movs	r3, r0
 8001288:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800128a:	e008      	b.n	800129e <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800128c:	f7ff fbaa 	bl	80009e4 <HAL_GetTick>
 8001290:	0002      	movs	r2, r0
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b02      	cmp	r3, #2
 8001298:	d901      	bls.n	800129e <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e1ad      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800129e:	4b95      	ldr	r3, [pc, #596]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 80012a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012a2:	2202      	movs	r2, #2
 80012a4:	4013      	ands	r3, r2
 80012a6:	d1f1      	bne.n	800128c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2204      	movs	r2, #4
 80012ae:	4013      	ands	r3, r2
 80012b0:	d100      	bne.n	80012b4 <HAL_RCC_OscConfig+0x42c>
 80012b2:	e0ae      	b.n	8001412 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012b4:	2027      	movs	r0, #39	@ 0x27
 80012b6:	183b      	adds	r3, r7, r0
 80012b8:	2200      	movs	r2, #0
 80012ba:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012bc:	4b8d      	ldr	r3, [pc, #564]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 80012be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80012c0:	2380      	movs	r3, #128	@ 0x80
 80012c2:	055b      	lsls	r3, r3, #21
 80012c4:	4013      	ands	r3, r2
 80012c6:	d109      	bne.n	80012dc <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012c8:	4b8a      	ldr	r3, [pc, #552]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 80012ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80012cc:	4b89      	ldr	r3, [pc, #548]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 80012ce:	2180      	movs	r1, #128	@ 0x80
 80012d0:	0549      	lsls	r1, r1, #21
 80012d2:	430a      	orrs	r2, r1
 80012d4:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80012d6:	183b      	adds	r3, r7, r0
 80012d8:	2201      	movs	r2, #1
 80012da:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012dc:	4b87      	ldr	r3, [pc, #540]	@ (80014fc <HAL_RCC_OscConfig+0x674>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	2380      	movs	r3, #128	@ 0x80
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	4013      	ands	r3, r2
 80012e6:	d11a      	bne.n	800131e <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012e8:	4b84      	ldr	r3, [pc, #528]	@ (80014fc <HAL_RCC_OscConfig+0x674>)
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	4b83      	ldr	r3, [pc, #524]	@ (80014fc <HAL_RCC_OscConfig+0x674>)
 80012ee:	2180      	movs	r1, #128	@ 0x80
 80012f0:	0049      	lsls	r1, r1, #1
 80012f2:	430a      	orrs	r2, r1
 80012f4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012f6:	f7ff fb75 	bl	80009e4 <HAL_GetTick>
 80012fa:	0003      	movs	r3, r0
 80012fc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012fe:	e008      	b.n	8001312 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001300:	f7ff fb70 	bl	80009e4 <HAL_GetTick>
 8001304:	0002      	movs	r2, r0
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	2b64      	cmp	r3, #100	@ 0x64
 800130c:	d901      	bls.n	8001312 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e173      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001312:	4b7a      	ldr	r3, [pc, #488]	@ (80014fc <HAL_RCC_OscConfig+0x674>)
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	2380      	movs	r3, #128	@ 0x80
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	4013      	ands	r3, r2
 800131c:	d0f0      	beq.n	8001300 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	689a      	ldr	r2, [r3, #8]
 8001322:	2380      	movs	r3, #128	@ 0x80
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	429a      	cmp	r2, r3
 8001328:	d107      	bne.n	800133a <HAL_RCC_OscConfig+0x4b2>
 800132a:	4b72      	ldr	r3, [pc, #456]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 800132c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800132e:	4b71      	ldr	r3, [pc, #452]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001330:	2180      	movs	r1, #128	@ 0x80
 8001332:	0049      	lsls	r1, r1, #1
 8001334:	430a      	orrs	r2, r1
 8001336:	651a      	str	r2, [r3, #80]	@ 0x50
 8001338:	e031      	b.n	800139e <HAL_RCC_OscConfig+0x516>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d10c      	bne.n	800135c <HAL_RCC_OscConfig+0x4d4>
 8001342:	4b6c      	ldr	r3, [pc, #432]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001344:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001346:	4b6b      	ldr	r3, [pc, #428]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001348:	496b      	ldr	r1, [pc, #428]	@ (80014f8 <HAL_RCC_OscConfig+0x670>)
 800134a:	400a      	ands	r2, r1
 800134c:	651a      	str	r2, [r3, #80]	@ 0x50
 800134e:	4b69      	ldr	r3, [pc, #420]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001350:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001352:	4b68      	ldr	r3, [pc, #416]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001354:	496a      	ldr	r1, [pc, #424]	@ (8001500 <HAL_RCC_OscConfig+0x678>)
 8001356:	400a      	ands	r2, r1
 8001358:	651a      	str	r2, [r3, #80]	@ 0x50
 800135a:	e020      	b.n	800139e <HAL_RCC_OscConfig+0x516>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	689a      	ldr	r2, [r3, #8]
 8001360:	23a0      	movs	r3, #160	@ 0xa0
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	429a      	cmp	r2, r3
 8001366:	d10e      	bne.n	8001386 <HAL_RCC_OscConfig+0x4fe>
 8001368:	4b62      	ldr	r3, [pc, #392]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 800136a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800136c:	4b61      	ldr	r3, [pc, #388]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 800136e:	2180      	movs	r1, #128	@ 0x80
 8001370:	00c9      	lsls	r1, r1, #3
 8001372:	430a      	orrs	r2, r1
 8001374:	651a      	str	r2, [r3, #80]	@ 0x50
 8001376:	4b5f      	ldr	r3, [pc, #380]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001378:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800137a:	4b5e      	ldr	r3, [pc, #376]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 800137c:	2180      	movs	r1, #128	@ 0x80
 800137e:	0049      	lsls	r1, r1, #1
 8001380:	430a      	orrs	r2, r1
 8001382:	651a      	str	r2, [r3, #80]	@ 0x50
 8001384:	e00b      	b.n	800139e <HAL_RCC_OscConfig+0x516>
 8001386:	4b5b      	ldr	r3, [pc, #364]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001388:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800138a:	4b5a      	ldr	r3, [pc, #360]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 800138c:	495a      	ldr	r1, [pc, #360]	@ (80014f8 <HAL_RCC_OscConfig+0x670>)
 800138e:	400a      	ands	r2, r1
 8001390:	651a      	str	r2, [r3, #80]	@ 0x50
 8001392:	4b58      	ldr	r3, [pc, #352]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001394:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001396:	4b57      	ldr	r3, [pc, #348]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001398:	4959      	ldr	r1, [pc, #356]	@ (8001500 <HAL_RCC_OscConfig+0x678>)
 800139a:	400a      	ands	r2, r1
 800139c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d015      	beq.n	80013d2 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013a6:	f7ff fb1d 	bl	80009e4 <HAL_GetTick>
 80013aa:	0003      	movs	r3, r0
 80013ac:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80013ae:	e009      	b.n	80013c4 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013b0:	f7ff fb18 	bl	80009e4 <HAL_GetTick>
 80013b4:	0002      	movs	r2, r0
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	4a52      	ldr	r2, [pc, #328]	@ (8001504 <HAL_RCC_OscConfig+0x67c>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d901      	bls.n	80013c4 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80013c0:	2303      	movs	r3, #3
 80013c2:	e11a      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80013c4:	4b4b      	ldr	r3, [pc, #300]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 80013c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80013c8:	2380      	movs	r3, #128	@ 0x80
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	4013      	ands	r3, r2
 80013ce:	d0ef      	beq.n	80013b0 <HAL_RCC_OscConfig+0x528>
 80013d0:	e014      	b.n	80013fc <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013d2:	f7ff fb07 	bl	80009e4 <HAL_GetTick>
 80013d6:	0003      	movs	r3, r0
 80013d8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80013da:	e009      	b.n	80013f0 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013dc:	f7ff fb02 	bl	80009e4 <HAL_GetTick>
 80013e0:	0002      	movs	r2, r0
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	4a47      	ldr	r2, [pc, #284]	@ (8001504 <HAL_RCC_OscConfig+0x67c>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d901      	bls.n	80013f0 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80013ec:	2303      	movs	r3, #3
 80013ee:	e104      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80013f0:	4b40      	ldr	r3, [pc, #256]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 80013f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80013f4:	2380      	movs	r3, #128	@ 0x80
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	4013      	ands	r3, r2
 80013fa:	d1ef      	bne.n	80013dc <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80013fc:	2327      	movs	r3, #39	@ 0x27
 80013fe:	18fb      	adds	r3, r7, r3
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d105      	bne.n	8001412 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001406:	4b3b      	ldr	r3, [pc, #236]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001408:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800140a:	4b3a      	ldr	r3, [pc, #232]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 800140c:	493e      	ldr	r1, [pc, #248]	@ (8001508 <HAL_RCC_OscConfig+0x680>)
 800140e:	400a      	ands	r2, r1
 8001410:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2220      	movs	r2, #32
 8001418:	4013      	ands	r3, r2
 800141a:	d049      	beq.n	80014b0 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d026      	beq.n	8001472 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001424:	4b33      	ldr	r3, [pc, #204]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001426:	689a      	ldr	r2, [r3, #8]
 8001428:	4b32      	ldr	r3, [pc, #200]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 800142a:	2101      	movs	r1, #1
 800142c:	430a      	orrs	r2, r1
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	4b30      	ldr	r3, [pc, #192]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001432:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001434:	4b2f      	ldr	r3, [pc, #188]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001436:	2101      	movs	r1, #1
 8001438:	430a      	orrs	r2, r1
 800143a:	635a      	str	r2, [r3, #52]	@ 0x34
 800143c:	4b33      	ldr	r3, [pc, #204]	@ (800150c <HAL_RCC_OscConfig+0x684>)
 800143e:	6a1a      	ldr	r2, [r3, #32]
 8001440:	4b32      	ldr	r3, [pc, #200]	@ (800150c <HAL_RCC_OscConfig+0x684>)
 8001442:	2180      	movs	r1, #128	@ 0x80
 8001444:	0189      	lsls	r1, r1, #6
 8001446:	430a      	orrs	r2, r1
 8001448:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800144a:	f7ff facb 	bl	80009e4 <HAL_GetTick>
 800144e:	0003      	movs	r3, r0
 8001450:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001452:	e008      	b.n	8001466 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001454:	f7ff fac6 	bl	80009e4 <HAL_GetTick>
 8001458:	0002      	movs	r2, r0
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	2b02      	cmp	r3, #2
 8001460:	d901      	bls.n	8001466 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e0c9      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001466:	4b23      	ldr	r3, [pc, #140]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2202      	movs	r2, #2
 800146c:	4013      	ands	r3, r2
 800146e:	d0f1      	beq.n	8001454 <HAL_RCC_OscConfig+0x5cc>
 8001470:	e01e      	b.n	80014b0 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001472:	4b20      	ldr	r3, [pc, #128]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	4b1f      	ldr	r3, [pc, #124]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 8001478:	2101      	movs	r1, #1
 800147a:	438a      	bics	r2, r1
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	4b23      	ldr	r3, [pc, #140]	@ (800150c <HAL_RCC_OscConfig+0x684>)
 8001480:	6a1a      	ldr	r2, [r3, #32]
 8001482:	4b22      	ldr	r3, [pc, #136]	@ (800150c <HAL_RCC_OscConfig+0x684>)
 8001484:	4922      	ldr	r1, [pc, #136]	@ (8001510 <HAL_RCC_OscConfig+0x688>)
 8001486:	400a      	ands	r2, r1
 8001488:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800148a:	f7ff faab 	bl	80009e4 <HAL_GetTick>
 800148e:	0003      	movs	r3, r0
 8001490:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001494:	f7ff faa6 	bl	80009e4 <HAL_GetTick>
 8001498:	0002      	movs	r2, r0
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e0a9      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80014a6:	4b13      	ldr	r3, [pc, #76]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	2202      	movs	r2, #2
 80014ac:	4013      	ands	r3, r2
 80014ae:	d1f1      	bne.n	8001494 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d100      	bne.n	80014ba <HAL_RCC_OscConfig+0x632>
 80014b8:	e09e      	b.n	80015f8 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014ba:	6a3b      	ldr	r3, [r7, #32]
 80014bc:	2b0c      	cmp	r3, #12
 80014be:	d100      	bne.n	80014c2 <HAL_RCC_OscConfig+0x63a>
 80014c0:	e077      	b.n	80015b2 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d158      	bne.n	800157c <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014ca:	4b0a      	ldr	r3, [pc, #40]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <HAL_RCC_OscConfig+0x66c>)
 80014d0:	4910      	ldr	r1, [pc, #64]	@ (8001514 <HAL_RCC_OscConfig+0x68c>)
 80014d2:	400a      	ands	r2, r1
 80014d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d6:	f7ff fa85 	bl	80009e4 <HAL_GetTick>
 80014da:	0003      	movs	r3, r0
 80014dc:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80014de:	e01b      	b.n	8001518 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014e0:	f7ff fa80 	bl	80009e4 <HAL_GetTick>
 80014e4:	0002      	movs	r2, r0
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d914      	bls.n	8001518 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e083      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
 80014f2:	46c0      	nop			@ (mov r8, r8)
 80014f4:	40021000 	.word	0x40021000
 80014f8:	fffffeff 	.word	0xfffffeff
 80014fc:	40007000 	.word	0x40007000
 8001500:	fffffbff 	.word	0xfffffbff
 8001504:	00001388 	.word	0x00001388
 8001508:	efffffff 	.word	0xefffffff
 800150c:	40010000 	.word	0x40010000
 8001510:	ffffdfff 	.word	0xffffdfff
 8001514:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001518:	4b3a      	ldr	r3, [pc, #232]	@ (8001604 <HAL_RCC_OscConfig+0x77c>)
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	2380      	movs	r3, #128	@ 0x80
 800151e:	049b      	lsls	r3, r3, #18
 8001520:	4013      	ands	r3, r2
 8001522:	d1dd      	bne.n	80014e0 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001524:	4b37      	ldr	r3, [pc, #220]	@ (8001604 <HAL_RCC_OscConfig+0x77c>)
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	4a37      	ldr	r2, [pc, #220]	@ (8001608 <HAL_RCC_OscConfig+0x780>)
 800152a:	4013      	ands	r3, r2
 800152c:	0019      	movs	r1, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	431a      	orrs	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800153c:	431a      	orrs	r2, r3
 800153e:	4b31      	ldr	r3, [pc, #196]	@ (8001604 <HAL_RCC_OscConfig+0x77c>)
 8001540:	430a      	orrs	r2, r1
 8001542:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001544:	4b2f      	ldr	r3, [pc, #188]	@ (8001604 <HAL_RCC_OscConfig+0x77c>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4b2e      	ldr	r3, [pc, #184]	@ (8001604 <HAL_RCC_OscConfig+0x77c>)
 800154a:	2180      	movs	r1, #128	@ 0x80
 800154c:	0449      	lsls	r1, r1, #17
 800154e:	430a      	orrs	r2, r1
 8001550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001552:	f7ff fa47 	bl	80009e4 <HAL_GetTick>
 8001556:	0003      	movs	r3, r0
 8001558:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800155c:	f7ff fa42 	bl	80009e4 <HAL_GetTick>
 8001560:	0002      	movs	r2, r0
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e045      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800156e:	4b25      	ldr	r3, [pc, #148]	@ (8001604 <HAL_RCC_OscConfig+0x77c>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	2380      	movs	r3, #128	@ 0x80
 8001574:	049b      	lsls	r3, r3, #18
 8001576:	4013      	ands	r3, r2
 8001578:	d0f0      	beq.n	800155c <HAL_RCC_OscConfig+0x6d4>
 800157a:	e03d      	b.n	80015f8 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800157c:	4b21      	ldr	r3, [pc, #132]	@ (8001604 <HAL_RCC_OscConfig+0x77c>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4b20      	ldr	r3, [pc, #128]	@ (8001604 <HAL_RCC_OscConfig+0x77c>)
 8001582:	4922      	ldr	r1, [pc, #136]	@ (800160c <HAL_RCC_OscConfig+0x784>)
 8001584:	400a      	ands	r2, r1
 8001586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001588:	f7ff fa2c 	bl	80009e4 <HAL_GetTick>
 800158c:	0003      	movs	r3, r0
 800158e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001590:	e008      	b.n	80015a4 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001592:	f7ff fa27 	bl	80009e4 <HAL_GetTick>
 8001596:	0002      	movs	r2, r0
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d901      	bls.n	80015a4 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e02a      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80015a4:	4b17      	ldr	r3, [pc, #92]	@ (8001604 <HAL_RCC_OscConfig+0x77c>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	2380      	movs	r3, #128	@ 0x80
 80015aa:	049b      	lsls	r3, r3, #18
 80015ac:	4013      	ands	r3, r2
 80015ae:	d1f0      	bne.n	8001592 <HAL_RCC_OscConfig+0x70a>
 80015b0:	e022      	b.n	80015f8 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d101      	bne.n	80015be <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e01d      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015be:	4b11      	ldr	r3, [pc, #68]	@ (8001604 <HAL_RCC_OscConfig+0x77c>)
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015c4:	69fa      	ldr	r2, [r7, #28]
 80015c6:	2380      	movs	r3, #128	@ 0x80
 80015c8:	025b      	lsls	r3, r3, #9
 80015ca:	401a      	ands	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d10f      	bne.n	80015f4 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80015d4:	69fa      	ldr	r2, [r7, #28]
 80015d6:	23f0      	movs	r3, #240	@ 0xf0
 80015d8:	039b      	lsls	r3, r3, #14
 80015da:	401a      	ands	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d107      	bne.n	80015f4 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80015e4:	69fa      	ldr	r2, [r7, #28]
 80015e6:	23c0      	movs	r3, #192	@ 0xc0
 80015e8:	041b      	lsls	r3, r3, #16
 80015ea:	401a      	ands	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d001      	beq.n	80015f8 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e000      	b.n	80015fa <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	0018      	movs	r0, r3
 80015fc:	46bd      	mov	sp, r7
 80015fe:	b00a      	add	sp, #40	@ 0x28
 8001600:	bdb0      	pop	{r4, r5, r7, pc}
 8001602:	46c0      	nop			@ (mov r8, r8)
 8001604:	40021000 	.word	0x40021000
 8001608:	ff02ffff 	.word	0xff02ffff
 800160c:	feffffff 	.word	0xfeffffff

08001610 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001610:	b5b0      	push	{r4, r5, r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d101      	bne.n	8001624 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e128      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001624:	4b96      	ldr	r3, [pc, #600]	@ (8001880 <HAL_RCC_ClockConfig+0x270>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2201      	movs	r2, #1
 800162a:	4013      	ands	r3, r2
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	429a      	cmp	r2, r3
 8001630:	d91e      	bls.n	8001670 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001632:	4b93      	ldr	r3, [pc, #588]	@ (8001880 <HAL_RCC_ClockConfig+0x270>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2201      	movs	r2, #1
 8001638:	4393      	bics	r3, r2
 800163a:	0019      	movs	r1, r3
 800163c:	4b90      	ldr	r3, [pc, #576]	@ (8001880 <HAL_RCC_ClockConfig+0x270>)
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	430a      	orrs	r2, r1
 8001642:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001644:	f7ff f9ce 	bl	80009e4 <HAL_GetTick>
 8001648:	0003      	movs	r3, r0
 800164a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800164c:	e009      	b.n	8001662 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800164e:	f7ff f9c9 	bl	80009e4 <HAL_GetTick>
 8001652:	0002      	movs	r2, r0
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	4a8a      	ldr	r2, [pc, #552]	@ (8001884 <HAL_RCC_ClockConfig+0x274>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e109      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001662:	4b87      	ldr	r3, [pc, #540]	@ (8001880 <HAL_RCC_ClockConfig+0x270>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2201      	movs	r2, #1
 8001668:	4013      	ands	r3, r2
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	429a      	cmp	r2, r3
 800166e:	d1ee      	bne.n	800164e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2202      	movs	r2, #2
 8001676:	4013      	ands	r3, r2
 8001678:	d009      	beq.n	800168e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800167a:	4b83      	ldr	r3, [pc, #524]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	22f0      	movs	r2, #240	@ 0xf0
 8001680:	4393      	bics	r3, r2
 8001682:	0019      	movs	r1, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	4b7f      	ldr	r3, [pc, #508]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 800168a:	430a      	orrs	r2, r1
 800168c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2201      	movs	r2, #1
 8001694:	4013      	ands	r3, r2
 8001696:	d100      	bne.n	800169a <HAL_RCC_ClockConfig+0x8a>
 8001698:	e089      	b.n	80017ae <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d107      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80016a2:	4b79      	ldr	r3, [pc, #484]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	2380      	movs	r3, #128	@ 0x80
 80016a8:	029b      	lsls	r3, r3, #10
 80016aa:	4013      	ands	r3, r2
 80016ac:	d120      	bne.n	80016f0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e0e1      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	2b03      	cmp	r3, #3
 80016b8:	d107      	bne.n	80016ca <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80016ba:	4b73      	ldr	r3, [pc, #460]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	2380      	movs	r3, #128	@ 0x80
 80016c0:	049b      	lsls	r3, r3, #18
 80016c2:	4013      	ands	r3, r2
 80016c4:	d114      	bne.n	80016f0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e0d5      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d106      	bne.n	80016e0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016d2:	4b6d      	ldr	r3, [pc, #436]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2204      	movs	r2, #4
 80016d8:	4013      	ands	r3, r2
 80016da:	d109      	bne.n	80016f0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e0ca      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80016e0:	4b69      	ldr	r3, [pc, #420]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	2380      	movs	r3, #128	@ 0x80
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	4013      	ands	r3, r2
 80016ea:	d101      	bne.n	80016f0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e0c2      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016f0:	4b65      	ldr	r3, [pc, #404]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	2203      	movs	r2, #3
 80016f6:	4393      	bics	r3, r2
 80016f8:	0019      	movs	r1, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	4b62      	ldr	r3, [pc, #392]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 8001700:	430a      	orrs	r2, r1
 8001702:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001704:	f7ff f96e 	bl	80009e4 <HAL_GetTick>
 8001708:	0003      	movs	r3, r0
 800170a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	2b02      	cmp	r3, #2
 8001712:	d111      	bne.n	8001738 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001714:	e009      	b.n	800172a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001716:	f7ff f965 	bl	80009e4 <HAL_GetTick>
 800171a:	0002      	movs	r2, r0
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	4a58      	ldr	r2, [pc, #352]	@ (8001884 <HAL_RCC_ClockConfig+0x274>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d901      	bls.n	800172a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e0a5      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800172a:	4b57      	ldr	r3, [pc, #348]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	220c      	movs	r2, #12
 8001730:	4013      	ands	r3, r2
 8001732:	2b08      	cmp	r3, #8
 8001734:	d1ef      	bne.n	8001716 <HAL_RCC_ClockConfig+0x106>
 8001736:	e03a      	b.n	80017ae <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	2b03      	cmp	r3, #3
 800173e:	d111      	bne.n	8001764 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001740:	e009      	b.n	8001756 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001742:	f7ff f94f 	bl	80009e4 <HAL_GetTick>
 8001746:	0002      	movs	r2, r0
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	4a4d      	ldr	r2, [pc, #308]	@ (8001884 <HAL_RCC_ClockConfig+0x274>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d901      	bls.n	8001756 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e08f      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001756:	4b4c      	ldr	r3, [pc, #304]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	220c      	movs	r2, #12
 800175c:	4013      	ands	r3, r2
 800175e:	2b0c      	cmp	r3, #12
 8001760:	d1ef      	bne.n	8001742 <HAL_RCC_ClockConfig+0x132>
 8001762:	e024      	b.n	80017ae <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d11b      	bne.n	80017a4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800176c:	e009      	b.n	8001782 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800176e:	f7ff f939 	bl	80009e4 <HAL_GetTick>
 8001772:	0002      	movs	r2, r0
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	4a42      	ldr	r2, [pc, #264]	@ (8001884 <HAL_RCC_ClockConfig+0x274>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e079      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001782:	4b41      	ldr	r3, [pc, #260]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	220c      	movs	r2, #12
 8001788:	4013      	ands	r3, r2
 800178a:	2b04      	cmp	r3, #4
 800178c:	d1ef      	bne.n	800176e <HAL_RCC_ClockConfig+0x15e>
 800178e:	e00e      	b.n	80017ae <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001790:	f7ff f928 	bl	80009e4 <HAL_GetTick>
 8001794:	0002      	movs	r2, r0
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	4a3a      	ldr	r2, [pc, #232]	@ (8001884 <HAL_RCC_ClockConfig+0x274>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d901      	bls.n	80017a4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e068      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80017a4:	4b38      	ldr	r3, [pc, #224]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	220c      	movs	r2, #12
 80017aa:	4013      	ands	r3, r2
 80017ac:	d1f0      	bne.n	8001790 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017ae:	4b34      	ldr	r3, [pc, #208]	@ (8001880 <HAL_RCC_ClockConfig+0x270>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2201      	movs	r2, #1
 80017b4:	4013      	ands	r3, r2
 80017b6:	683a      	ldr	r2, [r7, #0]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d21e      	bcs.n	80017fa <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017bc:	4b30      	ldr	r3, [pc, #192]	@ (8001880 <HAL_RCC_ClockConfig+0x270>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2201      	movs	r2, #1
 80017c2:	4393      	bics	r3, r2
 80017c4:	0019      	movs	r1, r3
 80017c6:	4b2e      	ldr	r3, [pc, #184]	@ (8001880 <HAL_RCC_ClockConfig+0x270>)
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	430a      	orrs	r2, r1
 80017cc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80017ce:	f7ff f909 	bl	80009e4 <HAL_GetTick>
 80017d2:	0003      	movs	r3, r0
 80017d4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017d6:	e009      	b.n	80017ec <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017d8:	f7ff f904 	bl	80009e4 <HAL_GetTick>
 80017dc:	0002      	movs	r2, r0
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	4a28      	ldr	r2, [pc, #160]	@ (8001884 <HAL_RCC_ClockConfig+0x274>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e044      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ec:	4b24      	ldr	r3, [pc, #144]	@ (8001880 <HAL_RCC_ClockConfig+0x270>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2201      	movs	r2, #1
 80017f2:	4013      	ands	r3, r2
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d1ee      	bne.n	80017d8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2204      	movs	r2, #4
 8001800:	4013      	ands	r3, r2
 8001802:	d009      	beq.n	8001818 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001804:	4b20      	ldr	r3, [pc, #128]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	4a20      	ldr	r2, [pc, #128]	@ (800188c <HAL_RCC_ClockConfig+0x27c>)
 800180a:	4013      	ands	r3, r2
 800180c:	0019      	movs	r1, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	68da      	ldr	r2, [r3, #12]
 8001812:	4b1d      	ldr	r3, [pc, #116]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 8001814:	430a      	orrs	r2, r1
 8001816:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2208      	movs	r2, #8
 800181e:	4013      	ands	r3, r2
 8001820:	d00a      	beq.n	8001838 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001822:	4b19      	ldr	r3, [pc, #100]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	4a1a      	ldr	r2, [pc, #104]	@ (8001890 <HAL_RCC_ClockConfig+0x280>)
 8001828:	4013      	ands	r3, r2
 800182a:	0019      	movs	r1, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	691b      	ldr	r3, [r3, #16]
 8001830:	00da      	lsls	r2, r3, #3
 8001832:	4b15      	ldr	r3, [pc, #84]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 8001834:	430a      	orrs	r2, r1
 8001836:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001838:	f000 f832 	bl	80018a0 <HAL_RCC_GetSysClockFreq>
 800183c:	0001      	movs	r1, r0
 800183e:	4b12      	ldr	r3, [pc, #72]	@ (8001888 <HAL_RCC_ClockConfig+0x278>)
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	091b      	lsrs	r3, r3, #4
 8001844:	220f      	movs	r2, #15
 8001846:	4013      	ands	r3, r2
 8001848:	4a12      	ldr	r2, [pc, #72]	@ (8001894 <HAL_RCC_ClockConfig+0x284>)
 800184a:	5cd3      	ldrb	r3, [r2, r3]
 800184c:	000a      	movs	r2, r1
 800184e:	40da      	lsrs	r2, r3
 8001850:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <HAL_RCC_ClockConfig+0x288>)
 8001852:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001854:	4b11      	ldr	r3, [pc, #68]	@ (800189c <HAL_RCC_ClockConfig+0x28c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	250b      	movs	r5, #11
 800185a:	197c      	adds	r4, r7, r5
 800185c:	0018      	movs	r0, r3
 800185e:	f7ff f87b 	bl	8000958 <HAL_InitTick>
 8001862:	0003      	movs	r3, r0
 8001864:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001866:	197b      	adds	r3, r7, r5
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d002      	beq.n	8001874 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800186e:	197b      	adds	r3, r7, r5
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	e000      	b.n	8001876 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001874:	2300      	movs	r3, #0
}
 8001876:	0018      	movs	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	b004      	add	sp, #16
 800187c:	bdb0      	pop	{r4, r5, r7, pc}
 800187e:	46c0      	nop			@ (mov r8, r8)
 8001880:	40022000 	.word	0x40022000
 8001884:	00001388 	.word	0x00001388
 8001888:	40021000 	.word	0x40021000
 800188c:	fffff8ff 	.word	0xfffff8ff
 8001890:	ffffc7ff 	.word	0xffffc7ff
 8001894:	08002c50 	.word	0x08002c50
 8001898:	20000000 	.word	0x20000000
 800189c:	20000004 	.word	0x20000004

080018a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80018a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001998 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	220c      	movs	r2, #12
 80018b0:	4013      	ands	r3, r2
 80018b2:	2b0c      	cmp	r3, #12
 80018b4:	d013      	beq.n	80018de <HAL_RCC_GetSysClockFreq+0x3e>
 80018b6:	d85c      	bhi.n	8001972 <HAL_RCC_GetSysClockFreq+0xd2>
 80018b8:	2b04      	cmp	r3, #4
 80018ba:	d002      	beq.n	80018c2 <HAL_RCC_GetSysClockFreq+0x22>
 80018bc:	2b08      	cmp	r3, #8
 80018be:	d00b      	beq.n	80018d8 <HAL_RCC_GetSysClockFreq+0x38>
 80018c0:	e057      	b.n	8001972 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80018c2:	4b35      	ldr	r3, [pc, #212]	@ (8001998 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2210      	movs	r2, #16
 80018c8:	4013      	ands	r3, r2
 80018ca:	d002      	beq.n	80018d2 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80018cc:	4b33      	ldr	r3, [pc, #204]	@ (800199c <HAL_RCC_GetSysClockFreq+0xfc>)
 80018ce:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80018d0:	e05d      	b.n	800198e <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80018d2:	4b33      	ldr	r3, [pc, #204]	@ (80019a0 <HAL_RCC_GetSysClockFreq+0x100>)
 80018d4:	613b      	str	r3, [r7, #16]
      break;
 80018d6:	e05a      	b.n	800198e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018d8:	4b32      	ldr	r3, [pc, #200]	@ (80019a4 <HAL_RCC_GetSysClockFreq+0x104>)
 80018da:	613b      	str	r3, [r7, #16]
      break;
 80018dc:	e057      	b.n	800198e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	0c9b      	lsrs	r3, r3, #18
 80018e2:	220f      	movs	r2, #15
 80018e4:	4013      	ands	r3, r2
 80018e6:	4a30      	ldr	r2, [pc, #192]	@ (80019a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80018e8:	5cd3      	ldrb	r3, [r2, r3]
 80018ea:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	0d9b      	lsrs	r3, r3, #22
 80018f0:	2203      	movs	r2, #3
 80018f2:	4013      	ands	r3, r2
 80018f4:	3301      	adds	r3, #1
 80018f6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018f8:	4b27      	ldr	r3, [pc, #156]	@ (8001998 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018fa:	68da      	ldr	r2, [r3, #12]
 80018fc:	2380      	movs	r3, #128	@ 0x80
 80018fe:	025b      	lsls	r3, r3, #9
 8001900:	4013      	ands	r3, r2
 8001902:	d00f      	beq.n	8001924 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8001904:	68b9      	ldr	r1, [r7, #8]
 8001906:	000a      	movs	r2, r1
 8001908:	0152      	lsls	r2, r2, #5
 800190a:	1a52      	subs	r2, r2, r1
 800190c:	0193      	lsls	r3, r2, #6
 800190e:	1a9b      	subs	r3, r3, r2
 8001910:	00db      	lsls	r3, r3, #3
 8001912:	185b      	adds	r3, r3, r1
 8001914:	025b      	lsls	r3, r3, #9
 8001916:	6879      	ldr	r1, [r7, #4]
 8001918:	0018      	movs	r0, r3
 800191a:	f7fe fbf5 	bl	8000108 <__udivsi3>
 800191e:	0003      	movs	r3, r0
 8001920:	617b      	str	r3, [r7, #20]
 8001922:	e023      	b.n	800196c <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001924:	4b1c      	ldr	r3, [pc, #112]	@ (8001998 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2210      	movs	r2, #16
 800192a:	4013      	ands	r3, r2
 800192c:	d00f      	beq.n	800194e <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800192e:	68b9      	ldr	r1, [r7, #8]
 8001930:	000a      	movs	r2, r1
 8001932:	0152      	lsls	r2, r2, #5
 8001934:	1a52      	subs	r2, r2, r1
 8001936:	0193      	lsls	r3, r2, #6
 8001938:	1a9b      	subs	r3, r3, r2
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	185b      	adds	r3, r3, r1
 800193e:	021b      	lsls	r3, r3, #8
 8001940:	6879      	ldr	r1, [r7, #4]
 8001942:	0018      	movs	r0, r3
 8001944:	f7fe fbe0 	bl	8000108 <__udivsi3>
 8001948:	0003      	movs	r3, r0
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	e00e      	b.n	800196c <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800194e:	68b9      	ldr	r1, [r7, #8]
 8001950:	000a      	movs	r2, r1
 8001952:	0152      	lsls	r2, r2, #5
 8001954:	1a52      	subs	r2, r2, r1
 8001956:	0193      	lsls	r3, r2, #6
 8001958:	1a9b      	subs	r3, r3, r2
 800195a:	00db      	lsls	r3, r3, #3
 800195c:	185b      	adds	r3, r3, r1
 800195e:	029b      	lsls	r3, r3, #10
 8001960:	6879      	ldr	r1, [r7, #4]
 8001962:	0018      	movs	r0, r3
 8001964:	f7fe fbd0 	bl	8000108 <__udivsi3>
 8001968:	0003      	movs	r3, r0
 800196a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	613b      	str	r3, [r7, #16]
      break;
 8001970:	e00d      	b.n	800198e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001972:	4b09      	ldr	r3, [pc, #36]	@ (8001998 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	0b5b      	lsrs	r3, r3, #13
 8001978:	2207      	movs	r2, #7
 800197a:	4013      	ands	r3, r2
 800197c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	3301      	adds	r3, #1
 8001982:	2280      	movs	r2, #128	@ 0x80
 8001984:	0212      	lsls	r2, r2, #8
 8001986:	409a      	lsls	r2, r3
 8001988:	0013      	movs	r3, r2
 800198a:	613b      	str	r3, [r7, #16]
      break;
 800198c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800198e:	693b      	ldr	r3, [r7, #16]
}
 8001990:	0018      	movs	r0, r3
 8001992:	46bd      	mov	sp, r7
 8001994:	b006      	add	sp, #24
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40021000 	.word	0x40021000
 800199c:	003d0900 	.word	0x003d0900
 80019a0:	00f42400 	.word	0x00f42400
 80019a4:	007a1200 	.word	0x007a1200
 80019a8:	08002c68 	.word	0x08002c68

080019ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019b0:	4b02      	ldr	r3, [pc, #8]	@ (80019bc <HAL_RCC_GetHCLKFreq+0x10>)
 80019b2:	681b      	ldr	r3, [r3, #0]
}
 80019b4:	0018      	movs	r0, r3
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	46c0      	nop			@ (mov r8, r8)
 80019bc:	20000000 	.word	0x20000000

080019c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019c4:	f7ff fff2 	bl	80019ac <HAL_RCC_GetHCLKFreq>
 80019c8:	0001      	movs	r1, r0
 80019ca:	4b06      	ldr	r3, [pc, #24]	@ (80019e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	0a1b      	lsrs	r3, r3, #8
 80019d0:	2207      	movs	r2, #7
 80019d2:	4013      	ands	r3, r2
 80019d4:	4a04      	ldr	r2, [pc, #16]	@ (80019e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80019d6:	5cd3      	ldrb	r3, [r2, r3]
 80019d8:	40d9      	lsrs	r1, r3
 80019da:	000b      	movs	r3, r1
}
 80019dc:	0018      	movs	r0, r3
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	46c0      	nop			@ (mov r8, r8)
 80019e4:	40021000 	.word	0x40021000
 80019e8:	08002c60 	.word	0x08002c60

080019ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019f0:	f7ff ffdc 	bl	80019ac <HAL_RCC_GetHCLKFreq>
 80019f4:	0001      	movs	r1, r0
 80019f6:	4b06      	ldr	r3, [pc, #24]	@ (8001a10 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	0adb      	lsrs	r3, r3, #11
 80019fc:	2207      	movs	r2, #7
 80019fe:	4013      	ands	r3, r2
 8001a00:	4a04      	ldr	r2, [pc, #16]	@ (8001a14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001a02:	5cd3      	ldrb	r3, [r2, r3]
 8001a04:	40d9      	lsrs	r1, r3
 8001a06:	000b      	movs	r3, r1
}
 8001a08:	0018      	movs	r0, r3
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	46c0      	nop			@ (mov r8, r8)
 8001a10:	40021000 	.word	0x40021000
 8001a14:	08002c60 	.word	0x08002c60

08001a18 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001a20:	2317      	movs	r3, #23
 8001a22:	18fb      	adds	r3, r7, r3
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2220      	movs	r2, #32
 8001a2e:	4013      	ands	r3, r2
 8001a30:	d106      	bne.n	8001a40 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	2380      	movs	r3, #128	@ 0x80
 8001a38:	011b      	lsls	r3, r3, #4
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	d100      	bne.n	8001a40 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001a3e:	e104      	b.n	8001c4a <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a40:	4bb1      	ldr	r3, [pc, #708]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a44:	2380      	movs	r3, #128	@ 0x80
 8001a46:	055b      	lsls	r3, r3, #21
 8001a48:	4013      	ands	r3, r2
 8001a4a:	d10a      	bne.n	8001a62 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a4c:	4bae      	ldr	r3, [pc, #696]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a50:	4bad      	ldr	r3, [pc, #692]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a52:	2180      	movs	r1, #128	@ 0x80
 8001a54:	0549      	lsls	r1, r1, #21
 8001a56:	430a      	orrs	r2, r1
 8001a58:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001a5a:	2317      	movs	r3, #23
 8001a5c:	18fb      	adds	r3, r7, r3
 8001a5e:	2201      	movs	r2, #1
 8001a60:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a62:	4baa      	ldr	r3, [pc, #680]	@ (8001d0c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	2380      	movs	r3, #128	@ 0x80
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	d11a      	bne.n	8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a6e:	4ba7      	ldr	r3, [pc, #668]	@ (8001d0c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	4ba6      	ldr	r3, [pc, #664]	@ (8001d0c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001a74:	2180      	movs	r1, #128	@ 0x80
 8001a76:	0049      	lsls	r1, r1, #1
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a7c:	f7fe ffb2 	bl	80009e4 <HAL_GetTick>
 8001a80:	0003      	movs	r3, r0
 8001a82:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a84:	e008      	b.n	8001a98 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a86:	f7fe ffad 	bl	80009e4 <HAL_GetTick>
 8001a8a:	0002      	movs	r2, r0
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b64      	cmp	r3, #100	@ 0x64
 8001a92:	d901      	bls.n	8001a98 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e133      	b.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a98:	4b9c      	ldr	r3, [pc, #624]	@ (8001d0c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	2380      	movs	r3, #128	@ 0x80
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	d0f0      	beq.n	8001a86 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001aa4:	4b98      	ldr	r3, [pc, #608]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	23c0      	movs	r3, #192	@ 0xc0
 8001aaa:	039b      	lsls	r3, r3, #14
 8001aac:	4013      	ands	r3, r2
 8001aae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	685a      	ldr	r2, [r3, #4]
 8001ab4:	23c0      	movs	r3, #192	@ 0xc0
 8001ab6:	039b      	lsls	r3, r3, #14
 8001ab8:	4013      	ands	r3, r2
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d107      	bne.n	8001ad0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689a      	ldr	r2, [r3, #8]
 8001ac4:	23c0      	movs	r3, #192	@ 0xc0
 8001ac6:	039b      	lsls	r3, r3, #14
 8001ac8:	4013      	ands	r3, r2
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d013      	beq.n	8001af8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685a      	ldr	r2, [r3, #4]
 8001ad4:	23c0      	movs	r3, #192	@ 0xc0
 8001ad6:	029b      	lsls	r3, r3, #10
 8001ad8:	401a      	ands	r2, r3
 8001ada:	23c0      	movs	r3, #192	@ 0xc0
 8001adc:	029b      	lsls	r3, r3, #10
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d10a      	bne.n	8001af8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001ae2:	4b89      	ldr	r3, [pc, #548]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	2380      	movs	r3, #128	@ 0x80
 8001ae8:	029b      	lsls	r3, r3, #10
 8001aea:	401a      	ands	r2, r3
 8001aec:	2380      	movs	r3, #128	@ 0x80
 8001aee:	029b      	lsls	r3, r3, #10
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d101      	bne.n	8001af8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e103      	b.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001af8:	4b83      	ldr	r3, [pc, #524]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001afa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001afc:	23c0      	movs	r3, #192	@ 0xc0
 8001afe:	029b      	lsls	r3, r3, #10
 8001b00:	4013      	ands	r3, r2
 8001b02:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d049      	beq.n	8001b9e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685a      	ldr	r2, [r3, #4]
 8001b0e:	23c0      	movs	r3, #192	@ 0xc0
 8001b10:	029b      	lsls	r3, r3, #10
 8001b12:	4013      	ands	r3, r2
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d004      	beq.n	8001b24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2220      	movs	r2, #32
 8001b20:	4013      	ands	r3, r2
 8001b22:	d10d      	bne.n	8001b40 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	23c0      	movs	r3, #192	@ 0xc0
 8001b2a:	029b      	lsls	r3, r3, #10
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	68fa      	ldr	r2, [r7, #12]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d034      	beq.n	8001b9e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	2380      	movs	r3, #128	@ 0x80
 8001b3a:	011b      	lsls	r3, r3, #4
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	d02e      	beq.n	8001b9e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001b40:	4b71      	ldr	r3, [pc, #452]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b44:	4a72      	ldr	r2, [pc, #456]	@ (8001d10 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001b46:	4013      	ands	r3, r2
 8001b48:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b4a:	4b6f      	ldr	r3, [pc, #444]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b4c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b4e:	4b6e      	ldr	r3, [pc, #440]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b50:	2180      	movs	r1, #128	@ 0x80
 8001b52:	0309      	lsls	r1, r1, #12
 8001b54:	430a      	orrs	r2, r1
 8001b56:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b58:	4b6b      	ldr	r3, [pc, #428]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b5c:	4b6a      	ldr	r3, [pc, #424]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b5e:	496d      	ldr	r1, [pc, #436]	@ (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001b60:	400a      	ands	r2, r1
 8001b62:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001b64:	4b68      	ldr	r3, [pc, #416]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b66:	68fa      	ldr	r2, [r7, #12]
 8001b68:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001b6a:	68fa      	ldr	r2, [r7, #12]
 8001b6c:	2380      	movs	r3, #128	@ 0x80
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	4013      	ands	r3, r2
 8001b72:	d014      	beq.n	8001b9e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b74:	f7fe ff36 	bl	80009e4 <HAL_GetTick>
 8001b78:	0003      	movs	r3, r0
 8001b7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b7c:	e009      	b.n	8001b92 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b7e:	f7fe ff31 	bl	80009e4 <HAL_GetTick>
 8001b82:	0002      	movs	r2, r0
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	4a63      	ldr	r2, [pc, #396]	@ (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e0b6      	b.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b92:	4b5d      	ldr	r3, [pc, #372]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b94:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b96:	2380      	movs	r3, #128	@ 0x80
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	d0ef      	beq.n	8001b7e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	2380      	movs	r3, #128	@ 0x80
 8001ba4:	011b      	lsls	r3, r3, #4
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d01f      	beq.n	8001bea <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	689a      	ldr	r2, [r3, #8]
 8001bae:	23c0      	movs	r3, #192	@ 0xc0
 8001bb0:	029b      	lsls	r3, r3, #10
 8001bb2:	401a      	ands	r2, r3
 8001bb4:	23c0      	movs	r3, #192	@ 0xc0
 8001bb6:	029b      	lsls	r3, r3, #10
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d10c      	bne.n	8001bd6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8001bbc:	4b52      	ldr	r3, [pc, #328]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a56      	ldr	r2, [pc, #344]	@ (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	0019      	movs	r1, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689a      	ldr	r2, [r3, #8]
 8001bca:	23c0      	movs	r3, #192	@ 0xc0
 8001bcc:	039b      	lsls	r3, r3, #14
 8001bce:	401a      	ands	r2, r3
 8001bd0:	4b4d      	ldr	r3, [pc, #308]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	4b4c      	ldr	r3, [pc, #304]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bd8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689a      	ldr	r2, [r3, #8]
 8001bde:	23c0      	movs	r3, #192	@ 0xc0
 8001be0:	029b      	lsls	r3, r3, #10
 8001be2:	401a      	ands	r2, r3
 8001be4:	4b48      	ldr	r3, [pc, #288]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001be6:	430a      	orrs	r2, r1
 8001be8:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2220      	movs	r2, #32
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d01f      	beq.n	8001c34 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	23c0      	movs	r3, #192	@ 0xc0
 8001bfa:	029b      	lsls	r3, r3, #10
 8001bfc:	401a      	ands	r2, r3
 8001bfe:	23c0      	movs	r3, #192	@ 0xc0
 8001c00:	029b      	lsls	r3, r3, #10
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d10c      	bne.n	8001c20 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001c06:	4b40      	ldr	r3, [pc, #256]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a44      	ldr	r2, [pc, #272]	@ (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	0019      	movs	r1, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	23c0      	movs	r3, #192	@ 0xc0
 8001c16:	039b      	lsls	r3, r3, #14
 8001c18:	401a      	ands	r2, r3
 8001c1a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c1c:	430a      	orrs	r2, r1
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	4b39      	ldr	r3, [pc, #228]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c22:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685a      	ldr	r2, [r3, #4]
 8001c28:	23c0      	movs	r3, #192	@ 0xc0
 8001c2a:	029b      	lsls	r3, r3, #10
 8001c2c:	401a      	ands	r2, r3
 8001c2e:	4b36      	ldr	r3, [pc, #216]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c30:	430a      	orrs	r2, r1
 8001c32:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c34:	2317      	movs	r3, #23
 8001c36:	18fb      	adds	r3, r7, r3
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d105      	bne.n	8001c4a <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c3e:	4b32      	ldr	r3, [pc, #200]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001c42:	4b31      	ldr	r3, [pc, #196]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c44:	4936      	ldr	r1, [pc, #216]	@ (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8001c46:	400a      	ands	r2, r1
 8001c48:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	4013      	ands	r3, r2
 8001c52:	d009      	beq.n	8001c68 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c54:	4b2c      	ldr	r3, [pc, #176]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c58:	2203      	movs	r2, #3
 8001c5a:	4393      	bics	r3, r2
 8001c5c:	0019      	movs	r1, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	68da      	ldr	r2, [r3, #12]
 8001c62:	4b29      	ldr	r3, [pc, #164]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c64:	430a      	orrs	r2, r1
 8001c66:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	4013      	ands	r3, r2
 8001c70:	d009      	beq.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c72:	4b25      	ldr	r3, [pc, #148]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c76:	220c      	movs	r2, #12
 8001c78:	4393      	bics	r3, r2
 8001c7a:	0019      	movs	r1, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	691a      	ldr	r2, [r3, #16]
 8001c80:	4b21      	ldr	r3, [pc, #132]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c82:	430a      	orrs	r2, r1
 8001c84:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2204      	movs	r2, #4
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	d009      	beq.n	8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001c90:	4b1d      	ldr	r3, [pc, #116]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c94:	4a23      	ldr	r2, [pc, #140]	@ (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8001c96:	4013      	ands	r3, r2
 8001c98:	0019      	movs	r1, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	695a      	ldr	r2, [r3, #20]
 8001c9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2208      	movs	r2, #8
 8001caa:	4013      	ands	r3, r2
 8001cac:	d009      	beq.n	8001cc2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001cae:	4b16      	ldr	r3, [pc, #88]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb2:	4a1d      	ldr	r2, [pc, #116]	@ (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	0019      	movs	r1, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	699a      	ldr	r2, [r3, #24]
 8001cbc:	4b12      	ldr	r3, [pc, #72]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2240      	movs	r2, #64	@ 0x40
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d009      	beq.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd0:	4a16      	ldr	r2, [pc, #88]	@ (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	0019      	movs	r1, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a1a      	ldr	r2, [r3, #32]
 8001cda:	4b0b      	ldr	r3, [pc, #44]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2280      	movs	r2, #128	@ 0x80
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	d009      	beq.n	8001cfe <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001cea:	4b07      	ldr	r3, [pc, #28]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cee:	4a10      	ldr	r2, [pc, #64]	@ (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	0019      	movs	r1, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69da      	ldr	r2, [r3, #28]
 8001cf8:	4b03      	ldr	r3, [pc, #12]	@ (8001d08 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001cfe:	2300      	movs	r3, #0
}
 8001d00:	0018      	movs	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	b006      	add	sp, #24
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	40007000 	.word	0x40007000
 8001d10:	fffcffff 	.word	0xfffcffff
 8001d14:	fff7ffff 	.word	0xfff7ffff
 8001d18:	00001388 	.word	0x00001388
 8001d1c:	ffcfffff 	.word	0xffcfffff
 8001d20:	efffffff 	.word	0xefffffff
 8001d24:	fffff3ff 	.word	0xfffff3ff
 8001d28:	ffffcfff 	.word	0xffffcfff
 8001d2c:	fbffffff 	.word	0xfbffffff
 8001d30:	fff3ffff 	.word	0xfff3ffff

08001d34 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e032      	b.n	8001dac <HAL_TIM_OC_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2239      	movs	r2, #57	@ 0x39
 8001d4a:	5c9b      	ldrb	r3, [r3, r2]
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d107      	bne.n	8001d62 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2238      	movs	r2, #56	@ 0x38
 8001d56:	2100      	movs	r1, #0
 8001d58:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	f7fe fcfd 	bl	800075c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2239      	movs	r2, #57	@ 0x39
 8001d66:	2102      	movs	r1, #2
 8001d68:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3304      	adds	r3, #4
 8001d72:	0019      	movs	r1, r3
 8001d74:	0010      	movs	r0, r2
 8001d76:	f000 f875 	bl	8001e64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	223e      	movs	r2, #62	@ 0x3e
 8001d7e:	2101      	movs	r1, #1
 8001d80:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	223a      	movs	r2, #58	@ 0x3a
 8001d86:	2101      	movs	r1, #1
 8001d88:	5499      	strb	r1, [r3, r2]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	223b      	movs	r2, #59	@ 0x3b
 8001d8e:	2101      	movs	r1, #1
 8001d90:	5499      	strb	r1, [r3, r2]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	223c      	movs	r2, #60	@ 0x3c
 8001d96:	2101      	movs	r1, #1
 8001d98:	5499      	strb	r1, [r3, r2]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	223d      	movs	r2, #61	@ 0x3d
 8001d9e:	2101      	movs	r1, #1
 8001da0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2239      	movs	r2, #57	@ 0x39
 8001da6:	2101      	movs	r1, #1
 8001da8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	0018      	movs	r0, r3
 8001dae:	46bd      	mov	sp, r7
 8001db0:	b002      	add	sp, #8
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc0:	2317      	movs	r3, #23
 8001dc2:	18fb      	adds	r3, r7, r3
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2238      	movs	r2, #56	@ 0x38
 8001dcc:	5c9b      	ldrb	r3, [r3, r2]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d101      	bne.n	8001dd6 <HAL_TIM_OC_ConfigChannel+0x22>
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	e042      	b.n	8001e5c <HAL_TIM_OC_ConfigChannel+0xa8>
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2238      	movs	r2, #56	@ 0x38
 8001dda:	2101      	movs	r1, #1
 8001ddc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b0c      	cmp	r3, #12
 8001de2:	d027      	beq.n	8001e34 <HAL_TIM_OC_ConfigChannel+0x80>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b0c      	cmp	r3, #12
 8001de8:	d82c      	bhi.n	8001e44 <HAL_TIM_OC_ConfigChannel+0x90>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2b08      	cmp	r3, #8
 8001dee:	d019      	beq.n	8001e24 <HAL_TIM_OC_ConfigChannel+0x70>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2b08      	cmp	r3, #8
 8001df4:	d826      	bhi.n	8001e44 <HAL_TIM_OC_ConfigChannel+0x90>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d003      	beq.n	8001e04 <HAL_TIM_OC_ConfigChannel+0x50>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2b04      	cmp	r3, #4
 8001e00:	d008      	beq.n	8001e14 <HAL_TIM_OC_ConfigChannel+0x60>
 8001e02:	e01f      	b.n	8001e44 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68ba      	ldr	r2, [r7, #8]
 8001e0a:	0011      	movs	r1, r2
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	f000 f883 	bl	8001f18 <TIM_OC1_SetConfig>
      break;
 8001e12:	e01c      	b.n	8001e4e <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68ba      	ldr	r2, [r7, #8]
 8001e1a:	0011      	movs	r1, r2
 8001e1c:	0018      	movs	r0, r3
 8001e1e:	f000 f8b7 	bl	8001f90 <TIM_OC2_SetConfig>
      break;
 8001e22:	e014      	b.n	8001e4e <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68ba      	ldr	r2, [r7, #8]
 8001e2a:	0011      	movs	r1, r2
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	f000 f8f1 	bl	8002014 <TIM_OC3_SetConfig>
      break;
 8001e32:	e00c      	b.n	8001e4e <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68ba      	ldr	r2, [r7, #8]
 8001e3a:	0011      	movs	r1, r2
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	f000 f929 	bl	8002094 <TIM_OC4_SetConfig>
      break;
 8001e42:	e004      	b.n	8001e4e <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 8001e44:	2317      	movs	r3, #23
 8001e46:	18fb      	adds	r3, r7, r3
 8001e48:	2201      	movs	r2, #1
 8001e4a:	701a      	strb	r2, [r3, #0]
      break;
 8001e4c:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2238      	movs	r2, #56	@ 0x38
 8001e52:	2100      	movs	r1, #0
 8001e54:	5499      	strb	r1, [r3, r2]

  return status;
 8001e56:	2317      	movs	r3, #23
 8001e58:	18fb      	adds	r3, r7, r3
 8001e5a:	781b      	ldrb	r3, [r3, #0]
}
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b006      	add	sp, #24
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	2380      	movs	r3, #128	@ 0x80
 8001e78:	05db      	lsls	r3, r3, #23
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d007      	beq.n	8001e8e <TIM_Base_SetConfig+0x2a>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a22      	ldr	r2, [pc, #136]	@ (8001f0c <TIM_Base_SetConfig+0xa8>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d003      	beq.n	8001e8e <TIM_Base_SetConfig+0x2a>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a21      	ldr	r2, [pc, #132]	@ (8001f10 <TIM_Base_SetConfig+0xac>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d108      	bne.n	8001ea0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2270      	movs	r2, #112	@ 0x70
 8001e92:	4393      	bics	r3, r2
 8001e94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	2380      	movs	r3, #128	@ 0x80
 8001ea4:	05db      	lsls	r3, r3, #23
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d007      	beq.n	8001eba <TIM_Base_SetConfig+0x56>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a17      	ldr	r2, [pc, #92]	@ (8001f0c <TIM_Base_SetConfig+0xa8>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d003      	beq.n	8001eba <TIM_Base_SetConfig+0x56>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a16      	ldr	r2, [pc, #88]	@ (8001f10 <TIM_Base_SetConfig+0xac>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d108      	bne.n	8001ecc <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	4a15      	ldr	r2, [pc, #84]	@ (8001f14 <TIM_Base_SetConfig+0xb0>)
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	68fa      	ldr	r2, [r7, #12]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2280      	movs	r2, #128	@ 0x80
 8001ed0:	4393      	bics	r3, r2
 8001ed2:	001a      	movs	r2, r3
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	691b      	ldr	r3, [r3, #16]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	689a      	ldr	r2, [r3, #8]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2204      	movs	r2, #4
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	601a      	str	r2, [r3, #0]
}
 8001f04:	46c0      	nop			@ (mov r8, r8)
 8001f06:	46bd      	mov	sp, r7
 8001f08:	b004      	add	sp, #16
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40010800 	.word	0x40010800
 8001f10:	40011400 	.word	0x40011400
 8001f14:	fffffcff 	.word	0xfffffcff

08001f18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a1b      	ldr	r3, [r3, #32]
 8001f26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a1b      	ldr	r3, [r3, #32]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	4393      	bics	r3, r2
 8001f30:	001a      	movs	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	699b      	ldr	r3, [r3, #24]
 8001f40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2270      	movs	r2, #112	@ 0x70
 8001f46:	4393      	bics	r3, r2
 8001f48:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	4393      	bics	r3, r2
 8001f50:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	68fa      	ldr	r2, [r7, #12]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	2202      	movs	r2, #2
 8001f60:	4393      	bics	r3, r2
 8001f62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	697a      	ldr	r2, [r7, #20]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	697a      	ldr	r2, [r7, #20]
 8001f86:	621a      	str	r2, [r3, #32]
}
 8001f88:	46c0      	nop			@ (mov r8, r8)
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	b006      	add	sp, #24
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
 8001f9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a1b      	ldr	r3, [r3, #32]
 8001fa4:	2210      	movs	r2, #16
 8001fa6:	4393      	bics	r3, r2
 8001fa8:	001a      	movs	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	4a13      	ldr	r2, [pc, #76]	@ (800200c <TIM_OC2_SetConfig+0x7c>)
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	4a12      	ldr	r2, [pc, #72]	@ (8002010 <TIM_OC2_SetConfig+0x80>)
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	021b      	lsls	r3, r3, #8
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	2220      	movs	r2, #32
 8001fda:	4393      	bics	r3, r2
 8001fdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	011b      	lsls	r3, r3, #4
 8001fe4:	697a      	ldr	r2, [r7, #20]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685a      	ldr	r2, [r3, #4]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	621a      	str	r2, [r3, #32]
}
 8002004:	46c0      	nop			@ (mov r8, r8)
 8002006:	46bd      	mov	sp, r7
 8002008:	b006      	add	sp, #24
 800200a:	bd80      	pop	{r7, pc}
 800200c:	ffff8fff 	.word	0xffff8fff
 8002010:	fffffcff 	.word	0xfffffcff

08002014 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a1b      	ldr	r3, [r3, #32]
 8002022:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	4a18      	ldr	r2, [pc, #96]	@ (800208c <TIM_OC3_SetConfig+0x78>)
 800202a:	401a      	ands	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2270      	movs	r2, #112	@ 0x70
 8002040:	4393      	bics	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2203      	movs	r2, #3
 8002048:	4393      	bics	r3, r2
 800204a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68fa      	ldr	r2, [r7, #12]
 8002052:	4313      	orrs	r3, r2
 8002054:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	4a0d      	ldr	r2, [pc, #52]	@ (8002090 <TIM_OC3_SetConfig+0x7c>)
 800205a:	4013      	ands	r3, r2
 800205c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	021b      	lsls	r3, r3, #8
 8002064:	697a      	ldr	r2, [r7, #20]
 8002066:	4313      	orrs	r3, r2
 8002068:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685a      	ldr	r2, [r3, #4]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	697a      	ldr	r2, [r7, #20]
 8002082:	621a      	str	r2, [r3, #32]
}
 8002084:	46c0      	nop			@ (mov r8, r8)
 8002086:	46bd      	mov	sp, r7
 8002088:	b006      	add	sp, #24
 800208a:	bd80      	pop	{r7, pc}
 800208c:	fffffeff 	.word	0xfffffeff
 8002090:	fffffdff 	.word	0xfffffdff

08002094 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	4a19      	ldr	r2, [pc, #100]	@ (8002110 <TIM_OC4_SetConfig+0x7c>)
 80020aa:	401a      	ands	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	4a15      	ldr	r2, [pc, #84]	@ (8002114 <TIM_OC4_SetConfig+0x80>)
 80020c0:	4013      	ands	r3, r2
 80020c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	4a14      	ldr	r2, [pc, #80]	@ (8002118 <TIM_OC4_SetConfig+0x84>)
 80020c8:	4013      	ands	r3, r2
 80020ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	021b      	lsls	r3, r3, #8
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	4a10      	ldr	r2, [pc, #64]	@ (800211c <TIM_OC4_SetConfig+0x88>)
 80020dc:	4013      	ands	r3, r2
 80020de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	031b      	lsls	r3, r3, #12
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	68fa      	ldr	r2, [r7, #12]
 80020f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	697a      	ldr	r2, [r7, #20]
 8002104:	621a      	str	r2, [r3, #32]
}
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	46bd      	mov	sp, r7
 800210a:	b006      	add	sp, #24
 800210c:	bd80      	pop	{r7, pc}
 800210e:	46c0      	nop			@ (mov r8, r8)
 8002110:	ffffefff 	.word	0xffffefff
 8002114:	ffff8fff 	.word	0xffff8fff
 8002118:	fffffcff 	.word	0xfffffcff
 800211c:	ffffdfff 	.word	0xffffdfff

08002120 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2238      	movs	r2, #56	@ 0x38
 800212e:	5c9b      	ldrb	r3, [r3, r2]
 8002130:	2b01      	cmp	r3, #1
 8002132:	d101      	bne.n	8002138 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002134:	2302      	movs	r3, #2
 8002136:	e042      	b.n	80021be <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2238      	movs	r2, #56	@ 0x38
 800213c:	2101      	movs	r1, #1
 800213e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2239      	movs	r2, #57	@ 0x39
 8002144:	2102      	movs	r1, #2
 8002146:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2270      	movs	r2, #112	@ 0x70
 800215c:	4393      	bics	r3, r2
 800215e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	4313      	orrs	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	2380      	movs	r3, #128	@ 0x80
 8002178:	05db      	lsls	r3, r3, #23
 800217a:	429a      	cmp	r2, r3
 800217c:	d009      	beq.n	8002192 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a11      	ldr	r2, [pc, #68]	@ (80021c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d004      	beq.n	8002192 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a0f      	ldr	r2, [pc, #60]	@ (80021cc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d10c      	bne.n	80021ac <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	2280      	movs	r2, #128	@ 0x80
 8002196:	4393      	bics	r3, r2
 8002198:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	68ba      	ldr	r2, [r7, #8]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	68ba      	ldr	r2, [r7, #8]
 80021aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2239      	movs	r2, #57	@ 0x39
 80021b0:	2101      	movs	r1, #1
 80021b2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2238      	movs	r2, #56	@ 0x38
 80021b8:	2100      	movs	r1, #0
 80021ba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021bc:	2300      	movs	r3, #0
}
 80021be:	0018      	movs	r0, r3
 80021c0:	46bd      	mov	sp, r7
 80021c2:	b004      	add	sp, #16
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	46c0      	nop			@ (mov r8, r8)
 80021c8:	40010800 	.word	0x40010800
 80021cc:	40011400 	.word	0x40011400

080021d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e044      	b.n	800226c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d107      	bne.n	80021fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2278      	movs	r2, #120	@ 0x78
 80021ee:	2100      	movs	r1, #0
 80021f0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	0018      	movs	r0, r3
 80021f6:	f7fe fb03 	bl	8000800 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2224      	movs	r2, #36	@ 0x24
 80021fe:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2101      	movs	r1, #1
 800220c:	438a      	bics	r2, r1
 800220e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002214:	2b00      	cmp	r3, #0
 8002216:	d003      	beq.n	8002220 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	0018      	movs	r0, r3
 800221c:	f000 fab0 	bl	8002780 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	0018      	movs	r0, r3
 8002224:	f000 f828 	bl	8002278 <UART_SetConfig>
 8002228:	0003      	movs	r3, r0
 800222a:	2b01      	cmp	r3, #1
 800222c:	d101      	bne.n	8002232 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e01c      	b.n	800226c <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	490d      	ldr	r1, [pc, #52]	@ (8002274 <HAL_UART_Init+0xa4>)
 800223e:	400a      	ands	r2, r1
 8002240:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	212a      	movs	r1, #42	@ 0x2a
 800224e:	438a      	bics	r2, r1
 8002250:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2101      	movs	r1, #1
 800225e:	430a      	orrs	r2, r1
 8002260:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	0018      	movs	r0, r3
 8002266:	f000 fb3f 	bl	80028e8 <UART_CheckIdleState>
 800226a:	0003      	movs	r3, r0
}
 800226c:	0018      	movs	r0, r3
 800226e:	46bd      	mov	sp, r7
 8002270:	b002      	add	sp, #8
 8002272:	bd80      	pop	{r7, pc}
 8002274:	ffffb7ff 	.word	0xffffb7ff

08002278 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002278:	b5b0      	push	{r4, r5, r7, lr}
 800227a:	b08e      	sub	sp, #56	@ 0x38
 800227c:	af00      	add	r7, sp, #0
 800227e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002280:	231a      	movs	r3, #26
 8002282:	2218      	movs	r2, #24
 8002284:	189b      	adds	r3, r3, r2
 8002286:	19db      	adds	r3, r3, r7
 8002288:	2200      	movs	r2, #0
 800228a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	691b      	ldr	r3, [r3, #16]
 8002294:	431a      	orrs	r2, r3
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	431a      	orrs	r2, r3
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	69db      	ldr	r3, [r3, #28]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4ac6      	ldr	r2, [pc, #792]	@ (80025c4 <UART_SetConfig+0x34c>)
 80022ac:	4013      	ands	r3, r2
 80022ae:	0019      	movs	r1, r3
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022b6:	430a      	orrs	r2, r1
 80022b8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	4ac1      	ldr	r2, [pc, #772]	@ (80025c8 <UART_SetConfig+0x350>)
 80022c2:	4013      	ands	r3, r2
 80022c4:	0019      	movs	r1, r3
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	68da      	ldr	r2, [r3, #12]
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4abb      	ldr	r2, [pc, #748]	@ (80025cc <UART_SetConfig+0x354>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d004      	beq.n	80022ec <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	6a1b      	ldr	r3, [r3, #32]
 80022e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022e8:	4313      	orrs	r3, r2
 80022ea:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	4ab7      	ldr	r2, [pc, #732]	@ (80025d0 <UART_SetConfig+0x358>)
 80022f4:	4013      	ands	r3, r2
 80022f6:	0019      	movs	r1, r3
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022fe:	430a      	orrs	r2, r1
 8002300:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4ab3      	ldr	r2, [pc, #716]	@ (80025d4 <UART_SetConfig+0x35c>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d131      	bne.n	8002370 <UART_SetConfig+0xf8>
 800230c:	4bb2      	ldr	r3, [pc, #712]	@ (80025d8 <UART_SetConfig+0x360>)
 800230e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002310:	2203      	movs	r2, #3
 8002312:	4013      	ands	r3, r2
 8002314:	2b03      	cmp	r3, #3
 8002316:	d01d      	beq.n	8002354 <UART_SetConfig+0xdc>
 8002318:	d823      	bhi.n	8002362 <UART_SetConfig+0xea>
 800231a:	2b02      	cmp	r3, #2
 800231c:	d00c      	beq.n	8002338 <UART_SetConfig+0xc0>
 800231e:	d820      	bhi.n	8002362 <UART_SetConfig+0xea>
 8002320:	2b00      	cmp	r3, #0
 8002322:	d002      	beq.n	800232a <UART_SetConfig+0xb2>
 8002324:	2b01      	cmp	r3, #1
 8002326:	d00e      	beq.n	8002346 <UART_SetConfig+0xce>
 8002328:	e01b      	b.n	8002362 <UART_SetConfig+0xea>
 800232a:	231b      	movs	r3, #27
 800232c:	2218      	movs	r2, #24
 800232e:	189b      	adds	r3, r3, r2
 8002330:	19db      	adds	r3, r3, r7
 8002332:	2201      	movs	r2, #1
 8002334:	701a      	strb	r2, [r3, #0]
 8002336:	e09c      	b.n	8002472 <UART_SetConfig+0x1fa>
 8002338:	231b      	movs	r3, #27
 800233a:	2218      	movs	r2, #24
 800233c:	189b      	adds	r3, r3, r2
 800233e:	19db      	adds	r3, r3, r7
 8002340:	2202      	movs	r2, #2
 8002342:	701a      	strb	r2, [r3, #0]
 8002344:	e095      	b.n	8002472 <UART_SetConfig+0x1fa>
 8002346:	231b      	movs	r3, #27
 8002348:	2218      	movs	r2, #24
 800234a:	189b      	adds	r3, r3, r2
 800234c:	19db      	adds	r3, r3, r7
 800234e:	2204      	movs	r2, #4
 8002350:	701a      	strb	r2, [r3, #0]
 8002352:	e08e      	b.n	8002472 <UART_SetConfig+0x1fa>
 8002354:	231b      	movs	r3, #27
 8002356:	2218      	movs	r2, #24
 8002358:	189b      	adds	r3, r3, r2
 800235a:	19db      	adds	r3, r3, r7
 800235c:	2208      	movs	r2, #8
 800235e:	701a      	strb	r2, [r3, #0]
 8002360:	e087      	b.n	8002472 <UART_SetConfig+0x1fa>
 8002362:	231b      	movs	r3, #27
 8002364:	2218      	movs	r2, #24
 8002366:	189b      	adds	r3, r3, r2
 8002368:	19db      	adds	r3, r3, r7
 800236a:	2210      	movs	r2, #16
 800236c:	701a      	strb	r2, [r3, #0]
 800236e:	e080      	b.n	8002472 <UART_SetConfig+0x1fa>
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a99      	ldr	r2, [pc, #612]	@ (80025dc <UART_SetConfig+0x364>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d131      	bne.n	80023de <UART_SetConfig+0x166>
 800237a:	4b97      	ldr	r3, [pc, #604]	@ (80025d8 <UART_SetConfig+0x360>)
 800237c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800237e:	220c      	movs	r2, #12
 8002380:	4013      	ands	r3, r2
 8002382:	2b0c      	cmp	r3, #12
 8002384:	d01d      	beq.n	80023c2 <UART_SetConfig+0x14a>
 8002386:	d823      	bhi.n	80023d0 <UART_SetConfig+0x158>
 8002388:	2b08      	cmp	r3, #8
 800238a:	d00c      	beq.n	80023a6 <UART_SetConfig+0x12e>
 800238c:	d820      	bhi.n	80023d0 <UART_SetConfig+0x158>
 800238e:	2b00      	cmp	r3, #0
 8002390:	d002      	beq.n	8002398 <UART_SetConfig+0x120>
 8002392:	2b04      	cmp	r3, #4
 8002394:	d00e      	beq.n	80023b4 <UART_SetConfig+0x13c>
 8002396:	e01b      	b.n	80023d0 <UART_SetConfig+0x158>
 8002398:	231b      	movs	r3, #27
 800239a:	2218      	movs	r2, #24
 800239c:	189b      	adds	r3, r3, r2
 800239e:	19db      	adds	r3, r3, r7
 80023a0:	2200      	movs	r2, #0
 80023a2:	701a      	strb	r2, [r3, #0]
 80023a4:	e065      	b.n	8002472 <UART_SetConfig+0x1fa>
 80023a6:	231b      	movs	r3, #27
 80023a8:	2218      	movs	r2, #24
 80023aa:	189b      	adds	r3, r3, r2
 80023ac:	19db      	adds	r3, r3, r7
 80023ae:	2202      	movs	r2, #2
 80023b0:	701a      	strb	r2, [r3, #0]
 80023b2:	e05e      	b.n	8002472 <UART_SetConfig+0x1fa>
 80023b4:	231b      	movs	r3, #27
 80023b6:	2218      	movs	r2, #24
 80023b8:	189b      	adds	r3, r3, r2
 80023ba:	19db      	adds	r3, r3, r7
 80023bc:	2204      	movs	r2, #4
 80023be:	701a      	strb	r2, [r3, #0]
 80023c0:	e057      	b.n	8002472 <UART_SetConfig+0x1fa>
 80023c2:	231b      	movs	r3, #27
 80023c4:	2218      	movs	r2, #24
 80023c6:	189b      	adds	r3, r3, r2
 80023c8:	19db      	adds	r3, r3, r7
 80023ca:	2208      	movs	r2, #8
 80023cc:	701a      	strb	r2, [r3, #0]
 80023ce:	e050      	b.n	8002472 <UART_SetConfig+0x1fa>
 80023d0:	231b      	movs	r3, #27
 80023d2:	2218      	movs	r2, #24
 80023d4:	189b      	adds	r3, r3, r2
 80023d6:	19db      	adds	r3, r3, r7
 80023d8:	2210      	movs	r2, #16
 80023da:	701a      	strb	r2, [r3, #0]
 80023dc:	e049      	b.n	8002472 <UART_SetConfig+0x1fa>
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a7a      	ldr	r2, [pc, #488]	@ (80025cc <UART_SetConfig+0x354>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d13e      	bne.n	8002466 <UART_SetConfig+0x1ee>
 80023e8:	4b7b      	ldr	r3, [pc, #492]	@ (80025d8 <UART_SetConfig+0x360>)
 80023ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023ec:	23c0      	movs	r3, #192	@ 0xc0
 80023ee:	011b      	lsls	r3, r3, #4
 80023f0:	4013      	ands	r3, r2
 80023f2:	22c0      	movs	r2, #192	@ 0xc0
 80023f4:	0112      	lsls	r2, r2, #4
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d027      	beq.n	800244a <UART_SetConfig+0x1d2>
 80023fa:	22c0      	movs	r2, #192	@ 0xc0
 80023fc:	0112      	lsls	r2, r2, #4
 80023fe:	4293      	cmp	r3, r2
 8002400:	d82a      	bhi.n	8002458 <UART_SetConfig+0x1e0>
 8002402:	2280      	movs	r2, #128	@ 0x80
 8002404:	0112      	lsls	r2, r2, #4
 8002406:	4293      	cmp	r3, r2
 8002408:	d011      	beq.n	800242e <UART_SetConfig+0x1b6>
 800240a:	2280      	movs	r2, #128	@ 0x80
 800240c:	0112      	lsls	r2, r2, #4
 800240e:	4293      	cmp	r3, r2
 8002410:	d822      	bhi.n	8002458 <UART_SetConfig+0x1e0>
 8002412:	2b00      	cmp	r3, #0
 8002414:	d004      	beq.n	8002420 <UART_SetConfig+0x1a8>
 8002416:	2280      	movs	r2, #128	@ 0x80
 8002418:	00d2      	lsls	r2, r2, #3
 800241a:	4293      	cmp	r3, r2
 800241c:	d00e      	beq.n	800243c <UART_SetConfig+0x1c4>
 800241e:	e01b      	b.n	8002458 <UART_SetConfig+0x1e0>
 8002420:	231b      	movs	r3, #27
 8002422:	2218      	movs	r2, #24
 8002424:	189b      	adds	r3, r3, r2
 8002426:	19db      	adds	r3, r3, r7
 8002428:	2200      	movs	r2, #0
 800242a:	701a      	strb	r2, [r3, #0]
 800242c:	e021      	b.n	8002472 <UART_SetConfig+0x1fa>
 800242e:	231b      	movs	r3, #27
 8002430:	2218      	movs	r2, #24
 8002432:	189b      	adds	r3, r3, r2
 8002434:	19db      	adds	r3, r3, r7
 8002436:	2202      	movs	r2, #2
 8002438:	701a      	strb	r2, [r3, #0]
 800243a:	e01a      	b.n	8002472 <UART_SetConfig+0x1fa>
 800243c:	231b      	movs	r3, #27
 800243e:	2218      	movs	r2, #24
 8002440:	189b      	adds	r3, r3, r2
 8002442:	19db      	adds	r3, r3, r7
 8002444:	2204      	movs	r2, #4
 8002446:	701a      	strb	r2, [r3, #0]
 8002448:	e013      	b.n	8002472 <UART_SetConfig+0x1fa>
 800244a:	231b      	movs	r3, #27
 800244c:	2218      	movs	r2, #24
 800244e:	189b      	adds	r3, r3, r2
 8002450:	19db      	adds	r3, r3, r7
 8002452:	2208      	movs	r2, #8
 8002454:	701a      	strb	r2, [r3, #0]
 8002456:	e00c      	b.n	8002472 <UART_SetConfig+0x1fa>
 8002458:	231b      	movs	r3, #27
 800245a:	2218      	movs	r2, #24
 800245c:	189b      	adds	r3, r3, r2
 800245e:	19db      	adds	r3, r3, r7
 8002460:	2210      	movs	r2, #16
 8002462:	701a      	strb	r2, [r3, #0]
 8002464:	e005      	b.n	8002472 <UART_SetConfig+0x1fa>
 8002466:	231b      	movs	r3, #27
 8002468:	2218      	movs	r2, #24
 800246a:	189b      	adds	r3, r3, r2
 800246c:	19db      	adds	r3, r3, r7
 800246e:	2210      	movs	r2, #16
 8002470:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a55      	ldr	r2, [pc, #340]	@ (80025cc <UART_SetConfig+0x354>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d000      	beq.n	800247e <UART_SetConfig+0x206>
 800247c:	e084      	b.n	8002588 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800247e:	231b      	movs	r3, #27
 8002480:	2218      	movs	r2, #24
 8002482:	189b      	adds	r3, r3, r2
 8002484:	19db      	adds	r3, r3, r7
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	2b08      	cmp	r3, #8
 800248a:	d01d      	beq.n	80024c8 <UART_SetConfig+0x250>
 800248c:	dc20      	bgt.n	80024d0 <UART_SetConfig+0x258>
 800248e:	2b04      	cmp	r3, #4
 8002490:	d015      	beq.n	80024be <UART_SetConfig+0x246>
 8002492:	dc1d      	bgt.n	80024d0 <UART_SetConfig+0x258>
 8002494:	2b00      	cmp	r3, #0
 8002496:	d002      	beq.n	800249e <UART_SetConfig+0x226>
 8002498:	2b02      	cmp	r3, #2
 800249a:	d005      	beq.n	80024a8 <UART_SetConfig+0x230>
 800249c:	e018      	b.n	80024d0 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800249e:	f7ff fa8f 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
 80024a2:	0003      	movs	r3, r0
 80024a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024a6:	e01c      	b.n	80024e2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80024a8:	4b4b      	ldr	r3, [pc, #300]	@ (80025d8 <UART_SetConfig+0x360>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2210      	movs	r2, #16
 80024ae:	4013      	ands	r3, r2
 80024b0:	d002      	beq.n	80024b8 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80024b2:	4b4b      	ldr	r3, [pc, #300]	@ (80025e0 <UART_SetConfig+0x368>)
 80024b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80024b6:	e014      	b.n	80024e2 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80024b8:	4b4a      	ldr	r3, [pc, #296]	@ (80025e4 <UART_SetConfig+0x36c>)
 80024ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024bc:	e011      	b.n	80024e2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024be:	f7ff f9ef 	bl	80018a0 <HAL_RCC_GetSysClockFreq>
 80024c2:	0003      	movs	r3, r0
 80024c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024c6:	e00c      	b.n	80024e2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024c8:	2380      	movs	r3, #128	@ 0x80
 80024ca:	021b      	lsls	r3, r3, #8
 80024cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024ce:	e008      	b.n	80024e2 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 80024d0:	2300      	movs	r3, #0
 80024d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80024d4:	231a      	movs	r3, #26
 80024d6:	2218      	movs	r2, #24
 80024d8:	189b      	adds	r3, r3, r2
 80024da:	19db      	adds	r3, r3, r7
 80024dc:	2201      	movs	r2, #1
 80024de:	701a      	strb	r2, [r3, #0]
        break;
 80024e0:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80024e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d100      	bne.n	80024ea <UART_SetConfig+0x272>
 80024e8:	e132      	b.n	8002750 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	0013      	movs	r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	189b      	adds	r3, r3, r2
 80024f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d305      	bcc.n	8002506 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002500:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002502:	429a      	cmp	r2, r3
 8002504:	d906      	bls.n	8002514 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8002506:	231a      	movs	r3, #26
 8002508:	2218      	movs	r2, #24
 800250a:	189b      	adds	r3, r3, r2
 800250c:	19db      	adds	r3, r3, r7
 800250e:	2201      	movs	r2, #1
 8002510:	701a      	strb	r2, [r3, #0]
 8002512:	e11d      	b.n	8002750 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002516:	613b      	str	r3, [r7, #16]
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
 800251c:	6939      	ldr	r1, [r7, #16]
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	000b      	movs	r3, r1
 8002522:	0e1b      	lsrs	r3, r3, #24
 8002524:	0010      	movs	r0, r2
 8002526:	0205      	lsls	r5, r0, #8
 8002528:	431d      	orrs	r5, r3
 800252a:	000b      	movs	r3, r1
 800252c:	021c      	lsls	r4, r3, #8
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	085b      	lsrs	r3, r3, #1
 8002534:	60bb      	str	r3, [r7, #8]
 8002536:	2300      	movs	r3, #0
 8002538:	60fb      	str	r3, [r7, #12]
 800253a:	68b8      	ldr	r0, [r7, #8]
 800253c:	68f9      	ldr	r1, [r7, #12]
 800253e:	1900      	adds	r0, r0, r4
 8002540:	4169      	adcs	r1, r5
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	603b      	str	r3, [r7, #0]
 8002548:	2300      	movs	r3, #0
 800254a:	607b      	str	r3, [r7, #4]
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f7fd fe66 	bl	8000220 <__aeabi_uldivmod>
 8002554:	0002      	movs	r2, r0
 8002556:	000b      	movs	r3, r1
 8002558:	0013      	movs	r3, r2
 800255a:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800255c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800255e:	23c0      	movs	r3, #192	@ 0xc0
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	429a      	cmp	r2, r3
 8002564:	d309      	bcc.n	800257a <UART_SetConfig+0x302>
 8002566:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002568:	2380      	movs	r3, #128	@ 0x80
 800256a:	035b      	lsls	r3, r3, #13
 800256c:	429a      	cmp	r2, r3
 800256e:	d204      	bcs.n	800257a <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002576:	60da      	str	r2, [r3, #12]
 8002578:	e0ea      	b.n	8002750 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 800257a:	231a      	movs	r3, #26
 800257c:	2218      	movs	r2, #24
 800257e:	189b      	adds	r3, r3, r2
 8002580:	19db      	adds	r3, r3, r7
 8002582:	2201      	movs	r2, #1
 8002584:	701a      	strb	r2, [r3, #0]
 8002586:	e0e3      	b.n	8002750 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	69da      	ldr	r2, [r3, #28]
 800258c:	2380      	movs	r3, #128	@ 0x80
 800258e:	021b      	lsls	r3, r3, #8
 8002590:	429a      	cmp	r2, r3
 8002592:	d000      	beq.n	8002596 <UART_SetConfig+0x31e>
 8002594:	e085      	b.n	80026a2 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8002596:	231b      	movs	r3, #27
 8002598:	2218      	movs	r2, #24
 800259a:	189b      	adds	r3, r3, r2
 800259c:	19db      	adds	r3, r3, r7
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	2b08      	cmp	r3, #8
 80025a2:	d837      	bhi.n	8002614 <UART_SetConfig+0x39c>
 80025a4:	009a      	lsls	r2, r3, #2
 80025a6:	4b10      	ldr	r3, [pc, #64]	@ (80025e8 <UART_SetConfig+0x370>)
 80025a8:	18d3      	adds	r3, r2, r3
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025ae:	f7ff fa07 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
 80025b2:	0003      	movs	r3, r0
 80025b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80025b6:	e036      	b.n	8002626 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80025b8:	f7ff fa18 	bl	80019ec <HAL_RCC_GetPCLK2Freq>
 80025bc:	0003      	movs	r3, r0
 80025be:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80025c0:	e031      	b.n	8002626 <UART_SetConfig+0x3ae>
 80025c2:	46c0      	nop			@ (mov r8, r8)
 80025c4:	efff69f3 	.word	0xefff69f3
 80025c8:	ffffcfff 	.word	0xffffcfff
 80025cc:	40004800 	.word	0x40004800
 80025d0:	fffff4ff 	.word	0xfffff4ff
 80025d4:	40013800 	.word	0x40013800
 80025d8:	40021000 	.word	0x40021000
 80025dc:	40004400 	.word	0x40004400
 80025e0:	003d0900 	.word	0x003d0900
 80025e4:	00f42400 	.word	0x00f42400
 80025e8:	08002c74 	.word	0x08002c74
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80025ec:	4b60      	ldr	r3, [pc, #384]	@ (8002770 <UART_SetConfig+0x4f8>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2210      	movs	r2, #16
 80025f2:	4013      	ands	r3, r2
 80025f4:	d002      	beq.n	80025fc <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80025f6:	4b5f      	ldr	r3, [pc, #380]	@ (8002774 <UART_SetConfig+0x4fc>)
 80025f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80025fa:	e014      	b.n	8002626 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 80025fc:	4b5e      	ldr	r3, [pc, #376]	@ (8002778 <UART_SetConfig+0x500>)
 80025fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002600:	e011      	b.n	8002626 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002602:	f7ff f94d 	bl	80018a0 <HAL_RCC_GetSysClockFreq>
 8002606:	0003      	movs	r3, r0
 8002608:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800260a:	e00c      	b.n	8002626 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800260c:	2380      	movs	r3, #128	@ 0x80
 800260e:	021b      	lsls	r3, r3, #8
 8002610:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002612:	e008      	b.n	8002626 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8002614:	2300      	movs	r3, #0
 8002616:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002618:	231a      	movs	r3, #26
 800261a:	2218      	movs	r2, #24
 800261c:	189b      	adds	r3, r3, r2
 800261e:	19db      	adds	r3, r3, r7
 8002620:	2201      	movs	r2, #1
 8002622:	701a      	strb	r2, [r3, #0]
        break;
 8002624:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002628:	2b00      	cmp	r3, #0
 800262a:	d100      	bne.n	800262e <UART_SetConfig+0x3b6>
 800262c:	e090      	b.n	8002750 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800262e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002630:	005a      	lsls	r2, r3, #1
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	085b      	lsrs	r3, r3, #1
 8002638:	18d2      	adds	r2, r2, r3
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	0019      	movs	r1, r3
 8002640:	0010      	movs	r0, r2
 8002642:	f7fd fd61 	bl	8000108 <__udivsi3>
 8002646:	0003      	movs	r3, r0
 8002648:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800264a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800264c:	2b0f      	cmp	r3, #15
 800264e:	d921      	bls.n	8002694 <UART_SetConfig+0x41c>
 8002650:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002652:	2380      	movs	r3, #128	@ 0x80
 8002654:	025b      	lsls	r3, r3, #9
 8002656:	429a      	cmp	r2, r3
 8002658:	d21c      	bcs.n	8002694 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800265a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800265c:	b29a      	uxth	r2, r3
 800265e:	200e      	movs	r0, #14
 8002660:	2418      	movs	r4, #24
 8002662:	1903      	adds	r3, r0, r4
 8002664:	19db      	adds	r3, r3, r7
 8002666:	210f      	movs	r1, #15
 8002668:	438a      	bics	r2, r1
 800266a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800266c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800266e:	085b      	lsrs	r3, r3, #1
 8002670:	b29b      	uxth	r3, r3
 8002672:	2207      	movs	r2, #7
 8002674:	4013      	ands	r3, r2
 8002676:	b299      	uxth	r1, r3
 8002678:	1903      	adds	r3, r0, r4
 800267a:	19db      	adds	r3, r3, r7
 800267c:	1902      	adds	r2, r0, r4
 800267e:	19d2      	adds	r2, r2, r7
 8002680:	8812      	ldrh	r2, [r2, #0]
 8002682:	430a      	orrs	r2, r1
 8002684:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	1902      	adds	r2, r0, r4
 800268c:	19d2      	adds	r2, r2, r7
 800268e:	8812      	ldrh	r2, [r2, #0]
 8002690:	60da      	str	r2, [r3, #12]
 8002692:	e05d      	b.n	8002750 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002694:	231a      	movs	r3, #26
 8002696:	2218      	movs	r2, #24
 8002698:	189b      	adds	r3, r3, r2
 800269a:	19db      	adds	r3, r3, r7
 800269c:	2201      	movs	r2, #1
 800269e:	701a      	strb	r2, [r3, #0]
 80026a0:	e056      	b.n	8002750 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80026a2:	231b      	movs	r3, #27
 80026a4:	2218      	movs	r2, #24
 80026a6:	189b      	adds	r3, r3, r2
 80026a8:	19db      	adds	r3, r3, r7
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	2b08      	cmp	r3, #8
 80026ae:	d822      	bhi.n	80026f6 <UART_SetConfig+0x47e>
 80026b0:	009a      	lsls	r2, r3, #2
 80026b2:	4b32      	ldr	r3, [pc, #200]	@ (800277c <UART_SetConfig+0x504>)
 80026b4:	18d3      	adds	r3, r2, r3
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026ba:	f7ff f981 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
 80026be:	0003      	movs	r3, r0
 80026c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026c2:	e021      	b.n	8002708 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026c4:	f7ff f992 	bl	80019ec <HAL_RCC_GetPCLK2Freq>
 80026c8:	0003      	movs	r3, r0
 80026ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026cc:	e01c      	b.n	8002708 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80026ce:	4b28      	ldr	r3, [pc, #160]	@ (8002770 <UART_SetConfig+0x4f8>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2210      	movs	r2, #16
 80026d4:	4013      	ands	r3, r2
 80026d6:	d002      	beq.n	80026de <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80026d8:	4b26      	ldr	r3, [pc, #152]	@ (8002774 <UART_SetConfig+0x4fc>)
 80026da:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80026dc:	e014      	b.n	8002708 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 80026de:	4b26      	ldr	r3, [pc, #152]	@ (8002778 <UART_SetConfig+0x500>)
 80026e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026e2:	e011      	b.n	8002708 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026e4:	f7ff f8dc 	bl	80018a0 <HAL_RCC_GetSysClockFreq>
 80026e8:	0003      	movs	r3, r0
 80026ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026ec:	e00c      	b.n	8002708 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026ee:	2380      	movs	r3, #128	@ 0x80
 80026f0:	021b      	lsls	r3, r3, #8
 80026f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026f4:	e008      	b.n	8002708 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 80026f6:	2300      	movs	r3, #0
 80026f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80026fa:	231a      	movs	r3, #26
 80026fc:	2218      	movs	r2, #24
 80026fe:	189b      	adds	r3, r3, r2
 8002700:	19db      	adds	r3, r3, r7
 8002702:	2201      	movs	r2, #1
 8002704:	701a      	strb	r2, [r3, #0]
        break;
 8002706:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800270a:	2b00      	cmp	r3, #0
 800270c:	d020      	beq.n	8002750 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	085a      	lsrs	r2, r3, #1
 8002714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002716:	18d2      	adds	r2, r2, r3
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	0019      	movs	r1, r3
 800271e:	0010      	movs	r0, r2
 8002720:	f7fd fcf2 	bl	8000108 <__udivsi3>
 8002724:	0003      	movs	r3, r0
 8002726:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800272a:	2b0f      	cmp	r3, #15
 800272c:	d90a      	bls.n	8002744 <UART_SetConfig+0x4cc>
 800272e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002730:	2380      	movs	r3, #128	@ 0x80
 8002732:	025b      	lsls	r3, r3, #9
 8002734:	429a      	cmp	r2, r3
 8002736:	d205      	bcs.n	8002744 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800273a:	b29a      	uxth	r2, r3
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	e005      	b.n	8002750 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002744:	231a      	movs	r3, #26
 8002746:	2218      	movs	r2, #24
 8002748:	189b      	adds	r3, r3, r2
 800274a:	19db      	adds	r3, r3, r7
 800274c:	2201      	movs	r2, #1
 800274e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	2200      	movs	r2, #0
 8002754:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	2200      	movs	r2, #0
 800275a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800275c:	231a      	movs	r3, #26
 800275e:	2218      	movs	r2, #24
 8002760:	189b      	adds	r3, r3, r2
 8002762:	19db      	adds	r3, r3, r7
 8002764:	781b      	ldrb	r3, [r3, #0]
}
 8002766:	0018      	movs	r0, r3
 8002768:	46bd      	mov	sp, r7
 800276a:	b00e      	add	sp, #56	@ 0x38
 800276c:	bdb0      	pop	{r4, r5, r7, pc}
 800276e:	46c0      	nop			@ (mov r8, r8)
 8002770:	40021000 	.word	0x40021000
 8002774:	003d0900 	.word	0x003d0900
 8002778:	00f42400 	.word	0x00f42400
 800277c:	08002c98 	.word	0x08002c98

08002780 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800278c:	2208      	movs	r2, #8
 800278e:	4013      	ands	r3, r2
 8002790:	d00b      	beq.n	80027aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	4a4a      	ldr	r2, [pc, #296]	@ (80028c4 <UART_AdvFeatureConfig+0x144>)
 800279a:	4013      	ands	r3, r2
 800279c:	0019      	movs	r1, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	430a      	orrs	r2, r1
 80027a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ae:	2201      	movs	r2, #1
 80027b0:	4013      	ands	r3, r2
 80027b2:	d00b      	beq.n	80027cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	4a43      	ldr	r2, [pc, #268]	@ (80028c8 <UART_AdvFeatureConfig+0x148>)
 80027bc:	4013      	ands	r3, r2
 80027be:	0019      	movs	r1, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d0:	2202      	movs	r2, #2
 80027d2:	4013      	ands	r3, r2
 80027d4:	d00b      	beq.n	80027ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	4a3b      	ldr	r2, [pc, #236]	@ (80028cc <UART_AdvFeatureConfig+0x14c>)
 80027de:	4013      	ands	r3, r2
 80027e0:	0019      	movs	r1, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f2:	2204      	movs	r2, #4
 80027f4:	4013      	ands	r3, r2
 80027f6:	d00b      	beq.n	8002810 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	4a34      	ldr	r2, [pc, #208]	@ (80028d0 <UART_AdvFeatureConfig+0x150>)
 8002800:	4013      	ands	r3, r2
 8002802:	0019      	movs	r1, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	430a      	orrs	r2, r1
 800280e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002814:	2210      	movs	r2, #16
 8002816:	4013      	ands	r3, r2
 8002818:	d00b      	beq.n	8002832 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	4a2c      	ldr	r2, [pc, #176]	@ (80028d4 <UART_AdvFeatureConfig+0x154>)
 8002822:	4013      	ands	r3, r2
 8002824:	0019      	movs	r1, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	430a      	orrs	r2, r1
 8002830:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002836:	2220      	movs	r2, #32
 8002838:	4013      	ands	r3, r2
 800283a:	d00b      	beq.n	8002854 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	4a25      	ldr	r2, [pc, #148]	@ (80028d8 <UART_AdvFeatureConfig+0x158>)
 8002844:	4013      	ands	r3, r2
 8002846:	0019      	movs	r1, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002858:	2240      	movs	r2, #64	@ 0x40
 800285a:	4013      	ands	r3, r2
 800285c:	d01d      	beq.n	800289a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	4a1d      	ldr	r2, [pc, #116]	@ (80028dc <UART_AdvFeatureConfig+0x15c>)
 8002866:	4013      	ands	r3, r2
 8002868:	0019      	movs	r1, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	430a      	orrs	r2, r1
 8002874:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800287a:	2380      	movs	r3, #128	@ 0x80
 800287c:	035b      	lsls	r3, r3, #13
 800287e:	429a      	cmp	r2, r3
 8002880:	d10b      	bne.n	800289a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	4a15      	ldr	r2, [pc, #84]	@ (80028e0 <UART_AdvFeatureConfig+0x160>)
 800288a:	4013      	ands	r3, r2
 800288c:	0019      	movs	r1, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	430a      	orrs	r2, r1
 8002898:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289e:	2280      	movs	r2, #128	@ 0x80
 80028a0:	4013      	ands	r3, r2
 80028a2:	d00b      	beq.n	80028bc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	4a0e      	ldr	r2, [pc, #56]	@ (80028e4 <UART_AdvFeatureConfig+0x164>)
 80028ac:	4013      	ands	r3, r2
 80028ae:	0019      	movs	r1, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	430a      	orrs	r2, r1
 80028ba:	605a      	str	r2, [r3, #4]
  }
}
 80028bc:	46c0      	nop			@ (mov r8, r8)
 80028be:	46bd      	mov	sp, r7
 80028c0:	b002      	add	sp, #8
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	ffff7fff 	.word	0xffff7fff
 80028c8:	fffdffff 	.word	0xfffdffff
 80028cc:	fffeffff 	.word	0xfffeffff
 80028d0:	fffbffff 	.word	0xfffbffff
 80028d4:	ffffefff 	.word	0xffffefff
 80028d8:	ffffdfff 	.word	0xffffdfff
 80028dc:	ffefffff 	.word	0xffefffff
 80028e0:	ff9fffff 	.word	0xff9fffff
 80028e4:	fff7ffff 	.word	0xfff7ffff

080028e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b092      	sub	sp, #72	@ 0x48
 80028ec:	af02      	add	r7, sp, #8
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2284      	movs	r2, #132	@ 0x84
 80028f4:	2100      	movs	r1, #0
 80028f6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80028f8:	f7fe f874 	bl	80009e4 <HAL_GetTick>
 80028fc:	0003      	movs	r3, r0
 80028fe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2208      	movs	r2, #8
 8002908:	4013      	ands	r3, r2
 800290a:	2b08      	cmp	r3, #8
 800290c:	d12c      	bne.n	8002968 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800290e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002910:	2280      	movs	r2, #128	@ 0x80
 8002912:	0391      	lsls	r1, r2, #14
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	4a46      	ldr	r2, [pc, #280]	@ (8002a30 <UART_CheckIdleState+0x148>)
 8002918:	9200      	str	r2, [sp, #0]
 800291a:	2200      	movs	r2, #0
 800291c:	f000 f88c 	bl	8002a38 <UART_WaitOnFlagUntilTimeout>
 8002920:	1e03      	subs	r3, r0, #0
 8002922:	d021      	beq.n	8002968 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002924:	f3ef 8310 	mrs	r3, PRIMASK
 8002928:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800292a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800292c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800292e:	2301      	movs	r3, #1
 8002930:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002934:	f383 8810 	msr	PRIMASK, r3
}
 8002938:	46c0      	nop			@ (mov r8, r8)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2180      	movs	r1, #128	@ 0x80
 8002946:	438a      	bics	r2, r1
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800294c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800294e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002950:	f383 8810 	msr	PRIMASK, r3
}
 8002954:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2220      	movs	r2, #32
 800295a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2278      	movs	r2, #120	@ 0x78
 8002960:	2100      	movs	r1, #0
 8002962:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e05f      	b.n	8002a28 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2204      	movs	r2, #4
 8002970:	4013      	ands	r3, r2
 8002972:	2b04      	cmp	r3, #4
 8002974:	d146      	bne.n	8002a04 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002978:	2280      	movs	r2, #128	@ 0x80
 800297a:	03d1      	lsls	r1, r2, #15
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	4a2c      	ldr	r2, [pc, #176]	@ (8002a30 <UART_CheckIdleState+0x148>)
 8002980:	9200      	str	r2, [sp, #0]
 8002982:	2200      	movs	r2, #0
 8002984:	f000 f858 	bl	8002a38 <UART_WaitOnFlagUntilTimeout>
 8002988:	1e03      	subs	r3, r0, #0
 800298a:	d03b      	beq.n	8002a04 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800298c:	f3ef 8310 	mrs	r3, PRIMASK
 8002990:	60fb      	str	r3, [r7, #12]
  return(result);
 8002992:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002994:	637b      	str	r3, [r7, #52]	@ 0x34
 8002996:	2301      	movs	r3, #1
 8002998:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	f383 8810 	msr	PRIMASK, r3
}
 80029a0:	46c0      	nop			@ (mov r8, r8)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4921      	ldr	r1, [pc, #132]	@ (8002a34 <UART_CheckIdleState+0x14c>)
 80029ae:	400a      	ands	r2, r1
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	f383 8810 	msr	PRIMASK, r3
}
 80029bc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029be:	f3ef 8310 	mrs	r3, PRIMASK
 80029c2:	61bb      	str	r3, [r7, #24]
  return(result);
 80029c4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80029c8:	2301      	movs	r3, #1
 80029ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	f383 8810 	msr	PRIMASK, r3
}
 80029d2:	46c0      	nop			@ (mov r8, r8)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689a      	ldr	r2, [r3, #8]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2101      	movs	r1, #1
 80029e0:	438a      	bics	r2, r1
 80029e2:	609a      	str	r2, [r3, #8]
 80029e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029e6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029e8:	6a3b      	ldr	r3, [r7, #32]
 80029ea:	f383 8810 	msr	PRIMASK, r3
}
 80029ee:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2280      	movs	r2, #128	@ 0x80
 80029f4:	2120      	movs	r1, #32
 80029f6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2278      	movs	r2, #120	@ 0x78
 80029fc:	2100      	movs	r1, #0
 80029fe:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e011      	b.n	8002a28 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2220      	movs	r2, #32
 8002a08:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2280      	movs	r2, #128	@ 0x80
 8002a0e:	2120      	movs	r1, #32
 8002a10:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2278      	movs	r2, #120	@ 0x78
 8002a22:	2100      	movs	r1, #0
 8002a24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a26:	2300      	movs	r3, #0
}
 8002a28:	0018      	movs	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	b010      	add	sp, #64	@ 0x40
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	01ffffff 	.word	0x01ffffff
 8002a34:	fffffedf 	.word	0xfffffedf

08002a38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	603b      	str	r3, [r7, #0]
 8002a44:	1dfb      	adds	r3, r7, #7
 8002a46:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a48:	e051      	b.n	8002aee <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	d04e      	beq.n	8002aee <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a50:	f7fd ffc8 	bl	80009e4 <HAL_GetTick>
 8002a54:	0002      	movs	r2, r0
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d302      	bcc.n	8002a66 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e051      	b.n	8002b0e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2204      	movs	r2, #4
 8002a72:	4013      	ands	r3, r2
 8002a74:	d03b      	beq.n	8002aee <UART_WaitOnFlagUntilTimeout+0xb6>
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	2b80      	cmp	r3, #128	@ 0x80
 8002a7a:	d038      	beq.n	8002aee <UART_WaitOnFlagUntilTimeout+0xb6>
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	2b40      	cmp	r3, #64	@ 0x40
 8002a80:	d035      	beq.n	8002aee <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	69db      	ldr	r3, [r3, #28]
 8002a88:	2208      	movs	r2, #8
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d111      	bne.n	8002ab4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2208      	movs	r2, #8
 8002a96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	f000 f83c 	bl	8002b18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2284      	movs	r2, #132	@ 0x84
 8002aa4:	2108      	movs	r1, #8
 8002aa6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2278      	movs	r2, #120	@ 0x78
 8002aac:	2100      	movs	r1, #0
 8002aae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e02c      	b.n	8002b0e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	69da      	ldr	r2, [r3, #28]
 8002aba:	2380      	movs	r3, #128	@ 0x80
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	401a      	ands	r2, r3
 8002ac0:	2380      	movs	r3, #128	@ 0x80
 8002ac2:	011b      	lsls	r3, r3, #4
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d112      	bne.n	8002aee <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2280      	movs	r2, #128	@ 0x80
 8002ace:	0112      	lsls	r2, r2, #4
 8002ad0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f000 f81f 	bl	8002b18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2284      	movs	r2, #132	@ 0x84
 8002ade:	2120      	movs	r1, #32
 8002ae0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2278      	movs	r2, #120	@ 0x78
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e00f      	b.n	8002b0e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	69db      	ldr	r3, [r3, #28]
 8002af4:	68ba      	ldr	r2, [r7, #8]
 8002af6:	4013      	ands	r3, r2
 8002af8:	68ba      	ldr	r2, [r7, #8]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	425a      	negs	r2, r3
 8002afe:	4153      	adcs	r3, r2
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	001a      	movs	r2, r3
 8002b04:	1dfb      	adds	r3, r7, #7
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d09e      	beq.n	8002a4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	0018      	movs	r0, r3
 8002b10:	46bd      	mov	sp, r7
 8002b12:	b004      	add	sp, #16
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b08e      	sub	sp, #56	@ 0x38
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b20:	f3ef 8310 	mrs	r3, PRIMASK
 8002b24:	617b      	str	r3, [r7, #20]
  return(result);
 8002b26:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b28:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	f383 8810 	msr	PRIMASK, r3
}
 8002b34:	46c0      	nop			@ (mov r8, r8)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4926      	ldr	r1, [pc, #152]	@ (8002bdc <UART_EndRxTransfer+0xc4>)
 8002b42:	400a      	ands	r2, r1
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b48:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	f383 8810 	msr	PRIMASK, r3
}
 8002b50:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b52:	f3ef 8310 	mrs	r3, PRIMASK
 8002b56:	623b      	str	r3, [r7, #32]
  return(result);
 8002b58:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b62:	f383 8810 	msr	PRIMASK, r3
}
 8002b66:	46c0      	nop			@ (mov r8, r8)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689a      	ldr	r2, [r3, #8]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2101      	movs	r1, #1
 8002b74:	438a      	bics	r2, r1
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b7e:	f383 8810 	msr	PRIMASK, r3
}
 8002b82:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d118      	bne.n	8002bbe <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b8c:	f3ef 8310 	mrs	r3, PRIMASK
 8002b90:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b92:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b96:	2301      	movs	r3, #1
 8002b98:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f383 8810 	msr	PRIMASK, r3
}
 8002ba0:	46c0      	nop			@ (mov r8, r8)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2110      	movs	r1, #16
 8002bae:	438a      	bics	r2, r1
 8002bb0:	601a      	str	r2, [r3, #0]
 8002bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bb4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	f383 8810 	msr	PRIMASK, r3
}
 8002bbc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2280      	movs	r2, #128	@ 0x80
 8002bc2:	2120      	movs	r1, #32
 8002bc4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002bd2:	46c0      	nop			@ (mov r8, r8)
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b00e      	add	sp, #56	@ 0x38
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	46c0      	nop			@ (mov r8, r8)
 8002bdc:	fffffedf 	.word	0xfffffedf

08002be0 <memset>:
 8002be0:	0003      	movs	r3, r0
 8002be2:	1882      	adds	r2, r0, r2
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d100      	bne.n	8002bea <memset+0xa>
 8002be8:	4770      	bx	lr
 8002bea:	7019      	strb	r1, [r3, #0]
 8002bec:	3301      	adds	r3, #1
 8002bee:	e7f9      	b.n	8002be4 <memset+0x4>

08002bf0 <__libc_init_array>:
 8002bf0:	b570      	push	{r4, r5, r6, lr}
 8002bf2:	2600      	movs	r6, #0
 8002bf4:	4c0c      	ldr	r4, [pc, #48]	@ (8002c28 <__libc_init_array+0x38>)
 8002bf6:	4d0d      	ldr	r5, [pc, #52]	@ (8002c2c <__libc_init_array+0x3c>)
 8002bf8:	1b64      	subs	r4, r4, r5
 8002bfa:	10a4      	asrs	r4, r4, #2
 8002bfc:	42a6      	cmp	r6, r4
 8002bfe:	d109      	bne.n	8002c14 <__libc_init_array+0x24>
 8002c00:	2600      	movs	r6, #0
 8002c02:	f000 f819 	bl	8002c38 <_init>
 8002c06:	4c0a      	ldr	r4, [pc, #40]	@ (8002c30 <__libc_init_array+0x40>)
 8002c08:	4d0a      	ldr	r5, [pc, #40]	@ (8002c34 <__libc_init_array+0x44>)
 8002c0a:	1b64      	subs	r4, r4, r5
 8002c0c:	10a4      	asrs	r4, r4, #2
 8002c0e:	42a6      	cmp	r6, r4
 8002c10:	d105      	bne.n	8002c1e <__libc_init_array+0x2e>
 8002c12:	bd70      	pop	{r4, r5, r6, pc}
 8002c14:	00b3      	lsls	r3, r6, #2
 8002c16:	58eb      	ldr	r3, [r5, r3]
 8002c18:	4798      	blx	r3
 8002c1a:	3601      	adds	r6, #1
 8002c1c:	e7ee      	b.n	8002bfc <__libc_init_array+0xc>
 8002c1e:	00b3      	lsls	r3, r6, #2
 8002c20:	58eb      	ldr	r3, [r5, r3]
 8002c22:	4798      	blx	r3
 8002c24:	3601      	adds	r6, #1
 8002c26:	e7f2      	b.n	8002c0e <__libc_init_array+0x1e>
 8002c28:	08002cc4 	.word	0x08002cc4
 8002c2c:	08002cc4 	.word	0x08002cc4
 8002c30:	08002cc8 	.word	0x08002cc8
 8002c34:	08002cc4 	.word	0x08002cc4

08002c38 <_init>:
 8002c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c3a:	46c0      	nop			@ (mov r8, r8)
 8002c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c3e:	bc08      	pop	{r3}
 8002c40:	469e      	mov	lr, r3
 8002c42:	4770      	bx	lr

08002c44 <_fini>:
 8002c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c46:	46c0      	nop			@ (mov r8, r8)
 8002c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c4a:	bc08      	pop	{r3}
 8002c4c:	469e      	mov	lr, r3
 8002c4e:	4770      	bx	lr
