// Seed: 2273585879
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output reg id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  assign id_7 = id_7;
  bit id_9;
  reg id_10 = id_2();
  initial begin : LABEL_0
    #1 id_10 <= id_9;
    repeat (1) id_9 = 1'b0 & -1;
    id_5 <= -1;
    disable id_11;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output reg id_2;
  inout wire id_1;
  always @(posedge 1) begin : LABEL_0
    id_2 <= id_1;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_1,
      id_2,
      id_4
  );
endmodule
