vsim -gui work.cpu_tb
# vsim -gui work.cpu_tb 
# Start time: 15:21:15 on Mar 03,2025
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.inst_memory
# Loading work.branch
# Loading work.add_16bit
# Loading work.control
# Loading work.RegisterFile
# Loading work.ReadDecoder_4_16
# Loading work.Shifter
# Loading work.WriteDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.ALU
# Loading work.addsub_16bit
# Loading work.psa_16bit
# Loading work.addsub_4bit
# Loading work.RED
# Loading work.add_4bit
# Loading work.add_8bit
# Loading work.data_memory
add wave -position insertpoint  \
sim:/cpu_tb/DUT/alu/ALU_In1 \
sim:/cpu_tb/DUT/alu/ALU_In2 \
sim:/cpu_tb/DUT/alu/Opcode \
sim:/cpu_tb/DUT/alu/ALU_Out \
sim:/cpu_tb/DUT/alu/Flags \
sim:/cpu_tb/DUT/alu/adder_out \
sim:/cpu_tb/DUT/alu/xor_out \
sim:/cpu_tb/DUT/alu/shift_out \
sim:/cpu_tb/DUT/alu/red_out \
sim:/cpu_tb/DUT/alu/paddsub_out \
sim:/cpu_tb/DUT/alu/overflow
add wave -position insertpoint  \
sim:/cpu_tb/DUT/alu/adder_sub/A \
sim:/cpu_tb/DUT/alu/adder_sub/B \
sim:/cpu_tb/DUT/alu/adder_sub/sub \
sim:/cpu_tb/DUT/alu/adder_sub/Sum \
sim:/cpu_tb/DUT/alu/adder_sub/overflow \
sim:/cpu_tb/DUT/alu/adder_sub/Bnot \
sim:/cpu_tb/DUT/alu/adder_sub/P \
sim:/cpu_tb/DUT/alu/adder_sub/G \
sim:/cpu_tb/DUT/alu/adder_sub/Carry \
sim:/cpu_tb/DUT/alu/adder_sub/SumRaw \
sim:/cpu_tb/DUT/alu/adder_sub/Cout \
sim:/cpu_tb/DUT/alu/adder_sub/posOv \
sim:/cpu_tb/DUT/alu/adder_sub/negOv
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/themi/ECE552Project/project-phase1-testbench.v(126)
#    Time: 1300 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/themi/ECE552Project/project-phase1-testbench.v line 126
# Compile of addsub_16bit.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.addsub_16bit
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/themi/ECE552Project/project-phase1-testbench.v(126)
#    Time: 1300 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/themi/ECE552Project/project-phase1-testbench.v line 126
restart
# Closing VCD file "dump.vcd"
# Compile of cpu.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/themi/ECE552Project/project-phase1-testbench.v(126)
#    Time: 1300 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/themi/ECE552Project/project-phase1-testbench.v line 126
restart
# Compile of cpu.v was successful.
run
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 1400 ps  Iteration: 1  Instance: /cpu_tb
# ** Warning: No matching channel descriptor '2' found.  Ignoring the write into the invalid channel.
#    Time: 1400 ps  Iteration: 1  Instance: /cpu_tb
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/themi/ECE552Project/project-phase1-testbench.v(126)
#    Time: 1300 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/themi/ECE552Project/project-phase1-testbench.v line 126
restart
# Closing VCD file "dump.vcd"
add wave -position insertpoint  \
sim:/cpu_tb/DUT/alu/ALU_In1 \
sim:/cpu_tb/DUT/alu/ALU_In2 \
sim:/cpu_tb/DUT/alu/Opcode \
sim:/cpu_tb/DUT/alu/ALU_Out
add wave -position insertpoint  \
sim:/cpu_tb/DUT/reg_file/SrcReg1 \
sim:/cpu_tb/DUT/reg_file/SrcReg2 \
sim:/cpu_tb/DUT/reg_file/DstReg \
sim:/cpu_tb/DUT/reg_file/DstData \
sim:/cpu_tb/DUT/reg_file/SrcData1 \
sim:/cpu_tb/DUT/reg_file/SrcData2
add wave -position insertpoint  \
sim:/cpu_tb/DUT/RegDst \
sim:/cpu_tb/DUT/wrDataIntermed \
sim:/cpu_tb/DUT/wrData
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/themi/ECE552Project/project-phase1-testbench.v(126)
#    Time: 1300 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/themi/ECE552Project/project-phase1-testbench.v line 126
# Can't move the Now cursor.
restart
# Closing VCD file "dump.vcd"
# Compile of project-phase1-testbench.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/themi/ECE552Project/project-phase1-testbench.v(126)
#    Time: 1300 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/themi/ECE552Project/project-phase1-testbench.v line 126
restart
# Closing VCD file "dump.vcd"
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/themi/ECE552Project/project-phase1-testbench.v(126)
#    Time: 1300 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/themi/ECE552Project/project-phase1-testbench.v line 126
# Compile of project-phase1-testbench.v failed with 3 errors.
# Compile of project-phase1-testbench.v failed with 5 errors.
# Compile of project-phase1-testbench.v failed with 2 errors.
