// Seed: 2770389961
module static module_0 (
    output supply1 id_0,
    input wor id_1,
    input wire id_2
    , id_8,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    input supply0 id_6
);
  logic id_9;
  assign id_9 = id_9;
  assign id_4 = id_9 == id_8;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output tri1 id_2,
    output uwire id_3
    , id_11,
    input tri1 id_4,
    output uwire id_5,
    output wor id_6,
    output supply0 id_7,
    input supply0 id_8,
    input wor id_9
);
  genvar id_12;
  xor primCall (id_5, id_4, id_12, id_8, id_9, id_11);
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_8,
      id_6,
      id_4,
      id_4
  );
  assign modCall_1.type_0 = 0;
endmodule
