#--  Synopsys, Inc.
#--  Version L-2016.09M-2
#--  Project file P:\projects\OMNI\Libero\NeuroMini_golden\synthesis\ACKFIFO_syn.prj
#--  Written on Wed Jun 20 15:36:12 2018


#project files
add_file -verilog "P:/projects/OMNI/Libero/NeuroMini_golden/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_doubleSync.v"
add_file -verilog "P:/projects/OMNI/Libero/NeuroMini_golden/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "P:/projects/OMNI/Libero/NeuroMini_golden/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "P:/projects/OMNI/Libero/NeuroMini_golden/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "P:/projects/OMNI/Libero/NeuroMini_golden/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "P:/projects/OMNI/Libero/NeuroMini_golden/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "P:/projects/OMNI/Libero/NeuroMini_golden/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_USRAM_top.v"
add_file -verilog "P:/projects/OMNI/Libero/NeuroMini_golden/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/ACKFIFO_ACKFIFO_0_ram_wrapper.v"
add_file -verilog "P:/projects/OMNI/Libero/NeuroMini_golden/component/work/ACKFIFO/ACKFIFO_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "P:/projects/OMNI/Libero/NeuroMini_golden/component/work/ACKFIFO/ACKFIFO.v"



#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion2
set_option -part M2S025
set_option -package FCSBGA325
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "ACKFIFO"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./ACKFIFO.edn"
impl -active "synthesis"
