### IR
 - [chisel3.FIRRTL](https://github.com/freechipsproject/firrtl)
   - An intermediate representation (IR) for Chisel3.
 
 - [llhd](http://www.llhd.io/)
   - An intermediate representation for digital circuit descriptions.
   - Together with an accompanying simulator and SystemVerilog/VHDL compiler.
   
 - [HWToolkit](https://github.com/Nic30/hwt)
   - A VHDL/Verilog/SystemC code generator and simulator.
   
 - [nMigen](https://github.com/m-labs/nmigen)
   - A refreshed Python toolbox for building complex digital hardware.
