Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul  1 21:28:42 2019
| Host         : FUMI3D2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pattern_timing_summary_routed.rpt -pb pattern_timing_summary_routed.pb -rpx pattern_timing_summary_routed.rpx -warn_on_violation
| Design       : pattern
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.618        0.000                      0                   60        0.225        0.000                      0                   60        2.000        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBOUT   {0.000 20.000}       40.000          25.000          
  iPCK       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBOUT                                                                                                                                                     38.751        0.000                       0                     2  
  iPCK             34.618        0.000                      0                   60        0.225        0.000                      0                   60       19.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       34.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[0]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 0.890ns (17.441%)  route 4.213ns (82.559%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.726     6.451    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     6.969 f  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.849     7.819    syncgen/HCNT[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.943 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.886     8.829    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.953 r  syncgen/VGA_B[0]_i_3/O
                         net (fo=1, routed)           0.966     9.918    syncgen/VGA_B[0]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    10.042 r  syncgen/VGA_B[0]_i_1/O
                         net (fo=16, routed)          1.512    11.554    disp_enable
    SLICE_X42Y66         FDRE                                         r  VGA_B_reg[0]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.556    45.911    PCK
    SLICE_X42Y66         FDRE                                         r  VGA_B_reg[0]_lopt_replica_7/C
                         clock pessimism              0.484    46.395    
                         clock uncertainty           -0.195    46.200    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)       -0.028    46.172    VGA_B_reg[0]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         46.172    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             34.718ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.890ns (19.603%)  route 3.650ns (80.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.726     6.451    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     6.969 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.849     7.819    syncgen/HCNT[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.943 f  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.290     9.233    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.614     9.971    syncgen/hcntend
    SLICE_X40Y69         LUT2 (Prop_lut2_I0_O)        0.124    10.095 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.896    10.991    syncgen/HCNT[9]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.552    45.907    syncgen/PCK
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[1]/C
                         clock pessimism              0.521    46.428    
                         clock uncertainty           -0.195    46.233    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    45.709    syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         45.709    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 34.718    

Slack (MET) :             34.718ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.890ns (19.603%)  route 3.650ns (80.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.726     6.451    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     6.969 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.849     7.819    syncgen/HCNT[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.943 f  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.290     9.233    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.614     9.971    syncgen/hcntend
    SLICE_X40Y69         LUT2 (Prop_lut2_I0_O)        0.124    10.095 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.896    10.991    syncgen/HCNT[9]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.552    45.907    syncgen/PCK
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[2]/C
                         clock pessimism              0.521    46.428    
                         clock uncertainty           -0.195    46.233    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    45.709    syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         45.709    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 34.718    

Slack (MET) :             34.718ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.890ns (19.603%)  route 3.650ns (80.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.726     6.451    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     6.969 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.849     7.819    syncgen/HCNT[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.943 f  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.290     9.233    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.614     9.971    syncgen/hcntend
    SLICE_X40Y69         LUT2 (Prop_lut2_I0_O)        0.124    10.095 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.896    10.991    syncgen/HCNT[9]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.552    45.907    syncgen/PCK
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[4]/C
                         clock pessimism              0.521    46.428    
                         clock uncertainty           -0.195    46.233    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    45.709    syncgen/HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                         45.709    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 34.718    

Slack (MET) :             34.718ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.890ns (19.603%)  route 3.650ns (80.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.726     6.451    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     6.969 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.849     7.819    syncgen/HCNT[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.943 f  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.290     9.233    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.614     9.971    syncgen/hcntend
    SLICE_X40Y69         LUT2 (Prop_lut2_I0_O)        0.124    10.095 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.896    10.991    syncgen/HCNT[9]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.552    45.907    syncgen/PCK
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[5]/C
                         clock pessimism              0.521    46.428    
                         clock uncertainty           -0.195    46.233    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    45.709    syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         45.709    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 34.718    

Slack (MET) :             34.754ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[0]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.890ns (18.113%)  route 4.024ns (81.887%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.726     6.451    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     6.969 f  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.849     7.819    syncgen/HCNT[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.943 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.886     8.829    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.953 r  syncgen/VGA_B[0]_i_3/O
                         net (fo=1, routed)           0.966     9.918    syncgen/VGA_B[0]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    10.042 r  syncgen/VGA_B[0]_i_1/O
                         net (fo=16, routed)          1.323    11.365    disp_enable
    SLICE_X43Y66         FDRE                                         r  VGA_B_reg[0]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.556    45.911    PCK
    SLICE_X43Y66         FDRE                                         r  VGA_B_reg[0]_lopt_replica_10/C
                         clock pessimism              0.484    46.395    
                         clock uncertainty           -0.195    46.200    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)       -0.081    46.119    VGA_B_reg[0]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         46.119    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                 34.754    

Slack (MET) :             34.807ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.890ns (18.113%)  route 4.024ns (81.887%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.726     6.451    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     6.969 f  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.849     7.819    syncgen/HCNT[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.943 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.886     8.829    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.953 r  syncgen/VGA_B[0]_i_3/O
                         net (fo=1, routed)           0.966     9.918    syncgen/VGA_B[0]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    10.042 r  syncgen/VGA_B[0]_i_1/O
                         net (fo=16, routed)          1.323    11.365    disp_enable
    SLICE_X42Y66         FDRE                                         r  VGA_B_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.556    45.911    PCK
    SLICE_X42Y66         FDRE                                         r  VGA_B_reg[0]_lopt_replica_5/C
                         clock pessimism              0.484    46.395    
                         clock uncertainty           -0.195    46.200    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)       -0.028    46.172    VGA_B_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         46.172    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                 34.807    

Slack (MET) :             34.813ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.890ns (19.603%)  route 3.650ns (80.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.726     6.451    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     6.969 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.849     7.819    syncgen/HCNT[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.943 f  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.290     9.233    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.614     9.971    syncgen/hcntend
    SLICE_X40Y69         LUT2 (Prop_lut2_I0_O)        0.124    10.095 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.896    10.991    syncgen/HCNT[9]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  syncgen/HCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.552    45.907    syncgen/PCK
    SLICE_X39Y68         FDRE                                         r  syncgen/HCNT_reg[3]/C
                         clock pessimism              0.521    46.428    
                         clock uncertainty           -0.195    46.233    
    SLICE_X39Y68         FDRE (Setup_fdre_C_R)       -0.429    45.804    syncgen/HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         45.804    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 34.813    

Slack (MET) :             34.813ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.890ns (19.603%)  route 3.650ns (80.397%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.726     6.451    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     6.969 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.849     7.819    syncgen/HCNT[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.943 f  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           1.290     9.233    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.614     9.971    syncgen/hcntend
    SLICE_X40Y69         LUT2 (Prop_lut2_I0_O)        0.124    10.095 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.896    10.991    syncgen/HCNT[9]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  syncgen/HCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.552    45.907    syncgen/PCK
    SLICE_X39Y68         FDRE                                         r  syncgen/HCNT_reg[9]/C
                         clock pessimism              0.521    46.428    
                         clock uncertainty           -0.195    46.233    
    SLICE_X39Y68         FDRE (Setup_fdre_C_R)       -0.429    45.804    syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         45.804    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 34.813    

Slack (MET) :             34.991ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[0]_lopt_replica_15/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.890ns (18.883%)  route 3.823ns (81.117%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.726     6.451    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     6.969 f  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.849     7.819    syncgen/HCNT[0]
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.943 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.886     8.829    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.953 r  syncgen/VGA_B[0]_i_3/O
                         net (fo=1, routed)           0.966     9.918    syncgen/VGA_B[0]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    10.042 r  syncgen/VGA_B[0]_i_1/O
                         net (fo=16, routed)          1.122    11.164    disp_enable
    SLICE_X42Y66         FDRE                                         r  VGA_B_reg[0]_lopt_replica_15/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          1.556    45.911    PCK
    SLICE_X42Y66         FDRE                                         r  VGA_B_reg[0]_lopt_replica_15/C
                         clock pessimism              0.484    46.395    
                         clock uncertainty           -0.195    46.200    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)       -0.045    46.155    VGA_B_reg[0]_lopt_replica_15
  -------------------------------------------------------------------
                         required time                         46.155    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                 34.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.579     1.836    syncgen/PCK
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.148     1.984 r  syncgen/HCNT_reg[2]/Q
                         net (fo=6, routed)           0.100     2.084    syncgen/HCNT[2]
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.098     2.182 r  syncgen/HCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.182    syncgen/p_0_in[5]
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.847     2.384    syncgen/PCK
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[5]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.121     1.957    syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.578     1.835    syncgen/PCK
    SLICE_X40Y71         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  syncgen/VCNT_reg[0]/Q
                         net (fo=11, routed)          0.144     2.120    syncgen/VCNT[0]
    SLICE_X41Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.165 r  syncgen/VCNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.165    syncgen/VCNT_0[1]
    SLICE_X41Y71         FDRE                                         r  syncgen/VCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.846     2.383    syncgen/PCK
    SLICE_X41Y71         FDRE                                         r  syncgen/VCNT_reg[1]/C
                         clock pessimism             -0.535     1.848    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.092     1.940    syncgen/VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.490%)  route 0.143ns (43.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.578     1.835    syncgen/PCK
    SLICE_X40Y71         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  syncgen/VCNT_reg[0]/Q
                         net (fo=11, routed)          0.143     2.119    syncgen/VCNT[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.164 r  syncgen/VCNT[9]_i_2/O
                         net (fo=1, routed)           0.000     2.164    syncgen/VCNT_0[9]
    SLICE_X41Y71         FDRE                                         r  syncgen/VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.846     2.383    syncgen/PCK
    SLICE_X41Y71         FDRE                                         r  syncgen/VCNT_reg[9]/C
                         clock pessimism             -0.535     1.848    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.091     1.939    syncgen/VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.578     1.835    syncgen/PCK
    SLICE_X41Y72         FDRE                                         r  syncgen/VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.128     1.963 r  syncgen/VCNT_reg[7]/Q
                         net (fo=5, routed)           0.098     2.061    syncgen/VCNT[7]
    SLICE_X41Y72         LUT6 (Prop_lut6_I4_O)        0.099     2.160 r  syncgen/VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000     2.160    syncgen/VCNT_0[8]
    SLICE_X41Y72         FDRE                                         r  syncgen/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.845     2.382    syncgen/PCK
    SLICE_X41Y72         FDRE                                         r  syncgen/VCNT_reg[8]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.092     1.927    syncgen/VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.212ns (54.166%)  route 0.179ns (45.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.578     1.835    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     1.999 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.179     2.178    syncgen/HCNT[0]
    SLICE_X38Y68         LUT3 (Prop_lut3_I1_O)        0.048     2.226 r  syncgen/HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.226    syncgen/p_0_in[2]
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.847     2.384    syncgen/PCK
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[2]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.131     1.981    syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.812%)  route 0.179ns (46.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.578     1.835    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     1.999 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.179     2.178    syncgen/HCNT[0]
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.223 r  syncgen/HCNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.223    syncgen/p_0_in[1]
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.847     2.384    syncgen/PCK
    SLICE_X38Y68         FDRE                                         r  syncgen/HCNT_reg[1]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.120     1.970    syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.309%)  route 0.184ns (49.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.578     1.835    syncgen/PCK
    SLICE_X40Y71         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  syncgen/VCNT_reg[0]/Q
                         net (fo=11, routed)          0.184     2.160    syncgen/VCNT[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I1_O)        0.045     2.205 r  syncgen/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000     2.205    syncgen/VGA_VS_i_2_n_0
    SLICE_X40Y70         FDSE                                         r  syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.847     2.384    syncgen/PCK
    SLICE_X40Y70         FDSE                                         r  syncgen/VGA_VS_reg/C
                         clock pessimism             -0.534     1.850    
    SLICE_X40Y70         FDSE (Hold_fdse_C_D)         0.091     1.941    syncgen/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.578     1.835    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     1.999 f  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.175     2.174    syncgen/HCNT[0]
    SLICE_X38Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  syncgen/HCNT[0]_i_1/O
                         net (fo=1, routed)           0.000     2.219    syncgen/HCNT[0]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.846     2.383    syncgen/PCK
    SLICE_X38Y69         FDRE                                         r  syncgen/HCNT_reg[0]/C
                         clock pessimism             -0.548     1.835    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.120     1.955    syncgen/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.110%)  route 0.178ns (48.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.578     1.835    syncgen/PCK
    SLICE_X40Y72         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  syncgen/VCNT_reg[3]/Q
                         net (fo=9, routed)           0.178     2.154    syncgen/VCNT[3]
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.199 r  syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.199    syncgen/VCNT_0[3]
    SLICE_X40Y72         FDRE                                         r  syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.845     2.382    syncgen/PCK
    SLICE_X40Y72         FDRE                                         r  syncgen/VCNT_reg[3]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.092     1.927    syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.579     1.836    syncgen/PCK
    SLICE_X39Y68         FDRE                                         r  syncgen/HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  syncgen/HCNT_reg[9]/Q
                         net (fo=4, routed)           0.179     2.156    syncgen/HCNT[9]
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.045     2.201 r  syncgen/HCNT[9]_i_2/O
                         net (fo=1, routed)           0.000     2.201    syncgen/p_0_in[9]
    SLICE_X39Y68         FDRE                                         r  syncgen/HCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=38, routed)          0.847     2.384    syncgen/PCK
    SLICE_X39Y68         FDRE                                         r  syncgen/HCNT_reg[9]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091     1.927    syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     VGA_B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y66     VGA_B_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y66     VGA_B_reg[0]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     VGA_B_reg[0]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y74     VGA_B_reg[0]_lopt_replica_12/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y74     VGA_B_reg[0]_lopt_replica_13/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y66     VGA_B_reg[0]_lopt_replica_14/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y66     VGA_B_reg[0]_lopt_replica_15/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y66     VGA_B_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y66     VGA_B_reg[0]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     VGA_B_reg[0]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66     VGA_B_reg[0]_lopt_replica_14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66     VGA_B_reg[0]_lopt_replica_15/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y71     VGA_B_reg[0]_lopt_replica_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66     VGA_B_reg[0]_lopt_replica_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y71     VGA_B_reg[0]_lopt_replica_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66     VGA_B_reg[0]_lopt_replica_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y66     VGA_B_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y66     VGA_B_reg[0]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     VGA_B_reg[0]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66     VGA_B_reg[0]_lopt_replica_14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66     VGA_B_reg[0]_lopt_replica_15/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66     VGA_B_reg[0]_lopt_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66     VGA_B_reg[0]_lopt_replica_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y68     syncgen/HCNT_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y68     syncgen/HCNT_reg[7]/C



