{"filename": "verilator-5.018-1-x86_64.pkg.tar.zst", "name": "verilator", "base": "verilator", "version": "5.018-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5536843", "isize": "26506047", "md5sum": "744c36c86cdf7bc1bd387d01c1782be2", "sha256sum": "a4c438a2eafd726c6ce564b34f5dddd9f554de5b945019f05848f55fe8e634dc", "pgpsig": "iQIzBAABCAAdFiEEtZcfLFwQqaCMYAMPeGxj8zDXy5IFAmVD90cACgkQeGxj8zDXy5Ji8w/5AW8K3H4xfHTI+R0Weln0+5zTqbJ2VfLSQETKUPyQm2QQX1tKb5EtGxZN31q8tWqS7kXFy9Ou968/dOkFNB1QA5v7Pni+hfX1hwTDteoWdo7BdZPfdKKqAMbNIt7CDyaM3/hSnt4bfWWiFVRC7yvPTSE+NV1g90GWZ1GBxVzcndh2MrsFFs1E+mJY1E5HWOlA5pr3FIiRKzQRF5dP7n1HilyC70IYPPG4pxQJxEXYVbm0hxUuP9pC/I1vcJR601JCpIxTbnW1NSpOj9ZyUGsl3AeA3qgPQMDD8UQI7BRYVzcp/s6kEtDpXqEd5KZwtqUsMv3FylAj+9mw1IVVBKbHzMRK0wUZJ+xkx2KUUc7N0SyXQs+DO2rFmNkF5kPOFpq3AiY740ekIYtcDoJimnWDVU1x5JPi1FVgyb0Go6u6En5D0SEqC4V8BKqsN3yQ1ZWE7OCgFt6dRbFEwP01PS+bTt7nj3lSGnocf3Dp2HbLPWlT1GIa/TxDKsfkzxZSK4pnLwMPgp/FrbVUvKKZAyhmoHIzilNGntB3olgjgqGgMzjMsJQ+XgIbCCjwrMp0p4znKJQahGaEMRlTOfzD/eUkyQjNP74WDckFDzom6d+V2KMk7OiWzT86GFNiPnPG9uVuR5fulcfPVb4W33BNR6EdpVJpq5UcG06M7RmrDMYAtzs=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "x86_64", "builddate": "1698952749", "packager": "Felix Yan <felixonmars@archlinux.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_x86_64", "verilator_unstable", "verilator_x86_64_unstable"]}