#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Dec  2 23:14:28 2015
# Process ID: 1386
# Log file: /home/student/svr24/ece5775/final_proj/audio_lab/vivado.log
# Journal file: /home/student/svr24/ece5775/final_proj/audio_lab/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.xpr
INFO: [Project 1-313] Project file moved from '/home/student/tjp79/classes/ece5775/audio_lab/audio' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/svr24/ece5775/final_proj/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/svr24/ece5775/final_proj/audio_lab/fir.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4653.305 ; gain = 63.941
open_bd_design {/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:hls:fir:1.0 - fir_left
Adding component instance block -- xilinx.com:hls:fir:1.0 - fir_right
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <system> from BD file </home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 4873.621 ; gain = 189.605
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
connect_bd_net [get_bd_pins fir_right/interrupt] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins fir_left/interrupt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4907.418 ; gain = 0.000
make_wrapper -files [get_files /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/system.bd] -top
Exporting to file /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : </home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/system.bd> 
make_wrapper: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4915.914 ; gain = 8.496
add_files -norecurse /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse /home/student/svr24/ece5775/final_proj/audio_lab/zed_audio_constraints.xdc
import_files -fileset constrs_1 /home/student/svr24/ece5775/final_proj/audio_lab/zed_audio_constraints.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Exporting to file /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : </home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_zed_audio_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_zed_audio_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_rst_processing_system7_0_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_fir_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir_left .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_fir_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir_right .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir_left .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir_right .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_zed_audio_ctrl_0_0/system_zed_audio_ctrl_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_0/system_fir_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_1/system_fir_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_zed_audio_ctrl_0_0/system_zed_audio_ctrl_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_0/system_fir_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_1/system_fir_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
[Wed Dec  2 23:27:30 2015] Launched synth_1...
Run output will be captured here: /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.runs/synth_1/runme.log
[Wed Dec  2 23:27:30 2015] Launched impl_1...
Run output will be captured here: /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:33 ; elapsed = 00:01:32 . Memory (MB): peak = 4964.961 ; gain = 14.062
file mkdir /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.sdk
file copy -force /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.runs/impl_1/system_wrapper.sysdef /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.sdk/system_wrapper.hdf

launch_sdk -workspace /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.sdk -hwspec /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.sdk -hwspec /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.sdk -hwspec /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.sdk -hwspec /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
