
CAN_BUS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08003774  08003774  00013774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037cc  080037cc  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  080037cc  080037cc  000137cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080037d4  080037d4  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037d4  080037d4  000137d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080037d8  080037d8  000137d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080037dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          000001f8  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000264  20000264  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00005f88  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000015e0  00000000  00000000  00026067  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000618  00000000  00000000  00027648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000046d  00000000  00000000  00027c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020e64  00000000  00000000  000280cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000070bd  00000000  00000000  00048f31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c41e7  00000000  00000000  0004ffee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001ec4  00000000  00000000  001141d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000054  00000000  00000000  0011609c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800375c 	.word	0x0800375c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800375c 	.word	0x0800375c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000570:	f000 fbe4 	bl	8000d3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000574:	f000 f8b4 	bl	80006e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000578:	f000 f952 	bl	8000820 <MX_GPIO_Init>
  MX_CAN1_Init();
 800057c:	f000 f91a 	bl	80007b4 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
    HAL_GPIO_WritePin(GPIOD, GREEN_Pin, GPIO_PIN_RESET);
 8000580:	2200      	movs	r2, #0
 8000582:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000586:	484e      	ldr	r0, [pc, #312]	; (80006c0 <main+0x154>)
 8000588:	f001 fd72 	bl	8002070 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, ORANGE_Pin, GPIO_PIN_RESET);
 800058c:	2200      	movs	r2, #0
 800058e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000592:	484b      	ldr	r0, [pc, #300]	; (80006c0 <main+0x154>)
 8000594:	f001 fd6c 	bl	8002070 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, RED_Pin, GPIO_PIN_RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800059e:	4848      	ldr	r0, [pc, #288]	; (80006c0 <main+0x154>)
 80005a0:	f001 fd66 	bl	8002070 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, BLUE_Pin, GPIO_PIN_RESET);
 80005a4:	2200      	movs	r2, #0
 80005a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005aa:	4845      	ldr	r0, [pc, #276]	; (80006c0 <main+0x154>)
 80005ac:	f001 fd60 	bl	8002070 <HAL_GPIO_WritePin>

    Filtercan1.FilterIdHigh = 0x00;
 80005b0:	4b44      	ldr	r3, [pc, #272]	; (80006c4 <main+0x158>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
    Filtercan1.FilterIdLow = 0x00;
 80005b6:	4b43      	ldr	r3, [pc, #268]	; (80006c4 <main+0x158>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	605a      	str	r2, [r3, #4]
    Filtercan1.FilterMaskIdHigh = 0x00;
 80005bc:	4b41      	ldr	r3, [pc, #260]	; (80006c4 <main+0x158>)
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
    Filtercan1. FilterMaskIdLow = 0x00;
 80005c2:	4b40      	ldr	r3, [pc, #256]	; (80006c4 <main+0x158>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	60da      	str	r2, [r3, #12]
    Filtercan1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80005c8:	4b3e      	ldr	r3, [pc, #248]	; (80006c4 <main+0x158>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	611a      	str	r2, [r3, #16]
    Filtercan1.FilterBank = 0x00;
 80005ce:	4b3d      	ldr	r3, [pc, #244]	; (80006c4 <main+0x158>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	615a      	str	r2, [r3, #20]
    Filtercan1.FilterMode = CAN_FILTERMODE_IDMASK;
 80005d4:	4b3b      	ldr	r3, [pc, #236]	; (80006c4 <main+0x158>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	619a      	str	r2, [r3, #24]
    Filtercan1.FilterScale = CAN_FILTERSCALE_32BIT;
 80005da:	4b3a      	ldr	r3, [pc, #232]	; (80006c4 <main+0x158>)
 80005dc:	2201      	movs	r2, #1
 80005de:	61da      	str	r2, [r3, #28]
    Filtercan1.FilterActivation = CAN_FILTER_ENABLE;
 80005e0:	4b38      	ldr	r3, [pc, #224]	; (80006c4 <main+0x158>)
 80005e2:	2201      	movs	r2, #1
 80005e4:	621a      	str	r2, [r3, #32]
    Filtercan1.SlaveStartFilterBank = 14;
 80005e6:	4b37      	ldr	r3, [pc, #220]	; (80006c4 <main+0x158>)
 80005e8:	220e      	movs	r2, #14
 80005ea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_CAN_ConfigFilter(&hcan1, &Filtercan1)!= HAL_OK)
 80005ec:	4935      	ldr	r1, [pc, #212]	; (80006c4 <main+0x158>)
 80005ee:	4836      	ldr	r0, [pc, #216]	; (80006c8 <main+0x15c>)
 80005f0:	f000 fd12 	bl	8001018 <HAL_CAN_ConfigFilter>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <main+0x92>
 		  {
 		    Error_Handler();
 80005fa:	f000 fa0d 	bl	8000a18 <Error_Handler>
 		  }
   if (HAL_CAN_Start(&hcan1)!= HAL_OK)
 80005fe:	4832      	ldr	r0, [pc, #200]	; (80006c8 <main+0x15c>)
 8000600:	f000 fdea 	bl	80011d8 <HAL_CAN_Start>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <main+0xa2>
 		  {
 		    Error_Handler();
 800060a:	f000 fa05 	bl	8000a18 <Error_Handler>
 		  }
   if (HAL_CAN_ActivateNotification(&hcan1,CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK)
 800060e:	2102      	movs	r1, #2
 8000610:	482d      	ldr	r0, [pc, #180]	; (80006c8 <main+0x15c>)
 8000612:	f001 f812 	bl	800163a <HAL_CAN_ActivateNotification>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d008      	beq.n	800062e <main+0xc2>
 		  {
 		    Error_Handler();
 800061c:	f000 f9fc 	bl	8000a18 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while (HAL_GPIO_ReadPin(GPIOA, USER_Pin) == GPIO_PIN_RESET )
 8000620:	e005      	b.n	800062e <main+0xc2>


	 	    HAL_GPIO_WritePin(GPIOD, GREEN_Pin, GPIO_PIN_RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000628:	4825      	ldr	r0, [pc, #148]	; (80006c0 <main+0x154>)
 800062a:	f001 fd21 	bl	8002070 <HAL_GPIO_WritePin>
	  while (HAL_GPIO_ReadPin(GPIOA, USER_Pin) == GPIO_PIN_RESET )
 800062e:	2101      	movs	r1, #1
 8000630:	4826      	ldr	r0, [pc, #152]	; (80006cc <main+0x160>)
 8000632:	f001 fd05 	bl	8002040 <HAL_GPIO_ReadPin>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d0f2      	beq.n	8000622 <main+0xb6>
	 	    HAL_GPIO_WritePin(GPIOD, ORANGE_Pin, GPIO_PIN_RESET);
 800063c:	2200      	movs	r2, #0
 800063e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000642:	481f      	ldr	r0, [pc, #124]	; (80006c0 <main+0x154>)
 8000644:	f001 fd14 	bl	8002070 <HAL_GPIO_WritePin>
	 	    HAL_GPIO_WritePin(GPIOD, RED_Pin, GPIO_PIN_RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800064e:	481c      	ldr	r0, [pc, #112]	; (80006c0 <main+0x154>)
 8000650:	f001 fd0e 	bl	8002070 <HAL_GPIO_WritePin>
	 	    HAL_GPIO_WritePin(GPIOD, BLUE_Pin, GPIO_PIN_RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800065a:	4819      	ldr	r0, [pc, #100]	; (80006c0 <main+0x154>)
 800065c:	f001 fd08 	bl	8002070 <HAL_GPIO_WritePin>

	 	    pTxHeader.DLC=1;
 8000660:	4b1b      	ldr	r3, [pc, #108]	; (80006d0 <main+0x164>)
 8000662:	2201      	movs	r2, #1
 8000664:	611a      	str	r2, [r3, #16]
	 	    pTxHeader.ExtId=0;
 8000666:	4b1a      	ldr	r3, [pc, #104]	; (80006d0 <main+0x164>)
 8000668:	2200      	movs	r2, #0
 800066a:	605a      	str	r2, [r3, #4]
	 	    pTxHeader.IDE=CAN_ID_STD;
 800066c:	4b18      	ldr	r3, [pc, #96]	; (80006d0 <main+0x164>)
 800066e:	2200      	movs	r2, #0
 8000670:	609a      	str	r2, [r3, #8]
	 	    pTxHeader.StdId=1;
 8000672:	4b17      	ldr	r3, [pc, #92]	; (80006d0 <main+0x164>)
 8000674:	2201      	movs	r2, #1
 8000676:	601a      	str	r2, [r3, #0]
	 	    pTxHeader.RTR=CAN_RTR_DATA;
 8000678:	4b15      	ldr	r3, [pc, #84]	; (80006d0 <main+0x164>)
 800067a:	2200      	movs	r2, #0
 800067c:	60da      	str	r2, [r3, #12]
	 	    pTxHeader.TransmitGlobalTime = DISABLE;
 800067e:	4b14      	ldr	r3, [pc, #80]	; (80006d0 <main+0x164>)
 8000680:	2200      	movs	r2, #0
 8000682:	751a      	strb	r2, [r3, #20]
	 	    aTxData[0] = 0x04;
 8000684:	4b13      	ldr	r3, [pc, #76]	; (80006d4 <main+0x168>)
 8000686:	2204      	movs	r2, #4
 8000688:	701a      	strb	r2, [r3, #0]
	 	   printf("Received Data: %x\r\n", aRxData[0]);  // Debugging statement
 800068a:	4b13      	ldr	r3, [pc, #76]	; (80006d8 <main+0x16c>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	4619      	mov	r1, r3
 8000690:	4812      	ldr	r0, [pc, #72]	; (80006dc <main+0x170>)
 8000692:	f002 f9ed 	bl	8002a70 <iprintf>

	 	 if (HAL_CAN_AddTxMessage(&hcan1,&pTxHeader,aTxData,(uint32_t *)CAN_TX_MAILBOX0)!= HAL_OK)
 8000696:	2301      	movs	r3, #1
 8000698:	4a0e      	ldr	r2, [pc, #56]	; (80006d4 <main+0x168>)
 800069a:	490d      	ldr	r1, [pc, #52]	; (80006d0 <main+0x164>)
 800069c:	480a      	ldr	r0, [pc, #40]	; (80006c8 <main+0x15c>)
 800069e:	f000 fddf 	bl	8001260 <HAL_CAN_AddTxMessage>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <main+0x140>
	 	     {
	 	    Error_Handler();
 80006a8:	f000 f9b6 	bl	8000a18 <Error_Handler>
	 	  }
	 	 while (HAL_GPIO_ReadPin(GPIOA, USER_Pin)==GPIO_PIN_SET)
 80006ac:	bf00      	nop
 80006ae:	2101      	movs	r1, #1
 80006b0:	4806      	ldr	r0, [pc, #24]	; (80006cc <main+0x160>)
 80006b2:	f001 fcc5 	bl	8002040 <HAL_GPIO_ReadPin>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b01      	cmp	r3, #1
 80006ba:	d0f8      	beq.n	80006ae <main+0x142>
	  while (HAL_GPIO_ReadPin(GPIOA, USER_Pin) == GPIO_PIN_RESET )
 80006bc:	e7b7      	b.n	800062e <main+0xc2>
 80006be:	bf00      	nop
 80006c0:	40020c00 	.word	0x40020c00
 80006c4:	200000b0 	.word	0x200000b0
 80006c8:	20000088 	.word	0x20000088
 80006cc:	40020000 	.word	0x40020000
 80006d0:	200000d8 	.word	0x200000d8
 80006d4:	20000000 	.word	0x20000000
 80006d8:	2000010c 	.word	0x2000010c
 80006dc:	08003774 	.word	0x08003774

080006e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b094      	sub	sp, #80	; 0x50
 80006e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e6:	f107 0320 	add.w	r3, r7, #32
 80006ea:	2230      	movs	r2, #48	; 0x30
 80006ec:	2100      	movs	r1, #0
 80006ee:	4618      	mov	r0, r3
 80006f0:	f002 fa13 	bl	8002b1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f4:	f107 030c 	add.w	r3, r7, #12
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000704:	2300      	movs	r3, #0
 8000706:	60bb      	str	r3, [r7, #8]
 8000708:	4b28      	ldr	r3, [pc, #160]	; (80007ac <SystemClock_Config+0xcc>)
 800070a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800070c:	4a27      	ldr	r2, [pc, #156]	; (80007ac <SystemClock_Config+0xcc>)
 800070e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000712:	6413      	str	r3, [r2, #64]	; 0x40
 8000714:	4b25      	ldr	r3, [pc, #148]	; (80007ac <SystemClock_Config+0xcc>)
 8000716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800071c:	60bb      	str	r3, [r7, #8]
 800071e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000720:	2300      	movs	r3, #0
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	4b22      	ldr	r3, [pc, #136]	; (80007b0 <SystemClock_Config+0xd0>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a21      	ldr	r2, [pc, #132]	; (80007b0 <SystemClock_Config+0xd0>)
 800072a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800072e:	6013      	str	r3, [r2, #0]
 8000730:	4b1f      	ldr	r3, [pc, #124]	; (80007b0 <SystemClock_Config+0xd0>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000738:	607b      	str	r3, [r7, #4]
 800073a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800073c:	2301      	movs	r3, #1
 800073e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000740:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000744:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000746:	2302      	movs	r3, #2
 8000748:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800074a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800074e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000750:	2319      	movs	r3, #25
 8000752:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000754:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000758:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800075a:	2302      	movs	r3, #2
 800075c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800075e:	2304      	movs	r3, #4
 8000760:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000762:	f107 0320 	add.w	r3, r7, #32
 8000766:	4618      	mov	r0, r3
 8000768:	f001 fc9c 	bl	80020a4 <HAL_RCC_OscConfig>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000772:	f000 f951 	bl	8000a18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000776:	230f      	movs	r3, #15
 8000778:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800077a:	2302      	movs	r3, #2
 800077c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077e:	2300      	movs	r3, #0
 8000780:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000782:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000786:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000788:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800078c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800078e:	f107 030c 	add.w	r3, r7, #12
 8000792:	2105      	movs	r1, #5
 8000794:	4618      	mov	r0, r3
 8000796:	f001 fefd 	bl	8002594 <HAL_RCC_ClockConfig>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80007a0:	f000 f93a 	bl	8000a18 <Error_Handler>
  }
}
 80007a4:	bf00      	nop
 80007a6:	3750      	adds	r7, #80	; 0x50
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	40023800 	.word	0x40023800
 80007b0:	40007000 	.word	0x40007000

080007b4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80007b8:	4b17      	ldr	r3, [pc, #92]	; (8000818 <MX_CAN1_Init+0x64>)
 80007ba:	4a18      	ldr	r2, [pc, #96]	; (800081c <MX_CAN1_Init+0x68>)
 80007bc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 12;
 80007be:	4b16      	ldr	r3, [pc, #88]	; (8000818 <MX_CAN1_Init+0x64>)
 80007c0:	220c      	movs	r2, #12
 80007c2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80007c4:	4b14      	ldr	r3, [pc, #80]	; (8000818 <MX_CAN1_Init+0x64>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007ca:	4b13      	ldr	r3, [pc, #76]	; (8000818 <MX_CAN1_Init+0x64>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_4TQ;
 80007d0:	4b11      	ldr	r3, [pc, #68]	; (8000818 <MX_CAN1_Init+0x64>)
 80007d2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80007d6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80007d8:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <MX_CAN1_Init+0x64>)
 80007da:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80007de:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80007e0:	4b0d      	ldr	r3, [pc, #52]	; (8000818 <MX_CAN1_Init+0x64>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80007e6:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <MX_CAN1_Init+0x64>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80007ec:	4b0a      	ldr	r3, [pc, #40]	; (8000818 <MX_CAN1_Init+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80007f2:	4b09      	ldr	r3, [pc, #36]	; (8000818 <MX_CAN1_Init+0x64>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007f8:	4b07      	ldr	r3, [pc, #28]	; (8000818 <MX_CAN1_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80007fe:	4b06      	ldr	r3, [pc, #24]	; (8000818 <MX_CAN1_Init+0x64>)
 8000800:	2200      	movs	r2, #0
 8000802:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000804:	4804      	ldr	r0, [pc, #16]	; (8000818 <MX_CAN1_Init+0x64>)
 8000806:	f000 fb0b 	bl	8000e20 <HAL_CAN_Init>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000810:	f000 f902 	bl	8000a18 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000814:	bf00      	nop
 8000816:	bd80      	pop	{r7, pc}
 8000818:	20000088 	.word	0x20000088
 800081c:	40006400 	.word	0x40006400

08000820 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b08a      	sub	sp, #40	; 0x28
 8000824:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000826:	f107 0314 	add.w	r3, r7, #20
 800082a:	2200      	movs	r2, #0
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	605a      	str	r2, [r3, #4]
 8000830:	609a      	str	r2, [r3, #8]
 8000832:	60da      	str	r2, [r3, #12]
 8000834:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	4b2e      	ldr	r3, [pc, #184]	; (80008f4 <MX_GPIO_Init+0xd4>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	4a2d      	ldr	r2, [pc, #180]	; (80008f4 <MX_GPIO_Init+0xd4>)
 8000840:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000844:	6313      	str	r3, [r2, #48]	; 0x30
 8000846:	4b2b      	ldr	r3, [pc, #172]	; (80008f4 <MX_GPIO_Init+0xd4>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	4b27      	ldr	r3, [pc, #156]	; (80008f4 <MX_GPIO_Init+0xd4>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a26      	ldr	r2, [pc, #152]	; (80008f4 <MX_GPIO_Init+0xd4>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b24      	ldr	r3, [pc, #144]	; (80008f4 <MX_GPIO_Init+0xd4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	4b20      	ldr	r3, [pc, #128]	; (80008f4 <MX_GPIO_Init+0xd4>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	4a1f      	ldr	r2, [pc, #124]	; (80008f4 <MX_GPIO_Init+0xd4>)
 8000878:	f043 0308 	orr.w	r3, r3, #8
 800087c:	6313      	str	r3, [r2, #48]	; 0x30
 800087e:	4b1d      	ldr	r3, [pc, #116]	; (80008f4 <MX_GPIO_Init+0xd4>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	f003 0308 	and.w	r3, r3, #8
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <MX_GPIO_Init+0xd4>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	4a18      	ldr	r2, [pc, #96]	; (80008f4 <MX_GPIO_Init+0xd4>)
 8000894:	f043 0302 	orr.w	r3, r3, #2
 8000898:	6313      	str	r3, [r2, #48]	; 0x30
 800089a:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <MX_GPIO_Init+0xd4>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	f003 0302 	and.w	r3, r3, #2
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GREEN_Pin|ORANGE_Pin|RED_Pin|BLUE_Pin, GPIO_PIN_RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80008ac:	4812      	ldr	r0, [pc, #72]	; (80008f8 <MX_GPIO_Init+0xd8>)
 80008ae:	f001 fbdf 	bl	8002070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Pin */
  GPIO_InitStruct.Pin = USER_Pin;
 80008b2:	2301      	movs	r3, #1
 80008b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008b6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_GPIO_Port, &GPIO_InitStruct);
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	4619      	mov	r1, r3
 80008c6:	480d      	ldr	r0, [pc, #52]	; (80008fc <MX_GPIO_Init+0xdc>)
 80008c8:	f001 fa1e 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : GREEN_Pin ORANGE_Pin RED_Pin BLUE_Pin */
  GPIO_InitStruct.Pin = GREEN_Pin|ORANGE_Pin|RED_Pin|BLUE_Pin;
 80008cc:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80008d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d2:	2301      	movs	r3, #1
 80008d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d6:	2300      	movs	r3, #0
 80008d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008da:	2300      	movs	r3, #0
 80008dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	4619      	mov	r1, r3
 80008e4:	4804      	ldr	r0, [pc, #16]	; (80008f8 <MX_GPIO_Init+0xd8>)
 80008e6:	f001 fa0f 	bl	8001d08 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008ea:	bf00      	nop
 80008ec:	3728      	adds	r7, #40	; 0x28
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40020c00 	.word	0x40020c00
 80008fc:	40020000 	.word	0x40020000

08000900 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0,&pRxHeader,aRxData)!= HAL_OK)
 8000908:	4b40      	ldr	r3, [pc, #256]	; (8000a0c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 800090a:	4a41      	ldr	r2, [pc, #260]	; (8000a10 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 800090c:	2100      	movs	r1, #0
 800090e:	6878      	ldr	r0, [r7, #4]
 8000910:	f000 fd81 	bl	8001416 <HAL_CAN_GetRxMessage>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
		  {
		     Error_Handler();
 800091a:	f000 f87d 	bl	8000a18 <Error_Handler>
		  }
	if (pRxHeader.StdId = 0x12)
 800091e:	4b3c      	ldr	r3, [pc, #240]	; (8000a10 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 8000920:	2212      	movs	r2, #18
 8000922:	601a      	str	r2, [r3, #0]
	  {
	    if (aRxData[0] == 0x01)
 8000924:	4b39      	ldr	r3, [pc, #228]	; (8000a0c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	2b01      	cmp	r3, #1
 800092a:	d117      	bne.n	800095c <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
	    {
	      HAL_GPIO_WritePin(GPIOD, GREEN_Pin, GPIO_PIN_SET);
 800092c:	2201      	movs	r2, #1
 800092e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000932:	4838      	ldr	r0, [pc, #224]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8000934:	f001 fb9c 	bl	8002070 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOD, ORANGE_Pin, GPIO_PIN_RESET);
 8000938:	2200      	movs	r2, #0
 800093a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800093e:	4835      	ldr	r0, [pc, #212]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8000940:	f001 fb96 	bl	8002070 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOD, RED_Pin, GPIO_PIN_RESET);
 8000944:	2200      	movs	r2, #0
 8000946:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800094a:	4832      	ldr	r0, [pc, #200]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 800094c:	f001 fb90 	bl	8002070 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOD, BLUE_Pin, GPIO_PIN_RESET);
 8000950:	2200      	movs	r2, #0
 8000952:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000956:	482f      	ldr	r0, [pc, #188]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8000958:	f001 fb8a 	bl	8002070 <HAL_GPIO_WritePin>
	    }
	    if (aRxData[0] == 0x02)
 800095c:	4b2b      	ldr	r3, [pc, #172]	; (8000a0c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	2b02      	cmp	r3, #2
 8000962:	d117      	bne.n	8000994 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>
	    {
	      HAL_GPIO_WritePin(GPIOD, GREEN_Pin, GPIO_PIN_SET);
 8000964:	2201      	movs	r2, #1
 8000966:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800096a:	482a      	ldr	r0, [pc, #168]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 800096c:	f001 fb80 	bl	8002070 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOD, ORANGE_Pin, GPIO_PIN_SET);
 8000970:	2201      	movs	r2, #1
 8000972:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000976:	4827      	ldr	r0, [pc, #156]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8000978:	f001 fb7a 	bl	8002070 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOD, RED_Pin, GPIO_PIN_RESET);
 800097c:	2200      	movs	r2, #0
 800097e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000982:	4824      	ldr	r0, [pc, #144]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8000984:	f001 fb74 	bl	8002070 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOD, BLUE_Pin, GPIO_PIN_RESET);
 8000988:	2200      	movs	r2, #0
 800098a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800098e:	4821      	ldr	r0, [pc, #132]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8000990:	f001 fb6e 	bl	8002070 <HAL_GPIO_WritePin>
	    }
	    if (aRxData[0] == 0x03)
 8000994:	4b1d      	ldr	r3, [pc, #116]	; (8000a0c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b03      	cmp	r3, #3
 800099a:	d117      	bne.n	80009cc <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>
	    {
	      HAL_GPIO_WritePin(GPIOD, GREEN_Pin, GPIO_PIN_SET);
 800099c:	2201      	movs	r2, #1
 800099e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009a2:	481c      	ldr	r0, [pc, #112]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 80009a4:	f001 fb64 	bl	8002070 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOD, ORANGE_Pin, GPIO_PIN_SET);
 80009a8:	2201      	movs	r2, #1
 80009aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009ae:	4819      	ldr	r0, [pc, #100]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 80009b0:	f001 fb5e 	bl	8002070 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOD, RED_Pin, GPIO_PIN_SET);
 80009b4:	2201      	movs	r2, #1
 80009b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009ba:	4816      	ldr	r0, [pc, #88]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 80009bc:	f001 fb58 	bl	8002070 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOD, BLUE_Pin, GPIO_PIN_RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009c6:	4813      	ldr	r0, [pc, #76]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 80009c8:	f001 fb52 	bl	8002070 <HAL_GPIO_WritePin>
	    }
	    if (aRxData[0] == 0x04)
 80009cc:	4b0f      	ldr	r3, [pc, #60]	; (8000a0c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	2b04      	cmp	r3, #4
 80009d2:	d117      	bne.n	8000a04 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>
	  	    {
	  	      HAL_GPIO_WritePin(GPIOD, GREEN_Pin, GPIO_PIN_SET);
 80009d4:	2201      	movs	r2, #1
 80009d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009da:	480e      	ldr	r0, [pc, #56]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 80009dc:	f001 fb48 	bl	8002070 <HAL_GPIO_WritePin>
	  	      HAL_GPIO_WritePin(GPIOD, ORANGE_Pin, GPIO_PIN_SET);
 80009e0:	2201      	movs	r2, #1
 80009e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e6:	480b      	ldr	r0, [pc, #44]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 80009e8:	f001 fb42 	bl	8002070 <HAL_GPIO_WritePin>
	  	      HAL_GPIO_WritePin(GPIOD, RED_Pin, GPIO_PIN_SET);
 80009ec:	2201      	movs	r2, #1
 80009ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009f2:	4808      	ldr	r0, [pc, #32]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 80009f4:	f001 fb3c 	bl	8002070 <HAL_GPIO_WritePin>
	  	      HAL_GPIO_WritePin(GPIOD, BLUE_Pin, GPIO_PIN_SET);
 80009f8:	2201      	movs	r2, #1
 80009fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009fe:	4805      	ldr	r0, [pc, #20]	; (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8000a00:	f001 fb36 	bl	8002070 <HAL_GPIO_WritePin>
	  	    }
	  }
}
 8000a04:	bf00      	nop
 8000a06:	3708      	adds	r7, #8
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	2000010c 	.word	0x2000010c
 8000a10:	200000f0 	.word	0x200000f0
 8000a14:	40020c00 	.word	0x40020c00

08000a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a1c:	b672      	cpsid	i
}
 8000a1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a20:	e7fe      	b.n	8000a20 <Error_Handler+0x8>
	...

08000a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	607b      	str	r3, [r7, #4]
 8000a2e:	4b10      	ldr	r3, [pc, #64]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a32:	4a0f      	ldr	r2, [pc, #60]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a38:	6453      	str	r3, [r2, #68]	; 0x44
 8000a3a:	4b0d      	ldr	r3, [pc, #52]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a42:	607b      	str	r3, [r7, #4]
 8000a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	603b      	str	r3, [r7, #0]
 8000a4a:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4e:	4a08      	ldr	r2, [pc, #32]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a54:	6413      	str	r3, [r2, #64]	; 0x40
 8000a56:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a5e:	603b      	str	r3, [r7, #0]
 8000a60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a62:	bf00      	nop
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	40023800 	.word	0x40023800

08000a74 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08a      	sub	sp, #40	; 0x28
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a1d      	ldr	r2, [pc, #116]	; (8000b08 <HAL_CAN_MspInit+0x94>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d134      	bne.n	8000b00 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	613b      	str	r3, [r7, #16]
 8000a9a:	4b1c      	ldr	r3, [pc, #112]	; (8000b0c <HAL_CAN_MspInit+0x98>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9e:	4a1b      	ldr	r2, [pc, #108]	; (8000b0c <HAL_CAN_MspInit+0x98>)
 8000aa0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000aa4:	6413      	str	r3, [r2, #64]	; 0x40
 8000aa6:	4b19      	ldr	r3, [pc, #100]	; (8000b0c <HAL_CAN_MspInit+0x98>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <HAL_CAN_MspInit+0x98>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	4a14      	ldr	r2, [pc, #80]	; (8000b0c <HAL_CAN_MspInit+0x98>)
 8000abc:	f043 0302 	orr.w	r3, r3, #2
 8000ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac2:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <HAL_CAN_MspInit+0x98>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ace:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000adc:	2303      	movs	r3, #3
 8000ade:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000ae0:	2309      	movs	r3, #9
 8000ae2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae4:	f107 0314 	add.w	r3, r7, #20
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4809      	ldr	r0, [pc, #36]	; (8000b10 <HAL_CAN_MspInit+0x9c>)
 8000aec:	f001 f90c 	bl	8001d08 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2100      	movs	r1, #0
 8000af4:	2014      	movs	r0, #20
 8000af6:	f001 f8d0 	bl	8001c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000afa:	2014      	movs	r0, #20
 8000afc:	f001 f8e9 	bl	8001cd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000b00:	bf00      	nop
 8000b02:	3728      	adds	r7, #40	; 0x28
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40006400 	.word	0x40006400
 8000b0c:	40023800 	.word	0x40023800
 8000b10:	40020400 	.word	0x40020400

08000b14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b18:	e7fe      	b.n	8000b18 <NMI_Handler+0x4>

08000b1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b1e:	e7fe      	b.n	8000b1e <HardFault_Handler+0x4>

08000b20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b24:	e7fe      	b.n	8000b24 <MemManage_Handler+0x4>

08000b26 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b26:	b480      	push	{r7}
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b2a:	e7fe      	b.n	8000b2a <BusFault_Handler+0x4>

08000b2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b30:	e7fe      	b.n	8000b30 <UsageFault_Handler+0x4>

08000b32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b32:	b480      	push	{r7}
 8000b34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b36:	bf00      	nop
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr

08000b40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr

08000b4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b52:	bf00      	nop
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b60:	f000 f93e 	bl	8000de0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000b6c:	4802      	ldr	r0, [pc, #8]	; (8000b78 <CAN1_RX0_IRQHandler+0x10>)
 8000b6e:	f000 fd8a 	bl	8001686 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000088 	.word	0x20000088

08000b7c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	60b9      	str	r1, [r7, #8]
 8000b86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b88:	2300      	movs	r3, #0
 8000b8a:	617b      	str	r3, [r7, #20]
 8000b8c:	e00a      	b.n	8000ba4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b8e:	f3af 8000 	nop.w
 8000b92:	4601      	mov	r1, r0
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	1c5a      	adds	r2, r3, #1
 8000b98:	60ba      	str	r2, [r7, #8]
 8000b9a:	b2ca      	uxtb	r2, r1
 8000b9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	617b      	str	r3, [r7, #20]
 8000ba4:	697a      	ldr	r2, [r7, #20]
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	dbf0      	blt.n	8000b8e <_read+0x12>
  }

  return len;
 8000bac:	687b      	ldr	r3, [r7, #4]
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3718      	adds	r7, #24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b086      	sub	sp, #24
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
 8000bc6:	e009      	b.n	8000bdc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	1c5a      	adds	r2, r3, #1
 8000bcc:	60ba      	str	r2, [r7, #8]
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	617b      	str	r3, [r7, #20]
 8000bdc:	697a      	ldr	r2, [r7, #20]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	dbf1      	blt.n	8000bc8 <_write+0x12>
  }
  return len;
 8000be4:	687b      	ldr	r3, [r7, #4]
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3718      	adds	r7, #24
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <_close>:

int _close(int file)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bf6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr

08000c06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c06:	b480      	push	{r7}
 8000c08:	b083      	sub	sp, #12
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
 8000c0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c16:	605a      	str	r2, [r3, #4]
  return 0;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <_isatty>:

int _isatty(int file)
{
 8000c26:	b480      	push	{r7}
 8000c28:	b083      	sub	sp, #12
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c2e:	2301      	movs	r3, #1
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3714      	adds	r7, #20
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
	...

08000c58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c60:	4a14      	ldr	r2, [pc, #80]	; (8000cb4 <_sbrk+0x5c>)
 8000c62:	4b15      	ldr	r3, [pc, #84]	; (8000cb8 <_sbrk+0x60>)
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c6c:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <_sbrk+0x64>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d102      	bne.n	8000c7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c74:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <_sbrk+0x64>)
 8000c76:	4a12      	ldr	r2, [pc, #72]	; (8000cc0 <_sbrk+0x68>)
 8000c78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c7a:	4b10      	ldr	r3, [pc, #64]	; (8000cbc <_sbrk+0x64>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4413      	add	r3, r2
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d207      	bcs.n	8000c98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c88:	f001 ff96 	bl	8002bb8 <__errno>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	220c      	movs	r2, #12
 8000c90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c92:	f04f 33ff 	mov.w	r3, #4294967295
 8000c96:	e009      	b.n	8000cac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <_sbrk+0x64>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c9e:	4b07      	ldr	r3, [pc, #28]	; (8000cbc <_sbrk+0x64>)
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	4a05      	ldr	r2, [pc, #20]	; (8000cbc <_sbrk+0x64>)
 8000ca8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000caa:	68fb      	ldr	r3, [r7, #12]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3718      	adds	r7, #24
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	20020000 	.word	0x20020000
 8000cb8:	00000400 	.word	0x00000400
 8000cbc:	20000110 	.word	0x20000110
 8000cc0:	20000268 	.word	0x20000268

08000cc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cc8:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <SystemInit+0x20>)
 8000cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cce:	4a05      	ldr	r2, [pc, #20]	; (8000ce4 <SystemInit+0x20>)
 8000cd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ce8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cec:	480d      	ldr	r0, [pc, #52]	; (8000d24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cee:	490e      	ldr	r1, [pc, #56]	; (8000d28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000cf0:	4a0e      	ldr	r2, [pc, #56]	; (8000d2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cf4:	e002      	b.n	8000cfc <LoopCopyDataInit>

08000cf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cfa:	3304      	adds	r3, #4

08000cfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d00:	d3f9      	bcc.n	8000cf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d02:	4a0b      	ldr	r2, [pc, #44]	; (8000d30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d04:	4c0b      	ldr	r4, [pc, #44]	; (8000d34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d08:	e001      	b.n	8000d0e <LoopFillZerobss>

08000d0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d0c:	3204      	adds	r2, #4

08000d0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d10:	d3fb      	bcc.n	8000d0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d12:	f7ff ffd7 	bl	8000cc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d16:	f001 ff55 	bl	8002bc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d1a:	f7ff fc27 	bl	800056c <main>
  bx  lr    
 8000d1e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d28:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000d2c:	080037dc 	.word	0x080037dc
  ldr r2, =_sbss
 8000d30:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000d34:	20000264 	.word	0x20000264

08000d38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d38:	e7fe      	b.n	8000d38 <ADC_IRQHandler>
	...

08000d3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d40:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <HAL_Init+0x40>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a0d      	ldr	r2, [pc, #52]	; (8000d7c <HAL_Init+0x40>)
 8000d46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d4c:	4b0b      	ldr	r3, [pc, #44]	; (8000d7c <HAL_Init+0x40>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a0a      	ldr	r2, [pc, #40]	; (8000d7c <HAL_Init+0x40>)
 8000d52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d58:	4b08      	ldr	r3, [pc, #32]	; (8000d7c <HAL_Init+0x40>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a07      	ldr	r2, [pc, #28]	; (8000d7c <HAL_Init+0x40>)
 8000d5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d64:	2003      	movs	r0, #3
 8000d66:	f000 ff8d 	bl	8001c84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d6a:	200f      	movs	r0, #15
 8000d6c:	f000 f808 	bl	8000d80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d70:	f7ff fe58 	bl	8000a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d74:	2300      	movs	r3, #0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40023c00 	.word	0x40023c00

08000d80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d88:	4b12      	ldr	r3, [pc, #72]	; (8000dd4 <HAL_InitTick+0x54>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	4b12      	ldr	r3, [pc, #72]	; (8000dd8 <HAL_InitTick+0x58>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	4619      	mov	r1, r3
 8000d92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f000 ffa5 	bl	8001cee <HAL_SYSTICK_Config>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e00e      	b.n	8000dcc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2b0f      	cmp	r3, #15
 8000db2:	d80a      	bhi.n	8000dca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db4:	2200      	movs	r2, #0
 8000db6:	6879      	ldr	r1, [r7, #4]
 8000db8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dbc:	f000 ff6d 	bl	8001c9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dc0:	4a06      	ldr	r2, [pc, #24]	; (8000ddc <HAL_InitTick+0x5c>)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	e000      	b.n	8000dcc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000004 	.word	0x20000004
 8000dd8:	2000000c 	.word	0x2000000c
 8000ddc:	20000008 	.word	0x20000008

08000de0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000de4:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <HAL_IncTick+0x20>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	461a      	mov	r2, r3
 8000dea:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <HAL_IncTick+0x24>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4413      	add	r3, r2
 8000df0:	4a04      	ldr	r2, [pc, #16]	; (8000e04 <HAL_IncTick+0x24>)
 8000df2:	6013      	str	r3, [r2, #0]
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	2000000c 	.word	0x2000000c
 8000e04:	20000114 	.word	0x20000114

08000e08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e0c:	4b03      	ldr	r3, [pc, #12]	; (8000e1c <HAL_GetTick+0x14>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	20000114 	.word	0x20000114

08000e20 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d101      	bne.n	8000e32 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	e0ed      	b.n	800100e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d102      	bne.n	8000e44 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff fe18 	bl	8000a74 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f042 0201 	orr.w	r2, r2, #1
 8000e52:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e54:	f7ff ffd8 	bl	8000e08 <HAL_GetTick>
 8000e58:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e5a:	e012      	b.n	8000e82 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e5c:	f7ff ffd4 	bl	8000e08 <HAL_GetTick>
 8000e60:	4602      	mov	r2, r0
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b0a      	cmp	r3, #10
 8000e68:	d90b      	bls.n	8000e82 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2205      	movs	r2, #5
 8000e7a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e0c5      	b.n	800100e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 0301 	and.w	r3, r3, #1
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d0e5      	beq.n	8000e5c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f022 0202 	bic.w	r2, r2, #2
 8000e9e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ea0:	f7ff ffb2 	bl	8000e08 <HAL_GetTick>
 8000ea4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000ea6:	e012      	b.n	8000ece <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ea8:	f7ff ffae 	bl	8000e08 <HAL_GetTick>
 8000eac:	4602      	mov	r2, r0
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	2b0a      	cmp	r3, #10
 8000eb4:	d90b      	bls.n	8000ece <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2205      	movs	r2, #5
 8000ec6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e09f      	b.n	800100e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f003 0302 	and.w	r3, r3, #2
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d1e5      	bne.n	8000ea8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	7e1b      	ldrb	r3, [r3, #24]
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d108      	bne.n	8000ef6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	e007      	b.n	8000f06 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f04:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	7e5b      	ldrb	r3, [r3, #25]
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d108      	bne.n	8000f20 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	e007      	b.n	8000f30 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000f2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	7e9b      	ldrb	r3, [r3, #26]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d108      	bne.n	8000f4a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f042 0220 	orr.w	r2, r2, #32
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	e007      	b.n	8000f5a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f022 0220 	bic.w	r2, r2, #32
 8000f58:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	7edb      	ldrb	r3, [r3, #27]
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d108      	bne.n	8000f74 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f022 0210 	bic.w	r2, r2, #16
 8000f70:	601a      	str	r2, [r3, #0]
 8000f72:	e007      	b.n	8000f84 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f042 0210 	orr.w	r2, r2, #16
 8000f82:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	7f1b      	ldrb	r3, [r3, #28]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d108      	bne.n	8000f9e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f042 0208 	orr.w	r2, r2, #8
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	e007      	b.n	8000fae <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f022 0208 	bic.w	r2, r2, #8
 8000fac:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	7f5b      	ldrb	r3, [r3, #29]
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d108      	bne.n	8000fc8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f042 0204 	orr.w	r2, r2, #4
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	e007      	b.n	8000fd8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f022 0204 	bic.w	r2, r2, #4
 8000fd6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689a      	ldr	r2, [r3, #8]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	431a      	orrs	r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	691b      	ldr	r3, [r3, #16]
 8000fe6:	431a      	orrs	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	695b      	ldr	r3, [r3, #20]
 8000fec:	ea42 0103 	orr.w	r1, r2, r3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	1e5a      	subs	r2, r3, #1
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2200      	movs	r2, #0
 8001002:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2201      	movs	r2, #1
 8001008:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	3710      	adds	r7, #16
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001018:	b480      	push	{r7}
 800101a:	b087      	sub	sp, #28
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800102e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001030:	7cfb      	ldrb	r3, [r7, #19]
 8001032:	2b01      	cmp	r3, #1
 8001034:	d003      	beq.n	800103e <HAL_CAN_ConfigFilter+0x26>
 8001036:	7cfb      	ldrb	r3, [r7, #19]
 8001038:	2b02      	cmp	r3, #2
 800103a:	f040 80be 	bne.w	80011ba <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800103e:	4b65      	ldr	r3, [pc, #404]	; (80011d4 <HAL_CAN_ConfigFilter+0x1bc>)
 8001040:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001048:	f043 0201 	orr.w	r2, r3, #1
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001058:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800106c:	021b      	lsls	r3, r3, #8
 800106e:	431a      	orrs	r2, r3
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	f003 031f 	and.w	r3, r3, #31
 800107e:	2201      	movs	r2, #1
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	43db      	mvns	r3, r3
 8001090:	401a      	ands	r2, r3
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	69db      	ldr	r3, [r3, #28]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d123      	bne.n	80010e8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	43db      	mvns	r3, r3
 80010aa:	401a      	ands	r2, r3
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	68db      	ldr	r3, [r3, #12]
 80010b6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80010be:	683a      	ldr	r2, [r7, #0]
 80010c0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80010c2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	3248      	adds	r2, #72	; 0x48
 80010c8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010dc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010de:	6979      	ldr	r1, [r7, #20]
 80010e0:	3348      	adds	r3, #72	; 0x48
 80010e2:	00db      	lsls	r3, r3, #3
 80010e4:	440b      	add	r3, r1
 80010e6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	69db      	ldr	r3, [r3, #28]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d122      	bne.n	8001136 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	431a      	orrs	r2, r3
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800110c:	683a      	ldr	r2, [r7, #0]
 800110e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001110:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	3248      	adds	r2, #72	; 0x48
 8001116:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800112a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800112c:	6979      	ldr	r1, [r7, #20]
 800112e:	3348      	adds	r3, #72	; 0x48
 8001130:	00db      	lsls	r3, r3, #3
 8001132:	440b      	add	r3, r1
 8001134:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d109      	bne.n	8001152 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	43db      	mvns	r3, r3
 8001148:	401a      	ands	r2, r3
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001150:	e007      	b.n	8001162 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	431a      	orrs	r2, r3
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	691b      	ldr	r3, [r3, #16]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d109      	bne.n	800117e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	43db      	mvns	r3, r3
 8001174:	401a      	ands	r2, r3
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800117c:	e007      	b.n	800118e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	431a      	orrs	r2, r3
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	6a1b      	ldr	r3, [r3, #32]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d107      	bne.n	80011a6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	431a      	orrs	r2, r3
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80011ac:	f023 0201 	bic.w	r2, r3, #1
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80011b6:	2300      	movs	r3, #0
 80011b8:	e006      	b.n	80011c8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011be:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
  }
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	371c      	adds	r7, #28
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	40006400 	.word	0x40006400

080011d8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d12e      	bne.n	800124a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2202      	movs	r2, #2
 80011f0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f022 0201 	bic.w	r2, r2, #1
 8001202:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001204:	f7ff fe00 	bl	8000e08 <HAL_GetTick>
 8001208:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800120a:	e012      	b.n	8001232 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800120c:	f7ff fdfc 	bl	8000e08 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b0a      	cmp	r3, #10
 8001218:	d90b      	bls.n	8001232 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2205      	movs	r2, #5
 800122a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e012      	b.n	8001258 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f003 0301 	and.w	r3, r3, #1
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1e5      	bne.n	800120c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2200      	movs	r2, #0
 8001244:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001246:	2300      	movs	r3, #0
 8001248:	e006      	b.n	8001258 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
  }
}
 8001258:	4618      	mov	r0, r3
 800125a:	3710      	adds	r7, #16
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001260:	b480      	push	{r7}
 8001262:	b089      	sub	sp, #36	; 0x24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
 800126c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001274:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800127e:	7ffb      	ldrb	r3, [r7, #31]
 8001280:	2b01      	cmp	r3, #1
 8001282:	d003      	beq.n	800128c <HAL_CAN_AddTxMessage+0x2c>
 8001284:	7ffb      	ldrb	r3, [r7, #31]
 8001286:	2b02      	cmp	r3, #2
 8001288:	f040 80b8 	bne.w	80013fc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d10a      	bne.n	80012ac <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001296:	69bb      	ldr	r3, [r7, #24]
 8001298:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800129c:	2b00      	cmp	r3, #0
 800129e:	d105      	bne.n	80012ac <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	f000 80a0 	beq.w	80013ec <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	0e1b      	lsrs	r3, r3, #24
 80012b0:	f003 0303 	and.w	r3, r3, #3
 80012b4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d907      	bls.n	80012cc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e09e      	b.n	800140a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80012cc:	2201      	movs	r2, #1
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	409a      	lsls	r2, r3
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d10d      	bne.n	80012fa <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80012e8:	68f9      	ldr	r1, [r7, #12]
 80012ea:	6809      	ldr	r1, [r1, #0]
 80012ec:	431a      	orrs	r2, r3
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	3318      	adds	r3, #24
 80012f2:	011b      	lsls	r3, r3, #4
 80012f4:	440b      	add	r3, r1
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	e00f      	b.n	800131a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001304:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800130a:	68f9      	ldr	r1, [r7, #12]
 800130c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800130e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	3318      	adds	r3, #24
 8001314:	011b      	lsls	r3, r3, #4
 8001316:	440b      	add	r3, r1
 8001318:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	6819      	ldr	r1, [r3, #0]
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	691a      	ldr	r2, [r3, #16]
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	3318      	adds	r3, #24
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	440b      	add	r3, r1
 800132a:	3304      	adds	r3, #4
 800132c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	7d1b      	ldrb	r3, [r3, #20]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d111      	bne.n	800135a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	3318      	adds	r3, #24
 800133e:	011b      	lsls	r3, r3, #4
 8001340:	4413      	add	r3, r2
 8001342:	3304      	adds	r3, #4
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	68fa      	ldr	r2, [r7, #12]
 8001348:	6811      	ldr	r1, [r2, #0]
 800134a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	3318      	adds	r3, #24
 8001352:	011b      	lsls	r3, r3, #4
 8001354:	440b      	add	r3, r1
 8001356:	3304      	adds	r3, #4
 8001358:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	3307      	adds	r3, #7
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	061a      	lsls	r2, r3, #24
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	3306      	adds	r3, #6
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	041b      	lsls	r3, r3, #16
 800136a:	431a      	orrs	r2, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3305      	adds	r3, #5
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	021b      	lsls	r3, r3, #8
 8001374:	4313      	orrs	r3, r2
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	3204      	adds	r2, #4
 800137a:	7812      	ldrb	r2, [r2, #0]
 800137c:	4610      	mov	r0, r2
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	6811      	ldr	r1, [r2, #0]
 8001382:	ea43 0200 	orr.w	r2, r3, r0
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	011b      	lsls	r3, r3, #4
 800138a:	440b      	add	r3, r1
 800138c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001390:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	3303      	adds	r3, #3
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	061a      	lsls	r2, r3, #24
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	3302      	adds	r3, #2
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	041b      	lsls	r3, r3, #16
 80013a2:	431a      	orrs	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3301      	adds	r3, #1
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	021b      	lsls	r3, r3, #8
 80013ac:	4313      	orrs	r3, r2
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	7812      	ldrb	r2, [r2, #0]
 80013b2:	4610      	mov	r0, r2
 80013b4:	68fa      	ldr	r2, [r7, #12]
 80013b6:	6811      	ldr	r1, [r2, #0]
 80013b8:	ea43 0200 	orr.w	r2, r3, r0
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	011b      	lsls	r3, r3, #4
 80013c0:	440b      	add	r3, r1
 80013c2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80013c6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	3318      	adds	r3, #24
 80013d0:	011b      	lsls	r3, r3, #4
 80013d2:	4413      	add	r3, r2
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	6811      	ldr	r1, [r2, #0]
 80013da:	f043 0201 	orr.w	r2, r3, #1
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	3318      	adds	r3, #24
 80013e2:	011b      	lsls	r3, r3, #4
 80013e4:	440b      	add	r3, r1
 80013e6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80013e8:	2300      	movs	r3, #0
 80013ea:	e00e      	b.n	800140a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e006      	b.n	800140a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001400:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
  }
}
 800140a:	4618      	mov	r0, r3
 800140c:	3724      	adds	r7, #36	; 0x24
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001416:	b480      	push	{r7}
 8001418:	b087      	sub	sp, #28
 800141a:	af00      	add	r7, sp, #0
 800141c:	60f8      	str	r0, [r7, #12]
 800141e:	60b9      	str	r1, [r7, #8]
 8001420:	607a      	str	r2, [r7, #4]
 8001422:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f893 3020 	ldrb.w	r3, [r3, #32]
 800142a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800142c:	7dfb      	ldrb	r3, [r7, #23]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d003      	beq.n	800143a <HAL_CAN_GetRxMessage+0x24>
 8001432:	7dfb      	ldrb	r3, [r7, #23]
 8001434:	2b02      	cmp	r3, #2
 8001436:	f040 80f3 	bne.w	8001620 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d10e      	bne.n	800145e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	f003 0303 	and.w	r3, r3, #3
 800144a:	2b00      	cmp	r3, #0
 800144c:	d116      	bne.n	800147c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001452:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e0e7      	b.n	800162e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	691b      	ldr	r3, [r3, #16]
 8001464:	f003 0303 	and.w	r3, r3, #3
 8001468:	2b00      	cmp	r3, #0
 800146a:	d107      	bne.n	800147c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001470:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e0d8      	b.n	800162e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	331b      	adds	r3, #27
 8001484:	011b      	lsls	r3, r3, #4
 8001486:	4413      	add	r3, r2
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0204 	and.w	r2, r3, #4
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d10c      	bne.n	80014b4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	331b      	adds	r3, #27
 80014a2:	011b      	lsls	r3, r3, #4
 80014a4:	4413      	add	r3, r2
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	0d5b      	lsrs	r3, r3, #21
 80014aa:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	e00b      	b.n	80014cc <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	331b      	adds	r3, #27
 80014bc:	011b      	lsls	r3, r3, #4
 80014be:	4413      	add	r3, r2
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	08db      	lsrs	r3, r3, #3
 80014c4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	331b      	adds	r3, #27
 80014d4:	011b      	lsls	r3, r3, #4
 80014d6:	4413      	add	r3, r2
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0202 	and.w	r2, r3, #2
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	331b      	adds	r3, #27
 80014ea:	011b      	lsls	r3, r3, #4
 80014ec:	4413      	add	r3, r2
 80014ee:	3304      	adds	r3, #4
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 020f 	and.w	r2, r3, #15
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	331b      	adds	r3, #27
 8001502:	011b      	lsls	r3, r3, #4
 8001504:	4413      	add	r3, r2
 8001506:	3304      	adds	r3, #4
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	0a1b      	lsrs	r3, r3, #8
 800150c:	b2da      	uxtb	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	331b      	adds	r3, #27
 800151a:	011b      	lsls	r3, r3, #4
 800151c:	4413      	add	r3, r2
 800151e:	3304      	adds	r3, #4
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	0c1b      	lsrs	r3, r3, #16
 8001524:	b29a      	uxth	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	011b      	lsls	r3, r3, #4
 8001532:	4413      	add	r3, r2
 8001534:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	b2da      	uxtb	r2, r3
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	011b      	lsls	r3, r3, #4
 8001548:	4413      	add	r3, r2
 800154a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	0a1a      	lsrs	r2, r3, #8
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	3301      	adds	r3, #1
 8001556:	b2d2      	uxtb	r2, r2
 8001558:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	011b      	lsls	r3, r3, #4
 8001562:	4413      	add	r3, r2
 8001564:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	0c1a      	lsrs	r2, r3, #16
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	3302      	adds	r3, #2
 8001570:	b2d2      	uxtb	r2, r2
 8001572:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	011b      	lsls	r3, r3, #4
 800157c:	4413      	add	r3, r2
 800157e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	0e1a      	lsrs	r2, r3, #24
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	3303      	adds	r3, #3
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	011b      	lsls	r3, r3, #4
 8001596:	4413      	add	r3, r2
 8001598:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	3304      	adds	r3, #4
 80015a2:	b2d2      	uxtb	r2, r2
 80015a4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	011b      	lsls	r3, r3, #4
 80015ae:	4413      	add	r3, r2
 80015b0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	0a1a      	lsrs	r2, r3, #8
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	3305      	adds	r3, #5
 80015bc:	b2d2      	uxtb	r2, r2
 80015be:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	011b      	lsls	r3, r3, #4
 80015c8:	4413      	add	r3, r2
 80015ca:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	0c1a      	lsrs	r2, r3, #16
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	3306      	adds	r3, #6
 80015d6:	b2d2      	uxtb	r2, r2
 80015d8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	011b      	lsls	r3, r3, #4
 80015e2:	4413      	add	r3, r2
 80015e4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	0e1a      	lsrs	r2, r3, #24
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	3307      	adds	r3, #7
 80015f0:	b2d2      	uxtb	r2, r2
 80015f2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d108      	bne.n	800160c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	68da      	ldr	r2, [r3, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f042 0220 	orr.w	r2, r2, #32
 8001608:	60da      	str	r2, [r3, #12]
 800160a:	e007      	b.n	800161c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	691a      	ldr	r2, [r3, #16]
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f042 0220 	orr.w	r2, r2, #32
 800161a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800161c:	2300      	movs	r3, #0
 800161e:	e006      	b.n	800162e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001624:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
  }
}
 800162e:	4618      	mov	r0, r3
 8001630:	371c      	adds	r7, #28
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr

0800163a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800163a:	b480      	push	{r7}
 800163c:	b085      	sub	sp, #20
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f893 3020 	ldrb.w	r3, [r3, #32]
 800164a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800164c:	7bfb      	ldrb	r3, [r7, #15]
 800164e:	2b01      	cmp	r3, #1
 8001650:	d002      	beq.n	8001658 <HAL_CAN_ActivateNotification+0x1e>
 8001652:	7bfb      	ldrb	r3, [r7, #15]
 8001654:	2b02      	cmp	r3, #2
 8001656:	d109      	bne.n	800166c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6959      	ldr	r1, [r3, #20]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	683a      	ldr	r2, [r7, #0]
 8001664:	430a      	orrs	r2, r1
 8001666:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001668:	2300      	movs	r3, #0
 800166a:	e006      	b.n	800167a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001670:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
  }
}
 800167a:	4618      	mov	r0, r3
 800167c:	3714      	adds	r7, #20
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr

08001686 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b08a      	sub	sp, #40	; 0x28
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800168e:	2300      	movs	r3, #0
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	695b      	ldr	r3, [r3, #20]
 8001698:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80016c2:	6a3b      	ldr	r3, [r7, #32]
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d07c      	beq.n	80017c6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d023      	beq.n	800171e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2201      	movs	r2, #1
 80016dc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d003      	beq.n	80016f0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 f983 	bl	80019f4 <HAL_CAN_TxMailbox0CompleteCallback>
 80016ee:	e016      	b.n	800171e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	f003 0304 	and.w	r3, r3, #4
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d004      	beq.n	8001704 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80016fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001700:	627b      	str	r3, [r7, #36]	; 0x24
 8001702:	e00c      	b.n	800171e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	f003 0308 	and.w	r3, r3, #8
 800170a:	2b00      	cmp	r3, #0
 800170c:	d004      	beq.n	8001718 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800170e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001710:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001714:	627b      	str	r3, [r7, #36]	; 0x24
 8001716:	e002      	b.n	800171e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f000 f989 	bl	8001a30 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001724:	2b00      	cmp	r3, #0
 8001726:	d024      	beq.n	8001772 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001730:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001738:	2b00      	cmp	r3, #0
 800173a:	d003      	beq.n	8001744 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800173c:	6878      	ldr	r0, [r7, #4]
 800173e:	f000 f963 	bl	8001a08 <HAL_CAN_TxMailbox1CompleteCallback>
 8001742:	e016      	b.n	8001772 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800174a:	2b00      	cmp	r3, #0
 800174c:	d004      	beq.n	8001758 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800174e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001750:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001754:	627b      	str	r3, [r7, #36]	; 0x24
 8001756:	e00c      	b.n	8001772 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800175e:	2b00      	cmp	r3, #0
 8001760:	d004      	beq.n	800176c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001764:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001768:	627b      	str	r3, [r7, #36]	; 0x24
 800176a:	e002      	b.n	8001772 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f000 f969 	bl	8001a44 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d024      	beq.n	80017c6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001784:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800178c:	2b00      	cmp	r3, #0
 800178e:	d003      	beq.n	8001798 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f000 f943 	bl	8001a1c <HAL_CAN_TxMailbox2CompleteCallback>
 8001796:	e016      	b.n	80017c6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d004      	beq.n	80017ac <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80017a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017a8:	627b      	str	r3, [r7, #36]	; 0x24
 80017aa:	e00c      	b.n	80017c6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d004      	beq.n	80017c0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80017b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017bc:	627b      	str	r3, [r7, #36]	; 0x24
 80017be:	e002      	b.n	80017c6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f000 f949 	bl	8001a58 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80017c6:	6a3b      	ldr	r3, [r7, #32]
 80017c8:	f003 0308 	and.w	r3, r3, #8
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d00c      	beq.n	80017ea <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	f003 0310 	and.w	r3, r3, #16
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d007      	beq.n	80017ea <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80017da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017e0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2210      	movs	r2, #16
 80017e8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80017ea:	6a3b      	ldr	r3, [r7, #32]
 80017ec:	f003 0304 	and.w	r3, r3, #4
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d00b      	beq.n	800180c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	f003 0308 	and.w	r3, r3, #8
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d006      	beq.n	800180c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2208      	movs	r2, #8
 8001804:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f000 f930 	bl	8001a6c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800180c:	6a3b      	ldr	r3, [r7, #32]
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d009      	beq.n	800182a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	f003 0303 	and.w	r3, r3, #3
 8001820:	2b00      	cmp	r3, #0
 8001822:	d002      	beq.n	800182a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff f86b 	bl	8000900 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800182a:	6a3b      	ldr	r3, [r7, #32]
 800182c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001830:	2b00      	cmp	r3, #0
 8001832:	d00c      	beq.n	800184e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	f003 0310 	and.w	r3, r3, #16
 800183a:	2b00      	cmp	r3, #0
 800183c:	d007      	beq.n	800184e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800183e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001840:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001844:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2210      	movs	r2, #16
 800184c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800184e:	6a3b      	ldr	r3, [r7, #32]
 8001850:	f003 0320 	and.w	r3, r3, #32
 8001854:	2b00      	cmp	r3, #0
 8001856:	d00b      	beq.n	8001870 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	f003 0308 	and.w	r3, r3, #8
 800185e:	2b00      	cmp	r3, #0
 8001860:	d006      	beq.n	8001870 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2208      	movs	r2, #8
 8001868:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f000 f912 	bl	8001a94 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001870:	6a3b      	ldr	r3, [r7, #32]
 8001872:	f003 0310 	and.w	r3, r3, #16
 8001876:	2b00      	cmp	r3, #0
 8001878:	d009      	beq.n	800188e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	691b      	ldr	r3, [r3, #16]
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	2b00      	cmp	r3, #0
 8001886:	d002      	beq.n	800188e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f000 f8f9 	bl	8001a80 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800188e:	6a3b      	ldr	r3, [r7, #32]
 8001890:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d00b      	beq.n	80018b0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	f003 0310 	and.w	r3, r3, #16
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d006      	beq.n	80018b0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2210      	movs	r2, #16
 80018a8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 f8fc 	bl	8001aa8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80018b0:	6a3b      	ldr	r3, [r7, #32]
 80018b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d00b      	beq.n	80018d2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d006      	beq.n	80018d2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2208      	movs	r2, #8
 80018ca:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f000 f8f5 	bl	8001abc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80018d2:	6a3b      	ldr	r3, [r7, #32]
 80018d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d07b      	beq.n	80019d4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d072      	beq.n	80019cc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80018e6:	6a3b      	ldr	r3, [r7, #32]
 80018e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d008      	beq.n	8001902 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d003      	beq.n	8001902 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80018fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001902:	6a3b      	ldr	r3, [r7, #32]
 8001904:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001908:	2b00      	cmp	r3, #0
 800190a:	d008      	beq.n	800191e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001918:	f043 0302 	orr.w	r3, r3, #2
 800191c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800191e:	6a3b      	ldr	r3, [r7, #32]
 8001920:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001924:	2b00      	cmp	r3, #0
 8001926:	d008      	beq.n	800193a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001934:	f043 0304 	orr.w	r3, r3, #4
 8001938:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800193a:	6a3b      	ldr	r3, [r7, #32]
 800193c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001940:	2b00      	cmp	r3, #0
 8001942:	d043      	beq.n	80019cc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800194a:	2b00      	cmp	r3, #0
 800194c:	d03e      	beq.n	80019cc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001954:	2b60      	cmp	r3, #96	; 0x60
 8001956:	d02b      	beq.n	80019b0 <HAL_CAN_IRQHandler+0x32a>
 8001958:	2b60      	cmp	r3, #96	; 0x60
 800195a:	d82e      	bhi.n	80019ba <HAL_CAN_IRQHandler+0x334>
 800195c:	2b50      	cmp	r3, #80	; 0x50
 800195e:	d022      	beq.n	80019a6 <HAL_CAN_IRQHandler+0x320>
 8001960:	2b50      	cmp	r3, #80	; 0x50
 8001962:	d82a      	bhi.n	80019ba <HAL_CAN_IRQHandler+0x334>
 8001964:	2b40      	cmp	r3, #64	; 0x40
 8001966:	d019      	beq.n	800199c <HAL_CAN_IRQHandler+0x316>
 8001968:	2b40      	cmp	r3, #64	; 0x40
 800196a:	d826      	bhi.n	80019ba <HAL_CAN_IRQHandler+0x334>
 800196c:	2b30      	cmp	r3, #48	; 0x30
 800196e:	d010      	beq.n	8001992 <HAL_CAN_IRQHandler+0x30c>
 8001970:	2b30      	cmp	r3, #48	; 0x30
 8001972:	d822      	bhi.n	80019ba <HAL_CAN_IRQHandler+0x334>
 8001974:	2b10      	cmp	r3, #16
 8001976:	d002      	beq.n	800197e <HAL_CAN_IRQHandler+0x2f8>
 8001978:	2b20      	cmp	r3, #32
 800197a:	d005      	beq.n	8001988 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800197c:	e01d      	b.n	80019ba <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800197e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001980:	f043 0308 	orr.w	r3, r3, #8
 8001984:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001986:	e019      	b.n	80019bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800198a:	f043 0310 	orr.w	r3, r3, #16
 800198e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001990:	e014      	b.n	80019bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001994:	f043 0320 	orr.w	r3, r3, #32
 8001998:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800199a:	e00f      	b.n	80019bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800199c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019a4:	e00a      	b.n	80019bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80019a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019ae:	e005      	b.n	80019bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80019b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019b8:	e000      	b.n	80019bc <HAL_CAN_IRQHandler+0x336>
            break;
 80019ba:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	699a      	ldr	r2, [r3, #24]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80019ca:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	2204      	movs	r2, #4
 80019d2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80019d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d008      	beq.n	80019ec <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e0:	431a      	orrs	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f000 f872 	bl	8001ad0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80019ec:	bf00      	nop
 80019ee:	3728      	adds	r7, #40	; 0x28
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80019fc:	bf00      	nop
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001a38:	bf00      	nop
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001ab0:	bf00      	nop
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001ac4:	bf00      	nop
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <__NVIC_SetPriorityGrouping+0x44>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001afa:	68ba      	ldr	r2, [r7, #8]
 8001afc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b00:	4013      	ands	r3, r2
 8001b02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b16:	4a04      	ldr	r2, [pc, #16]	; (8001b28 <__NVIC_SetPriorityGrouping+0x44>)
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	60d3      	str	r3, [r2, #12]
}
 8001b1c:	bf00      	nop
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b30:	4b04      	ldr	r3, [pc, #16]	; (8001b44 <__NVIC_GetPriorityGrouping+0x18>)
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	0a1b      	lsrs	r3, r3, #8
 8001b36:	f003 0307 	and.w	r3, r3, #7
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	e000ed00 	.word	0xe000ed00

08001b48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	db0b      	blt.n	8001b72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	f003 021f 	and.w	r2, r3, #31
 8001b60:	4907      	ldr	r1, [pc, #28]	; (8001b80 <__NVIC_EnableIRQ+0x38>)
 8001b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b66:	095b      	lsrs	r3, r3, #5
 8001b68:	2001      	movs	r0, #1
 8001b6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b72:	bf00      	nop
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	e000e100 	.word	0xe000e100

08001b84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	6039      	str	r1, [r7, #0]
 8001b8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	db0a      	blt.n	8001bae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	490c      	ldr	r1, [pc, #48]	; (8001bd0 <__NVIC_SetPriority+0x4c>)
 8001b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba2:	0112      	lsls	r2, r2, #4
 8001ba4:	b2d2      	uxtb	r2, r2
 8001ba6:	440b      	add	r3, r1
 8001ba8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bac:	e00a      	b.n	8001bc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	4908      	ldr	r1, [pc, #32]	; (8001bd4 <__NVIC_SetPriority+0x50>)
 8001bb4:	79fb      	ldrb	r3, [r7, #7]
 8001bb6:	f003 030f 	and.w	r3, r3, #15
 8001bba:	3b04      	subs	r3, #4
 8001bbc:	0112      	lsls	r2, r2, #4
 8001bbe:	b2d2      	uxtb	r2, r2
 8001bc0:	440b      	add	r3, r1
 8001bc2:	761a      	strb	r2, [r3, #24]
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	e000e100 	.word	0xe000e100
 8001bd4:	e000ed00 	.word	0xe000ed00

08001bd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b089      	sub	sp, #36	; 0x24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	f1c3 0307 	rsb	r3, r3, #7
 8001bf2:	2b04      	cmp	r3, #4
 8001bf4:	bf28      	it	cs
 8001bf6:	2304      	movcs	r3, #4
 8001bf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	2b06      	cmp	r3, #6
 8001c00:	d902      	bls.n	8001c08 <NVIC_EncodePriority+0x30>
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	3b03      	subs	r3, #3
 8001c06:	e000      	b.n	8001c0a <NVIC_EncodePriority+0x32>
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	43da      	mvns	r2, r3
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	401a      	ands	r2, r3
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c20:	f04f 31ff 	mov.w	r1, #4294967295
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	fa01 f303 	lsl.w	r3, r1, r3
 8001c2a:	43d9      	mvns	r1, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c30:	4313      	orrs	r3, r2
         );
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3724      	adds	r7, #36	; 0x24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
	...

08001c40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c50:	d301      	bcc.n	8001c56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c52:	2301      	movs	r3, #1
 8001c54:	e00f      	b.n	8001c76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c56:	4a0a      	ldr	r2, [pc, #40]	; (8001c80 <SysTick_Config+0x40>)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c5e:	210f      	movs	r1, #15
 8001c60:	f04f 30ff 	mov.w	r0, #4294967295
 8001c64:	f7ff ff8e 	bl	8001b84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c68:	4b05      	ldr	r3, [pc, #20]	; (8001c80 <SysTick_Config+0x40>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c6e:	4b04      	ldr	r3, [pc, #16]	; (8001c80 <SysTick_Config+0x40>)
 8001c70:	2207      	movs	r2, #7
 8001c72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	e000e010 	.word	0xe000e010

08001c84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f7ff ff29 	bl	8001ae4 <__NVIC_SetPriorityGrouping>
}
 8001c92:	bf00      	nop
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b086      	sub	sp, #24
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	60b9      	str	r1, [r7, #8]
 8001ca4:	607a      	str	r2, [r7, #4]
 8001ca6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cac:	f7ff ff3e 	bl	8001b2c <__NVIC_GetPriorityGrouping>
 8001cb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	68b9      	ldr	r1, [r7, #8]
 8001cb6:	6978      	ldr	r0, [r7, #20]
 8001cb8:	f7ff ff8e 	bl	8001bd8 <NVIC_EncodePriority>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc2:	4611      	mov	r1, r2
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff ff5d 	bl	8001b84 <__NVIC_SetPriority>
}
 8001cca:	bf00      	nop
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	4603      	mov	r3, r0
 8001cda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff ff31 	bl	8001b48 <__NVIC_EnableIRQ>
}
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f7ff ffa2 	bl	8001c40 <SysTick_Config>
 8001cfc:	4603      	mov	r3, r0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
	...

08001d08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b089      	sub	sp, #36	; 0x24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
 8001d22:	e16b      	b.n	8001ffc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d24:	2201      	movs	r2, #1
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	697a      	ldr	r2, [r7, #20]
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	f040 815a 	bne.w	8001ff6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d005      	beq.n	8001d5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d130      	bne.n	8001dbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	2203      	movs	r2, #3
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	68da      	ldr	r2, [r3, #12]
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d90:	2201      	movs	r2, #1
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	091b      	lsrs	r3, r3, #4
 8001da6:	f003 0201 	and.w	r2, r3, #1
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 0303 	and.w	r3, r3, #3
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	d017      	beq.n	8001df8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	2203      	movs	r2, #3
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 0303 	and.w	r3, r3, #3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d123      	bne.n	8001e4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	08da      	lsrs	r2, r3, #3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3208      	adds	r2, #8
 8001e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	220f      	movs	r2, #15
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4013      	ands	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	691a      	ldr	r2, [r3, #16]
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	08da      	lsrs	r2, r3, #3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	3208      	adds	r2, #8
 8001e46:	69b9      	ldr	r1, [r7, #24]
 8001e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	2203      	movs	r2, #3
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	4013      	ands	r3, r2
 8001e62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 0203 	and.w	r2, r3, #3
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f000 80b4 	beq.w	8001ff6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	4b60      	ldr	r3, [pc, #384]	; (8002014 <HAL_GPIO_Init+0x30c>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e96:	4a5f      	ldr	r2, [pc, #380]	; (8002014 <HAL_GPIO_Init+0x30c>)
 8001e98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e9e:	4b5d      	ldr	r3, [pc, #372]	; (8002014 <HAL_GPIO_Init+0x30c>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eaa:	4a5b      	ldr	r2, [pc, #364]	; (8002018 <HAL_GPIO_Init+0x310>)
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	089b      	lsrs	r3, r3, #2
 8001eb0:	3302      	adds	r3, #2
 8001eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	f003 0303 	and.w	r3, r3, #3
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	220f      	movs	r2, #15
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a52      	ldr	r2, [pc, #328]	; (800201c <HAL_GPIO_Init+0x314>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d02b      	beq.n	8001f2e <HAL_GPIO_Init+0x226>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a51      	ldr	r2, [pc, #324]	; (8002020 <HAL_GPIO_Init+0x318>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d025      	beq.n	8001f2a <HAL_GPIO_Init+0x222>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a50      	ldr	r2, [pc, #320]	; (8002024 <HAL_GPIO_Init+0x31c>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d01f      	beq.n	8001f26 <HAL_GPIO_Init+0x21e>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a4f      	ldr	r2, [pc, #316]	; (8002028 <HAL_GPIO_Init+0x320>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d019      	beq.n	8001f22 <HAL_GPIO_Init+0x21a>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a4e      	ldr	r2, [pc, #312]	; (800202c <HAL_GPIO_Init+0x324>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d013      	beq.n	8001f1e <HAL_GPIO_Init+0x216>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a4d      	ldr	r2, [pc, #308]	; (8002030 <HAL_GPIO_Init+0x328>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d00d      	beq.n	8001f1a <HAL_GPIO_Init+0x212>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a4c      	ldr	r2, [pc, #304]	; (8002034 <HAL_GPIO_Init+0x32c>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d007      	beq.n	8001f16 <HAL_GPIO_Init+0x20e>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a4b      	ldr	r2, [pc, #300]	; (8002038 <HAL_GPIO_Init+0x330>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d101      	bne.n	8001f12 <HAL_GPIO_Init+0x20a>
 8001f0e:	2307      	movs	r3, #7
 8001f10:	e00e      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f12:	2308      	movs	r3, #8
 8001f14:	e00c      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f16:	2306      	movs	r3, #6
 8001f18:	e00a      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f1a:	2305      	movs	r3, #5
 8001f1c:	e008      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f1e:	2304      	movs	r3, #4
 8001f20:	e006      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f22:	2303      	movs	r3, #3
 8001f24:	e004      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f26:	2302      	movs	r3, #2
 8001f28:	e002      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f2e:	2300      	movs	r3, #0
 8001f30:	69fa      	ldr	r2, [r7, #28]
 8001f32:	f002 0203 	and.w	r2, r2, #3
 8001f36:	0092      	lsls	r2, r2, #2
 8001f38:	4093      	lsls	r3, r2
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f40:	4935      	ldr	r1, [pc, #212]	; (8002018 <HAL_GPIO_Init+0x310>)
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	089b      	lsrs	r3, r3, #2
 8001f46:	3302      	adds	r3, #2
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f4e:	4b3b      	ldr	r3, [pc, #236]	; (800203c <HAL_GPIO_Init+0x334>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	43db      	mvns	r3, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f72:	4a32      	ldr	r2, [pc, #200]	; (800203c <HAL_GPIO_Init+0x334>)
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f78:	4b30      	ldr	r3, [pc, #192]	; (800203c <HAL_GPIO_Init+0x334>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	43db      	mvns	r3, r3
 8001f82:	69ba      	ldr	r2, [r7, #24]
 8001f84:	4013      	ands	r3, r2
 8001f86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d003      	beq.n	8001f9c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f9c:	4a27      	ldr	r2, [pc, #156]	; (800203c <HAL_GPIO_Init+0x334>)
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fa2:	4b26      	ldr	r3, [pc, #152]	; (800203c <HAL_GPIO_Init+0x334>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	43db      	mvns	r3, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fc6:	4a1d      	ldr	r2, [pc, #116]	; (800203c <HAL_GPIO_Init+0x334>)
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fcc:	4b1b      	ldr	r3, [pc, #108]	; (800203c <HAL_GPIO_Init+0x334>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d003      	beq.n	8001ff0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ff0:	4a12      	ldr	r2, [pc, #72]	; (800203c <HAL_GPIO_Init+0x334>)
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	61fb      	str	r3, [r7, #28]
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	2b0f      	cmp	r3, #15
 8002000:	f67f ae90 	bls.w	8001d24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002004:	bf00      	nop
 8002006:	bf00      	nop
 8002008:	3724      	adds	r7, #36	; 0x24
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	40023800 	.word	0x40023800
 8002018:	40013800 	.word	0x40013800
 800201c:	40020000 	.word	0x40020000
 8002020:	40020400 	.word	0x40020400
 8002024:	40020800 	.word	0x40020800
 8002028:	40020c00 	.word	0x40020c00
 800202c:	40021000 	.word	0x40021000
 8002030:	40021400 	.word	0x40021400
 8002034:	40021800 	.word	0x40021800
 8002038:	40021c00 	.word	0x40021c00
 800203c:	40013c00 	.word	0x40013c00

08002040 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	691a      	ldr	r2, [r3, #16]
 8002050:	887b      	ldrh	r3, [r7, #2]
 8002052:	4013      	ands	r3, r2
 8002054:	2b00      	cmp	r3, #0
 8002056:	d002      	beq.n	800205e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002058:	2301      	movs	r3, #1
 800205a:	73fb      	strb	r3, [r7, #15]
 800205c:	e001      	b.n	8002062 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800205e:	2300      	movs	r3, #0
 8002060:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002062:	7bfb      	ldrb	r3, [r7, #15]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	460b      	mov	r3, r1
 800207a:	807b      	strh	r3, [r7, #2]
 800207c:	4613      	mov	r3, r2
 800207e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002080:	787b      	ldrb	r3, [r7, #1]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002086:	887a      	ldrh	r2, [r7, #2]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800208c:	e003      	b.n	8002096 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800208e:	887b      	ldrh	r3, [r7, #2]
 8002090:	041a      	lsls	r2, r3, #16
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	619a      	str	r2, [r3, #24]
}
 8002096:	bf00      	nop
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
	...

080020a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b086      	sub	sp, #24
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e267      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d075      	beq.n	80021ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020c2:	4b88      	ldr	r3, [pc, #544]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f003 030c 	and.w	r3, r3, #12
 80020ca:	2b04      	cmp	r3, #4
 80020cc:	d00c      	beq.n	80020e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020ce:	4b85      	ldr	r3, [pc, #532]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020d6:	2b08      	cmp	r3, #8
 80020d8:	d112      	bne.n	8002100 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020da:	4b82      	ldr	r3, [pc, #520]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020e6:	d10b      	bne.n	8002100 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020e8:	4b7e      	ldr	r3, [pc, #504]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d05b      	beq.n	80021ac <HAL_RCC_OscConfig+0x108>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d157      	bne.n	80021ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e242      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002108:	d106      	bne.n	8002118 <HAL_RCC_OscConfig+0x74>
 800210a:	4b76      	ldr	r3, [pc, #472]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a75      	ldr	r2, [pc, #468]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002110:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002114:	6013      	str	r3, [r2, #0]
 8002116:	e01d      	b.n	8002154 <HAL_RCC_OscConfig+0xb0>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002120:	d10c      	bne.n	800213c <HAL_RCC_OscConfig+0x98>
 8002122:	4b70      	ldr	r3, [pc, #448]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a6f      	ldr	r2, [pc, #444]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002128:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800212c:	6013      	str	r3, [r2, #0]
 800212e:	4b6d      	ldr	r3, [pc, #436]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a6c      	ldr	r2, [pc, #432]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002134:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002138:	6013      	str	r3, [r2, #0]
 800213a:	e00b      	b.n	8002154 <HAL_RCC_OscConfig+0xb0>
 800213c:	4b69      	ldr	r3, [pc, #420]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a68      	ldr	r2, [pc, #416]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002142:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002146:	6013      	str	r3, [r2, #0]
 8002148:	4b66      	ldr	r3, [pc, #408]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a65      	ldr	r2, [pc, #404]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 800214e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002152:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d013      	beq.n	8002184 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215c:	f7fe fe54 	bl	8000e08 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002164:	f7fe fe50 	bl	8000e08 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b64      	cmp	r3, #100	; 0x64
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e207      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002176:	4b5b      	ldr	r3, [pc, #364]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d0f0      	beq.n	8002164 <HAL_RCC_OscConfig+0xc0>
 8002182:	e014      	b.n	80021ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002184:	f7fe fe40 	bl	8000e08 <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800218c:	f7fe fe3c 	bl	8000e08 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b64      	cmp	r3, #100	; 0x64
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e1f3      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800219e:	4b51      	ldr	r3, [pc, #324]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1f0      	bne.n	800218c <HAL_RCC_OscConfig+0xe8>
 80021aa:	e000      	b.n	80021ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d063      	beq.n	8002282 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021ba:	4b4a      	ldr	r3, [pc, #296]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f003 030c 	and.w	r3, r3, #12
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00b      	beq.n	80021de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021c6:	4b47      	ldr	r3, [pc, #284]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021ce:	2b08      	cmp	r3, #8
 80021d0:	d11c      	bne.n	800220c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021d2:	4b44      	ldr	r3, [pc, #272]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d116      	bne.n	800220c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021de:	4b41      	ldr	r3, [pc, #260]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d005      	beq.n	80021f6 <HAL_RCC_OscConfig+0x152>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d001      	beq.n	80021f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e1c7      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021f6:	4b3b      	ldr	r3, [pc, #236]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	00db      	lsls	r3, r3, #3
 8002204:	4937      	ldr	r1, [pc, #220]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002206:	4313      	orrs	r3, r2
 8002208:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800220a:	e03a      	b.n	8002282 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d020      	beq.n	8002256 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002214:	4b34      	ldr	r3, [pc, #208]	; (80022e8 <HAL_RCC_OscConfig+0x244>)
 8002216:	2201      	movs	r2, #1
 8002218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221a:	f7fe fdf5 	bl	8000e08 <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002220:	e008      	b.n	8002234 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002222:	f7fe fdf1 	bl	8000e08 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e1a8      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002234:	4b2b      	ldr	r3, [pc, #172]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d0f0      	beq.n	8002222 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002240:	4b28      	ldr	r3, [pc, #160]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	4925      	ldr	r1, [pc, #148]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002250:	4313      	orrs	r3, r2
 8002252:	600b      	str	r3, [r1, #0]
 8002254:	e015      	b.n	8002282 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002256:	4b24      	ldr	r3, [pc, #144]	; (80022e8 <HAL_RCC_OscConfig+0x244>)
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225c:	f7fe fdd4 	bl	8000e08 <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002264:	f7fe fdd0 	bl	8000e08 <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e187      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002276:	4b1b      	ldr	r3, [pc, #108]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1f0      	bne.n	8002264 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0308 	and.w	r3, r3, #8
 800228a:	2b00      	cmp	r3, #0
 800228c:	d036      	beq.n	80022fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d016      	beq.n	80022c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002296:	4b15      	ldr	r3, [pc, #84]	; (80022ec <HAL_RCC_OscConfig+0x248>)
 8002298:	2201      	movs	r2, #1
 800229a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800229c:	f7fe fdb4 	bl	8000e08 <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022a4:	f7fe fdb0 	bl	8000e08 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e167      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022b6:	4b0b      	ldr	r3, [pc, #44]	; (80022e4 <HAL_RCC_OscConfig+0x240>)
 80022b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d0f0      	beq.n	80022a4 <HAL_RCC_OscConfig+0x200>
 80022c2:	e01b      	b.n	80022fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022c4:	4b09      	ldr	r3, [pc, #36]	; (80022ec <HAL_RCC_OscConfig+0x248>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ca:	f7fe fd9d 	bl	8000e08 <HAL_GetTick>
 80022ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022d0:	e00e      	b.n	80022f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022d2:	f7fe fd99 	bl	8000e08 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d907      	bls.n	80022f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e150      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
 80022e4:	40023800 	.word	0x40023800
 80022e8:	42470000 	.word	0x42470000
 80022ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022f0:	4b88      	ldr	r3, [pc, #544]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 80022f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022f4:	f003 0302 	and.w	r3, r3, #2
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d1ea      	bne.n	80022d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	2b00      	cmp	r3, #0
 8002306:	f000 8097 	beq.w	8002438 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800230a:	2300      	movs	r3, #0
 800230c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800230e:	4b81      	ldr	r3, [pc, #516]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d10f      	bne.n	800233a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60bb      	str	r3, [r7, #8]
 800231e:	4b7d      	ldr	r3, [pc, #500]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	4a7c      	ldr	r2, [pc, #496]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 8002324:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002328:	6413      	str	r3, [r2, #64]	; 0x40
 800232a:	4b7a      	ldr	r3, [pc, #488]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002332:	60bb      	str	r3, [r7, #8]
 8002334:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002336:	2301      	movs	r3, #1
 8002338:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800233a:	4b77      	ldr	r3, [pc, #476]	; (8002518 <HAL_RCC_OscConfig+0x474>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002342:	2b00      	cmp	r3, #0
 8002344:	d118      	bne.n	8002378 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002346:	4b74      	ldr	r3, [pc, #464]	; (8002518 <HAL_RCC_OscConfig+0x474>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a73      	ldr	r2, [pc, #460]	; (8002518 <HAL_RCC_OscConfig+0x474>)
 800234c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002350:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002352:	f7fe fd59 	bl	8000e08 <HAL_GetTick>
 8002356:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002358:	e008      	b.n	800236c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800235a:	f7fe fd55 	bl	8000e08 <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d901      	bls.n	800236c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e10c      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800236c:	4b6a      	ldr	r3, [pc, #424]	; (8002518 <HAL_RCC_OscConfig+0x474>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002374:	2b00      	cmp	r3, #0
 8002376:	d0f0      	beq.n	800235a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d106      	bne.n	800238e <HAL_RCC_OscConfig+0x2ea>
 8002380:	4b64      	ldr	r3, [pc, #400]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 8002382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002384:	4a63      	ldr	r2, [pc, #396]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 8002386:	f043 0301 	orr.w	r3, r3, #1
 800238a:	6713      	str	r3, [r2, #112]	; 0x70
 800238c:	e01c      	b.n	80023c8 <HAL_RCC_OscConfig+0x324>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2b05      	cmp	r3, #5
 8002394:	d10c      	bne.n	80023b0 <HAL_RCC_OscConfig+0x30c>
 8002396:	4b5f      	ldr	r3, [pc, #380]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 8002398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800239a:	4a5e      	ldr	r2, [pc, #376]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 800239c:	f043 0304 	orr.w	r3, r3, #4
 80023a0:	6713      	str	r3, [r2, #112]	; 0x70
 80023a2:	4b5c      	ldr	r3, [pc, #368]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 80023a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023a6:	4a5b      	ldr	r2, [pc, #364]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	6713      	str	r3, [r2, #112]	; 0x70
 80023ae:	e00b      	b.n	80023c8 <HAL_RCC_OscConfig+0x324>
 80023b0:	4b58      	ldr	r3, [pc, #352]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 80023b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023b4:	4a57      	ldr	r2, [pc, #348]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 80023b6:	f023 0301 	bic.w	r3, r3, #1
 80023ba:	6713      	str	r3, [r2, #112]	; 0x70
 80023bc:	4b55      	ldr	r3, [pc, #340]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 80023be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023c0:	4a54      	ldr	r2, [pc, #336]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 80023c2:	f023 0304 	bic.w	r3, r3, #4
 80023c6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d015      	beq.n	80023fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d0:	f7fe fd1a 	bl	8000e08 <HAL_GetTick>
 80023d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023d6:	e00a      	b.n	80023ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023d8:	f7fe fd16 	bl	8000e08 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e0cb      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ee:	4b49      	ldr	r3, [pc, #292]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 80023f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d0ee      	beq.n	80023d8 <HAL_RCC_OscConfig+0x334>
 80023fa:	e014      	b.n	8002426 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023fc:	f7fe fd04 	bl	8000e08 <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002402:	e00a      	b.n	800241a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002404:	f7fe fd00 	bl	8000e08 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002412:	4293      	cmp	r3, r2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e0b5      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800241a:	4b3e      	ldr	r3, [pc, #248]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 800241c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1ee      	bne.n	8002404 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002426:	7dfb      	ldrb	r3, [r7, #23]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d105      	bne.n	8002438 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800242c:	4b39      	ldr	r3, [pc, #228]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 800242e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002430:	4a38      	ldr	r2, [pc, #224]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 8002432:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002436:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	2b00      	cmp	r3, #0
 800243e:	f000 80a1 	beq.w	8002584 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002442:	4b34      	ldr	r3, [pc, #208]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 030c 	and.w	r3, r3, #12
 800244a:	2b08      	cmp	r3, #8
 800244c:	d05c      	beq.n	8002508 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	2b02      	cmp	r3, #2
 8002454:	d141      	bne.n	80024da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002456:	4b31      	ldr	r3, [pc, #196]	; (800251c <HAL_RCC_OscConfig+0x478>)
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245c:	f7fe fcd4 	bl	8000e08 <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002464:	f7fe fcd0 	bl	8000e08 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e087      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002476:	4b27      	ldr	r3, [pc, #156]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1f0      	bne.n	8002464 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	69da      	ldr	r2, [r3, #28]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	431a      	orrs	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002490:	019b      	lsls	r3, r3, #6
 8002492:	431a      	orrs	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002498:	085b      	lsrs	r3, r3, #1
 800249a:	3b01      	subs	r3, #1
 800249c:	041b      	lsls	r3, r3, #16
 800249e:	431a      	orrs	r2, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a4:	061b      	lsls	r3, r3, #24
 80024a6:	491b      	ldr	r1, [pc, #108]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024ac:	4b1b      	ldr	r3, [pc, #108]	; (800251c <HAL_RCC_OscConfig+0x478>)
 80024ae:	2201      	movs	r2, #1
 80024b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b2:	f7fe fca9 	bl	8000e08 <HAL_GetTick>
 80024b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024b8:	e008      	b.n	80024cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024ba:	f7fe fca5 	bl	8000e08 <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d901      	bls.n	80024cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e05c      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024cc:	4b11      	ldr	r3, [pc, #68]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d0f0      	beq.n	80024ba <HAL_RCC_OscConfig+0x416>
 80024d8:	e054      	b.n	8002584 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024da:	4b10      	ldr	r3, [pc, #64]	; (800251c <HAL_RCC_OscConfig+0x478>)
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e0:	f7fe fc92 	bl	8000e08 <HAL_GetTick>
 80024e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024e6:	e008      	b.n	80024fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024e8:	f7fe fc8e 	bl	8000e08 <HAL_GetTick>
 80024ec:	4602      	mov	r2, r0
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e045      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024fa:	4b06      	ldr	r3, [pc, #24]	; (8002514 <HAL_RCC_OscConfig+0x470>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1f0      	bne.n	80024e8 <HAL_RCC_OscConfig+0x444>
 8002506:	e03d      	b.n	8002584 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d107      	bne.n	8002520 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e038      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
 8002514:	40023800 	.word	0x40023800
 8002518:	40007000 	.word	0x40007000
 800251c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002520:	4b1b      	ldr	r3, [pc, #108]	; (8002590 <HAL_RCC_OscConfig+0x4ec>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d028      	beq.n	8002580 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002538:	429a      	cmp	r2, r3
 800253a:	d121      	bne.n	8002580 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002546:	429a      	cmp	r2, r3
 8002548:	d11a      	bne.n	8002580 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002550:	4013      	ands	r3, r2
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002556:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002558:	4293      	cmp	r3, r2
 800255a:	d111      	bne.n	8002580 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002566:	085b      	lsrs	r3, r3, #1
 8002568:	3b01      	subs	r3, #1
 800256a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800256c:	429a      	cmp	r2, r3
 800256e:	d107      	bne.n	8002580 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800257c:	429a      	cmp	r2, r3
 800257e:	d001      	beq.n	8002584 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e000      	b.n	8002586 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3718      	adds	r7, #24
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	40023800 	.word	0x40023800

08002594 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d101      	bne.n	80025a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e0cc      	b.n	8002742 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025a8:	4b68      	ldr	r3, [pc, #416]	; (800274c <HAL_RCC_ClockConfig+0x1b8>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	683a      	ldr	r2, [r7, #0]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d90c      	bls.n	80025d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025b6:	4b65      	ldr	r3, [pc, #404]	; (800274c <HAL_RCC_ClockConfig+0x1b8>)
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025be:	4b63      	ldr	r3, [pc, #396]	; (800274c <HAL_RCC_ClockConfig+0x1b8>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	683a      	ldr	r2, [r7, #0]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d001      	beq.n	80025d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e0b8      	b.n	8002742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d020      	beq.n	800261e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0304 	and.w	r3, r3, #4
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025e8:	4b59      	ldr	r3, [pc, #356]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	4a58      	ldr	r2, [pc, #352]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 80025ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80025f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0308 	and.w	r3, r3, #8
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d005      	beq.n	800260c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002600:	4b53      	ldr	r3, [pc, #332]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	4a52      	ldr	r2, [pc, #328]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 8002606:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800260a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800260c:	4b50      	ldr	r3, [pc, #320]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	494d      	ldr	r1, [pc, #308]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 800261a:	4313      	orrs	r3, r2
 800261c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b00      	cmp	r3, #0
 8002628:	d044      	beq.n	80026b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2b01      	cmp	r3, #1
 8002630:	d107      	bne.n	8002642 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002632:	4b47      	ldr	r3, [pc, #284]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d119      	bne.n	8002672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e07f      	b.n	8002742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	2b02      	cmp	r3, #2
 8002648:	d003      	beq.n	8002652 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800264e:	2b03      	cmp	r3, #3
 8002650:	d107      	bne.n	8002662 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002652:	4b3f      	ldr	r3, [pc, #252]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d109      	bne.n	8002672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e06f      	b.n	8002742 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002662:	4b3b      	ldr	r3, [pc, #236]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e067      	b.n	8002742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002672:	4b37      	ldr	r3, [pc, #220]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f023 0203 	bic.w	r2, r3, #3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	4934      	ldr	r1, [pc, #208]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 8002680:	4313      	orrs	r3, r2
 8002682:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002684:	f7fe fbc0 	bl	8000e08 <HAL_GetTick>
 8002688:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800268a:	e00a      	b.n	80026a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800268c:	f7fe fbbc 	bl	8000e08 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	f241 3288 	movw	r2, #5000	; 0x1388
 800269a:	4293      	cmp	r3, r2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e04f      	b.n	8002742 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026a2:	4b2b      	ldr	r3, [pc, #172]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 020c 	and.w	r2, r3, #12
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d1eb      	bne.n	800268c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026b4:	4b25      	ldr	r3, [pc, #148]	; (800274c <HAL_RCC_ClockConfig+0x1b8>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0307 	and.w	r3, r3, #7
 80026bc:	683a      	ldr	r2, [r7, #0]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d20c      	bcs.n	80026dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026c2:	4b22      	ldr	r3, [pc, #136]	; (800274c <HAL_RCC_ClockConfig+0x1b8>)
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	b2d2      	uxtb	r2, r2
 80026c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ca:	4b20      	ldr	r3, [pc, #128]	; (800274c <HAL_RCC_ClockConfig+0x1b8>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0307 	and.w	r3, r3, #7
 80026d2:	683a      	ldr	r2, [r7, #0]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d001      	beq.n	80026dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e032      	b.n	8002742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0304 	and.w	r3, r3, #4
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d008      	beq.n	80026fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026e8:	4b19      	ldr	r3, [pc, #100]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	4916      	ldr	r1, [pc, #88]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 80026f6:	4313      	orrs	r3, r2
 80026f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0308 	and.w	r3, r3, #8
 8002702:	2b00      	cmp	r3, #0
 8002704:	d009      	beq.n	800271a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002706:	4b12      	ldr	r3, [pc, #72]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	490e      	ldr	r1, [pc, #56]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 8002716:	4313      	orrs	r3, r2
 8002718:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800271a:	f000 f821 	bl	8002760 <HAL_RCC_GetSysClockFreq>
 800271e:	4602      	mov	r2, r0
 8002720:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <HAL_RCC_ClockConfig+0x1bc>)
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	091b      	lsrs	r3, r3, #4
 8002726:	f003 030f 	and.w	r3, r3, #15
 800272a:	490a      	ldr	r1, [pc, #40]	; (8002754 <HAL_RCC_ClockConfig+0x1c0>)
 800272c:	5ccb      	ldrb	r3, [r1, r3]
 800272e:	fa22 f303 	lsr.w	r3, r2, r3
 8002732:	4a09      	ldr	r2, [pc, #36]	; (8002758 <HAL_RCC_ClockConfig+0x1c4>)
 8002734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002736:	4b09      	ldr	r3, [pc, #36]	; (800275c <HAL_RCC_ClockConfig+0x1c8>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4618      	mov	r0, r3
 800273c:	f7fe fb20 	bl	8000d80 <HAL_InitTick>

  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40023c00 	.word	0x40023c00
 8002750:	40023800 	.word	0x40023800
 8002754:	08003788 	.word	0x08003788
 8002758:	20000004 	.word	0x20000004
 800275c:	20000008 	.word	0x20000008

08002760 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002760:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002764:	b090      	sub	sp, #64	; 0x40
 8002766:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002768:	2300      	movs	r3, #0
 800276a:	637b      	str	r3, [r7, #52]	; 0x34
 800276c:	2300      	movs	r3, #0
 800276e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002770:	2300      	movs	r3, #0
 8002772:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002774:	2300      	movs	r3, #0
 8002776:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002778:	4b59      	ldr	r3, [pc, #356]	; (80028e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f003 030c 	and.w	r3, r3, #12
 8002780:	2b08      	cmp	r3, #8
 8002782:	d00d      	beq.n	80027a0 <HAL_RCC_GetSysClockFreq+0x40>
 8002784:	2b08      	cmp	r3, #8
 8002786:	f200 80a1 	bhi.w	80028cc <HAL_RCC_GetSysClockFreq+0x16c>
 800278a:	2b00      	cmp	r3, #0
 800278c:	d002      	beq.n	8002794 <HAL_RCC_GetSysClockFreq+0x34>
 800278e:	2b04      	cmp	r3, #4
 8002790:	d003      	beq.n	800279a <HAL_RCC_GetSysClockFreq+0x3a>
 8002792:	e09b      	b.n	80028cc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002794:	4b53      	ldr	r3, [pc, #332]	; (80028e4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002796:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002798:	e09b      	b.n	80028d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800279a:	4b53      	ldr	r3, [pc, #332]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x188>)
 800279c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800279e:	e098      	b.n	80028d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027a0:	4b4f      	ldr	r3, [pc, #316]	; (80028e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027a8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027aa:	4b4d      	ldr	r3, [pc, #308]	; (80028e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d028      	beq.n	8002808 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027b6:	4b4a      	ldr	r3, [pc, #296]	; (80028e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	099b      	lsrs	r3, r3, #6
 80027bc:	2200      	movs	r2, #0
 80027be:	623b      	str	r3, [r7, #32]
 80027c0:	627a      	str	r2, [r7, #36]	; 0x24
 80027c2:	6a3b      	ldr	r3, [r7, #32]
 80027c4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80027c8:	2100      	movs	r1, #0
 80027ca:	4b47      	ldr	r3, [pc, #284]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80027cc:	fb03 f201 	mul.w	r2, r3, r1
 80027d0:	2300      	movs	r3, #0
 80027d2:	fb00 f303 	mul.w	r3, r0, r3
 80027d6:	4413      	add	r3, r2
 80027d8:	4a43      	ldr	r2, [pc, #268]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80027da:	fba0 1202 	umull	r1, r2, r0, r2
 80027de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80027e0:	460a      	mov	r2, r1
 80027e2:	62ba      	str	r2, [r7, #40]	; 0x28
 80027e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027e6:	4413      	add	r3, r2
 80027e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027ec:	2200      	movs	r2, #0
 80027ee:	61bb      	str	r3, [r7, #24]
 80027f0:	61fa      	str	r2, [r7, #28]
 80027f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80027fa:	f7fd fd39 	bl	8000270 <__aeabi_uldivmod>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4613      	mov	r3, r2
 8002804:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002806:	e053      	b.n	80028b0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002808:	4b35      	ldr	r3, [pc, #212]	; (80028e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	099b      	lsrs	r3, r3, #6
 800280e:	2200      	movs	r2, #0
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	617a      	str	r2, [r7, #20]
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800281a:	f04f 0b00 	mov.w	fp, #0
 800281e:	4652      	mov	r2, sl
 8002820:	465b      	mov	r3, fp
 8002822:	f04f 0000 	mov.w	r0, #0
 8002826:	f04f 0100 	mov.w	r1, #0
 800282a:	0159      	lsls	r1, r3, #5
 800282c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002830:	0150      	lsls	r0, r2, #5
 8002832:	4602      	mov	r2, r0
 8002834:	460b      	mov	r3, r1
 8002836:	ebb2 080a 	subs.w	r8, r2, sl
 800283a:	eb63 090b 	sbc.w	r9, r3, fp
 800283e:	f04f 0200 	mov.w	r2, #0
 8002842:	f04f 0300 	mov.w	r3, #0
 8002846:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800284a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800284e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002852:	ebb2 0408 	subs.w	r4, r2, r8
 8002856:	eb63 0509 	sbc.w	r5, r3, r9
 800285a:	f04f 0200 	mov.w	r2, #0
 800285e:	f04f 0300 	mov.w	r3, #0
 8002862:	00eb      	lsls	r3, r5, #3
 8002864:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002868:	00e2      	lsls	r2, r4, #3
 800286a:	4614      	mov	r4, r2
 800286c:	461d      	mov	r5, r3
 800286e:	eb14 030a 	adds.w	r3, r4, sl
 8002872:	603b      	str	r3, [r7, #0]
 8002874:	eb45 030b 	adc.w	r3, r5, fp
 8002878:	607b      	str	r3, [r7, #4]
 800287a:	f04f 0200 	mov.w	r2, #0
 800287e:	f04f 0300 	mov.w	r3, #0
 8002882:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002886:	4629      	mov	r1, r5
 8002888:	028b      	lsls	r3, r1, #10
 800288a:	4621      	mov	r1, r4
 800288c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002890:	4621      	mov	r1, r4
 8002892:	028a      	lsls	r2, r1, #10
 8002894:	4610      	mov	r0, r2
 8002896:	4619      	mov	r1, r3
 8002898:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800289a:	2200      	movs	r2, #0
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	60fa      	str	r2, [r7, #12]
 80028a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028a4:	f7fd fce4 	bl	8000270 <__aeabi_uldivmod>
 80028a8:	4602      	mov	r2, r0
 80028aa:	460b      	mov	r3, r1
 80028ac:	4613      	mov	r3, r2
 80028ae:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80028b0:	4b0b      	ldr	r3, [pc, #44]	; (80028e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	0c1b      	lsrs	r3, r3, #16
 80028b6:	f003 0303 	and.w	r3, r3, #3
 80028ba:	3301      	adds	r3, #1
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80028c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80028c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80028ca:	e002      	b.n	80028d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028cc:	4b05      	ldr	r3, [pc, #20]	; (80028e4 <HAL_RCC_GetSysClockFreq+0x184>)
 80028ce:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80028d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3740      	adds	r7, #64	; 0x40
 80028d8:	46bd      	mov	sp, r7
 80028da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028de:	bf00      	nop
 80028e0:	40023800 	.word	0x40023800
 80028e4:	00f42400 	.word	0x00f42400
 80028e8:	017d7840 	.word	0x017d7840

080028ec <std>:
 80028ec:	2300      	movs	r3, #0
 80028ee:	b510      	push	{r4, lr}
 80028f0:	4604      	mov	r4, r0
 80028f2:	e9c0 3300 	strd	r3, r3, [r0]
 80028f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80028fa:	6083      	str	r3, [r0, #8]
 80028fc:	8181      	strh	r1, [r0, #12]
 80028fe:	6643      	str	r3, [r0, #100]	; 0x64
 8002900:	81c2      	strh	r2, [r0, #14]
 8002902:	6183      	str	r3, [r0, #24]
 8002904:	4619      	mov	r1, r3
 8002906:	2208      	movs	r2, #8
 8002908:	305c      	adds	r0, #92	; 0x5c
 800290a:	f000 f906 	bl	8002b1a <memset>
 800290e:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <std+0x58>)
 8002910:	6263      	str	r3, [r4, #36]	; 0x24
 8002912:	4b0d      	ldr	r3, [pc, #52]	; (8002948 <std+0x5c>)
 8002914:	62a3      	str	r3, [r4, #40]	; 0x28
 8002916:	4b0d      	ldr	r3, [pc, #52]	; (800294c <std+0x60>)
 8002918:	62e3      	str	r3, [r4, #44]	; 0x2c
 800291a:	4b0d      	ldr	r3, [pc, #52]	; (8002950 <std+0x64>)
 800291c:	6323      	str	r3, [r4, #48]	; 0x30
 800291e:	4b0d      	ldr	r3, [pc, #52]	; (8002954 <std+0x68>)
 8002920:	6224      	str	r4, [r4, #32]
 8002922:	429c      	cmp	r4, r3
 8002924:	d006      	beq.n	8002934 <std+0x48>
 8002926:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800292a:	4294      	cmp	r4, r2
 800292c:	d002      	beq.n	8002934 <std+0x48>
 800292e:	33d0      	adds	r3, #208	; 0xd0
 8002930:	429c      	cmp	r4, r3
 8002932:	d105      	bne.n	8002940 <std+0x54>
 8002934:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800293c:	f000 b966 	b.w	8002c0c <__retarget_lock_init_recursive>
 8002940:	bd10      	pop	{r4, pc}
 8002942:	bf00      	nop
 8002944:	08002a95 	.word	0x08002a95
 8002948:	08002ab7 	.word	0x08002ab7
 800294c:	08002aef 	.word	0x08002aef
 8002950:	08002b13 	.word	0x08002b13
 8002954:	20000118 	.word	0x20000118

08002958 <stdio_exit_handler>:
 8002958:	4a02      	ldr	r2, [pc, #8]	; (8002964 <stdio_exit_handler+0xc>)
 800295a:	4903      	ldr	r1, [pc, #12]	; (8002968 <stdio_exit_handler+0x10>)
 800295c:	4803      	ldr	r0, [pc, #12]	; (800296c <stdio_exit_handler+0x14>)
 800295e:	f000 b869 	b.w	8002a34 <_fwalk_sglue>
 8002962:	bf00      	nop
 8002964:	20000010 	.word	0x20000010
 8002968:	080034b9 	.word	0x080034b9
 800296c:	2000001c 	.word	0x2000001c

08002970 <cleanup_stdio>:
 8002970:	6841      	ldr	r1, [r0, #4]
 8002972:	4b0c      	ldr	r3, [pc, #48]	; (80029a4 <cleanup_stdio+0x34>)
 8002974:	4299      	cmp	r1, r3
 8002976:	b510      	push	{r4, lr}
 8002978:	4604      	mov	r4, r0
 800297a:	d001      	beq.n	8002980 <cleanup_stdio+0x10>
 800297c:	f000 fd9c 	bl	80034b8 <_fflush_r>
 8002980:	68a1      	ldr	r1, [r4, #8]
 8002982:	4b09      	ldr	r3, [pc, #36]	; (80029a8 <cleanup_stdio+0x38>)
 8002984:	4299      	cmp	r1, r3
 8002986:	d002      	beq.n	800298e <cleanup_stdio+0x1e>
 8002988:	4620      	mov	r0, r4
 800298a:	f000 fd95 	bl	80034b8 <_fflush_r>
 800298e:	68e1      	ldr	r1, [r4, #12]
 8002990:	4b06      	ldr	r3, [pc, #24]	; (80029ac <cleanup_stdio+0x3c>)
 8002992:	4299      	cmp	r1, r3
 8002994:	d004      	beq.n	80029a0 <cleanup_stdio+0x30>
 8002996:	4620      	mov	r0, r4
 8002998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800299c:	f000 bd8c 	b.w	80034b8 <_fflush_r>
 80029a0:	bd10      	pop	{r4, pc}
 80029a2:	bf00      	nop
 80029a4:	20000118 	.word	0x20000118
 80029a8:	20000180 	.word	0x20000180
 80029ac:	200001e8 	.word	0x200001e8

080029b0 <global_stdio_init.part.0>:
 80029b0:	b510      	push	{r4, lr}
 80029b2:	4b0b      	ldr	r3, [pc, #44]	; (80029e0 <global_stdio_init.part.0+0x30>)
 80029b4:	4c0b      	ldr	r4, [pc, #44]	; (80029e4 <global_stdio_init.part.0+0x34>)
 80029b6:	4a0c      	ldr	r2, [pc, #48]	; (80029e8 <global_stdio_init.part.0+0x38>)
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	4620      	mov	r0, r4
 80029bc:	2200      	movs	r2, #0
 80029be:	2104      	movs	r1, #4
 80029c0:	f7ff ff94 	bl	80028ec <std>
 80029c4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80029c8:	2201      	movs	r2, #1
 80029ca:	2109      	movs	r1, #9
 80029cc:	f7ff ff8e 	bl	80028ec <std>
 80029d0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80029d4:	2202      	movs	r2, #2
 80029d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029da:	2112      	movs	r1, #18
 80029dc:	f7ff bf86 	b.w	80028ec <std>
 80029e0:	20000250 	.word	0x20000250
 80029e4:	20000118 	.word	0x20000118
 80029e8:	08002959 	.word	0x08002959

080029ec <__sfp_lock_acquire>:
 80029ec:	4801      	ldr	r0, [pc, #4]	; (80029f4 <__sfp_lock_acquire+0x8>)
 80029ee:	f000 b90e 	b.w	8002c0e <__retarget_lock_acquire_recursive>
 80029f2:	bf00      	nop
 80029f4:	20000259 	.word	0x20000259

080029f8 <__sfp_lock_release>:
 80029f8:	4801      	ldr	r0, [pc, #4]	; (8002a00 <__sfp_lock_release+0x8>)
 80029fa:	f000 b909 	b.w	8002c10 <__retarget_lock_release_recursive>
 80029fe:	bf00      	nop
 8002a00:	20000259 	.word	0x20000259

08002a04 <__sinit>:
 8002a04:	b510      	push	{r4, lr}
 8002a06:	4604      	mov	r4, r0
 8002a08:	f7ff fff0 	bl	80029ec <__sfp_lock_acquire>
 8002a0c:	6a23      	ldr	r3, [r4, #32]
 8002a0e:	b11b      	cbz	r3, 8002a18 <__sinit+0x14>
 8002a10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a14:	f7ff bff0 	b.w	80029f8 <__sfp_lock_release>
 8002a18:	4b04      	ldr	r3, [pc, #16]	; (8002a2c <__sinit+0x28>)
 8002a1a:	6223      	str	r3, [r4, #32]
 8002a1c:	4b04      	ldr	r3, [pc, #16]	; (8002a30 <__sinit+0x2c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1f5      	bne.n	8002a10 <__sinit+0xc>
 8002a24:	f7ff ffc4 	bl	80029b0 <global_stdio_init.part.0>
 8002a28:	e7f2      	b.n	8002a10 <__sinit+0xc>
 8002a2a:	bf00      	nop
 8002a2c:	08002971 	.word	0x08002971
 8002a30:	20000250 	.word	0x20000250

08002a34 <_fwalk_sglue>:
 8002a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a38:	4607      	mov	r7, r0
 8002a3a:	4688      	mov	r8, r1
 8002a3c:	4614      	mov	r4, r2
 8002a3e:	2600      	movs	r6, #0
 8002a40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a44:	f1b9 0901 	subs.w	r9, r9, #1
 8002a48:	d505      	bpl.n	8002a56 <_fwalk_sglue+0x22>
 8002a4a:	6824      	ldr	r4, [r4, #0]
 8002a4c:	2c00      	cmp	r4, #0
 8002a4e:	d1f7      	bne.n	8002a40 <_fwalk_sglue+0xc>
 8002a50:	4630      	mov	r0, r6
 8002a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a56:	89ab      	ldrh	r3, [r5, #12]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d907      	bls.n	8002a6c <_fwalk_sglue+0x38>
 8002a5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002a60:	3301      	adds	r3, #1
 8002a62:	d003      	beq.n	8002a6c <_fwalk_sglue+0x38>
 8002a64:	4629      	mov	r1, r5
 8002a66:	4638      	mov	r0, r7
 8002a68:	47c0      	blx	r8
 8002a6a:	4306      	orrs	r6, r0
 8002a6c:	3568      	adds	r5, #104	; 0x68
 8002a6e:	e7e9      	b.n	8002a44 <_fwalk_sglue+0x10>

08002a70 <iprintf>:
 8002a70:	b40f      	push	{r0, r1, r2, r3}
 8002a72:	b507      	push	{r0, r1, r2, lr}
 8002a74:	4906      	ldr	r1, [pc, #24]	; (8002a90 <iprintf+0x20>)
 8002a76:	ab04      	add	r3, sp, #16
 8002a78:	6808      	ldr	r0, [r1, #0]
 8002a7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002a7e:	6881      	ldr	r1, [r0, #8]
 8002a80:	9301      	str	r3, [sp, #4]
 8002a82:	f000 f9e9 	bl	8002e58 <_vfiprintf_r>
 8002a86:	b003      	add	sp, #12
 8002a88:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a8c:	b004      	add	sp, #16
 8002a8e:	4770      	bx	lr
 8002a90:	20000068 	.word	0x20000068

08002a94 <__sread>:
 8002a94:	b510      	push	{r4, lr}
 8002a96:	460c      	mov	r4, r1
 8002a98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a9c:	f000 f868 	bl	8002b70 <_read_r>
 8002aa0:	2800      	cmp	r0, #0
 8002aa2:	bfab      	itete	ge
 8002aa4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002aa6:	89a3      	ldrhlt	r3, [r4, #12]
 8002aa8:	181b      	addge	r3, r3, r0
 8002aaa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002aae:	bfac      	ite	ge
 8002ab0:	6563      	strge	r3, [r4, #84]	; 0x54
 8002ab2:	81a3      	strhlt	r3, [r4, #12]
 8002ab4:	bd10      	pop	{r4, pc}

08002ab6 <__swrite>:
 8002ab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002aba:	461f      	mov	r7, r3
 8002abc:	898b      	ldrh	r3, [r1, #12]
 8002abe:	05db      	lsls	r3, r3, #23
 8002ac0:	4605      	mov	r5, r0
 8002ac2:	460c      	mov	r4, r1
 8002ac4:	4616      	mov	r6, r2
 8002ac6:	d505      	bpl.n	8002ad4 <__swrite+0x1e>
 8002ac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002acc:	2302      	movs	r3, #2
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f000 f83c 	bl	8002b4c <_lseek_r>
 8002ad4:	89a3      	ldrh	r3, [r4, #12]
 8002ad6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ada:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ade:	81a3      	strh	r3, [r4, #12]
 8002ae0:	4632      	mov	r2, r6
 8002ae2:	463b      	mov	r3, r7
 8002ae4:	4628      	mov	r0, r5
 8002ae6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002aea:	f000 b853 	b.w	8002b94 <_write_r>

08002aee <__sseek>:
 8002aee:	b510      	push	{r4, lr}
 8002af0:	460c      	mov	r4, r1
 8002af2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002af6:	f000 f829 	bl	8002b4c <_lseek_r>
 8002afa:	1c43      	adds	r3, r0, #1
 8002afc:	89a3      	ldrh	r3, [r4, #12]
 8002afe:	bf15      	itete	ne
 8002b00:	6560      	strne	r0, [r4, #84]	; 0x54
 8002b02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002b06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002b0a:	81a3      	strheq	r3, [r4, #12]
 8002b0c:	bf18      	it	ne
 8002b0e:	81a3      	strhne	r3, [r4, #12]
 8002b10:	bd10      	pop	{r4, pc}

08002b12 <__sclose>:
 8002b12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b16:	f000 b809 	b.w	8002b2c <_close_r>

08002b1a <memset>:
 8002b1a:	4402      	add	r2, r0
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d100      	bne.n	8002b24 <memset+0xa>
 8002b22:	4770      	bx	lr
 8002b24:	f803 1b01 	strb.w	r1, [r3], #1
 8002b28:	e7f9      	b.n	8002b1e <memset+0x4>
	...

08002b2c <_close_r>:
 8002b2c:	b538      	push	{r3, r4, r5, lr}
 8002b2e:	4d06      	ldr	r5, [pc, #24]	; (8002b48 <_close_r+0x1c>)
 8002b30:	2300      	movs	r3, #0
 8002b32:	4604      	mov	r4, r0
 8002b34:	4608      	mov	r0, r1
 8002b36:	602b      	str	r3, [r5, #0]
 8002b38:	f7fe f859 	bl	8000bee <_close>
 8002b3c:	1c43      	adds	r3, r0, #1
 8002b3e:	d102      	bne.n	8002b46 <_close_r+0x1a>
 8002b40:	682b      	ldr	r3, [r5, #0]
 8002b42:	b103      	cbz	r3, 8002b46 <_close_r+0x1a>
 8002b44:	6023      	str	r3, [r4, #0]
 8002b46:	bd38      	pop	{r3, r4, r5, pc}
 8002b48:	20000254 	.word	0x20000254

08002b4c <_lseek_r>:
 8002b4c:	b538      	push	{r3, r4, r5, lr}
 8002b4e:	4d07      	ldr	r5, [pc, #28]	; (8002b6c <_lseek_r+0x20>)
 8002b50:	4604      	mov	r4, r0
 8002b52:	4608      	mov	r0, r1
 8002b54:	4611      	mov	r1, r2
 8002b56:	2200      	movs	r2, #0
 8002b58:	602a      	str	r2, [r5, #0]
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	f7fe f86e 	bl	8000c3c <_lseek>
 8002b60:	1c43      	adds	r3, r0, #1
 8002b62:	d102      	bne.n	8002b6a <_lseek_r+0x1e>
 8002b64:	682b      	ldr	r3, [r5, #0]
 8002b66:	b103      	cbz	r3, 8002b6a <_lseek_r+0x1e>
 8002b68:	6023      	str	r3, [r4, #0]
 8002b6a:	bd38      	pop	{r3, r4, r5, pc}
 8002b6c:	20000254 	.word	0x20000254

08002b70 <_read_r>:
 8002b70:	b538      	push	{r3, r4, r5, lr}
 8002b72:	4d07      	ldr	r5, [pc, #28]	; (8002b90 <_read_r+0x20>)
 8002b74:	4604      	mov	r4, r0
 8002b76:	4608      	mov	r0, r1
 8002b78:	4611      	mov	r1, r2
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	602a      	str	r2, [r5, #0]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	f7fd fffc 	bl	8000b7c <_read>
 8002b84:	1c43      	adds	r3, r0, #1
 8002b86:	d102      	bne.n	8002b8e <_read_r+0x1e>
 8002b88:	682b      	ldr	r3, [r5, #0]
 8002b8a:	b103      	cbz	r3, 8002b8e <_read_r+0x1e>
 8002b8c:	6023      	str	r3, [r4, #0]
 8002b8e:	bd38      	pop	{r3, r4, r5, pc}
 8002b90:	20000254 	.word	0x20000254

08002b94 <_write_r>:
 8002b94:	b538      	push	{r3, r4, r5, lr}
 8002b96:	4d07      	ldr	r5, [pc, #28]	; (8002bb4 <_write_r+0x20>)
 8002b98:	4604      	mov	r4, r0
 8002b9a:	4608      	mov	r0, r1
 8002b9c:	4611      	mov	r1, r2
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	602a      	str	r2, [r5, #0]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	f7fe f807 	bl	8000bb6 <_write>
 8002ba8:	1c43      	adds	r3, r0, #1
 8002baa:	d102      	bne.n	8002bb2 <_write_r+0x1e>
 8002bac:	682b      	ldr	r3, [r5, #0]
 8002bae:	b103      	cbz	r3, 8002bb2 <_write_r+0x1e>
 8002bb0:	6023      	str	r3, [r4, #0]
 8002bb2:	bd38      	pop	{r3, r4, r5, pc}
 8002bb4:	20000254 	.word	0x20000254

08002bb8 <__errno>:
 8002bb8:	4b01      	ldr	r3, [pc, #4]	; (8002bc0 <__errno+0x8>)
 8002bba:	6818      	ldr	r0, [r3, #0]
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	20000068 	.word	0x20000068

08002bc4 <__libc_init_array>:
 8002bc4:	b570      	push	{r4, r5, r6, lr}
 8002bc6:	4d0d      	ldr	r5, [pc, #52]	; (8002bfc <__libc_init_array+0x38>)
 8002bc8:	4c0d      	ldr	r4, [pc, #52]	; (8002c00 <__libc_init_array+0x3c>)
 8002bca:	1b64      	subs	r4, r4, r5
 8002bcc:	10a4      	asrs	r4, r4, #2
 8002bce:	2600      	movs	r6, #0
 8002bd0:	42a6      	cmp	r6, r4
 8002bd2:	d109      	bne.n	8002be8 <__libc_init_array+0x24>
 8002bd4:	4d0b      	ldr	r5, [pc, #44]	; (8002c04 <__libc_init_array+0x40>)
 8002bd6:	4c0c      	ldr	r4, [pc, #48]	; (8002c08 <__libc_init_array+0x44>)
 8002bd8:	f000 fdc0 	bl	800375c <_init>
 8002bdc:	1b64      	subs	r4, r4, r5
 8002bde:	10a4      	asrs	r4, r4, #2
 8002be0:	2600      	movs	r6, #0
 8002be2:	42a6      	cmp	r6, r4
 8002be4:	d105      	bne.n	8002bf2 <__libc_init_array+0x2e>
 8002be6:	bd70      	pop	{r4, r5, r6, pc}
 8002be8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bec:	4798      	blx	r3
 8002bee:	3601      	adds	r6, #1
 8002bf0:	e7ee      	b.n	8002bd0 <__libc_init_array+0xc>
 8002bf2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bf6:	4798      	blx	r3
 8002bf8:	3601      	adds	r6, #1
 8002bfa:	e7f2      	b.n	8002be2 <__libc_init_array+0x1e>
 8002bfc:	080037d4 	.word	0x080037d4
 8002c00:	080037d4 	.word	0x080037d4
 8002c04:	080037d4 	.word	0x080037d4
 8002c08:	080037d8 	.word	0x080037d8

08002c0c <__retarget_lock_init_recursive>:
 8002c0c:	4770      	bx	lr

08002c0e <__retarget_lock_acquire_recursive>:
 8002c0e:	4770      	bx	lr

08002c10 <__retarget_lock_release_recursive>:
 8002c10:	4770      	bx	lr
	...

08002c14 <_free_r>:
 8002c14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002c16:	2900      	cmp	r1, #0
 8002c18:	d044      	beq.n	8002ca4 <_free_r+0x90>
 8002c1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c1e:	9001      	str	r0, [sp, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f1a1 0404 	sub.w	r4, r1, #4
 8002c26:	bfb8      	it	lt
 8002c28:	18e4      	addlt	r4, r4, r3
 8002c2a:	f000 f8df 	bl	8002dec <__malloc_lock>
 8002c2e:	4a1e      	ldr	r2, [pc, #120]	; (8002ca8 <_free_r+0x94>)
 8002c30:	9801      	ldr	r0, [sp, #4]
 8002c32:	6813      	ldr	r3, [r2, #0]
 8002c34:	b933      	cbnz	r3, 8002c44 <_free_r+0x30>
 8002c36:	6063      	str	r3, [r4, #4]
 8002c38:	6014      	str	r4, [r2, #0]
 8002c3a:	b003      	add	sp, #12
 8002c3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002c40:	f000 b8da 	b.w	8002df8 <__malloc_unlock>
 8002c44:	42a3      	cmp	r3, r4
 8002c46:	d908      	bls.n	8002c5a <_free_r+0x46>
 8002c48:	6825      	ldr	r5, [r4, #0]
 8002c4a:	1961      	adds	r1, r4, r5
 8002c4c:	428b      	cmp	r3, r1
 8002c4e:	bf01      	itttt	eq
 8002c50:	6819      	ldreq	r1, [r3, #0]
 8002c52:	685b      	ldreq	r3, [r3, #4]
 8002c54:	1949      	addeq	r1, r1, r5
 8002c56:	6021      	streq	r1, [r4, #0]
 8002c58:	e7ed      	b.n	8002c36 <_free_r+0x22>
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	b10b      	cbz	r3, 8002c64 <_free_r+0x50>
 8002c60:	42a3      	cmp	r3, r4
 8002c62:	d9fa      	bls.n	8002c5a <_free_r+0x46>
 8002c64:	6811      	ldr	r1, [r2, #0]
 8002c66:	1855      	adds	r5, r2, r1
 8002c68:	42a5      	cmp	r5, r4
 8002c6a:	d10b      	bne.n	8002c84 <_free_r+0x70>
 8002c6c:	6824      	ldr	r4, [r4, #0]
 8002c6e:	4421      	add	r1, r4
 8002c70:	1854      	adds	r4, r2, r1
 8002c72:	42a3      	cmp	r3, r4
 8002c74:	6011      	str	r1, [r2, #0]
 8002c76:	d1e0      	bne.n	8002c3a <_free_r+0x26>
 8002c78:	681c      	ldr	r4, [r3, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	6053      	str	r3, [r2, #4]
 8002c7e:	440c      	add	r4, r1
 8002c80:	6014      	str	r4, [r2, #0]
 8002c82:	e7da      	b.n	8002c3a <_free_r+0x26>
 8002c84:	d902      	bls.n	8002c8c <_free_r+0x78>
 8002c86:	230c      	movs	r3, #12
 8002c88:	6003      	str	r3, [r0, #0]
 8002c8a:	e7d6      	b.n	8002c3a <_free_r+0x26>
 8002c8c:	6825      	ldr	r5, [r4, #0]
 8002c8e:	1961      	adds	r1, r4, r5
 8002c90:	428b      	cmp	r3, r1
 8002c92:	bf04      	itt	eq
 8002c94:	6819      	ldreq	r1, [r3, #0]
 8002c96:	685b      	ldreq	r3, [r3, #4]
 8002c98:	6063      	str	r3, [r4, #4]
 8002c9a:	bf04      	itt	eq
 8002c9c:	1949      	addeq	r1, r1, r5
 8002c9e:	6021      	streq	r1, [r4, #0]
 8002ca0:	6054      	str	r4, [r2, #4]
 8002ca2:	e7ca      	b.n	8002c3a <_free_r+0x26>
 8002ca4:	b003      	add	sp, #12
 8002ca6:	bd30      	pop	{r4, r5, pc}
 8002ca8:	2000025c 	.word	0x2000025c

08002cac <sbrk_aligned>:
 8002cac:	b570      	push	{r4, r5, r6, lr}
 8002cae:	4e0e      	ldr	r6, [pc, #56]	; (8002ce8 <sbrk_aligned+0x3c>)
 8002cb0:	460c      	mov	r4, r1
 8002cb2:	6831      	ldr	r1, [r6, #0]
 8002cb4:	4605      	mov	r5, r0
 8002cb6:	b911      	cbnz	r1, 8002cbe <sbrk_aligned+0x12>
 8002cb8:	f000 fcbc 	bl	8003634 <_sbrk_r>
 8002cbc:	6030      	str	r0, [r6, #0]
 8002cbe:	4621      	mov	r1, r4
 8002cc0:	4628      	mov	r0, r5
 8002cc2:	f000 fcb7 	bl	8003634 <_sbrk_r>
 8002cc6:	1c43      	adds	r3, r0, #1
 8002cc8:	d00a      	beq.n	8002ce0 <sbrk_aligned+0x34>
 8002cca:	1cc4      	adds	r4, r0, #3
 8002ccc:	f024 0403 	bic.w	r4, r4, #3
 8002cd0:	42a0      	cmp	r0, r4
 8002cd2:	d007      	beq.n	8002ce4 <sbrk_aligned+0x38>
 8002cd4:	1a21      	subs	r1, r4, r0
 8002cd6:	4628      	mov	r0, r5
 8002cd8:	f000 fcac 	bl	8003634 <_sbrk_r>
 8002cdc:	3001      	adds	r0, #1
 8002cde:	d101      	bne.n	8002ce4 <sbrk_aligned+0x38>
 8002ce0:	f04f 34ff 	mov.w	r4, #4294967295
 8002ce4:	4620      	mov	r0, r4
 8002ce6:	bd70      	pop	{r4, r5, r6, pc}
 8002ce8:	20000260 	.word	0x20000260

08002cec <_malloc_r>:
 8002cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002cf0:	1ccd      	adds	r5, r1, #3
 8002cf2:	f025 0503 	bic.w	r5, r5, #3
 8002cf6:	3508      	adds	r5, #8
 8002cf8:	2d0c      	cmp	r5, #12
 8002cfa:	bf38      	it	cc
 8002cfc:	250c      	movcc	r5, #12
 8002cfe:	2d00      	cmp	r5, #0
 8002d00:	4607      	mov	r7, r0
 8002d02:	db01      	blt.n	8002d08 <_malloc_r+0x1c>
 8002d04:	42a9      	cmp	r1, r5
 8002d06:	d905      	bls.n	8002d14 <_malloc_r+0x28>
 8002d08:	230c      	movs	r3, #12
 8002d0a:	603b      	str	r3, [r7, #0]
 8002d0c:	2600      	movs	r6, #0
 8002d0e:	4630      	mov	r0, r6
 8002d10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d14:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002de8 <_malloc_r+0xfc>
 8002d18:	f000 f868 	bl	8002dec <__malloc_lock>
 8002d1c:	f8d8 3000 	ldr.w	r3, [r8]
 8002d20:	461c      	mov	r4, r3
 8002d22:	bb5c      	cbnz	r4, 8002d7c <_malloc_r+0x90>
 8002d24:	4629      	mov	r1, r5
 8002d26:	4638      	mov	r0, r7
 8002d28:	f7ff ffc0 	bl	8002cac <sbrk_aligned>
 8002d2c:	1c43      	adds	r3, r0, #1
 8002d2e:	4604      	mov	r4, r0
 8002d30:	d155      	bne.n	8002dde <_malloc_r+0xf2>
 8002d32:	f8d8 4000 	ldr.w	r4, [r8]
 8002d36:	4626      	mov	r6, r4
 8002d38:	2e00      	cmp	r6, #0
 8002d3a:	d145      	bne.n	8002dc8 <_malloc_r+0xdc>
 8002d3c:	2c00      	cmp	r4, #0
 8002d3e:	d048      	beq.n	8002dd2 <_malloc_r+0xe6>
 8002d40:	6823      	ldr	r3, [r4, #0]
 8002d42:	4631      	mov	r1, r6
 8002d44:	4638      	mov	r0, r7
 8002d46:	eb04 0903 	add.w	r9, r4, r3
 8002d4a:	f000 fc73 	bl	8003634 <_sbrk_r>
 8002d4e:	4581      	cmp	r9, r0
 8002d50:	d13f      	bne.n	8002dd2 <_malloc_r+0xe6>
 8002d52:	6821      	ldr	r1, [r4, #0]
 8002d54:	1a6d      	subs	r5, r5, r1
 8002d56:	4629      	mov	r1, r5
 8002d58:	4638      	mov	r0, r7
 8002d5a:	f7ff ffa7 	bl	8002cac <sbrk_aligned>
 8002d5e:	3001      	adds	r0, #1
 8002d60:	d037      	beq.n	8002dd2 <_malloc_r+0xe6>
 8002d62:	6823      	ldr	r3, [r4, #0]
 8002d64:	442b      	add	r3, r5
 8002d66:	6023      	str	r3, [r4, #0]
 8002d68:	f8d8 3000 	ldr.w	r3, [r8]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d038      	beq.n	8002de2 <_malloc_r+0xf6>
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	42a2      	cmp	r2, r4
 8002d74:	d12b      	bne.n	8002dce <_malloc_r+0xe2>
 8002d76:	2200      	movs	r2, #0
 8002d78:	605a      	str	r2, [r3, #4]
 8002d7a:	e00f      	b.n	8002d9c <_malloc_r+0xb0>
 8002d7c:	6822      	ldr	r2, [r4, #0]
 8002d7e:	1b52      	subs	r2, r2, r5
 8002d80:	d41f      	bmi.n	8002dc2 <_malloc_r+0xd6>
 8002d82:	2a0b      	cmp	r2, #11
 8002d84:	d917      	bls.n	8002db6 <_malloc_r+0xca>
 8002d86:	1961      	adds	r1, r4, r5
 8002d88:	42a3      	cmp	r3, r4
 8002d8a:	6025      	str	r5, [r4, #0]
 8002d8c:	bf18      	it	ne
 8002d8e:	6059      	strne	r1, [r3, #4]
 8002d90:	6863      	ldr	r3, [r4, #4]
 8002d92:	bf08      	it	eq
 8002d94:	f8c8 1000 	streq.w	r1, [r8]
 8002d98:	5162      	str	r2, [r4, r5]
 8002d9a:	604b      	str	r3, [r1, #4]
 8002d9c:	4638      	mov	r0, r7
 8002d9e:	f104 060b 	add.w	r6, r4, #11
 8002da2:	f000 f829 	bl	8002df8 <__malloc_unlock>
 8002da6:	f026 0607 	bic.w	r6, r6, #7
 8002daa:	1d23      	adds	r3, r4, #4
 8002dac:	1af2      	subs	r2, r6, r3
 8002dae:	d0ae      	beq.n	8002d0e <_malloc_r+0x22>
 8002db0:	1b9b      	subs	r3, r3, r6
 8002db2:	50a3      	str	r3, [r4, r2]
 8002db4:	e7ab      	b.n	8002d0e <_malloc_r+0x22>
 8002db6:	42a3      	cmp	r3, r4
 8002db8:	6862      	ldr	r2, [r4, #4]
 8002dba:	d1dd      	bne.n	8002d78 <_malloc_r+0x8c>
 8002dbc:	f8c8 2000 	str.w	r2, [r8]
 8002dc0:	e7ec      	b.n	8002d9c <_malloc_r+0xb0>
 8002dc2:	4623      	mov	r3, r4
 8002dc4:	6864      	ldr	r4, [r4, #4]
 8002dc6:	e7ac      	b.n	8002d22 <_malloc_r+0x36>
 8002dc8:	4634      	mov	r4, r6
 8002dca:	6876      	ldr	r6, [r6, #4]
 8002dcc:	e7b4      	b.n	8002d38 <_malloc_r+0x4c>
 8002dce:	4613      	mov	r3, r2
 8002dd0:	e7cc      	b.n	8002d6c <_malloc_r+0x80>
 8002dd2:	230c      	movs	r3, #12
 8002dd4:	603b      	str	r3, [r7, #0]
 8002dd6:	4638      	mov	r0, r7
 8002dd8:	f000 f80e 	bl	8002df8 <__malloc_unlock>
 8002ddc:	e797      	b.n	8002d0e <_malloc_r+0x22>
 8002dde:	6025      	str	r5, [r4, #0]
 8002de0:	e7dc      	b.n	8002d9c <_malloc_r+0xb0>
 8002de2:	605b      	str	r3, [r3, #4]
 8002de4:	deff      	udf	#255	; 0xff
 8002de6:	bf00      	nop
 8002de8:	2000025c 	.word	0x2000025c

08002dec <__malloc_lock>:
 8002dec:	4801      	ldr	r0, [pc, #4]	; (8002df4 <__malloc_lock+0x8>)
 8002dee:	f7ff bf0e 	b.w	8002c0e <__retarget_lock_acquire_recursive>
 8002df2:	bf00      	nop
 8002df4:	20000258 	.word	0x20000258

08002df8 <__malloc_unlock>:
 8002df8:	4801      	ldr	r0, [pc, #4]	; (8002e00 <__malloc_unlock+0x8>)
 8002dfa:	f7ff bf09 	b.w	8002c10 <__retarget_lock_release_recursive>
 8002dfe:	bf00      	nop
 8002e00:	20000258 	.word	0x20000258

08002e04 <__sfputc_r>:
 8002e04:	6893      	ldr	r3, [r2, #8]
 8002e06:	3b01      	subs	r3, #1
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	b410      	push	{r4}
 8002e0c:	6093      	str	r3, [r2, #8]
 8002e0e:	da08      	bge.n	8002e22 <__sfputc_r+0x1e>
 8002e10:	6994      	ldr	r4, [r2, #24]
 8002e12:	42a3      	cmp	r3, r4
 8002e14:	db01      	blt.n	8002e1a <__sfputc_r+0x16>
 8002e16:	290a      	cmp	r1, #10
 8002e18:	d103      	bne.n	8002e22 <__sfputc_r+0x1e>
 8002e1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e1e:	f000 bb73 	b.w	8003508 <__swbuf_r>
 8002e22:	6813      	ldr	r3, [r2, #0]
 8002e24:	1c58      	adds	r0, r3, #1
 8002e26:	6010      	str	r0, [r2, #0]
 8002e28:	7019      	strb	r1, [r3, #0]
 8002e2a:	4608      	mov	r0, r1
 8002e2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <__sfputs_r>:
 8002e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e34:	4606      	mov	r6, r0
 8002e36:	460f      	mov	r7, r1
 8002e38:	4614      	mov	r4, r2
 8002e3a:	18d5      	adds	r5, r2, r3
 8002e3c:	42ac      	cmp	r4, r5
 8002e3e:	d101      	bne.n	8002e44 <__sfputs_r+0x12>
 8002e40:	2000      	movs	r0, #0
 8002e42:	e007      	b.n	8002e54 <__sfputs_r+0x22>
 8002e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e48:	463a      	mov	r2, r7
 8002e4a:	4630      	mov	r0, r6
 8002e4c:	f7ff ffda 	bl	8002e04 <__sfputc_r>
 8002e50:	1c43      	adds	r3, r0, #1
 8002e52:	d1f3      	bne.n	8002e3c <__sfputs_r+0xa>
 8002e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002e58 <_vfiprintf_r>:
 8002e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e5c:	460d      	mov	r5, r1
 8002e5e:	b09d      	sub	sp, #116	; 0x74
 8002e60:	4614      	mov	r4, r2
 8002e62:	4698      	mov	r8, r3
 8002e64:	4606      	mov	r6, r0
 8002e66:	b118      	cbz	r0, 8002e70 <_vfiprintf_r+0x18>
 8002e68:	6a03      	ldr	r3, [r0, #32]
 8002e6a:	b90b      	cbnz	r3, 8002e70 <_vfiprintf_r+0x18>
 8002e6c:	f7ff fdca 	bl	8002a04 <__sinit>
 8002e70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e72:	07d9      	lsls	r1, r3, #31
 8002e74:	d405      	bmi.n	8002e82 <_vfiprintf_r+0x2a>
 8002e76:	89ab      	ldrh	r3, [r5, #12]
 8002e78:	059a      	lsls	r2, r3, #22
 8002e7a:	d402      	bmi.n	8002e82 <_vfiprintf_r+0x2a>
 8002e7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e7e:	f7ff fec6 	bl	8002c0e <__retarget_lock_acquire_recursive>
 8002e82:	89ab      	ldrh	r3, [r5, #12]
 8002e84:	071b      	lsls	r3, r3, #28
 8002e86:	d501      	bpl.n	8002e8c <_vfiprintf_r+0x34>
 8002e88:	692b      	ldr	r3, [r5, #16]
 8002e8a:	b99b      	cbnz	r3, 8002eb4 <_vfiprintf_r+0x5c>
 8002e8c:	4629      	mov	r1, r5
 8002e8e:	4630      	mov	r0, r6
 8002e90:	f000 fb78 	bl	8003584 <__swsetup_r>
 8002e94:	b170      	cbz	r0, 8002eb4 <_vfiprintf_r+0x5c>
 8002e96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e98:	07dc      	lsls	r4, r3, #31
 8002e9a:	d504      	bpl.n	8002ea6 <_vfiprintf_r+0x4e>
 8002e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea0:	b01d      	add	sp, #116	; 0x74
 8002ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ea6:	89ab      	ldrh	r3, [r5, #12]
 8002ea8:	0598      	lsls	r0, r3, #22
 8002eaa:	d4f7      	bmi.n	8002e9c <_vfiprintf_r+0x44>
 8002eac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002eae:	f7ff feaf 	bl	8002c10 <__retarget_lock_release_recursive>
 8002eb2:	e7f3      	b.n	8002e9c <_vfiprintf_r+0x44>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8002eb8:	2320      	movs	r3, #32
 8002eba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ebe:	f8cd 800c 	str.w	r8, [sp, #12]
 8002ec2:	2330      	movs	r3, #48	; 0x30
 8002ec4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003078 <_vfiprintf_r+0x220>
 8002ec8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ecc:	f04f 0901 	mov.w	r9, #1
 8002ed0:	4623      	mov	r3, r4
 8002ed2:	469a      	mov	sl, r3
 8002ed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002ed8:	b10a      	cbz	r2, 8002ede <_vfiprintf_r+0x86>
 8002eda:	2a25      	cmp	r2, #37	; 0x25
 8002edc:	d1f9      	bne.n	8002ed2 <_vfiprintf_r+0x7a>
 8002ede:	ebba 0b04 	subs.w	fp, sl, r4
 8002ee2:	d00b      	beq.n	8002efc <_vfiprintf_r+0xa4>
 8002ee4:	465b      	mov	r3, fp
 8002ee6:	4622      	mov	r2, r4
 8002ee8:	4629      	mov	r1, r5
 8002eea:	4630      	mov	r0, r6
 8002eec:	f7ff ffa1 	bl	8002e32 <__sfputs_r>
 8002ef0:	3001      	adds	r0, #1
 8002ef2:	f000 80a9 	beq.w	8003048 <_vfiprintf_r+0x1f0>
 8002ef6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002ef8:	445a      	add	r2, fp
 8002efa:	9209      	str	r2, [sp, #36]	; 0x24
 8002efc:	f89a 3000 	ldrb.w	r3, [sl]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f000 80a1 	beq.w	8003048 <_vfiprintf_r+0x1f0>
 8002f06:	2300      	movs	r3, #0
 8002f08:	f04f 32ff 	mov.w	r2, #4294967295
 8002f0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f10:	f10a 0a01 	add.w	sl, sl, #1
 8002f14:	9304      	str	r3, [sp, #16]
 8002f16:	9307      	str	r3, [sp, #28]
 8002f18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002f1c:	931a      	str	r3, [sp, #104]	; 0x68
 8002f1e:	4654      	mov	r4, sl
 8002f20:	2205      	movs	r2, #5
 8002f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f26:	4854      	ldr	r0, [pc, #336]	; (8003078 <_vfiprintf_r+0x220>)
 8002f28:	f7fd f952 	bl	80001d0 <memchr>
 8002f2c:	9a04      	ldr	r2, [sp, #16]
 8002f2e:	b9d8      	cbnz	r0, 8002f68 <_vfiprintf_r+0x110>
 8002f30:	06d1      	lsls	r1, r2, #27
 8002f32:	bf44      	itt	mi
 8002f34:	2320      	movmi	r3, #32
 8002f36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f3a:	0713      	lsls	r3, r2, #28
 8002f3c:	bf44      	itt	mi
 8002f3e:	232b      	movmi	r3, #43	; 0x2b
 8002f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f44:	f89a 3000 	ldrb.w	r3, [sl]
 8002f48:	2b2a      	cmp	r3, #42	; 0x2a
 8002f4a:	d015      	beq.n	8002f78 <_vfiprintf_r+0x120>
 8002f4c:	9a07      	ldr	r2, [sp, #28]
 8002f4e:	4654      	mov	r4, sl
 8002f50:	2000      	movs	r0, #0
 8002f52:	f04f 0c0a 	mov.w	ip, #10
 8002f56:	4621      	mov	r1, r4
 8002f58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f5c:	3b30      	subs	r3, #48	; 0x30
 8002f5e:	2b09      	cmp	r3, #9
 8002f60:	d94d      	bls.n	8002ffe <_vfiprintf_r+0x1a6>
 8002f62:	b1b0      	cbz	r0, 8002f92 <_vfiprintf_r+0x13a>
 8002f64:	9207      	str	r2, [sp, #28]
 8002f66:	e014      	b.n	8002f92 <_vfiprintf_r+0x13a>
 8002f68:	eba0 0308 	sub.w	r3, r0, r8
 8002f6c:	fa09 f303 	lsl.w	r3, r9, r3
 8002f70:	4313      	orrs	r3, r2
 8002f72:	9304      	str	r3, [sp, #16]
 8002f74:	46a2      	mov	sl, r4
 8002f76:	e7d2      	b.n	8002f1e <_vfiprintf_r+0xc6>
 8002f78:	9b03      	ldr	r3, [sp, #12]
 8002f7a:	1d19      	adds	r1, r3, #4
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	9103      	str	r1, [sp, #12]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	bfbb      	ittet	lt
 8002f84:	425b      	neglt	r3, r3
 8002f86:	f042 0202 	orrlt.w	r2, r2, #2
 8002f8a:	9307      	strge	r3, [sp, #28]
 8002f8c:	9307      	strlt	r3, [sp, #28]
 8002f8e:	bfb8      	it	lt
 8002f90:	9204      	strlt	r2, [sp, #16]
 8002f92:	7823      	ldrb	r3, [r4, #0]
 8002f94:	2b2e      	cmp	r3, #46	; 0x2e
 8002f96:	d10c      	bne.n	8002fb2 <_vfiprintf_r+0x15a>
 8002f98:	7863      	ldrb	r3, [r4, #1]
 8002f9a:	2b2a      	cmp	r3, #42	; 0x2a
 8002f9c:	d134      	bne.n	8003008 <_vfiprintf_r+0x1b0>
 8002f9e:	9b03      	ldr	r3, [sp, #12]
 8002fa0:	1d1a      	adds	r2, r3, #4
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	9203      	str	r2, [sp, #12]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	bfb8      	it	lt
 8002faa:	f04f 33ff 	movlt.w	r3, #4294967295
 8002fae:	3402      	adds	r4, #2
 8002fb0:	9305      	str	r3, [sp, #20]
 8002fb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003088 <_vfiprintf_r+0x230>
 8002fb6:	7821      	ldrb	r1, [r4, #0]
 8002fb8:	2203      	movs	r2, #3
 8002fba:	4650      	mov	r0, sl
 8002fbc:	f7fd f908 	bl	80001d0 <memchr>
 8002fc0:	b138      	cbz	r0, 8002fd2 <_vfiprintf_r+0x17a>
 8002fc2:	9b04      	ldr	r3, [sp, #16]
 8002fc4:	eba0 000a 	sub.w	r0, r0, sl
 8002fc8:	2240      	movs	r2, #64	; 0x40
 8002fca:	4082      	lsls	r2, r0
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	3401      	adds	r4, #1
 8002fd0:	9304      	str	r3, [sp, #16]
 8002fd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fd6:	4829      	ldr	r0, [pc, #164]	; (800307c <_vfiprintf_r+0x224>)
 8002fd8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002fdc:	2206      	movs	r2, #6
 8002fde:	f7fd f8f7 	bl	80001d0 <memchr>
 8002fe2:	2800      	cmp	r0, #0
 8002fe4:	d03f      	beq.n	8003066 <_vfiprintf_r+0x20e>
 8002fe6:	4b26      	ldr	r3, [pc, #152]	; (8003080 <_vfiprintf_r+0x228>)
 8002fe8:	bb1b      	cbnz	r3, 8003032 <_vfiprintf_r+0x1da>
 8002fea:	9b03      	ldr	r3, [sp, #12]
 8002fec:	3307      	adds	r3, #7
 8002fee:	f023 0307 	bic.w	r3, r3, #7
 8002ff2:	3308      	adds	r3, #8
 8002ff4:	9303      	str	r3, [sp, #12]
 8002ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ff8:	443b      	add	r3, r7
 8002ffa:	9309      	str	r3, [sp, #36]	; 0x24
 8002ffc:	e768      	b.n	8002ed0 <_vfiprintf_r+0x78>
 8002ffe:	fb0c 3202 	mla	r2, ip, r2, r3
 8003002:	460c      	mov	r4, r1
 8003004:	2001      	movs	r0, #1
 8003006:	e7a6      	b.n	8002f56 <_vfiprintf_r+0xfe>
 8003008:	2300      	movs	r3, #0
 800300a:	3401      	adds	r4, #1
 800300c:	9305      	str	r3, [sp, #20]
 800300e:	4619      	mov	r1, r3
 8003010:	f04f 0c0a 	mov.w	ip, #10
 8003014:	4620      	mov	r0, r4
 8003016:	f810 2b01 	ldrb.w	r2, [r0], #1
 800301a:	3a30      	subs	r2, #48	; 0x30
 800301c:	2a09      	cmp	r2, #9
 800301e:	d903      	bls.n	8003028 <_vfiprintf_r+0x1d0>
 8003020:	2b00      	cmp	r3, #0
 8003022:	d0c6      	beq.n	8002fb2 <_vfiprintf_r+0x15a>
 8003024:	9105      	str	r1, [sp, #20]
 8003026:	e7c4      	b.n	8002fb2 <_vfiprintf_r+0x15a>
 8003028:	fb0c 2101 	mla	r1, ip, r1, r2
 800302c:	4604      	mov	r4, r0
 800302e:	2301      	movs	r3, #1
 8003030:	e7f0      	b.n	8003014 <_vfiprintf_r+0x1bc>
 8003032:	ab03      	add	r3, sp, #12
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	462a      	mov	r2, r5
 8003038:	4b12      	ldr	r3, [pc, #72]	; (8003084 <_vfiprintf_r+0x22c>)
 800303a:	a904      	add	r1, sp, #16
 800303c:	4630      	mov	r0, r6
 800303e:	f3af 8000 	nop.w
 8003042:	4607      	mov	r7, r0
 8003044:	1c78      	adds	r0, r7, #1
 8003046:	d1d6      	bne.n	8002ff6 <_vfiprintf_r+0x19e>
 8003048:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800304a:	07d9      	lsls	r1, r3, #31
 800304c:	d405      	bmi.n	800305a <_vfiprintf_r+0x202>
 800304e:	89ab      	ldrh	r3, [r5, #12]
 8003050:	059a      	lsls	r2, r3, #22
 8003052:	d402      	bmi.n	800305a <_vfiprintf_r+0x202>
 8003054:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003056:	f7ff fddb 	bl	8002c10 <__retarget_lock_release_recursive>
 800305a:	89ab      	ldrh	r3, [r5, #12]
 800305c:	065b      	lsls	r3, r3, #25
 800305e:	f53f af1d 	bmi.w	8002e9c <_vfiprintf_r+0x44>
 8003062:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003064:	e71c      	b.n	8002ea0 <_vfiprintf_r+0x48>
 8003066:	ab03      	add	r3, sp, #12
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	462a      	mov	r2, r5
 800306c:	4b05      	ldr	r3, [pc, #20]	; (8003084 <_vfiprintf_r+0x22c>)
 800306e:	a904      	add	r1, sp, #16
 8003070:	4630      	mov	r0, r6
 8003072:	f000 f879 	bl	8003168 <_printf_i>
 8003076:	e7e4      	b.n	8003042 <_vfiprintf_r+0x1ea>
 8003078:	08003798 	.word	0x08003798
 800307c:	080037a2 	.word	0x080037a2
 8003080:	00000000 	.word	0x00000000
 8003084:	08002e33 	.word	0x08002e33
 8003088:	0800379e 	.word	0x0800379e

0800308c <_printf_common>:
 800308c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003090:	4616      	mov	r6, r2
 8003092:	4699      	mov	r9, r3
 8003094:	688a      	ldr	r2, [r1, #8]
 8003096:	690b      	ldr	r3, [r1, #16]
 8003098:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800309c:	4293      	cmp	r3, r2
 800309e:	bfb8      	it	lt
 80030a0:	4613      	movlt	r3, r2
 80030a2:	6033      	str	r3, [r6, #0]
 80030a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80030a8:	4607      	mov	r7, r0
 80030aa:	460c      	mov	r4, r1
 80030ac:	b10a      	cbz	r2, 80030b2 <_printf_common+0x26>
 80030ae:	3301      	adds	r3, #1
 80030b0:	6033      	str	r3, [r6, #0]
 80030b2:	6823      	ldr	r3, [r4, #0]
 80030b4:	0699      	lsls	r1, r3, #26
 80030b6:	bf42      	ittt	mi
 80030b8:	6833      	ldrmi	r3, [r6, #0]
 80030ba:	3302      	addmi	r3, #2
 80030bc:	6033      	strmi	r3, [r6, #0]
 80030be:	6825      	ldr	r5, [r4, #0]
 80030c0:	f015 0506 	ands.w	r5, r5, #6
 80030c4:	d106      	bne.n	80030d4 <_printf_common+0x48>
 80030c6:	f104 0a19 	add.w	sl, r4, #25
 80030ca:	68e3      	ldr	r3, [r4, #12]
 80030cc:	6832      	ldr	r2, [r6, #0]
 80030ce:	1a9b      	subs	r3, r3, r2
 80030d0:	42ab      	cmp	r3, r5
 80030d2:	dc26      	bgt.n	8003122 <_printf_common+0x96>
 80030d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80030d8:	1e13      	subs	r3, r2, #0
 80030da:	6822      	ldr	r2, [r4, #0]
 80030dc:	bf18      	it	ne
 80030de:	2301      	movne	r3, #1
 80030e0:	0692      	lsls	r2, r2, #26
 80030e2:	d42b      	bmi.n	800313c <_printf_common+0xb0>
 80030e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030e8:	4649      	mov	r1, r9
 80030ea:	4638      	mov	r0, r7
 80030ec:	47c0      	blx	r8
 80030ee:	3001      	adds	r0, #1
 80030f0:	d01e      	beq.n	8003130 <_printf_common+0xa4>
 80030f2:	6823      	ldr	r3, [r4, #0]
 80030f4:	6922      	ldr	r2, [r4, #16]
 80030f6:	f003 0306 	and.w	r3, r3, #6
 80030fa:	2b04      	cmp	r3, #4
 80030fc:	bf02      	ittt	eq
 80030fe:	68e5      	ldreq	r5, [r4, #12]
 8003100:	6833      	ldreq	r3, [r6, #0]
 8003102:	1aed      	subeq	r5, r5, r3
 8003104:	68a3      	ldr	r3, [r4, #8]
 8003106:	bf0c      	ite	eq
 8003108:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800310c:	2500      	movne	r5, #0
 800310e:	4293      	cmp	r3, r2
 8003110:	bfc4      	itt	gt
 8003112:	1a9b      	subgt	r3, r3, r2
 8003114:	18ed      	addgt	r5, r5, r3
 8003116:	2600      	movs	r6, #0
 8003118:	341a      	adds	r4, #26
 800311a:	42b5      	cmp	r5, r6
 800311c:	d11a      	bne.n	8003154 <_printf_common+0xc8>
 800311e:	2000      	movs	r0, #0
 8003120:	e008      	b.n	8003134 <_printf_common+0xa8>
 8003122:	2301      	movs	r3, #1
 8003124:	4652      	mov	r2, sl
 8003126:	4649      	mov	r1, r9
 8003128:	4638      	mov	r0, r7
 800312a:	47c0      	blx	r8
 800312c:	3001      	adds	r0, #1
 800312e:	d103      	bne.n	8003138 <_printf_common+0xac>
 8003130:	f04f 30ff 	mov.w	r0, #4294967295
 8003134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003138:	3501      	adds	r5, #1
 800313a:	e7c6      	b.n	80030ca <_printf_common+0x3e>
 800313c:	18e1      	adds	r1, r4, r3
 800313e:	1c5a      	adds	r2, r3, #1
 8003140:	2030      	movs	r0, #48	; 0x30
 8003142:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003146:	4422      	add	r2, r4
 8003148:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800314c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003150:	3302      	adds	r3, #2
 8003152:	e7c7      	b.n	80030e4 <_printf_common+0x58>
 8003154:	2301      	movs	r3, #1
 8003156:	4622      	mov	r2, r4
 8003158:	4649      	mov	r1, r9
 800315a:	4638      	mov	r0, r7
 800315c:	47c0      	blx	r8
 800315e:	3001      	adds	r0, #1
 8003160:	d0e6      	beq.n	8003130 <_printf_common+0xa4>
 8003162:	3601      	adds	r6, #1
 8003164:	e7d9      	b.n	800311a <_printf_common+0x8e>
	...

08003168 <_printf_i>:
 8003168:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800316c:	7e0f      	ldrb	r7, [r1, #24]
 800316e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003170:	2f78      	cmp	r7, #120	; 0x78
 8003172:	4691      	mov	r9, r2
 8003174:	4680      	mov	r8, r0
 8003176:	460c      	mov	r4, r1
 8003178:	469a      	mov	sl, r3
 800317a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800317e:	d807      	bhi.n	8003190 <_printf_i+0x28>
 8003180:	2f62      	cmp	r7, #98	; 0x62
 8003182:	d80a      	bhi.n	800319a <_printf_i+0x32>
 8003184:	2f00      	cmp	r7, #0
 8003186:	f000 80d4 	beq.w	8003332 <_printf_i+0x1ca>
 800318a:	2f58      	cmp	r7, #88	; 0x58
 800318c:	f000 80c0 	beq.w	8003310 <_printf_i+0x1a8>
 8003190:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003194:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003198:	e03a      	b.n	8003210 <_printf_i+0xa8>
 800319a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800319e:	2b15      	cmp	r3, #21
 80031a0:	d8f6      	bhi.n	8003190 <_printf_i+0x28>
 80031a2:	a101      	add	r1, pc, #4	; (adr r1, 80031a8 <_printf_i+0x40>)
 80031a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80031a8:	08003201 	.word	0x08003201
 80031ac:	08003215 	.word	0x08003215
 80031b0:	08003191 	.word	0x08003191
 80031b4:	08003191 	.word	0x08003191
 80031b8:	08003191 	.word	0x08003191
 80031bc:	08003191 	.word	0x08003191
 80031c0:	08003215 	.word	0x08003215
 80031c4:	08003191 	.word	0x08003191
 80031c8:	08003191 	.word	0x08003191
 80031cc:	08003191 	.word	0x08003191
 80031d0:	08003191 	.word	0x08003191
 80031d4:	08003319 	.word	0x08003319
 80031d8:	08003241 	.word	0x08003241
 80031dc:	080032d3 	.word	0x080032d3
 80031e0:	08003191 	.word	0x08003191
 80031e4:	08003191 	.word	0x08003191
 80031e8:	0800333b 	.word	0x0800333b
 80031ec:	08003191 	.word	0x08003191
 80031f0:	08003241 	.word	0x08003241
 80031f4:	08003191 	.word	0x08003191
 80031f8:	08003191 	.word	0x08003191
 80031fc:	080032db 	.word	0x080032db
 8003200:	682b      	ldr	r3, [r5, #0]
 8003202:	1d1a      	adds	r2, r3, #4
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	602a      	str	r2, [r5, #0]
 8003208:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800320c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003210:	2301      	movs	r3, #1
 8003212:	e09f      	b.n	8003354 <_printf_i+0x1ec>
 8003214:	6820      	ldr	r0, [r4, #0]
 8003216:	682b      	ldr	r3, [r5, #0]
 8003218:	0607      	lsls	r7, r0, #24
 800321a:	f103 0104 	add.w	r1, r3, #4
 800321e:	6029      	str	r1, [r5, #0]
 8003220:	d501      	bpl.n	8003226 <_printf_i+0xbe>
 8003222:	681e      	ldr	r6, [r3, #0]
 8003224:	e003      	b.n	800322e <_printf_i+0xc6>
 8003226:	0646      	lsls	r6, r0, #25
 8003228:	d5fb      	bpl.n	8003222 <_printf_i+0xba>
 800322a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800322e:	2e00      	cmp	r6, #0
 8003230:	da03      	bge.n	800323a <_printf_i+0xd2>
 8003232:	232d      	movs	r3, #45	; 0x2d
 8003234:	4276      	negs	r6, r6
 8003236:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800323a:	485a      	ldr	r0, [pc, #360]	; (80033a4 <_printf_i+0x23c>)
 800323c:	230a      	movs	r3, #10
 800323e:	e012      	b.n	8003266 <_printf_i+0xfe>
 8003240:	682b      	ldr	r3, [r5, #0]
 8003242:	6820      	ldr	r0, [r4, #0]
 8003244:	1d19      	adds	r1, r3, #4
 8003246:	6029      	str	r1, [r5, #0]
 8003248:	0605      	lsls	r5, r0, #24
 800324a:	d501      	bpl.n	8003250 <_printf_i+0xe8>
 800324c:	681e      	ldr	r6, [r3, #0]
 800324e:	e002      	b.n	8003256 <_printf_i+0xee>
 8003250:	0641      	lsls	r1, r0, #25
 8003252:	d5fb      	bpl.n	800324c <_printf_i+0xe4>
 8003254:	881e      	ldrh	r6, [r3, #0]
 8003256:	4853      	ldr	r0, [pc, #332]	; (80033a4 <_printf_i+0x23c>)
 8003258:	2f6f      	cmp	r7, #111	; 0x6f
 800325a:	bf0c      	ite	eq
 800325c:	2308      	moveq	r3, #8
 800325e:	230a      	movne	r3, #10
 8003260:	2100      	movs	r1, #0
 8003262:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003266:	6865      	ldr	r5, [r4, #4]
 8003268:	60a5      	str	r5, [r4, #8]
 800326a:	2d00      	cmp	r5, #0
 800326c:	bfa2      	ittt	ge
 800326e:	6821      	ldrge	r1, [r4, #0]
 8003270:	f021 0104 	bicge.w	r1, r1, #4
 8003274:	6021      	strge	r1, [r4, #0]
 8003276:	b90e      	cbnz	r6, 800327c <_printf_i+0x114>
 8003278:	2d00      	cmp	r5, #0
 800327a:	d04b      	beq.n	8003314 <_printf_i+0x1ac>
 800327c:	4615      	mov	r5, r2
 800327e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003282:	fb03 6711 	mls	r7, r3, r1, r6
 8003286:	5dc7      	ldrb	r7, [r0, r7]
 8003288:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800328c:	4637      	mov	r7, r6
 800328e:	42bb      	cmp	r3, r7
 8003290:	460e      	mov	r6, r1
 8003292:	d9f4      	bls.n	800327e <_printf_i+0x116>
 8003294:	2b08      	cmp	r3, #8
 8003296:	d10b      	bne.n	80032b0 <_printf_i+0x148>
 8003298:	6823      	ldr	r3, [r4, #0]
 800329a:	07de      	lsls	r6, r3, #31
 800329c:	d508      	bpl.n	80032b0 <_printf_i+0x148>
 800329e:	6923      	ldr	r3, [r4, #16]
 80032a0:	6861      	ldr	r1, [r4, #4]
 80032a2:	4299      	cmp	r1, r3
 80032a4:	bfde      	ittt	le
 80032a6:	2330      	movle	r3, #48	; 0x30
 80032a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80032ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80032b0:	1b52      	subs	r2, r2, r5
 80032b2:	6122      	str	r2, [r4, #16]
 80032b4:	f8cd a000 	str.w	sl, [sp]
 80032b8:	464b      	mov	r3, r9
 80032ba:	aa03      	add	r2, sp, #12
 80032bc:	4621      	mov	r1, r4
 80032be:	4640      	mov	r0, r8
 80032c0:	f7ff fee4 	bl	800308c <_printf_common>
 80032c4:	3001      	adds	r0, #1
 80032c6:	d14a      	bne.n	800335e <_printf_i+0x1f6>
 80032c8:	f04f 30ff 	mov.w	r0, #4294967295
 80032cc:	b004      	add	sp, #16
 80032ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032d2:	6823      	ldr	r3, [r4, #0]
 80032d4:	f043 0320 	orr.w	r3, r3, #32
 80032d8:	6023      	str	r3, [r4, #0]
 80032da:	4833      	ldr	r0, [pc, #204]	; (80033a8 <_printf_i+0x240>)
 80032dc:	2778      	movs	r7, #120	; 0x78
 80032de:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80032e2:	6823      	ldr	r3, [r4, #0]
 80032e4:	6829      	ldr	r1, [r5, #0]
 80032e6:	061f      	lsls	r7, r3, #24
 80032e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80032ec:	d402      	bmi.n	80032f4 <_printf_i+0x18c>
 80032ee:	065f      	lsls	r7, r3, #25
 80032f0:	bf48      	it	mi
 80032f2:	b2b6      	uxthmi	r6, r6
 80032f4:	07df      	lsls	r7, r3, #31
 80032f6:	bf48      	it	mi
 80032f8:	f043 0320 	orrmi.w	r3, r3, #32
 80032fc:	6029      	str	r1, [r5, #0]
 80032fe:	bf48      	it	mi
 8003300:	6023      	strmi	r3, [r4, #0]
 8003302:	b91e      	cbnz	r6, 800330c <_printf_i+0x1a4>
 8003304:	6823      	ldr	r3, [r4, #0]
 8003306:	f023 0320 	bic.w	r3, r3, #32
 800330a:	6023      	str	r3, [r4, #0]
 800330c:	2310      	movs	r3, #16
 800330e:	e7a7      	b.n	8003260 <_printf_i+0xf8>
 8003310:	4824      	ldr	r0, [pc, #144]	; (80033a4 <_printf_i+0x23c>)
 8003312:	e7e4      	b.n	80032de <_printf_i+0x176>
 8003314:	4615      	mov	r5, r2
 8003316:	e7bd      	b.n	8003294 <_printf_i+0x12c>
 8003318:	682b      	ldr	r3, [r5, #0]
 800331a:	6826      	ldr	r6, [r4, #0]
 800331c:	6961      	ldr	r1, [r4, #20]
 800331e:	1d18      	adds	r0, r3, #4
 8003320:	6028      	str	r0, [r5, #0]
 8003322:	0635      	lsls	r5, r6, #24
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	d501      	bpl.n	800332c <_printf_i+0x1c4>
 8003328:	6019      	str	r1, [r3, #0]
 800332a:	e002      	b.n	8003332 <_printf_i+0x1ca>
 800332c:	0670      	lsls	r0, r6, #25
 800332e:	d5fb      	bpl.n	8003328 <_printf_i+0x1c0>
 8003330:	8019      	strh	r1, [r3, #0]
 8003332:	2300      	movs	r3, #0
 8003334:	6123      	str	r3, [r4, #16]
 8003336:	4615      	mov	r5, r2
 8003338:	e7bc      	b.n	80032b4 <_printf_i+0x14c>
 800333a:	682b      	ldr	r3, [r5, #0]
 800333c:	1d1a      	adds	r2, r3, #4
 800333e:	602a      	str	r2, [r5, #0]
 8003340:	681d      	ldr	r5, [r3, #0]
 8003342:	6862      	ldr	r2, [r4, #4]
 8003344:	2100      	movs	r1, #0
 8003346:	4628      	mov	r0, r5
 8003348:	f7fc ff42 	bl	80001d0 <memchr>
 800334c:	b108      	cbz	r0, 8003352 <_printf_i+0x1ea>
 800334e:	1b40      	subs	r0, r0, r5
 8003350:	6060      	str	r0, [r4, #4]
 8003352:	6863      	ldr	r3, [r4, #4]
 8003354:	6123      	str	r3, [r4, #16]
 8003356:	2300      	movs	r3, #0
 8003358:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800335c:	e7aa      	b.n	80032b4 <_printf_i+0x14c>
 800335e:	6923      	ldr	r3, [r4, #16]
 8003360:	462a      	mov	r2, r5
 8003362:	4649      	mov	r1, r9
 8003364:	4640      	mov	r0, r8
 8003366:	47d0      	blx	sl
 8003368:	3001      	adds	r0, #1
 800336a:	d0ad      	beq.n	80032c8 <_printf_i+0x160>
 800336c:	6823      	ldr	r3, [r4, #0]
 800336e:	079b      	lsls	r3, r3, #30
 8003370:	d413      	bmi.n	800339a <_printf_i+0x232>
 8003372:	68e0      	ldr	r0, [r4, #12]
 8003374:	9b03      	ldr	r3, [sp, #12]
 8003376:	4298      	cmp	r0, r3
 8003378:	bfb8      	it	lt
 800337a:	4618      	movlt	r0, r3
 800337c:	e7a6      	b.n	80032cc <_printf_i+0x164>
 800337e:	2301      	movs	r3, #1
 8003380:	4632      	mov	r2, r6
 8003382:	4649      	mov	r1, r9
 8003384:	4640      	mov	r0, r8
 8003386:	47d0      	blx	sl
 8003388:	3001      	adds	r0, #1
 800338a:	d09d      	beq.n	80032c8 <_printf_i+0x160>
 800338c:	3501      	adds	r5, #1
 800338e:	68e3      	ldr	r3, [r4, #12]
 8003390:	9903      	ldr	r1, [sp, #12]
 8003392:	1a5b      	subs	r3, r3, r1
 8003394:	42ab      	cmp	r3, r5
 8003396:	dcf2      	bgt.n	800337e <_printf_i+0x216>
 8003398:	e7eb      	b.n	8003372 <_printf_i+0x20a>
 800339a:	2500      	movs	r5, #0
 800339c:	f104 0619 	add.w	r6, r4, #25
 80033a0:	e7f5      	b.n	800338e <_printf_i+0x226>
 80033a2:	bf00      	nop
 80033a4:	080037a9 	.word	0x080037a9
 80033a8:	080037ba 	.word	0x080037ba

080033ac <__sflush_r>:
 80033ac:	898a      	ldrh	r2, [r1, #12]
 80033ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033b2:	4605      	mov	r5, r0
 80033b4:	0710      	lsls	r0, r2, #28
 80033b6:	460c      	mov	r4, r1
 80033b8:	d458      	bmi.n	800346c <__sflush_r+0xc0>
 80033ba:	684b      	ldr	r3, [r1, #4]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	dc05      	bgt.n	80033cc <__sflush_r+0x20>
 80033c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	dc02      	bgt.n	80033cc <__sflush_r+0x20>
 80033c6:	2000      	movs	r0, #0
 80033c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80033ce:	2e00      	cmp	r6, #0
 80033d0:	d0f9      	beq.n	80033c6 <__sflush_r+0x1a>
 80033d2:	2300      	movs	r3, #0
 80033d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80033d8:	682f      	ldr	r7, [r5, #0]
 80033da:	6a21      	ldr	r1, [r4, #32]
 80033dc:	602b      	str	r3, [r5, #0]
 80033de:	d032      	beq.n	8003446 <__sflush_r+0x9a>
 80033e0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80033e2:	89a3      	ldrh	r3, [r4, #12]
 80033e4:	075a      	lsls	r2, r3, #29
 80033e6:	d505      	bpl.n	80033f4 <__sflush_r+0x48>
 80033e8:	6863      	ldr	r3, [r4, #4]
 80033ea:	1ac0      	subs	r0, r0, r3
 80033ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80033ee:	b10b      	cbz	r3, 80033f4 <__sflush_r+0x48>
 80033f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80033f2:	1ac0      	subs	r0, r0, r3
 80033f4:	2300      	movs	r3, #0
 80033f6:	4602      	mov	r2, r0
 80033f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80033fa:	6a21      	ldr	r1, [r4, #32]
 80033fc:	4628      	mov	r0, r5
 80033fe:	47b0      	blx	r6
 8003400:	1c43      	adds	r3, r0, #1
 8003402:	89a3      	ldrh	r3, [r4, #12]
 8003404:	d106      	bne.n	8003414 <__sflush_r+0x68>
 8003406:	6829      	ldr	r1, [r5, #0]
 8003408:	291d      	cmp	r1, #29
 800340a:	d82b      	bhi.n	8003464 <__sflush_r+0xb8>
 800340c:	4a29      	ldr	r2, [pc, #164]	; (80034b4 <__sflush_r+0x108>)
 800340e:	410a      	asrs	r2, r1
 8003410:	07d6      	lsls	r6, r2, #31
 8003412:	d427      	bmi.n	8003464 <__sflush_r+0xb8>
 8003414:	2200      	movs	r2, #0
 8003416:	6062      	str	r2, [r4, #4]
 8003418:	04d9      	lsls	r1, r3, #19
 800341a:	6922      	ldr	r2, [r4, #16]
 800341c:	6022      	str	r2, [r4, #0]
 800341e:	d504      	bpl.n	800342a <__sflush_r+0x7e>
 8003420:	1c42      	adds	r2, r0, #1
 8003422:	d101      	bne.n	8003428 <__sflush_r+0x7c>
 8003424:	682b      	ldr	r3, [r5, #0]
 8003426:	b903      	cbnz	r3, 800342a <__sflush_r+0x7e>
 8003428:	6560      	str	r0, [r4, #84]	; 0x54
 800342a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800342c:	602f      	str	r7, [r5, #0]
 800342e:	2900      	cmp	r1, #0
 8003430:	d0c9      	beq.n	80033c6 <__sflush_r+0x1a>
 8003432:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003436:	4299      	cmp	r1, r3
 8003438:	d002      	beq.n	8003440 <__sflush_r+0x94>
 800343a:	4628      	mov	r0, r5
 800343c:	f7ff fbea 	bl	8002c14 <_free_r>
 8003440:	2000      	movs	r0, #0
 8003442:	6360      	str	r0, [r4, #52]	; 0x34
 8003444:	e7c0      	b.n	80033c8 <__sflush_r+0x1c>
 8003446:	2301      	movs	r3, #1
 8003448:	4628      	mov	r0, r5
 800344a:	47b0      	blx	r6
 800344c:	1c41      	adds	r1, r0, #1
 800344e:	d1c8      	bne.n	80033e2 <__sflush_r+0x36>
 8003450:	682b      	ldr	r3, [r5, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d0c5      	beq.n	80033e2 <__sflush_r+0x36>
 8003456:	2b1d      	cmp	r3, #29
 8003458:	d001      	beq.n	800345e <__sflush_r+0xb2>
 800345a:	2b16      	cmp	r3, #22
 800345c:	d101      	bne.n	8003462 <__sflush_r+0xb6>
 800345e:	602f      	str	r7, [r5, #0]
 8003460:	e7b1      	b.n	80033c6 <__sflush_r+0x1a>
 8003462:	89a3      	ldrh	r3, [r4, #12]
 8003464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003468:	81a3      	strh	r3, [r4, #12]
 800346a:	e7ad      	b.n	80033c8 <__sflush_r+0x1c>
 800346c:	690f      	ldr	r7, [r1, #16]
 800346e:	2f00      	cmp	r7, #0
 8003470:	d0a9      	beq.n	80033c6 <__sflush_r+0x1a>
 8003472:	0793      	lsls	r3, r2, #30
 8003474:	680e      	ldr	r6, [r1, #0]
 8003476:	bf08      	it	eq
 8003478:	694b      	ldreq	r3, [r1, #20]
 800347a:	600f      	str	r7, [r1, #0]
 800347c:	bf18      	it	ne
 800347e:	2300      	movne	r3, #0
 8003480:	eba6 0807 	sub.w	r8, r6, r7
 8003484:	608b      	str	r3, [r1, #8]
 8003486:	f1b8 0f00 	cmp.w	r8, #0
 800348a:	dd9c      	ble.n	80033c6 <__sflush_r+0x1a>
 800348c:	6a21      	ldr	r1, [r4, #32]
 800348e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003490:	4643      	mov	r3, r8
 8003492:	463a      	mov	r2, r7
 8003494:	4628      	mov	r0, r5
 8003496:	47b0      	blx	r6
 8003498:	2800      	cmp	r0, #0
 800349a:	dc06      	bgt.n	80034aa <__sflush_r+0xfe>
 800349c:	89a3      	ldrh	r3, [r4, #12]
 800349e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034a2:	81a3      	strh	r3, [r4, #12]
 80034a4:	f04f 30ff 	mov.w	r0, #4294967295
 80034a8:	e78e      	b.n	80033c8 <__sflush_r+0x1c>
 80034aa:	4407      	add	r7, r0
 80034ac:	eba8 0800 	sub.w	r8, r8, r0
 80034b0:	e7e9      	b.n	8003486 <__sflush_r+0xda>
 80034b2:	bf00      	nop
 80034b4:	dfbffffe 	.word	0xdfbffffe

080034b8 <_fflush_r>:
 80034b8:	b538      	push	{r3, r4, r5, lr}
 80034ba:	690b      	ldr	r3, [r1, #16]
 80034bc:	4605      	mov	r5, r0
 80034be:	460c      	mov	r4, r1
 80034c0:	b913      	cbnz	r3, 80034c8 <_fflush_r+0x10>
 80034c2:	2500      	movs	r5, #0
 80034c4:	4628      	mov	r0, r5
 80034c6:	bd38      	pop	{r3, r4, r5, pc}
 80034c8:	b118      	cbz	r0, 80034d2 <_fflush_r+0x1a>
 80034ca:	6a03      	ldr	r3, [r0, #32]
 80034cc:	b90b      	cbnz	r3, 80034d2 <_fflush_r+0x1a>
 80034ce:	f7ff fa99 	bl	8002a04 <__sinit>
 80034d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d0f3      	beq.n	80034c2 <_fflush_r+0xa>
 80034da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80034dc:	07d0      	lsls	r0, r2, #31
 80034de:	d404      	bmi.n	80034ea <_fflush_r+0x32>
 80034e0:	0599      	lsls	r1, r3, #22
 80034e2:	d402      	bmi.n	80034ea <_fflush_r+0x32>
 80034e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80034e6:	f7ff fb92 	bl	8002c0e <__retarget_lock_acquire_recursive>
 80034ea:	4628      	mov	r0, r5
 80034ec:	4621      	mov	r1, r4
 80034ee:	f7ff ff5d 	bl	80033ac <__sflush_r>
 80034f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80034f4:	07da      	lsls	r2, r3, #31
 80034f6:	4605      	mov	r5, r0
 80034f8:	d4e4      	bmi.n	80034c4 <_fflush_r+0xc>
 80034fa:	89a3      	ldrh	r3, [r4, #12]
 80034fc:	059b      	lsls	r3, r3, #22
 80034fe:	d4e1      	bmi.n	80034c4 <_fflush_r+0xc>
 8003500:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003502:	f7ff fb85 	bl	8002c10 <__retarget_lock_release_recursive>
 8003506:	e7dd      	b.n	80034c4 <_fflush_r+0xc>

08003508 <__swbuf_r>:
 8003508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800350a:	460e      	mov	r6, r1
 800350c:	4614      	mov	r4, r2
 800350e:	4605      	mov	r5, r0
 8003510:	b118      	cbz	r0, 800351a <__swbuf_r+0x12>
 8003512:	6a03      	ldr	r3, [r0, #32]
 8003514:	b90b      	cbnz	r3, 800351a <__swbuf_r+0x12>
 8003516:	f7ff fa75 	bl	8002a04 <__sinit>
 800351a:	69a3      	ldr	r3, [r4, #24]
 800351c:	60a3      	str	r3, [r4, #8]
 800351e:	89a3      	ldrh	r3, [r4, #12]
 8003520:	071a      	lsls	r2, r3, #28
 8003522:	d525      	bpl.n	8003570 <__swbuf_r+0x68>
 8003524:	6923      	ldr	r3, [r4, #16]
 8003526:	b31b      	cbz	r3, 8003570 <__swbuf_r+0x68>
 8003528:	6823      	ldr	r3, [r4, #0]
 800352a:	6922      	ldr	r2, [r4, #16]
 800352c:	1a98      	subs	r0, r3, r2
 800352e:	6963      	ldr	r3, [r4, #20]
 8003530:	b2f6      	uxtb	r6, r6
 8003532:	4283      	cmp	r3, r0
 8003534:	4637      	mov	r7, r6
 8003536:	dc04      	bgt.n	8003542 <__swbuf_r+0x3a>
 8003538:	4621      	mov	r1, r4
 800353a:	4628      	mov	r0, r5
 800353c:	f7ff ffbc 	bl	80034b8 <_fflush_r>
 8003540:	b9e0      	cbnz	r0, 800357c <__swbuf_r+0x74>
 8003542:	68a3      	ldr	r3, [r4, #8]
 8003544:	3b01      	subs	r3, #1
 8003546:	60a3      	str	r3, [r4, #8]
 8003548:	6823      	ldr	r3, [r4, #0]
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	6022      	str	r2, [r4, #0]
 800354e:	701e      	strb	r6, [r3, #0]
 8003550:	6962      	ldr	r2, [r4, #20]
 8003552:	1c43      	adds	r3, r0, #1
 8003554:	429a      	cmp	r2, r3
 8003556:	d004      	beq.n	8003562 <__swbuf_r+0x5a>
 8003558:	89a3      	ldrh	r3, [r4, #12]
 800355a:	07db      	lsls	r3, r3, #31
 800355c:	d506      	bpl.n	800356c <__swbuf_r+0x64>
 800355e:	2e0a      	cmp	r6, #10
 8003560:	d104      	bne.n	800356c <__swbuf_r+0x64>
 8003562:	4621      	mov	r1, r4
 8003564:	4628      	mov	r0, r5
 8003566:	f7ff ffa7 	bl	80034b8 <_fflush_r>
 800356a:	b938      	cbnz	r0, 800357c <__swbuf_r+0x74>
 800356c:	4638      	mov	r0, r7
 800356e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003570:	4621      	mov	r1, r4
 8003572:	4628      	mov	r0, r5
 8003574:	f000 f806 	bl	8003584 <__swsetup_r>
 8003578:	2800      	cmp	r0, #0
 800357a:	d0d5      	beq.n	8003528 <__swbuf_r+0x20>
 800357c:	f04f 37ff 	mov.w	r7, #4294967295
 8003580:	e7f4      	b.n	800356c <__swbuf_r+0x64>
	...

08003584 <__swsetup_r>:
 8003584:	b538      	push	{r3, r4, r5, lr}
 8003586:	4b2a      	ldr	r3, [pc, #168]	; (8003630 <__swsetup_r+0xac>)
 8003588:	4605      	mov	r5, r0
 800358a:	6818      	ldr	r0, [r3, #0]
 800358c:	460c      	mov	r4, r1
 800358e:	b118      	cbz	r0, 8003598 <__swsetup_r+0x14>
 8003590:	6a03      	ldr	r3, [r0, #32]
 8003592:	b90b      	cbnz	r3, 8003598 <__swsetup_r+0x14>
 8003594:	f7ff fa36 	bl	8002a04 <__sinit>
 8003598:	89a3      	ldrh	r3, [r4, #12]
 800359a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800359e:	0718      	lsls	r0, r3, #28
 80035a0:	d422      	bmi.n	80035e8 <__swsetup_r+0x64>
 80035a2:	06d9      	lsls	r1, r3, #27
 80035a4:	d407      	bmi.n	80035b6 <__swsetup_r+0x32>
 80035a6:	2309      	movs	r3, #9
 80035a8:	602b      	str	r3, [r5, #0]
 80035aa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80035ae:	81a3      	strh	r3, [r4, #12]
 80035b0:	f04f 30ff 	mov.w	r0, #4294967295
 80035b4:	e034      	b.n	8003620 <__swsetup_r+0x9c>
 80035b6:	0758      	lsls	r0, r3, #29
 80035b8:	d512      	bpl.n	80035e0 <__swsetup_r+0x5c>
 80035ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035bc:	b141      	cbz	r1, 80035d0 <__swsetup_r+0x4c>
 80035be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035c2:	4299      	cmp	r1, r3
 80035c4:	d002      	beq.n	80035cc <__swsetup_r+0x48>
 80035c6:	4628      	mov	r0, r5
 80035c8:	f7ff fb24 	bl	8002c14 <_free_r>
 80035cc:	2300      	movs	r3, #0
 80035ce:	6363      	str	r3, [r4, #52]	; 0x34
 80035d0:	89a3      	ldrh	r3, [r4, #12]
 80035d2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80035d6:	81a3      	strh	r3, [r4, #12]
 80035d8:	2300      	movs	r3, #0
 80035da:	6063      	str	r3, [r4, #4]
 80035dc:	6923      	ldr	r3, [r4, #16]
 80035de:	6023      	str	r3, [r4, #0]
 80035e0:	89a3      	ldrh	r3, [r4, #12]
 80035e2:	f043 0308 	orr.w	r3, r3, #8
 80035e6:	81a3      	strh	r3, [r4, #12]
 80035e8:	6923      	ldr	r3, [r4, #16]
 80035ea:	b94b      	cbnz	r3, 8003600 <__swsetup_r+0x7c>
 80035ec:	89a3      	ldrh	r3, [r4, #12]
 80035ee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80035f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035f6:	d003      	beq.n	8003600 <__swsetup_r+0x7c>
 80035f8:	4621      	mov	r1, r4
 80035fa:	4628      	mov	r0, r5
 80035fc:	f000 f850 	bl	80036a0 <__smakebuf_r>
 8003600:	89a0      	ldrh	r0, [r4, #12]
 8003602:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003606:	f010 0301 	ands.w	r3, r0, #1
 800360a:	d00a      	beq.n	8003622 <__swsetup_r+0x9e>
 800360c:	2300      	movs	r3, #0
 800360e:	60a3      	str	r3, [r4, #8]
 8003610:	6963      	ldr	r3, [r4, #20]
 8003612:	425b      	negs	r3, r3
 8003614:	61a3      	str	r3, [r4, #24]
 8003616:	6923      	ldr	r3, [r4, #16]
 8003618:	b943      	cbnz	r3, 800362c <__swsetup_r+0xa8>
 800361a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800361e:	d1c4      	bne.n	80035aa <__swsetup_r+0x26>
 8003620:	bd38      	pop	{r3, r4, r5, pc}
 8003622:	0781      	lsls	r1, r0, #30
 8003624:	bf58      	it	pl
 8003626:	6963      	ldrpl	r3, [r4, #20]
 8003628:	60a3      	str	r3, [r4, #8]
 800362a:	e7f4      	b.n	8003616 <__swsetup_r+0x92>
 800362c:	2000      	movs	r0, #0
 800362e:	e7f7      	b.n	8003620 <__swsetup_r+0x9c>
 8003630:	20000068 	.word	0x20000068

08003634 <_sbrk_r>:
 8003634:	b538      	push	{r3, r4, r5, lr}
 8003636:	4d06      	ldr	r5, [pc, #24]	; (8003650 <_sbrk_r+0x1c>)
 8003638:	2300      	movs	r3, #0
 800363a:	4604      	mov	r4, r0
 800363c:	4608      	mov	r0, r1
 800363e:	602b      	str	r3, [r5, #0]
 8003640:	f7fd fb0a 	bl	8000c58 <_sbrk>
 8003644:	1c43      	adds	r3, r0, #1
 8003646:	d102      	bne.n	800364e <_sbrk_r+0x1a>
 8003648:	682b      	ldr	r3, [r5, #0]
 800364a:	b103      	cbz	r3, 800364e <_sbrk_r+0x1a>
 800364c:	6023      	str	r3, [r4, #0]
 800364e:	bd38      	pop	{r3, r4, r5, pc}
 8003650:	20000254 	.word	0x20000254

08003654 <__swhatbuf_r>:
 8003654:	b570      	push	{r4, r5, r6, lr}
 8003656:	460c      	mov	r4, r1
 8003658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800365c:	2900      	cmp	r1, #0
 800365e:	b096      	sub	sp, #88	; 0x58
 8003660:	4615      	mov	r5, r2
 8003662:	461e      	mov	r6, r3
 8003664:	da0d      	bge.n	8003682 <__swhatbuf_r+0x2e>
 8003666:	89a3      	ldrh	r3, [r4, #12]
 8003668:	f013 0f80 	tst.w	r3, #128	; 0x80
 800366c:	f04f 0100 	mov.w	r1, #0
 8003670:	bf0c      	ite	eq
 8003672:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003676:	2340      	movne	r3, #64	; 0x40
 8003678:	2000      	movs	r0, #0
 800367a:	6031      	str	r1, [r6, #0]
 800367c:	602b      	str	r3, [r5, #0]
 800367e:	b016      	add	sp, #88	; 0x58
 8003680:	bd70      	pop	{r4, r5, r6, pc}
 8003682:	466a      	mov	r2, sp
 8003684:	f000 f848 	bl	8003718 <_fstat_r>
 8003688:	2800      	cmp	r0, #0
 800368a:	dbec      	blt.n	8003666 <__swhatbuf_r+0x12>
 800368c:	9901      	ldr	r1, [sp, #4]
 800368e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003692:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003696:	4259      	negs	r1, r3
 8003698:	4159      	adcs	r1, r3
 800369a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800369e:	e7eb      	b.n	8003678 <__swhatbuf_r+0x24>

080036a0 <__smakebuf_r>:
 80036a0:	898b      	ldrh	r3, [r1, #12]
 80036a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80036a4:	079d      	lsls	r5, r3, #30
 80036a6:	4606      	mov	r6, r0
 80036a8:	460c      	mov	r4, r1
 80036aa:	d507      	bpl.n	80036bc <__smakebuf_r+0x1c>
 80036ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80036b0:	6023      	str	r3, [r4, #0]
 80036b2:	6123      	str	r3, [r4, #16]
 80036b4:	2301      	movs	r3, #1
 80036b6:	6163      	str	r3, [r4, #20]
 80036b8:	b002      	add	sp, #8
 80036ba:	bd70      	pop	{r4, r5, r6, pc}
 80036bc:	ab01      	add	r3, sp, #4
 80036be:	466a      	mov	r2, sp
 80036c0:	f7ff ffc8 	bl	8003654 <__swhatbuf_r>
 80036c4:	9900      	ldr	r1, [sp, #0]
 80036c6:	4605      	mov	r5, r0
 80036c8:	4630      	mov	r0, r6
 80036ca:	f7ff fb0f 	bl	8002cec <_malloc_r>
 80036ce:	b948      	cbnz	r0, 80036e4 <__smakebuf_r+0x44>
 80036d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036d4:	059a      	lsls	r2, r3, #22
 80036d6:	d4ef      	bmi.n	80036b8 <__smakebuf_r+0x18>
 80036d8:	f023 0303 	bic.w	r3, r3, #3
 80036dc:	f043 0302 	orr.w	r3, r3, #2
 80036e0:	81a3      	strh	r3, [r4, #12]
 80036e2:	e7e3      	b.n	80036ac <__smakebuf_r+0xc>
 80036e4:	89a3      	ldrh	r3, [r4, #12]
 80036e6:	6020      	str	r0, [r4, #0]
 80036e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036ec:	81a3      	strh	r3, [r4, #12]
 80036ee:	9b00      	ldr	r3, [sp, #0]
 80036f0:	6163      	str	r3, [r4, #20]
 80036f2:	9b01      	ldr	r3, [sp, #4]
 80036f4:	6120      	str	r0, [r4, #16]
 80036f6:	b15b      	cbz	r3, 8003710 <__smakebuf_r+0x70>
 80036f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036fc:	4630      	mov	r0, r6
 80036fe:	f000 f81d 	bl	800373c <_isatty_r>
 8003702:	b128      	cbz	r0, 8003710 <__smakebuf_r+0x70>
 8003704:	89a3      	ldrh	r3, [r4, #12]
 8003706:	f023 0303 	bic.w	r3, r3, #3
 800370a:	f043 0301 	orr.w	r3, r3, #1
 800370e:	81a3      	strh	r3, [r4, #12]
 8003710:	89a3      	ldrh	r3, [r4, #12]
 8003712:	431d      	orrs	r5, r3
 8003714:	81a5      	strh	r5, [r4, #12]
 8003716:	e7cf      	b.n	80036b8 <__smakebuf_r+0x18>

08003718 <_fstat_r>:
 8003718:	b538      	push	{r3, r4, r5, lr}
 800371a:	4d07      	ldr	r5, [pc, #28]	; (8003738 <_fstat_r+0x20>)
 800371c:	2300      	movs	r3, #0
 800371e:	4604      	mov	r4, r0
 8003720:	4608      	mov	r0, r1
 8003722:	4611      	mov	r1, r2
 8003724:	602b      	str	r3, [r5, #0]
 8003726:	f7fd fa6e 	bl	8000c06 <_fstat>
 800372a:	1c43      	adds	r3, r0, #1
 800372c:	d102      	bne.n	8003734 <_fstat_r+0x1c>
 800372e:	682b      	ldr	r3, [r5, #0]
 8003730:	b103      	cbz	r3, 8003734 <_fstat_r+0x1c>
 8003732:	6023      	str	r3, [r4, #0]
 8003734:	bd38      	pop	{r3, r4, r5, pc}
 8003736:	bf00      	nop
 8003738:	20000254 	.word	0x20000254

0800373c <_isatty_r>:
 800373c:	b538      	push	{r3, r4, r5, lr}
 800373e:	4d06      	ldr	r5, [pc, #24]	; (8003758 <_isatty_r+0x1c>)
 8003740:	2300      	movs	r3, #0
 8003742:	4604      	mov	r4, r0
 8003744:	4608      	mov	r0, r1
 8003746:	602b      	str	r3, [r5, #0]
 8003748:	f7fd fa6d 	bl	8000c26 <_isatty>
 800374c:	1c43      	adds	r3, r0, #1
 800374e:	d102      	bne.n	8003756 <_isatty_r+0x1a>
 8003750:	682b      	ldr	r3, [r5, #0]
 8003752:	b103      	cbz	r3, 8003756 <_isatty_r+0x1a>
 8003754:	6023      	str	r3, [r4, #0]
 8003756:	bd38      	pop	{r3, r4, r5, pc}
 8003758:	20000254 	.word	0x20000254

0800375c <_init>:
 800375c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375e:	bf00      	nop
 8003760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003762:	bc08      	pop	{r3}
 8003764:	469e      	mov	lr, r3
 8003766:	4770      	bx	lr

08003768 <_fini>:
 8003768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800376a:	bf00      	nop
 800376c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800376e:	bc08      	pop	{r3}
 8003770:	469e      	mov	lr, r3
 8003772:	4770      	bx	lr
