Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/lhosfeld/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wr_addr' is not connected on this instance [/home/lhosfeld/Documents/ADD/Final_Project/graphics/src/NoteDisplay.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/lhosfeld/Documents/ADD/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/lhosfeld/Documents/ADD/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.VGA_Controller_default
Compiling module xil_defaultlib.NoteDecoder
Compiling module xil_defaultlib.SDPMem
Compiling module xil_defaultlib.SpriteRenderer
Compiling module xil_defaultlib.NoteDisplay
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
