sch2sym -intstyle ise -family spartan3e -refsym usart_receiver D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch D:/xilinx_fpga/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch D:/xilinx_fpga/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch D:/xilinx_fpga/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch D:/xilinx_fpga/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch D:/xilinx_fpga/USART_updated_3may/usart_receiver.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch D:/xilinx_fpga/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch D:/xilinx_fpga/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch D:/xilinx_fpga/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch D:/xilinx_fpga/USART_updated_3may/usart_receiver.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch D:/xilinx_fpga/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch D:/xilinx_fpga/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w D:/xilinx_fpga/USART_updated_3may/usart_receiver.sch 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sch E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.sym 
xst -intstyle ise -ifn "E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.xst" -ofn "E:/FPGA_Xilinx/USART_updated_3may/usart_receiver.syr" 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/Git/FPGA/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver E:/Git/FPGA/USART_updated_3may/usart_receiver.sch E:/Git/FPGA/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/Git/FPGA/USART_updated_3may/usart_receiver.sch 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/Git/FPGA/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver E:/Git/FPGA/USART_updated_3may/usart_receiver.sch E:/Git/FPGA/USART_updated_3may/usart_receiver.sym 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/Git/FPGA/USART_updated_3may/usart_receiver.sch 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/Git/FPGA/USART_updated_3may/usart_receiver.sch 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/Git/FPGA/USART_updated_3may/usart_receiver.sch 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/Git/FPGA/USART_updated_3may/usart_receiver.sch 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/Git/FPGA/USART_updated_3may/usart_receiver.sch 
sch2hdl -intstyle ise -family spartan3e -verilog usart_receiver_drc.vf -w E:/Git/FPGA/USART_updated_3may/usart_receiver.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym usart_receiver E:/Git/FPGA/USART_updated_3may/usart_receiver.sch E:/Git/FPGA/USART_updated_3may/usart_receiver.sym 
xst -intstyle ise -ifn "E:/Git/FPGA/USART_updated_3may/usart_receiver.xst" -ofn "E:/Git/FPGA/USART_updated_3may/usart_receiver.syr" 
