# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../freq_div.gen/sources_1/ip/clk_wiz_0" \
"../../../../freq_div.srcs/sources_1/new/freq_div_sig.v" \
"../../../../freq_div.srcs/sources_1/new/tb_freq_div_sig.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
