m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time15/sim
vconcatenation_operator
!s110 1693316475
!i10b 1
!s100 3EGg;hPUXPXAQ_2>cBOXk1
!s11b oK^h_7K?=fFJgL<jAD9Az2
I6FD46fQ@=fQKAhnR`X4[60
VDg1SIo80bB@j0V0VzS_@n1
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time16/sim
w1693316419
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time16/concatention_operator.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time16/concatention_operator.v
L0 2
OP;L;2019.2;69
r1
!s85 0
31
!s108 1693316475.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time16/concatention_operator.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time16/concatention_operator.v|
!i113 1
o-work work
tCvgOpt 0
