
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.41+111 (git sha1 4b67f3757, clang++ 10.0.0-4ubuntu1 -fPIC -Os)

-- Executing script file `cpu_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../../cpu_wrapper_RT.v
Parsing Verilog input from `../../../cpu_wrapper_RT.v' to AST representation.
Generating RTLIL representation for module `\cpu_wrapper'.
Warning: wire '\_IO_Req' is assigned in a block at ../../../cpu_wrapper_RT.v:110.13-110.24.
Warning: wire '\_IO_Req' is assigned in a block at ../../../cpu_wrapper_RT.v:112.13-112.24.
Warning: wire '\_WE' is assigned in a block at ../../../cpu_wrapper_RT.v:143.13-143.35.
Warning: wire '\_Din' is assigned in a block at ../../../cpu_wrapper_RT.v:144.13-144.35.
Warning: wire '\_Address' is assigned in a block at ../../../cpu_wrapper_RT.v:145.13-145.35.
Warning: wire '\_WE' is assigned in a block at ../../../cpu_wrapper_RT.v:149.13-149.26.
Warning: wire '\_Din' is assigned in a block at ../../../cpu_wrapper_RT.v:150.13-150.26.
Warning: wire '\_Address' is assigned in a block at ../../../cpu_wrapper_RT.v:151.13-151.26.
Warning: Replacing memory \vectOut with list of registers. See ../../../cpu_wrapper_RT.v:81, ../../../cpu_wrapper_RT.v:74, ../../../cpu_wrapper_RT.v:71
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../source/cpu.v
Parsing Verilog input from `../../../../source/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Warning: Replacing memory \AXYS with list of registers. See ../../../../source/cpu.v:546
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../source/ALU8.v
Parsing Verilog input from `../../../../source/ALU8.v' to AST representation.
Generating RTLIL representation for module `\ALU8'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8

4.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8
Removed 0 unused modules.

5. Executing SYNTH_XILINX pass.

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.3.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8

5.3.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8
Removed 0 unused modules.

5.4. Executing PROC pass (convert processes to netlists).

5.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1853 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1816 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1798 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1768 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1717 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1714 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1699 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1696 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1681 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1677 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1659 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1655 in module FDRE.
Marked 1 switch rules as full_case in process $proc$../../../../source/ALU8.v:101$1105 in module ALU8.
Removed 1 dead cases from process $proc$../../../../source/ALU8.v:71$1093 in module ALU8.
Marked 1 switch rules as full_case in process $proc$../../../../source/ALU8.v:71$1093 in module ALU8.
Removed 1 dead cases from process $proc$../../../../source/ALU8.v:56$1089 in module ALU8.
Marked 2 switch rules as full_case in process $proc$../../../../source/ALU8.v:56$1089 in module ALU8.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:0$1074 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:0$1074 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1309$1069 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1303$1068 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:1288$1063 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1288$1063 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1282$1062 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1255$1049 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1241$1046 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1213$1043 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1201$1040 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1190$1037 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1177$1034 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1165$1031 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1154$1026 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1143$1021 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1131$1018 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1121$1015 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1108$1012 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1095$1009 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1081$1006 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1056$1003 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1034$1000 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1013$997 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1007$995 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:900$982 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:889$979 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:875$969 in module cpu.
Marked 3 switch rules as full_case in process $proc$../../../../source/cpu.v:853$964 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:839$961 in module cpu.
Marked 4 switch rules as full_case in process $proc$../../../../source/cpu.v:823$956 in module cpu.
Marked 5 switch rules as full_case in process $proc$../../../../source/cpu.v:804$947 in module cpu.
Marked 4 switch rules as full_case in process $proc$../../../../source/cpu.v:790$939 in module cpu.
Marked 5 switch rules as full_case in process $proc$../../../../source/cpu.v:768$930 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:731$919 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:698$918 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:656$915 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:646$914 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:636$908 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:608$906 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:559$902 in module cpu.
Marked 3 switch rules as full_case in process $proc$../../../../source/cpu.v:543$890 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:527$889 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:527$889 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:513$888 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:513$888 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:500$886 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:482$883 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:454$882 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:433$877 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:417$866 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:365$865 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:349$863 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:323$858 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:296$852 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../cpu_wrapper_RT.v:156$329 in module cpu_wrapper.
Marked 1 switch rules as full_case in process $proc$../../../cpu_wrapper_RT.v:139$328 in module cpu_wrapper.
Marked 1 switch rules as full_case in process $proc$../../../cpu_wrapper_RT.v:121$317 in module cpu_wrapper.
Marked 2 switch rules as full_case in process $proc$../../../cpu_wrapper_RT.v:107$307 in module cpu_wrapper.
Marked 3 switch rules as full_case in process $proc$../../../cpu_wrapper_RT.v:53$268 in module cpu_wrapper.
Removed a total of 6 dead cases.

5.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 370 assignments to connections.

5.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$2155'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$2148'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$2141'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$2138'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$2131'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$2104'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$2103'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$2102'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$2101'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$2004'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$2003'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$2002'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$2001'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1883'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1846'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$1810'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$1792'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1720'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1716'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1702'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1698'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1684'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1680'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1662'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1658'.
  Set init value: \Q = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:1301$1084'.
  Set init value: \NMI_1 = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:72$1083'.
  Set init value: \NMI_edge = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:55$1082'.
  Set init value: \N = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:54$1081'.
  Set init value: \V = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:53$1080'.
  Set init value: \D = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:52$1079'.
  Set init value: \I = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:51$1078'.
  Set init value: \Z = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:50$1077'.
  Set init value: \C = 1'0

5.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1717'.
Found async reset \PRE in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1714'.
Found async reset \CLR in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1699'.
Found async reset \CLR in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1696'.
Found async reset \reset in `\ALU8.$proc$../../../../source/ALU8.v:101$1105'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1309$1069'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1303$1068'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1282$1062'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1241$1046'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1213$1043'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1201$1040'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1190$1037'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1177$1034'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1165$1031'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1154$1026'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1143$1021'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1131$1018'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1121$1015'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1108$1012'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1095$1009'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1081$1006'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1056$1003'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1034$1000'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1013$997'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1007$995'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:900$982'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:889$979'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:875$969'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:853$964'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:839$961'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:823$956'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:804$947'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:790$939'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:768$930'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:646$914'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:543$890'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:500$886'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:417$866'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:349$863'.

5.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~136 debug messages>

5.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$2155'.
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2154'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$2148'.
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2147'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$2141'.
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$2140'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$2138'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2137'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$2131'.
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$2130'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$2104'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$2103'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$2102'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$2101'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
     1/8: $1$lookahead\mem_d$2025[63:0]$2042
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$2016[5:0]$2038
     3/8: $1$lookahead\mem_c$2024[63:0]$2041
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$2015[5:0]$2037
     5/8: $1$lookahead\mem_b$2023[63:0]$2040
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$2014[5:0]$2036
     7/8: $1$lookahead\mem_a$2022[63:0]$2039
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$2013[5:0]$2035
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$2004'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$2003'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$2002'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$2001'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
     1/8: $1$lookahead\mem_d$1905[63:0]$1922
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1888[31:0]$1918
     3/8: $1$lookahead\mem_c$1904[63:0]$1921
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1887[31:0]$1917
     5/8: $1$lookahead\mem_b$1903[63:0]$1920
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1886[31:0]$1916
     7/8: $1$lookahead\mem_a$1902[63:0]$1919
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1885[31:0]$1915
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1883'.
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1853'.
     1/2: $1$lookahead\mem$1852[127:0]$1857
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1848[6:0]$1856
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1846'.
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1816'.
     1/2: $1$lookahead\mem$1815[63:0]$1820
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1811[5:0]$1819
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$1810'.
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1798'.
     1/2: $1$lookahead\mem$1797[31:0]$1802
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1793[4:0]$1801
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$1792'.
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1768'.
     1/2: $1$lookahead\mem$1767[31:0]$1772
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1763[4:0]$1771
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1720'.
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1717'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1716'.
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1714'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1702'.
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1699'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1698'.
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1696'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1684'.
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1681'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1680'.
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1677'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1662'.
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1659'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1658'.
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1655'.
     1/1: $0\Q[0:0]
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:101$1105'.
     1/6: $0\BI7[0:0]
     2/6: $0\AI7[0:0]
     3/6: $0\OUT[7:0]
     4/6: $0\HC[0:0]
     5/6: $0\N[0:0]
     6/6: $0\CO[0:0]
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:93$1100'.
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:71$1093'.
     1/1: $1\temp_BI[7:0]
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:56$1089'.
     1/2: $2\temp_logic[8:0]
     2/2: $1\temp_logic[8:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1301$1084'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:72$1083'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:55$1082'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:54$1081'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:53$1080'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:52$1079'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:51$1078'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:50$1077'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:0$1074'.
     1/1: $1$mem2reg_rd$\AXYS$../../../../source/cpu.v:75$850_DATA[7:0]$1076
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1309$1069'.
     1/1: $0\NMI_edge[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1303$1068'.
     1/1: $0\NMI_1[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1288$1063'.
     1/1: $1\cond_true[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1282$1062'.
     1/1: $0\cond_code[2:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
     1/10: $0\brk[0:0]
     2/10: $0\clv[0:0]
     3/10: $0\sei[0:0]
     4/10: $0\cli[0:0]
     5/10: $0\sed[0:0]
     6/10: $0\cld[0:0]
     7/10: $0\sec[0:0]
     8/10: $0\clc[0:0]
     9/10: $0\php[0:0]
    10/10: $0\plp[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1241$1046'.
     1/1: $0\bit_ins[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1213$1043'.
     1/1: $0\op[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1201$1040'.
     1/1: $0\rotate[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1190$1037'.
     1/1: $0\shift_right[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1177$1034'.
     1/1: $0\compare[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1165$1031'.
     1/1: $0\shift[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1154$1026'.
     1/1: $0\adc_bcd[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1143$1021'.
     1/1: $0\adc_sbc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1131$1018'.
     1/1: $0\inc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1121$1015'.
     1/1: $0\load_only[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1108$1012'.
     1/1: $0\write_back[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1095$1009'.
     1/1: $0\store[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1081$1006'.
     1/1: $0\index_y[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1056$1003'.
     1/1: $0\src_reg[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1034$1000'.
     1/1: $0\dst_reg[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1013$997'.
     1/1: $0\load_reg[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1007$995'.
     1/1: $0\res[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:900$982'.
     1/1: $0\state[5:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:889$979'.
     1/1: $0\DIHOLD[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:875$969'.
     1/2: $0\IRHOLD_valid[0:0]
     2/2: $0\IRHOLD[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:853$964'.
     1/1: $0\V[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:839$961'.
     1/1: $0\D[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:823$956'.
     1/1: $0\I[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:804$947'.
     1/1: $0\N[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:790$939'.
     1/1: $0\Z[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:768$930'.
     1/1: $0\C[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:731$919'.
     1/1: $1\CI[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:698$918'.
     1/1: $1\BI[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:656$915'.
     1/1: $1\AI[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:646$914'.
     1/1: $0\backwards[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:636$908'.
     1/1: $1\alu_shift_right[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:608$906'.
     1/1: $1\alu_op[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:559$902'.
     1/1: $1\regsel[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:543$890'.
     1/8: $2$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$851_ADDR[1:0]$896
     2/8: $2$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$851_DATA[7:0]$897
     3/8: $1$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$851_DATA[7:0]$894
     4/8: $1$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$851_ADDR[1:0]$893
     5/8: $0\AXYS[3][7:0]
     6/8: $0\AXYS[2][7:0]
     7/8: $0\AXYS[1][7:0]
     8/8: $0\AXYS[0][7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:527$889'.
     1/1: $1\ADJH[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:513$888'.
     1/1: $1\ADJL[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:500$886'.
     1/1: $0\adj_bcd[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:482$883'.
     1/1: $1\write_register[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:454$882'.
     1/1: $1\WE[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:433$877'.
     1/1: $1\DO[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:417$866'.
     1/2: $0\ABH[7:0]
     2/2: $0\ABL[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:365$865'.
     1/1: $1\AB[15:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:349$863'.
     1/1: $0\PC[15:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:323$858'.
     1/2: $2\PC_inc[0:0]
     2/2: $1\PC_inc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:296$852'.
     1/2: $2\PC_temp[15:0]
     2/2: $1\PC_temp[15:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:156$329'.
     1/4: $1$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN[7:0]$335
     2/4: $1$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_DATA[7:0]$334
     3/4: $1$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_ADDR[15:0]$333
     4/4: $0\DI_M[7:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:139$328'.
     1/3: $1\_Address[15:0]
     2/3: $1\_Din[7:0]
     3/3: $1\_WE[0:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:121$317'.
     1/1: $0\IO_Sel[0:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:107$307'.
     1/2: $1\DI[7:0]
     2/2: $1\_IO_Req[0:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
     1/35: $3$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT.v:81$1_DATA[7:0]$306
     2/35: $2\vectOut[3][7:0] [7:1]
     3/35: $2\vectOut[3][7:0] [0]
     4/35: $2$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$305
     5/35: $2$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_DATA[7:0]$304
     6/35: $2$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_ADDR[2:0]$303
     7/35: $2$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT.v:81$1_DATA[7:0]$302
     8/35: $2$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT.v:81$1_ADDR[2:0]$301
     9/35: $0\Mem_Emu_Adr[15:0] [15:8]
    10/35: $0\Mem_Emu_Adr[15:0] [7:0]
    11/35: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:63$6[7:0]$286
    12/35: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:60$5[7:0]$285
    13/35: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:59$4[7:0]$284
    14/35: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:58$3[7:0]$283
    15/35: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:57$2[7:0]$282
    16/35: $1$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$290
    17/35: $1$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_DATA[7:0]$289
    18/35: $1$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_ADDR[2:0]$288
    19/35: $1$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT.v:81$1_DATA[7:0]$281
    20/35: $1$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT.v:81$1_ADDR[2:0]$280
    21/35: $1\vectOut[3][7:0]
    22/35: $0\vectOut[4][7:0]
    23/35: $0\vectOut[2][7:0]
    24/35: $0\vectOut[1][7:0]
    25/35: $0\vectOut[0][7:0]
    26/35: $0\Mem_Emu_Din[7:0]
    27/35: $1$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:64$7[7:0]$287
    28/35: $0\Mem_Emu_Wen[0:0]
    29/35: $0\Mem_Emu_Ena[0:0]
    30/35: $0\reset[0:0]
    31/35: $0\RDY[0:0]
    32/35: $0\NMI[0:0]
    33/35: $0\IRQ[0:0]
    34/35: $0\DI_P[7:0]
    35/35: $0\Dout_emu[7:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:20$266'.

5.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ALU8.\temp_l' from process `\ALU8.$proc$../../../../source/ALU8.v:93$1100'.
No latch inferred for signal `\ALU8.\temp_h' from process `\ALU8.$proc$../../../../source/ALU8.v:93$1100'.
No latch inferred for signal `\ALU8.\temp_BI' from process `\ALU8.$proc$../../../../source/ALU8.v:71$1093'.
No latch inferred for signal `\ALU8.\temp_logic' from process `\ALU8.$proc$../../../../source/ALU8.v:56$1089'.
No latch inferred for signal `\cpu.$mem2reg_rd$\AXYS$../../../../source/cpu.v:75$850_DATA' from process `\cpu.$proc$../../../../source/cpu.v:0$1074'.
No latch inferred for signal `\cpu.\cond_true' from process `\cpu.$proc$../../../../source/cpu.v:1288$1063'.
No latch inferred for signal `\cpu.\CI' from process `\cpu.$proc$../../../../source/cpu.v:731$919'.
No latch inferred for signal `\cpu.\BI' from process `\cpu.$proc$../../../../source/cpu.v:698$918'.
No latch inferred for signal `\cpu.\AI' from process `\cpu.$proc$../../../../source/cpu.v:656$915'.
No latch inferred for signal `\cpu.\alu_shift_right' from process `\cpu.$proc$../../../../source/cpu.v:636$908'.
No latch inferred for signal `\cpu.\alu_op' from process `\cpu.$proc$../../../../source/cpu.v:608$906'.
No latch inferred for signal `\cpu.\regsel' from process `\cpu.$proc$../../../../source/cpu.v:559$902'.
No latch inferred for signal `\cpu.\ADJH' from process `\cpu.$proc$../../../../source/cpu.v:527$889'.
No latch inferred for signal `\cpu.\ADJL' from process `\cpu.$proc$../../../../source/cpu.v:513$888'.
No latch inferred for signal `\cpu.\write_register' from process `\cpu.$proc$../../../../source/cpu.v:482$883'.
No latch inferred for signal `\cpu.\WE' from process `\cpu.$proc$../../../../source/cpu.v:454$882'.
No latch inferred for signal `\cpu.\DO' from process `\cpu.$proc$../../../../source/cpu.v:433$877'.
No latch inferred for signal `\cpu.\AB' from process `\cpu.$proc$../../../../source/cpu.v:365$865'.
No latch inferred for signal `\cpu.\PC_inc' from process `\cpu.$proc$../../../../source/cpu.v:323$858'.
No latch inferred for signal `\cpu.\PC_temp' from process `\cpu.$proc$../../../../source/cpu.v:296$852'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:168$10_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:169$11_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:170$12_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:171$13_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:172$14_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:173$15_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:174$16_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:175$17_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:176$18_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:177$19_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:178$20_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:179$21_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:180$22_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:181$23_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:182$24_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:183$25_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:184$26_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:185$27_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:186$28_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:187$29_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:188$30_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:189$31_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:190$32_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:191$33_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:192$34_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:193$35_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:194$36_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:195$37_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:196$38_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:197$39_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:198$40_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:199$41_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:200$42_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:201$43_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:202$44_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:203$45_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:204$46_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:205$47_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:206$48_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:207$49_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:208$50_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:209$51_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:210$52_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:211$53_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:212$54_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:213$55_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:214$56_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:215$57_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:216$58_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:217$59_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:218$60_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:219$61_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:220$62_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:221$63_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:222$64_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:223$65_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:224$66_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:225$67_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:226$68_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:227$69_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:228$70_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:229$71_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:230$72_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:231$73_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:232$74_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:233$75_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:234$76_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:235$77_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:236$78_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:237$79_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:238$80_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:239$81_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:240$82_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:241$83_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:242$84_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:243$85_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:244$86_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:245$87_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:246$88_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:247$89_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:248$90_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:249$91_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:250$92_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:251$93_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:252$94_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:253$95_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:254$96_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:255$97_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:256$98_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:257$99_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:258$100_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:259$101_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:260$102_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:261$103_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:262$104_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:263$105_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:264$106_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:265$107_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:266$108_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:267$109_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:268$110_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:269$111_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:270$112_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:271$113_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:272$114_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:273$115_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:274$116_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:275$117_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:276$118_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:277$119_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:278$120_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:279$121_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:280$122_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:281$123_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:282$124_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:283$125_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:284$126_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:285$127_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:286$128_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:287$129_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:288$130_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:289$131_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:290$132_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:291$133_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:292$134_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:293$135_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:294$136_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:295$137_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:296$138_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:297$139_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:298$140_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:299$141_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:300$142_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:301$143_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:302$144_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:303$145_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:304$146_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:305$147_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:306$148_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:307$149_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:308$150_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:309$151_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:310$152_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:311$153_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:312$154_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:313$155_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:314$156_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:315$157_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:316$158_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:317$159_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:318$160_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:319$161_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:320$162_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:321$163_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:322$164_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:323$165_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:324$166_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:325$167_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:326$168_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:327$169_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:328$170_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:329$171_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:330$172_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:331$173_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:332$174_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:333$175_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:334$176_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:335$177_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:336$178_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:337$179_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:338$180_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:339$181_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:340$182_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:341$183_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:342$184_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:343$185_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:344$186_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:345$187_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:346$188_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:347$189_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:348$190_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:349$191_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:350$192_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:351$193_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:352$194_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:353$195_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:354$196_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:355$197_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:356$198_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:357$199_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:358$200_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:359$201_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:360$202_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:361$203_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:362$204_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:363$205_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:364$206_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:365$207_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:366$208_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:367$209_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:368$210_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:369$211_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:370$212_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:371$213_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:372$214_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:373$215_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:374$216_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:375$217_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:376$218_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:377$219_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:378$220_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:379$221_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:380$222_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:381$223_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:382$224_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:383$225_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:384$226_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:385$227_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:386$228_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:387$229_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:388$230_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:389$231_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:390$232_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:391$233_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:392$234_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:393$235_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:394$236_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:395$237_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:396$238_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:397$239_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:398$240_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:399$241_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:400$242_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:401$243_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:402$244_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:403$245_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:404$246_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:405$247_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:406$248_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:407$249_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:408$250_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:409$251_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:410$252_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:411$253_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:412$254_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:413$255_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:414$256_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:415$257_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:416$258_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:417$259_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:418$260_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:419$261_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:420$262_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:421$263_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:422$264_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:423$265_EN' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
No latch inferred for signal `\cpu_wrapper.\_Address' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:139$328'.
No latch inferred for signal `\cpu_wrapper.\_Din' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:139$328'.
No latch inferred for signal `\cpu_wrapper.\_WE' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:139$328'.
No latch inferred for signal `\cpu_wrapper.\DI' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:107$307'.
No latch inferred for signal `\cpu_wrapper.\_IO_Req' from process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:107$307'.

5.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2154'.
  created $dff cell `$procdff$2973' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2147'.
  created $dff cell `$procdff$2974' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$2140'.
  created $dff cell `$procdff$2975' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2137'.
  created $dff cell `$procdff$2976' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$2130'.
  created $dff cell `$procdff$2977' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2978' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2979' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2980' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2981' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$2013' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2982' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$2014' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2983' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$2015' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2984' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$2016' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2985' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$2022' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2986' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$2023' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2987' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$2024' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2988' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$2025' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
  created $dff cell `$procdff$2989' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$2990' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$2991' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$2992' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$2993' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1885' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$2994' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1886' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$2995' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1887' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$2996' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1888' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$2997' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$1902' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$2998' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$1903' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$2999' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$1904' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$3000' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$1905' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
  created $dff cell `$procdff$3001' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1853'.
  created $dff cell `$procdff$3002' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1848' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1853'.
  created $dff cell `$procdff$3003' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$1852' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1853'.
  created $dff cell `$procdff$3004' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1816'.
  created $dff cell `$procdff$3005' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1811' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1816'.
  created $dff cell `$procdff$3006' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$1815' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1816'.
  created $dff cell `$procdff$3007' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1798'.
  created $dff cell `$procdff$3008' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1793' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1798'.
  created $dff cell `$procdff$3009' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$1797' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1798'.
  created $dff cell `$procdff$3010' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1768'.
  created $dff cell `$procdff$3011' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1763' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1768'.
  created $dff cell `$procdff$3012' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$1767' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1768'.
  created $dff cell `$procdff$3013' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1717'.
  created $adff cell `$procdff$3014' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1714'.
  created $adff cell `$procdff$3015' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1699'.
  created $adff cell `$procdff$3016' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1696'.
  created $adff cell `$procdff$3017' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1681'.
  created $dff cell `$procdff$3018' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1677'.
  created $dff cell `$procdff$3019' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1659'.
  created $dff cell `$procdff$3020' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1655'.
  created $dff cell `$procdff$3021' with positive edge clock.
Creating register for signal `\ALU8.\CO' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1105'.
  created $adff cell `$procdff$3022' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\N' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1105'.
  created $adff cell `$procdff$3023' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\HC' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1105'.
  created $adff cell `$procdff$3024' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\OUT' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1105'.
  created $adff cell `$procdff$3025' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\AI7' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1105'.
  created $adff cell `$procdff$3026' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\BI7' using process `\ALU8.$proc$../../../../source/ALU8.v:101$1105'.
  created $adff cell `$procdff$3027' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\NMI_edge' using process `\cpu.$proc$../../../../source/cpu.v:1309$1069'.
  created $adff cell `$procdff$3028' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\NMI_1' using process `\cpu.$proc$../../../../source/cpu.v:1303$1068'.
  created $adff cell `$procdff$3029' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cond_code' using process `\cpu.$proc$../../../../source/cpu.v:1282$1062'.
  created $adff cell `$procdff$3030' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\plp' using process `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
  created $adff cell `$procdff$3031' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\php' using process `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
  created $adff cell `$procdff$3032' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\clc' using process `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
  created $adff cell `$procdff$3033' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sec' using process `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
  created $adff cell `$procdff$3034' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cld' using process `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
  created $adff cell `$procdff$3035' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sed' using process `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
  created $adff cell `$procdff$3036' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cli' using process `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
  created $adff cell `$procdff$3037' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sei' using process `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
  created $adff cell `$procdff$3038' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\clv' using process `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
  created $adff cell `$procdff$3039' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\brk' using process `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
  created $adff cell `$procdff$3040' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\bit_ins' using process `\cpu.$proc$../../../../source/cpu.v:1241$1046'.
  created $adff cell `$procdff$3041' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\op' using process `\cpu.$proc$../../../../source/cpu.v:1213$1043'.
  created $adff cell `$procdff$3042' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\rotate' using process `\cpu.$proc$../../../../source/cpu.v:1201$1040'.
  created $adff cell `$procdff$3043' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\shift_right' using process `\cpu.$proc$../../../../source/cpu.v:1190$1037'.
  created $adff cell `$procdff$3044' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\compare' using process `\cpu.$proc$../../../../source/cpu.v:1177$1034'.
  created $adff cell `$procdff$3045' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\shift' using process `\cpu.$proc$../../../../source/cpu.v:1165$1031'.
  created $adff cell `$procdff$3046' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adc_bcd' using process `\cpu.$proc$../../../../source/cpu.v:1154$1026'.
  created $adff cell `$procdff$3047' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adc_sbc' using process `\cpu.$proc$../../../../source/cpu.v:1143$1021'.
  created $adff cell `$procdff$3048' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\inc' using process `\cpu.$proc$../../../../source/cpu.v:1131$1018'.
  created $adff cell `$procdff$3049' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\load_only' using process `\cpu.$proc$../../../../source/cpu.v:1121$1015'.
  created $adff cell `$procdff$3050' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\write_back' using process `\cpu.$proc$../../../../source/cpu.v:1108$1012'.
  created $adff cell `$procdff$3051' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\store' using process `\cpu.$proc$../../../../source/cpu.v:1095$1009'.
  created $adff cell `$procdff$3052' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\index_y' using process `\cpu.$proc$../../../../source/cpu.v:1081$1006'.
  created $adff cell `$procdff$3053' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\src_reg' using process `\cpu.$proc$../../../../source/cpu.v:1056$1003'.
  created $adff cell `$procdff$3054' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\dst_reg' using process `\cpu.$proc$../../../../source/cpu.v:1034$1000'.
  created $adff cell `$procdff$3055' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\load_reg' using process `\cpu.$proc$../../../../source/cpu.v:1013$997'.
  created $adff cell `$procdff$3056' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\res' using process `\cpu.$proc$../../../../source/cpu.v:1007$995'.
  created $adff cell `$procdff$3057' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\state' using process `\cpu.$proc$../../../../source/cpu.v:900$982'.
  created $adff cell `$procdff$3058' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\DIHOLD' using process `\cpu.$proc$../../../../source/cpu.v:889$979'.
  created $adff cell `$procdff$3059' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\IRHOLD' using process `\cpu.$proc$../../../../source/cpu.v:875$969'.
  created $dff cell `$procdff$3062' with positive edge clock.
Creating register for signal `\cpu.\IRHOLD_valid' using process `\cpu.$proc$../../../../source/cpu.v:875$969'.
  created $adff cell `$procdff$3063' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\V' using process `\cpu.$proc$../../../../source/cpu.v:853$964'.
  created $adff cell `$procdff$3064' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\D' using process `\cpu.$proc$../../../../source/cpu.v:839$961'.
  created $adff cell `$procdff$3065' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\I' using process `\cpu.$proc$../../../../source/cpu.v:823$956'.
  created $adff cell `$procdff$3066' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\N' using process `\cpu.$proc$../../../../source/cpu.v:804$947'.
  created $adff cell `$procdff$3067' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\Z' using process `\cpu.$proc$../../../../source/cpu.v:790$939'.
  created $adff cell `$procdff$3068' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\C' using process `\cpu.$proc$../../../../source/cpu.v:768$930'.
  created $adff cell `$procdff$3069' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\backwards' using process `\cpu.$proc$../../../../source/cpu.v:646$914'.
  created $adff cell `$procdff$3070' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[0]' using process `\cpu.$proc$../../../../source/cpu.v:543$890'.
  created $adff cell `$procdff$3071' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[1]' using process `\cpu.$proc$../../../../source/cpu.v:543$890'.
  created $adff cell `$procdff$3072' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[2]' using process `\cpu.$proc$../../../../source/cpu.v:543$890'.
  created $adff cell `$procdff$3073' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[3]' using process `\cpu.$proc$../../../../source/cpu.v:543$890'.
  created $adff cell `$procdff$3074' with positive edge clock and positive level reset.
Creating register for signal `\cpu.$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$851_ADDR' using process `\cpu.$proc$../../../../source/cpu.v:543$890'.
  created $adff cell `$procdff$3075' with positive edge clock and positive level reset.
Creating register for signal `\cpu.$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$851_DATA' using process `\cpu.$proc$../../../../source/cpu.v:543$890'.
  created $adff cell `$procdff$3076' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adj_bcd' using process `\cpu.$proc$../../../../source/cpu.v:500$886'.
  created $adff cell `$procdff$3077' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\ABL' using process `\cpu.$proc$../../../../source/cpu.v:417$866'.
  created $adff cell `$procdff$3078' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\ABH' using process `\cpu.$proc$../../../../source/cpu.v:417$866'.
  created $adff cell `$procdff$3079' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\PC' using process `\cpu.$proc$../../../../source/cpu.v:349$863'.
  created $adff cell `$procdff$3080' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\DI_M' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:156$329'.
  created $dff cell `$procdff$3081' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_ADDR' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:156$329'.
  created $dff cell `$procdff$3082' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_DATA' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:156$329'.
  created $dff cell `$procdff$3083' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:156$329'.
  created $dff cell `$procdff$3084' with positive edge clock.
Creating register for signal `\cpu_wrapper.\IO_Sel' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:121$317'.
  created $dff cell `$procdff$3085' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Dout_emu' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3086' with positive edge clock.
Creating register for signal `\cpu_wrapper.\DI_P' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3087' with positive edge clock.
Creating register for signal `\cpu_wrapper.\IRQ' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3088' with positive edge clock.
Creating register for signal `\cpu_wrapper.\NMI' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3089' with positive edge clock.
Creating register for signal `\cpu_wrapper.\RDY' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3090' with positive edge clock.
Creating register for signal `\cpu_wrapper.\reset' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3091' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Mem_Emu_Ena' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3092' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Mem_Emu_Wen' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3093' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Mem_Emu_Adr' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3094' with positive edge clock.
Creating register for signal `\cpu_wrapper.\Mem_Emu_Din' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3095' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[0]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3096' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[1]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3097' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[2]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3098' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[3]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3099' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[4]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3100' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT.v:81$1_ADDR' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3101' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT.v:81$1_DATA' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3102' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:57$2' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3103' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:58$3' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3104' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:59$4' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3105' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:60$5' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3106' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:63$6' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3107' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper_RT.v:64$7' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3108' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_ADDR' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3109' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_DATA' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3110' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
  created $dff cell `$procdff$3111' with positive edge clock.
Creating register for signal `\cpu_wrapper.\counter' using process `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:20$266'.
  created $dff cell `$procdff$3112' with positive edge clock.

5.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$2155'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2154'.
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2154'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$2148'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2147'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2147'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$2141'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$2140'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$2138'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2137'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2137'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$2131'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$2130'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$2104'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$2103'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$2102'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$2101'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$2026'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$2004'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$2003'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$2002'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$2001'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1906'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1883'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1853'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1853'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1846'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1816'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1816'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$1810'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1798'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1798'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$1792'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1768'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1768'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1720'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1717'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$1717'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1716'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1714'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$1714'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1702'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1699'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$1699'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1698'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1696'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$1696'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1684'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1681'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$1681'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1680'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1677'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$1677'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1662'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1659'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$1659'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1658'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1655'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$1655'.
Found and cleaned up 1 empty switch in `\ALU8.$proc$../../../../source/ALU8.v:101$1105'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:101$1105'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:93$1100'.
Found and cleaned up 1 empty switch in `\ALU8.$proc$../../../../source/ALU8.v:71$1093'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:71$1093'.
Found and cleaned up 2 empty switches in `\ALU8.$proc$../../../../source/ALU8.v:56$1089'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:56$1089'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1301$1084'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:72$1083'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:55$1082'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:54$1081'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:53$1080'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:52$1079'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:51$1078'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:50$1077'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:0$1074'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:0$1074'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1309$1069'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1309$1069'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1303$1068'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1288$1063'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1288$1063'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1282$1062'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1282$1062'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1255$1049'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1255$1049'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1241$1046'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1241$1046'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1213$1043'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1213$1043'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1201$1040'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1201$1040'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1190$1037'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1190$1037'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1177$1034'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1177$1034'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1165$1031'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1165$1031'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1154$1026'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1154$1026'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1143$1021'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1143$1021'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1131$1018'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1131$1018'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1121$1015'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1121$1015'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1108$1012'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1108$1012'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1095$1009'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1095$1009'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1081$1006'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1081$1006'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1056$1003'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1056$1003'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1034$1000'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1034$1000'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1013$997'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1013$997'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1007$995'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1007$995'.
Found and cleaned up 3 empty switches in `\cpu.$proc$../../../../source/cpu.v:900$982'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:900$982'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:889$979'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:889$979'.
Found and cleaned up 3 empty switches in `\cpu.$proc$../../../../source/cpu.v:875$969'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:875$969'.
Found and cleaned up 6 empty switches in `\cpu.$proc$../../../../source/cpu.v:853$964'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:853$964'.
Found and cleaned up 5 empty switches in `\cpu.$proc$../../../../source/cpu.v:839$961'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:839$961'.
Found and cleaned up 7 empty switches in `\cpu.$proc$../../../../source/cpu.v:823$956'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:823$956'.
Found and cleaned up 6 empty switches in `\cpu.$proc$../../../../source/cpu.v:804$947'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:804$947'.
Found and cleaned up 5 empty switches in `\cpu.$proc$../../../../source/cpu.v:790$939'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:790$939'.
Found and cleaned up 7 empty switches in `\cpu.$proc$../../../../source/cpu.v:768$930'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:768$930'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:731$919'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:731$919'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:698$918'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:698$918'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:656$915'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:656$915'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:646$914'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:646$914'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:636$908'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:636$908'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:608$906'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:608$906'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:559$902'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:559$902'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:543$890'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:543$890'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:527$889'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:527$889'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:513$888'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:513$888'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:500$886'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:482$883'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:482$883'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:454$882'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:454$882'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:433$877'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:433$877'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:417$866'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:417$866'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:365$865'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:365$865'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:349$863'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:349$863'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:323$858'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:323$858'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:296$852'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:296$852'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:0$593'.
Found and cleaned up 1 empty switch in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:156$329'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:156$329'.
Found and cleaned up 1 empty switch in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:139$328'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:139$328'.
Found and cleaned up 1 empty switch in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:121$317'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:121$317'.
Found and cleaned up 2 empty switches in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:107$307'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:107$307'.
Found and cleaned up 3 empty switches in `\cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:53$268'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper_RT.v:20$266'.
Cleaned up 136 empty switches.

5.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8.
<suppressed ~2 debug messages>
Optimizing module cpu.
<suppressed ~11 debug messages>
Optimizing module cpu_wrapper.
<suppressed ~1 debug messages>

5.5. Executing FLATTEN pass (flatten design).
Deleting now unused module ALU8.
Deleting now unused module cpu.
<suppressed ~2 debug messages>

5.6. Executing TRIBUF pass.

5.7. Executing DEMINOUT pass (demote inout ports to input or output).

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 34 unused cells and 916 unused wires.
<suppressed ~43 debug messages>

5.10. Executing CHECK pass (checking for obvious problems).
Checking module cpu_wrapper...
Found and reported 0 problems.

5.11. Executing OPT pass (performing simple optimizations).

5.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~837 debug messages>
Removed a total of 279 cells.

5.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_cpu.$procmux$2768.
    dead port 2/2 on $mux $flatten\u_cpu.$procmux$2783.
    dead port 1/2 on $mux $procmux$2830.
    dead port 1/2 on $mux $procmux$2833.
    dead port 1/2 on $mux $procmux$2839.
    dead port 1/2 on $mux $procmux$2845.
    dead port 1/2 on $mux $procmux$2851.
    dead port 1/2 on $mux $procmux$2857.
    dead port 1/2 on $mux $procmux$2863.
Removed 9 multiplexer ports.
<suppressed ~102 debug messages>

5.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2470: { $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$996_Y $flatten\u_cpu.$procmux$2519_CMP $flatten\u_cpu.$procmux$2518_CMP $flatten\u_cpu.$procmux$2517_CMP $flatten\u_cpu.$procmux$2516_CMP $flatten\u_cpu.$procmux$2515_CMP $flatten\u_cpu.$procmux$2514_CMP $flatten\u_cpu.$procmux$2513_CMP $flatten\u_cpu.$procmux$2512_CMP $flatten\u_cpu.$procmux$2511_CMP $flatten\u_cpu.$procmux$2510_CMP $flatten\u_cpu.$procmux$2509_CMP $flatten\u_cpu.$procmux$2507_CMP $flatten\u_cpu.$procmux$2506_CMP $flatten\u_cpu.$procmux$2505_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:637$912_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$971_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$970_Y $flatten\u_cpu.$procmux$2496_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:552$898_Y $flatten\u_cpu.$procmux$2493_CMP $flatten\u_cpu.$procmux$2492_CMP $flatten\u_cpu.$procmux$2490_CMP $flatten\u_cpu.$procmux$2489_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:773$933_Y $flatten\u_cpu.$procmux$2487_CMP $flatten\u_cpu.$procmux$2485_CMP $flatten\u_cpu.$procmux$2484_CMP $flatten\u_cpu.$procmux$2483_CMP $auto$opt_reduce.cc:134:opt_pmux$3122 $flatten\u_cpu.$procmux$2481_CMP $flatten\u_cpu.$procmux$2480_CMP $flatten\u_cpu.$procmux$2478_CMP $auto$opt_reduce.cc:134:opt_pmux$3120 $flatten\u_cpu.$procmux$2476_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1023_Y $flatten\u_cpu.$procmux$2473_CMP $flatten\u_cpu.$procmux$2472_CMP $auto$opt_reduce.cc:134:opt_pmux$3118 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2520: { $flatten\u_cpu.$procmux$2544_CMP $flatten\u_cpu.$procmux$2543_CMP $flatten\u_cpu.$procmux$2541_CMP $flatten\u_cpu.$procmux$2540_CMP $flatten\u_cpu.$procmux$2539_CMP $flatten\u_cpu.$procmux$2538_CMP $flatten\u_cpu.$procmux$2459_CMP [0] $flatten\u_cpu.$procmux$2536_CMP $flatten\u_cpu.$procmux$2531_CMP $flatten\u_cpu.$procmux$2530_CMP $auto$opt_reduce.cc:134:opt_pmux$3130 $auto$opt_reduce.cc:134:opt_pmux$3128 $flatten\u_cpu.$procmux$2526_CMP $flatten\u_cpu.$procmux$2446_CMP [0] $flatten\u_cpu.$procmux$2524_CMP $auto$opt_reduce.cc:134:opt_pmux$3126 $auto$opt_reduce.cc:134:opt_pmux$3124 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2658: { $flatten\u_cpu.$procmux$2481_CMP $auto$opt_reduce.cc:134:opt_pmux$3132 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2676: { $flatten\u_cpu.$procmux$2480_CMP $auto$opt_reduce.cc:134:opt_pmux$3134 $flatten\u_cpu.$procmux$2659_CTRL $flatten\u_cpu.$procmux$2677_CTRL }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2719: { $flatten\u_cpu.$procmux$2723_CMP $auto$opt_reduce.cc:134:opt_pmux$3136 $flatten\u_cpu.$procmux$2720_CMP }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2725: { $flatten\u_cpu.$procmux$2729_CMP $auto$opt_reduce.cc:134:opt_pmux$3138 $flatten\u_cpu.$procmux$2726_CMP }
    Consolidated identical input bits for $mux cell $procmux$2793:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN[7:0]$332
      New ports: A=1'0, B=1'1, Y=$0$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN[7:0]$332 [0]
      New connections: $0$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN[7:0]$332 [7:1] = { $0$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN[7:0]$332 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN[7:0]$332 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN[7:0]$332 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN[7:0]$332 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN[7:0]$332 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN[7:0]$332 [0] $0$memwr$\Memory$../../../cpu_wrapper_RT.v:159$9_EN[7:0]$332 [0] }
    Consolidated identical input bits for $mux cell $procmux$2848:
      Old ports: A=8'11111111, B=8'00000000, Y=$procmux$2848_Y
      New ports: A=1'1, B=1'0, Y=$procmux$2848_Y [0]
      New connections: $procmux$2848_Y [7:1] = { $procmux$2848_Y [0] $procmux$2848_Y [0] $procmux$2848_Y [0] $procmux$2848_Y [0] $procmux$2848_Y [0] $procmux$2848_Y [0] $procmux$2848_Y [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$3131: { $flatten\u_cpu.$eq$../../../../source/cpu.v:552$898_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$910_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$912_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:773$933_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$970_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$971_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$996_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1023_Y $flatten\u_cpu.$procmux$2472_CMP $flatten\u_cpu.$procmux$2473_CMP $flatten\u_cpu.$procmux$2480_CMP $flatten\u_cpu.$procmux$2484_CMP $flatten\u_cpu.$procmux$2485_CMP $flatten\u_cpu.$procmux$2489_CMP $flatten\u_cpu.$procmux$2490_CMP $flatten\u_cpu.$procmux$2492_CMP $flatten\u_cpu.$procmux$2493_CMP $flatten\u_cpu.$procmux$2498_CMP $flatten\u_cpu.$procmux$2510_CMP $flatten\u_cpu.$procmux$2515_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$3133: { $flatten\u_cpu.$eq$../../../../source/cpu.v:595$904_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$910_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$912_Y }
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $mux cell $procmux$2899:
      Old ports: A=$2$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$305, B=8'00000000, Y=$0$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$279
      New ports: A=$procmux$2848_Y [0], B=1'0, Y=$0$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$279 [0]
      New connections: $0$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$279 [7:1] = { $0$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$279 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$279 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$279 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$279 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$279 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$279 [0] $0$memwr$\stimIn$../../../cpu_wrapper_RT.v:80$8_EN[7:0]$279 [0] }
  Optimizing cells in module \cpu_wrapper.
Performed a total of 11 changes.

5.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

5.11.6. Executing OPT_DFF pass (perform DFF optimizations).

5.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 2 unused cells and 163 unused wires.
<suppressed ~3 debug messages>

5.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.9. Rerunning OPT passes. (Maybe there is more to do..)

5.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~99 debug messages>

5.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$2470: { $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$996_Y $flatten\u_cpu.$procmux$2518_CMP $flatten\u_cpu.$procmux$2516_CMP $flatten\u_cpu.$procmux$2514_CMP $flatten\u_cpu.$procmux$2513_CMP $auto$opt_reduce.cc:134:opt_pmux$3140 $flatten\u_cpu.$procmux$2511_CMP $flatten\u_cpu.$procmux$2510_CMP $flatten\u_cpu.$procmux$2509_CMP $flatten\u_cpu.$procmux$2507_CMP $flatten\u_cpu.$procmux$2506_CMP $flatten\u_cpu.$procmux$2505_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:637$912_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$971_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$970_Y $flatten\u_cpu.$procmux$2496_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:552$898_Y $flatten\u_cpu.$procmux$2493_CMP $flatten\u_cpu.$procmux$2492_CMP $flatten\u_cpu.$procmux$2490_CMP $flatten\u_cpu.$procmux$2489_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:773$933_Y $flatten\u_cpu.$procmux$2487_CMP $flatten\u_cpu.$procmux$2485_CMP $flatten\u_cpu.$procmux$2484_CMP $flatten\u_cpu.$procmux$2483_CMP $auto$opt_reduce.cc:134:opt_pmux$3122 $flatten\u_cpu.$procmux$2481_CMP $flatten\u_cpu.$procmux$2480_CMP $flatten\u_cpu.$procmux$2478_CMP $auto$opt_reduce.cc:134:opt_pmux$3120 $flatten\u_cpu.$procmux$2476_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1023_Y $flatten\u_cpu.$procmux$2473_CMP $flatten\u_cpu.$procmux$2472_CMP $auto$opt_reduce.cc:134:opt_pmux$3118 }
  Optimizing cells in module \cpu_wrapper.
Performed a total of 1 changes.

5.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.11.13. Executing OPT_DFF pass (perform DFF optimizations).

5.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.16. Rerunning OPT passes. (Maybe there is more to do..)

5.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~99 debug messages>

5.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.11.20. Executing OPT_DFF pass (perform DFF optimizations).

5.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.11.23. Finished OPT passes. (There is nothing left to do.)

5.12. Executing FSM pass (extract and optimize FSM).

5.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking cpu_wrapper.u_cpu.dst_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking cpu_wrapper.u_cpu.src_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register cpu_wrapper.u_cpu.state.

5.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_cpu.state' from module `\cpu_wrapper'.
  found $adff cell for state register: $flatten\u_cpu.$procdff$3058
  root of input selection tree: $flatten\u_cpu.$0\state[5:0]
  found reset state: 6'001000 (from async reset)
  found ctrl input: \RDY
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3118
  found ctrl input: $flatten\u_cpu.$procmux$2472_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2473_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1023_Y
  found ctrl input: $flatten\u_cpu.$procmux$2476_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3120
  found ctrl input: $flatten\u_cpu.$procmux$2478_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2480_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2481_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3122
  found ctrl input: $flatten\u_cpu.$procmux$2483_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2484_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2485_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2487_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$933_Y
  found ctrl input: $flatten\u_cpu.$procmux$2489_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2490_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2492_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2493_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$898_Y
  found ctrl input: $flatten\u_cpu.$procmux$2496_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$970_Y
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$971_Y
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$912_Y
  found ctrl input: $flatten\u_cpu.$procmux$2505_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2506_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2507_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2509_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2510_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2511_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3140
  found ctrl input: $flatten\u_cpu.$procmux$2513_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2514_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2516_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2518_CMP
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$996_Y
  found state code: 6'010110
  found state code: 6'001011
  found state code: 6'001010
  found state code: 6'001001
  found state code: 6'011001
  found state code: 6'001100
  found state code: 6'010111
  found ctrl input: $flatten\u_cpu.$xor$../../../../source/cpu.v:986$993_Y
  found state code: 6'000111
  found ctrl input: \u_cpu.cond_true
  found state code: 6'000110
  found state code: 6'001101
  found state code: 6'101101
  found state code: 6'101100
  found state code: 6'101011
  found state code: 6'101001
  found state code: 6'101000
  found state code: 6'100111
  found state code: 6'100110
  found state code: 6'011101
  found state code: 6'011100
  found state code: 6'011011
  found state code: 6'100000
  found state code: 6'011111
  found state code: 6'100010
  found state code: 6'101110
  found ctrl input: $flatten\u_cpu.$or$../../../../source/cpu.v:943$986_Y
  found state code: 6'010101
  found state code: 6'010100
  found state code: 6'010011
  found state code: 6'010001
  found state code: 6'010000
  found state code: 6'001111
  found ctrl input: \u_cpu.write_back
  found state code: 6'100011
  found ctrl input: $flatten\u_cpu.$or$../../../../source/cpu.v:943$987_Y
  found state code: 6'000100
  found state code: 6'000011
  found state code: 6'000001
  found state code: 6'110001
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3124
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3126
  found ctrl input: $flatten\u_cpu.$procmux$2524_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2446_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$2526_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3128
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$3130
  found ctrl input: $flatten\u_cpu.$procmux$2530_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2531_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2536_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2459_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$2538_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2539_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2540_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2541_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2543_CMP
  found ctrl input: $flatten\u_cpu.$procmux$2544_CMP
  found state code: 6'100100
  found state code: 6'000010
  found state code: 6'110000
  found state code: 6'010010
  found state code: 6'000101
  found state code: 6'000000
  found state code: 6'101111
  found state code: 6'001110
  found state code: 6'011110
  found state code: 6'100001
  found state code: 6'011000
  found state code: 6'101010
  found state code: 6'100101
  found state code: 6'011010
  found ctrl output: $flatten\u_cpu.$procmux$2519_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2518_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2517_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2516_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2515_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2514_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2513_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2512_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2511_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2510_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2509_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2508_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2507_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2506_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2505_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2504_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2498_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2496_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2495_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2493_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2492_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2491_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2490_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2489_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2487_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2486_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2485_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2484_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2483_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2482_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2481_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2480_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2479_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2478_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2477_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2476_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2475_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2473_CMP
  found ctrl output: $flatten\u_cpu.$procmux$2472_CMP
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$1070_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1023_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$996_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$971_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$970_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$933_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:771$931_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$912_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$910_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:595$904_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$898_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$875_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$873_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$871_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$868_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$867_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$3128 $auto$opt_reduce.cc:134:opt_pmux$3126 $auto$opt_reduce.cc:134:opt_pmux$3130 $auto$opt_reduce.cc:134:opt_pmux$3124 \u_cpu.write_back \u_cpu.cond_true $flatten\u_cpu.$or$../../../../source/cpu.v:943$986_Y $flatten\u_cpu.$or$../../../../source/cpu.v:943$987_Y $flatten\u_cpu.$xor$../../../../source/cpu.v:986$993_Y $flatten\u_cpu.$procmux$2446_CMP [0] $flatten\u_cpu.$procmux$2459_CMP [0] $flatten\u_cpu.$procmux$2524_CMP $flatten\u_cpu.$procmux$2526_CMP $flatten\u_cpu.$procmux$2530_CMP $flatten\u_cpu.$procmux$2531_CMP $flatten\u_cpu.$procmux$2536_CMP $flatten\u_cpu.$procmux$2538_CMP $flatten\u_cpu.$procmux$2539_CMP $flatten\u_cpu.$procmux$2540_CMP $flatten\u_cpu.$procmux$2541_CMP $flatten\u_cpu.$procmux$2543_CMP $flatten\u_cpu.$procmux$2544_CMP $auto$opt_reduce.cc:134:opt_pmux$3118 $auto$opt_reduce.cc:134:opt_pmux$3120 $auto$opt_reduce.cc:134:opt_pmux$3122 $auto$opt_reduce.cc:134:opt_pmux$3140 \RDY }
  ctrl outputs: { $flatten\u_cpu.$ne$../../../../source/cpu.v:423$867_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:423$868_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$871_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$873_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$875_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:552$898_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:595$904_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$910_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$912_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:771$931_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:773$933_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$970_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$971_Y $flatten\u_cpu.$0\state[5:0] $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$996_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1023_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$1070_Y $flatten\u_cpu.$procmux$2472_CMP $flatten\u_cpu.$procmux$2473_CMP $flatten\u_cpu.$procmux$2475_CMP $flatten\u_cpu.$procmux$2476_CMP $flatten\u_cpu.$procmux$2477_CMP $flatten\u_cpu.$procmux$2478_CMP $flatten\u_cpu.$procmux$2479_CMP $flatten\u_cpu.$procmux$2480_CMP $flatten\u_cpu.$procmux$2481_CMP $flatten\u_cpu.$procmux$2482_CMP $flatten\u_cpu.$procmux$2483_CMP $flatten\u_cpu.$procmux$2484_CMP $flatten\u_cpu.$procmux$2485_CMP $flatten\u_cpu.$procmux$2486_CMP $flatten\u_cpu.$procmux$2487_CMP $flatten\u_cpu.$procmux$2489_CMP $flatten\u_cpu.$procmux$2490_CMP $flatten\u_cpu.$procmux$2491_CMP $flatten\u_cpu.$procmux$2492_CMP $flatten\u_cpu.$procmux$2493_CMP $flatten\u_cpu.$procmux$2495_CMP $flatten\u_cpu.$procmux$2496_CMP $flatten\u_cpu.$procmux$2498_CMP $flatten\u_cpu.$procmux$2504_CMP $flatten\u_cpu.$procmux$2505_CMP $flatten\u_cpu.$procmux$2506_CMP $flatten\u_cpu.$procmux$2507_CMP $flatten\u_cpu.$procmux$2508_CMP $flatten\u_cpu.$procmux$2509_CMP $flatten\u_cpu.$procmux$2510_CMP $flatten\u_cpu.$procmux$2511_CMP $flatten\u_cpu.$procmux$2512_CMP $flatten\u_cpu.$procmux$2513_CMP $flatten\u_cpu.$procmux$2514_CMP $flatten\u_cpu.$procmux$2515_CMP $flatten\u_cpu.$procmux$2516_CMP $flatten\u_cpu.$procmux$2517_CMP $flatten\u_cpu.$procmux$2518_CMP $flatten\u_cpu.$procmux$2519_CMP }
  transition:   6'000000 27'--------------------------0 ->   6'000000 61'1111100000000000000000000000000000000000000000000000000001000
  transition:   6'000000 27'--------------------------1 ->   6'000001 61'1111100000000000001000000000000000000000000000000000000001000
  transition:   6'100000 27'--------------------------0 ->   6'100000 61'1111000000000100000000000000000000000000001000000000000000000
  transition:   6'100000 27'------------------------001 ->   6'001100 61'1111000000000001100000000000000000000000001000000000000000000
  transition:   6'010000 27'--------------------------0 ->   6'010000 61'1111100000000010000000000000000000000000000000000010000000000
  transition:   6'010000 27'--------------------------1 ->   6'010001 61'1111100000000010001000000000000000000000000000000010000000000
  transition:   6'110000 27'--------------------------0 ->   6'110000 61'1111100000000110000000000000000000000000000000000000000000010
  transition:   6'110000 27'--------------------------1 ->   6'110001 61'1111100000000110001000000000000000000000000000000000000000010
  transition:   6'001000 27'--------------------------0 ->   6'001000 61'1111100000000001000010000000000000000000000000000000000000000
  transition:   6'001000 27'--------------------------1 ->   6'001001 61'1111100000000001001010000000000000000000000000000000000000000
  transition:   6'101000 27'--------------------------0 ->   6'101000 61'1111100000000101000000000000000000001000000000000000000000000
  transition:   6'101000 27'--------------------------1 ->   6'101001 61'1111100000000101001000000000000000001000000000000000000000000
  transition:   6'011000 27'--------------------------0 ->   6'011000 61'1111100000000011000000000100000000000000000000000000000000000
  transition:   6'011000 27'--------------------------1 ->   6'011001 61'1111100000000011001000000100000000000000000000000000000000000
  transition:   6'000100 27'--------------------------0 ->   6'000100 61'1111100000000000100000000000000000000000000000000000010000000
  transition:   6'000100 27'----0---------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000010000000
  transition:   6'000100 27'----1---------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000010000000
  transition:   6'100100 27'--------------------------0 ->   6'100100 61'1111100100000100100000000000000000000000000000000000000000000
  transition:   6'100100 27'------------------------001 ->   6'001100 61'1111100100000001100000000000000000000000000000000000000000000
  transition:   6'010100 27'--------------------------0 ->   6'010100 61'1111100000000010100000000000000000000000000000100000000000000
  transition:   6'010100 27'------0-------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000100000000000000
  transition:   6'010100 27'------1-------------------1 ->   6'010101 61'1111100000000010101000000000000000000000000000100000000000000
  transition:   6'001100 27'--------------------------0 ->   6'001100 61'1111100000000001100100000000000000000000000000000000000000000
  transition:   6'001100 27'0000-----0000000000000----1 ->   6'001100 61'1111100000000001100100000000000000000000000000000000000000000
  transition:   6'001100 27'---------------------1----1 ->   6'001000 61'1111100000000001000100000000000000000000000000000000000000000
  transition:   6'001100 27'--------------------1-----1 ->   6'011010 61'1111100000000011010100000000000000000000000000000000000000000
  transition:   6'001100 27'-------------------1------1 ->   6'100101 61'1111100000000100101100000000000000000000000000000000000000000
  transition:   6'001100 27'------------------1-------1 ->   6'010110 61'1111100000000010110100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------------1--------1 ->   6'101010 61'1111100000000101010100000000000000000000000000000000000000000
  transition:   6'001100 27'----------------1---------1 ->   6'011000 61'1111100000000011000100000000000000000000000000000000000000000
  transition:   6'001100 27'----------1---------------1 ->   6'100001 61'1111100000000100001100000000000000000000000000000000000000000
  transition:   6'001100 27'---------------1----------1 ->   6'011110 61'1111100000000011110100000000000000000000000000000000000000000
  transition:   6'001100 27'--------------1-----------1 ->   6'001110 61'1111100000000001110100000000000000000000000000000000000000000
  transition:   6'001100 27'-------------1------------1 ->   6'101111 61'1111100000000101111100000000000000000000000000000000000000000
  transition:   6'001100 27'--1-----------------------1 ->   6'001101 61'1111100000000001101100000000000000000000000000000000000000000
  transition:   6'001100 27'1-------------------------1 ->   6'000000 61'1111100000000000000100000000000000000000000000000000000000000
  transition:   6'001100 27'------------1-------------1 ->   6'000101 61'1111100000000000101100000000000000000000000000000000000000000
  transition:   6'001100 27'---------1----------------1 ->   6'010010 61'1111100000000010010100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------1--------------1 ->   6'110000 61'1111100000000110000100000000000000000000000000000000000000000
  transition:   6'001100 27'-1------------------------1 ->   6'000010 61'1111100000000000010100000000000000000000000000000000000000000
  transition:   6'001100 27'---1----------------------1 ->   6'100100 61'1111100000000100100100000000000000000000000000000000000000000
  transition:   6'101100 27'--------------------------0 ->   6'101100 61'1111100000000101100000000000000010000000000000000000000000000
  transition:   6'101100 27'--------------------------1 ->   6'101101 61'1111100000000101101000000000000010000000000000000000000000000
  transition:   6'011100 27'--------------------------0 ->   6'011100 61'1111100000000011100000000000000000000000100000000000000000000
  transition:   6'011100 27'--------------------------1 ->   6'011101 61'1111100000000011101000000000000000000000100000000000000000000
  transition:   6'000010 27'--------------------------0 ->   6'000010 61'1111100000000000010000000000000000000000000000000000000100000
  transition:   6'000010 27'--------------------------1 ->   6'000011 61'1111100000000000011000000000000000000000000000000000000100000
  transition:   6'100010 27'--------------------------0 ->   6'100010 61'1011100000000100010000000000000000000000000010000000000000000
  transition:   6'100010 27'------------------------001 ->   6'001100 61'1011100000000001100000000000000000000000000010000000000000000
  transition:   6'010010 27'--------------------------0 ->   6'010010 61'1111100000000010010000000000000000000000000000001000000000000
  transition:   6'010010 27'--------------------------1 ->   6'010011 61'1111100000000010011000000000000000000000000000001000000000000
  transition:   6'001010 27'--------------------------0 ->   6'001010 61'1111100000000001010000100000000000000000000000000000000000000
  transition:   6'001010 27'--------------------------1 ->   6'001011 61'1111100000000001011000100000000000000000000000000000000000000
  transition:   6'101010 27'--------------------------0 ->   6'101010 61'1111100000000101010000000000000000100000000000000000000000000
  transition:   6'101010 27'--------------------------1 ->   6'101011 61'1111100000000101011000000000000000100000000000000000000000000
  transition:   6'011010 27'--------------------------0 ->   6'011010 61'1111110000000011010000000000000000000000000000000000000000000
  transition:   6'011010 27'--------------------------1 ->   6'011011 61'1111110000000011011000000000000000000000000000000000000000000
  transition:   6'000110 27'--------------------------0 ->   6'000110 61'1111100000000000110000000000010000000000000000000000000000000
  transition:   6'000110 27'--------0-----------------1 ->   6'001100 61'1111100000000001100000000000010000000000000000000000000000000
  transition:   6'000110 27'--------1-----------------1 ->   6'000111 61'1111100000000000111000000000010000000000000000000000000000000
  transition:   6'100110 27'--------------------------0 ->   6'100110 61'1111100000000100110000000000000000000100000000000000000000000
  transition:   6'100110 27'--------------------------1 ->   6'100111 61'1111100000000100111000000000000000000100000000000000000000000
  transition:   6'010110 27'--------------------------0 ->   6'010110 61'1111100000000010110000000001000000000000000000000000000000000
  transition:   6'010110 27'--------------------------1 ->   6'010111 61'1111100000000010111000000001000000000000000000000000000000000
  transition:   6'001110 27'--------------------------0 ->   6'001110 61'1111100000000001110000000000000000000000000000000000100000000
  transition:   6'001110 27'--------------------------1 ->   6'001111 61'1111100000000001111000000000000000000000000000000000100000000
  transition:   6'101110 27'--------------------------0 ->   6'101110 61'1111100001000101110000000000000000000000000000000000000000000
  transition:   6'101110 27'-------------------------01 ->   6'001101 61'1111100001000001101000000000000000000000000000000000000000000
  transition:   6'011110 27'--------------------------0 ->   6'011110 61'1101100000010011110000000000000000000000000000000000000000000
  transition:   6'011110 27'--------------------------1 ->   6'011111 61'1101100000010011111000000000000000000000000000000000000000000
  transition:   6'000001 27'--------------------------0 ->   6'000001 61'1111100000000000001000000000000000000000000000000000000010000
  transition:   6'000001 27'----0---------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000010000
  transition:   6'000001 27'----1---------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000010000
  transition:   6'100001 27'--------------------------0 ->   6'100001 61'0111100000001100001000000000000000000000000000000000000000000
  transition:   6'100001 27'--------------------------1 ->   6'100010 61'0111100000001100010000000000000000000000000000000000000000000
  transition:   6'010001 27'--------------------------0 ->   6'010001 61'1111100000000010001000000000000000000000000000000100000000000
  transition:   6'010001 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000000000000000000000100000000000
  transition:   6'110001 27'--------------------------0 ->   6'110001 61'1111100000000110001000000000000000000000000000000000000000100
  transition:   6'110001 27'----0---------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000000100
  transition:   6'110001 27'----1---------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000000100
  transition:   6'001001 27'--------------------------0 ->   6'001001 61'1111100000000001001000010000000000000000000000000000000000000
  transition:   6'001001 27'--------------------------1 ->   6'001010 61'1111100000000001010000010000000000000000000000000000000000000
  transition:   6'101001 27'--------------------------0 ->   6'101001 61'1111100000000101001000000000000000010000000000000000000000000
  transition:   6'101001 27'------------------------001 ->   6'001100 61'1111100000000001100000000000000000010000000000000000000000000
  transition:   6'011001 27'--------------------------0 ->   6'011001 61'1111100000000011001000001000000000000000000000000000000000000
  transition:   6'011001 27'-----------------------0001 ->   6'010110 61'1111100000000010110000001000000000000000000000000000000000000
  transition:   6'000101 27'--------------------------0 ->   6'000101 61'1111100000000000101000000000001000000000000000000000000000000
  transition:   6'000101 27'-----0--------------------1 ->   6'001100 61'1111100000000001100000000000001000000000000000000000000000000
  transition:   6'000101 27'-----1--------------------1 ->   6'000110 61'1111100000000000110000000000001000000000000000000000000000000
  transition:   6'100101 27'--------------------------0 ->   6'100101 61'1111100000000100101000000000000000000010000000000000000000000
  transition:   6'100101 27'--------------------------1 ->   6'100110 61'1111100000000100110000000000000000000010000000000000000000000
  transition:   6'010101 27'--------------------------0 ->   6'010101 61'1111100000000010101000000000000000000000000001000000000000000
  transition:   6'010101 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000000000000000001000000000000000
  transition:   6'001101 27'--------------------------0 ->   6'001101 61'1111101000000001101000000000000000000000000000000000000000000
  transition:   6'001101 27'------------------------001 ->   6'001100 61'1111101000000001100000000000000000000000000000000000000000000
  transition:   6'101101 27'--------------------------0 ->   6'101101 61'1111100000000101101000000000000100000000000000000000000000000
  transition:   6'101101 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000100000000000000000000000000000
  transition:   6'011101 27'--------------------------0 ->   6'011101 61'1111100000000011101000000000000000000001000000000000000000000
  transition:   6'011101 27'-------------------------01 ->   6'001101 61'1111100000000001101000000000000000000001000000000000000000000
  transition:   6'000011 27'--------------------------0 ->   6'000011 61'1111100000000000011000000000000000000000000000000000001000000
  transition:   6'000011 27'-------0------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000001000000
  transition:   6'000011 27'-------1------------------1 ->   6'000100 61'1111100000000000100000000000000000000000000000000000001000000
  transition:   6'100011 27'--------------------------0 ->   6'100011 61'1111100010000100011000000000000000000000000000000000000000000
  transition:   6'100011 27'--------------------------1 ->   6'101110 61'1111100010000101110000000000000000000000000000000000000000000
  transition:   6'010011 27'--------------------------0 ->   6'010011 61'1111100000000010011000000000000000000000000000010000000000000
  transition:   6'010011 27'--------------------------1 ->   6'010100 61'1111100000000010100000000000000000000000000000010000000000000
  transition:   6'001011 27'--------------------------0 ->   6'001011 61'1111100000000001011001000000000000000000000000000000000000000
  transition:   6'001011 27'-----------------------0001 ->   6'010110 61'1111100000000010110001000000000000000000000000000000000000000
  transition:   6'101011 27'--------------------------0 ->   6'101011 61'1111100000000101011000000000000001000000000000000000000000000
  transition:   6'101011 27'--------------------------1 ->   6'101100 61'1111100000000101100000000000000001000000000000000000000000000
  transition:   6'011011 27'--------------------------0 ->   6'011011 61'1111100000000011011000000000000000000000010000000000000000000
  transition:   6'011011 27'--------------------------1 ->   6'011100 61'1111100000000011100000000000000000000000010000000000000000000
  transition:   6'000111 27'--------------------------0 ->   6'000111 61'1111100000000000111000000000100000000000000000000000000000000
  transition:   6'000111 27'------------------------001 ->   6'001100 61'1111100000000001100000000000100000000000000000000000000000000
  transition:   6'100111 27'--------------------------0 ->   6'100111 61'1111100000100100111000000000000000000000000000000000000000000
  transition:   6'100111 27'--------------------------1 ->   6'101000 61'1111100000100101000000000000000000000000000000000000000000000
  transition:   6'010111 27'--------------------------0 ->   6'010111 61'1111100000000010111000000010000000000000000000000000000000000
  transition:   6'010111 27'------------------------001 ->   6'001100 61'1111100000000001100000000010000000000000000000000000000000000
  transition:   6'001111 27'--------------------------0 ->   6'001111 61'1111100000000001111000000000000000000000000000000001000000000
  transition:   6'001111 27'--------------------------1 ->   6'010000 61'1111100000000010000000000000000000000000000000000001000000000
  transition:   6'101111 27'--------------------------0 ->   6'101111 61'1111100000000101111000000000000000000000000000000000000000001
  transition:   6'101111 27'----0---------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000000001
  transition:   6'101111 27'----1---------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000000000000001
  transition:   6'011111 27'--------------------------0 ->   6'011111 61'1110100000000011111000000000000000000000000100000000000000000
  transition:   6'011111 27'--------------------------1 ->   6'100000 61'1110100000000100000000000000000000000000000100000000000000000

5.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_cpu.state$3141' from module `\cpu_wrapper'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$3118.

5.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 65 unused cells and 65 unused wires.
<suppressed ~66 debug messages>

5.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_cpu.state$3141' from module `\cpu_wrapper'.
  Removing unused output signal $flatten\u_cpu.$procmux$2478_CMP.
  Removing unused output signal $flatten\u_cpu.$procmux$2476_CMP.
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [0].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [1].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [2].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [3].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [4].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [5].

5.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_cpu.state$3141' from module `\cpu_wrapper' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  existing encoding is already a packed binary encoding.

5.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_cpu.state$3141' from module `cpu_wrapper':
-------------------------------------

  Information on FSM $fsm$\u_cpu.state$3141 (\u_cpu.state):

  Number of input signals:   26
  Number of output signals:  53
  Number of state bits:       6

  Input signals:
    0: \RDY
    1: $auto$opt_reduce.cc:134:opt_pmux$3140
    2: $auto$opt_reduce.cc:134:opt_pmux$3122
    3: $auto$opt_reduce.cc:134:opt_pmux$3120
    4: $flatten\u_cpu.$procmux$2544_CMP
    5: $flatten\u_cpu.$procmux$2543_CMP
    6: $flatten\u_cpu.$procmux$2541_CMP
    7: $flatten\u_cpu.$procmux$2540_CMP
    8: $flatten\u_cpu.$procmux$2539_CMP
    9: $flatten\u_cpu.$procmux$2538_CMP
   10: $flatten\u_cpu.$procmux$2536_CMP
   11: $flatten\u_cpu.$procmux$2531_CMP
   12: $flatten\u_cpu.$procmux$2530_CMP
   13: $flatten\u_cpu.$procmux$2526_CMP
   14: $flatten\u_cpu.$procmux$2524_CMP
   15: $flatten\u_cpu.$procmux$2459_CMP [0]
   16: $flatten\u_cpu.$procmux$2446_CMP [0]
   17: $flatten\u_cpu.$xor$../../../../source/cpu.v:986$993_Y
   18: $flatten\u_cpu.$or$../../../../source/cpu.v:943$987_Y
   19: $flatten\u_cpu.$or$../../../../source/cpu.v:943$986_Y
   20: \u_cpu.cond_true
   21: \u_cpu.write_back
   22: $auto$opt_reduce.cc:134:opt_pmux$3124
   23: $auto$opt_reduce.cc:134:opt_pmux$3130
   24: $auto$opt_reduce.cc:134:opt_pmux$3126
   25: $auto$opt_reduce.cc:134:opt_pmux$3128

  Output signals:
    0: $flatten\u_cpu.$procmux$2519_CMP
    1: $flatten\u_cpu.$procmux$2518_CMP
    2: $flatten\u_cpu.$procmux$2517_CMP
    3: $flatten\u_cpu.$procmux$2516_CMP
    4: $flatten\u_cpu.$procmux$2515_CMP
    5: $flatten\u_cpu.$procmux$2514_CMP
    6: $flatten\u_cpu.$procmux$2513_CMP
    7: $flatten\u_cpu.$procmux$2512_CMP
    8: $flatten\u_cpu.$procmux$2511_CMP
    9: $flatten\u_cpu.$procmux$2510_CMP
   10: $flatten\u_cpu.$procmux$2509_CMP
   11: $flatten\u_cpu.$procmux$2508_CMP
   12: $flatten\u_cpu.$procmux$2507_CMP
   13: $flatten\u_cpu.$procmux$2506_CMP
   14: $flatten\u_cpu.$procmux$2505_CMP
   15: $flatten\u_cpu.$procmux$2504_CMP
   16: $flatten\u_cpu.$procmux$2498_CMP
   17: $flatten\u_cpu.$procmux$2496_CMP
   18: $flatten\u_cpu.$procmux$2495_CMP
   19: $flatten\u_cpu.$procmux$2493_CMP
   20: $flatten\u_cpu.$procmux$2492_CMP
   21: $flatten\u_cpu.$procmux$2491_CMP
   22: $flatten\u_cpu.$procmux$2490_CMP
   23: $flatten\u_cpu.$procmux$2489_CMP
   24: $flatten\u_cpu.$procmux$2487_CMP
   25: $flatten\u_cpu.$procmux$2486_CMP
   26: $flatten\u_cpu.$procmux$2485_CMP
   27: $flatten\u_cpu.$procmux$2484_CMP
   28: $flatten\u_cpu.$procmux$2483_CMP
   29: $flatten\u_cpu.$procmux$2482_CMP
   30: $flatten\u_cpu.$procmux$2481_CMP
   31: $flatten\u_cpu.$procmux$2480_CMP
   32: $flatten\u_cpu.$procmux$2479_CMP
   33: $flatten\u_cpu.$procmux$2477_CMP
   34: $flatten\u_cpu.$procmux$2475_CMP
   35: $flatten\u_cpu.$procmux$2473_CMP
   36: $flatten\u_cpu.$procmux$2472_CMP
   37: $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$1070_Y
   38: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$1023_Y
   39: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$996_Y
   40: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$971_Y
   41: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$970_Y
   42: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$933_Y
   43: $flatten\u_cpu.$eq$../../../../source/cpu.v:771$931_Y
   44: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$912_Y
   45: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$910_Y
   46: $flatten\u_cpu.$eq$../../../../source/cpu.v:595$904_Y
   47: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$898_Y
   48: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$875_Y
   49: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$873_Y
   50: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$871_Y
   51: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$868_Y
   52: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$867_Y

  State encoding:
    0:   6'000000
    1:   6'100000
    2:   6'010000
    3:   6'110000
    4:   6'001000  <RESET STATE>
    5:   6'101000
    6:   6'011000
    7:   6'000100
    8:   6'100100
    9:   6'010100
   10:   6'001100
   11:   6'101100
   12:   6'011100
   13:   6'000010
   14:   6'100010
   15:   6'010010
   16:   6'001010
   17:   6'101010
   18:   6'011010
   19:   6'000110
   20:   6'100110
   21:   6'010110
   22:   6'001110
   23:   6'101110
   24:   6'011110
   25:   6'000001
   26:   6'100001
   27:   6'010001
   28:   6'110001
   29:   6'001001
   30:   6'101001
   31:   6'011001
   32:   6'000101
   33:   6'100101
   34:   6'010101
   35:   6'001101
   36:   6'101101
   37:   6'011101
   38:   6'000011
   39:   6'100011
   40:   6'010011
   41:   6'001011
   42:   6'101011
   43:   6'011011
   44:   6'000111
   45:   6'100111
   46:   6'010111
   47:   6'001111
   48:   6'101111
   49:   6'011111

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 26'-------------------------0   ->     0 53'11111000000000000000000000000000000000000000000001000
      1:     0 26'-------------------------1   ->    25 53'11111000000000000000000000000000000000000000000001000
      2:     1 26'-------------------------0   ->     1 53'11110000000000000000000000000000001000000000000000000
      3:     1 26'-----------------------001   ->    10 53'11110000000000000000000000000000001000000000000000000
      4:     2 26'-------------------------0   ->     2 53'11111000000000000000000000000000000000000010000000000
      5:     2 26'-------------------------1   ->    27 53'11111000000000000000000000000000000000000010000000000
      6:     3 26'-------------------------0   ->     3 53'11111000000000000000000000000000000000000000000000010
      7:     3 26'-------------------------1   ->    28 53'11111000000000000000000000000000000000000000000000010
      8:     4 26'-------------------------0   ->     4 53'11111000000000100000000000000000000000000000000000000
      9:     4 26'-------------------------1   ->    29 53'11111000000000100000000000000000000000000000000000000
     10:     5 26'-------------------------0   ->     5 53'11111000000000000000000000001000000000000000000000000
     11:     5 26'-------------------------1   ->    30 53'11111000000000000000000000001000000000000000000000000
     12:     6 26'-------------------------0   ->     6 53'11111000000000000000000000000000000000000000000000000
     13:     6 26'-------------------------1   ->    31 53'11111000000000000000000000000000000000000000000000000
     14:     7 26'-------------------------0   ->     7 53'11111000000000000000000000000000000000000000010000000
     15:     7 26'----0--------------------1   ->    35 53'11111000000000000000000000000000000000000000010000000
     16:     7 26'----1--------------------1   ->    39 53'11111000000000000000000000000000000000000000010000000
     17:     8 26'-------------------------0   ->     8 53'11111001000000000000000000000000000000000000000000000
     18:     8 26'-----------------------001   ->    10 53'11111001000000000000000000000000000000000000000000000
     19:     9 26'-------------------------0   ->     9 53'11111000000000000000000000000000000000100000000000000
     20:     9 26'------1------------------1   ->    34 53'11111000000000000000000000000000000000100000000000000
     21:     9 26'------0------------------1   ->    35 53'11111000000000000000000000000000000000100000000000000
     22:    10 26'1------------------------1   ->     0 53'11111000000001000000000000000000000000000000000000000
     23:    10 26'-----------1-------------1   ->     3 53'11111000000001000000000000000000000000000000000000000
     24:    10 26'---------------------1---1   ->     4 53'11111000000001000000000000000000000000000000000000000
     25:    10 26'----------------1--------1   ->     6 53'11111000000001000000000000000000000000000000000000000
     26:    10 26'---1---------------------1   ->     8 53'11111000000001000000000000000000000000000000000000000
     27:    10 26'-------------------------0   ->    10 53'11111000000001000000000000000000000000000000000000000
     28:    10 26'0000-----0000000000000---1   ->    10 53'11111000000001000000000000000000000000000000000000000
     29:    10 26'-1-----------------------1   ->    13 53'11111000000001000000000000000000000000000000000000000
     30:    10 26'---------1---------------1   ->    15 53'11111000000001000000000000000000000000000000000000000
     31:    10 26'-----------------1-------1   ->    17 53'11111000000001000000000000000000000000000000000000000
     32:    10 26'--------------------1----1   ->    18 53'11111000000001000000000000000000000000000000000000000
     33:    10 26'------------------1------1   ->    21 53'11111000000001000000000000000000000000000000000000000
     34:    10 26'--------------1----------1   ->    22 53'11111000000001000000000000000000000000000000000000000
     35:    10 26'---------------1---------1   ->    24 53'11111000000001000000000000000000000000000000000000000
     36:    10 26'----------1--------------1   ->    26 53'11111000000001000000000000000000000000000000000000000
     37:    10 26'------------1------------1   ->    32 53'11111000000001000000000000000000000000000000000000000
     38:    10 26'-------------------1-----1   ->    33 53'11111000000001000000000000000000000000000000000000000
     39:    10 26'--1----------------------1   ->    35 53'11111000000001000000000000000000000000000000000000000
     40:    10 26'-------------1-----------1   ->    48 53'11111000000001000000000000000000000000000000000000000
     41:    11 26'-------------------------0   ->    11 53'11111000000000000000000010000000000000000000000000000
     42:    11 26'-------------------------1   ->    36 53'11111000000000000000000010000000000000000000000000000
     43:    12 26'-------------------------0   ->    12 53'11111000000000000000000000000000100000000000000000000
     44:    12 26'-------------------------1   ->    37 53'11111000000000000000000000000000100000000000000000000
     45:    13 26'-------------------------0   ->    13 53'11111000000000000000000000000000000000000000000100000
     46:    13 26'-------------------------1   ->    38 53'11111000000000000000000000000000000000000000000100000
     47:    14 26'-----------------------001   ->    10 53'10111000000000000000000000000000000010000000000000000
     48:    14 26'-------------------------0   ->    14 53'10111000000000000000000000000000000010000000000000000
     49:    15 26'-------------------------0   ->    15 53'11111000000000000000000000000000000000001000000000000
     50:    15 26'-------------------------1   ->    40 53'11111000000000000000000000000000000000001000000000000
     51:    16 26'-------------------------0   ->    16 53'11111000000000001000000000000000000000000000000000000
     52:    16 26'-------------------------1   ->    41 53'11111000000000001000000000000000000000000000000000000
     53:    17 26'-------------------------0   ->    17 53'11111000000000000000000000100000000000000000000000000
     54:    17 26'-------------------------1   ->    42 53'11111000000000000000000000100000000000000000000000000
     55:    18 26'-------------------------0   ->    18 53'11111100000000000000000000000000000000000000000000000
     56:    18 26'-------------------------1   ->    43 53'11111100000000000000000000000000000000000000000000000
     57:    19 26'--------0----------------1   ->    10 53'11111000000000000000010000000000000000000000000000000
     58:    19 26'-------------------------0   ->    19 53'11111000000000000000010000000000000000000000000000000
     59:    19 26'--------1----------------1   ->    44 53'11111000000000000000010000000000000000000000000000000
     60:    20 26'-------------------------0   ->    20 53'11111000000000000000000000000100000000000000000000000
     61:    20 26'-------------------------1   ->    45 53'11111000000000000000000000000100000000000000000000000
     62:    21 26'-------------------------0   ->    21 53'11111000000000000000000000000000000000000000000000000
     63:    21 26'-------------------------1   ->    46 53'11111000000000000000000000000000000000000000000000000
     64:    22 26'-------------------------0   ->    22 53'11111000000000000000000000000000000000000000100000000
     65:    22 26'-------------------------1   ->    47 53'11111000000000000000000000000000000000000000100000000
     66:    23 26'-------------------------0   ->    23 53'11111000010000000000000000000000000000000000000000000
     67:    23 26'------------------------01   ->    35 53'11111000010000000000000000000000000000000000000000000
     68:    24 26'-------------------------0   ->    24 53'11011000000100000000000000000000000000000000000000000
     69:    24 26'-------------------------1   ->    49 53'11011000000100000000000000000000000000000000000000000
     70:    25 26'-------------------------0   ->    25 53'11111000000000000000000000000000000000000000000010000
     71:    25 26'----0--------------------1   ->    35 53'11111000000000000000000000000000000000000000000010000
     72:    25 26'----1--------------------1   ->    39 53'11111000000000000000000000000000000000000000000010000
     73:    26 26'-------------------------1   ->    14 53'01111000000010000000000000000000000000000000000000000
     74:    26 26'-------------------------0   ->    26 53'01111000000010000000000000000000000000000000000000000
     75:    27 26'-------------------------0   ->    27 53'11111000000000000000000000000000000000000100000000000
     76:    27 26'------------------------01   ->    35 53'11111000000000000000000000000000000000000100000000000
     77:    28 26'-------------------------0   ->    28 53'11111000000000000000000000000000000000000000000000100
     78:    28 26'----0--------------------1   ->    35 53'11111000000000000000000000000000000000000000000000100
     79:    28 26'----1--------------------1   ->    39 53'11111000000000000000000000000000000000000000000000100
     80:    29 26'-------------------------1   ->    16 53'11111000000000000100000000000000000000000000000000000
     81:    29 26'-------------------------0   ->    29 53'11111000000000000100000000000000000000000000000000000
     82:    30 26'-----------------------001   ->    10 53'11111000000000000000000000010000000000000000000000000
     83:    30 26'-------------------------0   ->    30 53'11111000000000000000000000010000000000000000000000000
     84:    31 26'----------------------0001   ->    21 53'11111000000000000010000000000000000000000000000000000
     85:    31 26'-------------------------0   ->    31 53'11111000000000000010000000000000000000000000000000000
     86:    32 26'-----0-------------------1   ->    10 53'11111000000000000000001000000000000000000000000000000
     87:    32 26'-----1-------------------1   ->    19 53'11111000000000000000001000000000000000000000000000000
     88:    32 26'-------------------------0   ->    32 53'11111000000000000000001000000000000000000000000000000
     89:    33 26'-------------------------1   ->    20 53'11111000000000000000000000000010000000000000000000000
     90:    33 26'-------------------------0   ->    33 53'11111000000000000000000000000010000000000000000000000
     91:    34 26'-------------------------0   ->    34 53'11111000000000000000000000000000000001000000000000000
     92:    34 26'------------------------01   ->    35 53'11111000000000000000000000000000000001000000000000000
     93:    35 26'-----------------------001   ->    10 53'11111010000000000000000000000000000000000000000000000
     94:    35 26'-------------------------0   ->    35 53'11111010000000000000000000000000000000000000000000000
     95:    36 26'------------------------01   ->    35 53'11111000000000000000000100000000000000000000000000000
     96:    36 26'-------------------------0   ->    36 53'11111000000000000000000100000000000000000000000000000
     97:    37 26'------------------------01   ->    35 53'11111000000000000000000000000001000000000000000000000
     98:    37 26'-------------------------0   ->    37 53'11111000000000000000000000000001000000000000000000000
     99:    38 26'-------1-----------------1   ->     7 53'11111000000000000000000000000000000000000000001000000
    100:    38 26'-------0-----------------1   ->    35 53'11111000000000000000000000000000000000000000001000000
    101:    38 26'-------------------------0   ->    38 53'11111000000000000000000000000000000000000000001000000
    102:    39 26'-------------------------1   ->    23 53'11111000100000000000000000000000000000000000000000000
    103:    39 26'-------------------------0   ->    39 53'11111000100000000000000000000000000000000000000000000
    104:    40 26'-------------------------1   ->     9 53'11111000000000000000000000000000000000010000000000000
    105:    40 26'-------------------------0   ->    40 53'11111000000000000000000000000000000000010000000000000
    106:    41 26'----------------------0001   ->    21 53'11111000000000010000000000000000000000000000000000000
    107:    41 26'-------------------------0   ->    41 53'11111000000000010000000000000000000000000000000000000
    108:    42 26'-------------------------1   ->    11 53'11111000000000000000000001000000000000000000000000000
    109:    42 26'-------------------------0   ->    42 53'11111000000000000000000001000000000000000000000000000
    110:    43 26'-------------------------1   ->    12 53'11111000000000000000000000000000010000000000000000000
    111:    43 26'-------------------------0   ->    43 53'11111000000000000000000000000000010000000000000000000
    112:    44 26'-----------------------001   ->    10 53'11111000000000000000100000000000000000000000000000000
    113:    44 26'-------------------------0   ->    44 53'11111000000000000000100000000000000000000000000000000
    114:    45 26'-------------------------1   ->     5 53'11111000001000000000000000000000000000000000000000000
    115:    45 26'-------------------------0   ->    45 53'11111000001000000000000000000000000000000000000000000
    116:    46 26'-----------------------001   ->    10 53'11111000000000000001000000000000000000000000000000000
    117:    46 26'-------------------------0   ->    46 53'11111000000000000001000000000000000000000000000000000
    118:    47 26'-------------------------1   ->     2 53'11111000000000000000000000000000000000000001000000000
    119:    47 26'-------------------------0   ->    47 53'11111000000000000000000000000000000000000001000000000
    120:    48 26'----0--------------------1   ->    35 53'11111000000000000000000000000000000000000000000000001
    121:    48 26'----1--------------------1   ->    39 53'11111000000000000000000000000000000000000000000000001
    122:    48 26'-------------------------0   ->    48 53'11111000000000000000000000000000000000000000000000001
    123:    49 26'-------------------------1   ->     1 53'11101000000000000000000000000000000100000000000000000
    124:    49 26'-------------------------0   ->    49 53'11101000000000000000000000000000000100000000000000000

-------------------------------------

5.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_cpu.state$3141' from module `\cpu_wrapper'.

5.13. Executing OPT pass (performing simple optimizations).

5.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~78 debug messages>

5.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

5.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~99 debug messages>

5.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3100 ($dff) from module cpu_wrapper (D = \DI_M, Q = \vectOut[4]).
Adding EN signal on $procdff$3099 ($dff) from module cpu_wrapper (D = { 7'0000000 \WE }, Q = \vectOut[3]).
Adding EN signal on $procdff$3098 ($dff) from module cpu_wrapper (D = \DO, Q = \vectOut[2]).
Adding EN signal on $procdff$3097 ($dff) from module cpu_wrapper (D = \AB [7:0], Q = \vectOut[1]).
Adding EN signal on $procdff$3096 ($dff) from module cpu_wrapper (D = \AB [15:8], Q = \vectOut[0]).
Adding EN signal on $procdff$3095 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT.v:67$300_DATA, Q = \Mem_Emu_Din).
Adding EN signal on $procdff$3094 ($dff) from module cpu_wrapper (D = { $memrd$\stimIn$../../../cpu_wrapper_RT.v:65$298_DATA $memrd$\stimIn$../../../cpu_wrapper_RT.v:66$299_DATA }, Q = \Mem_Emu_Adr).
Adding EN signal on $procdff$3093 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT.v:57$291_DATA [5], Q = \Mem_Emu_Wen).
Adding EN signal on $procdff$3092 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT.v:57$291_DATA [4], Q = \Mem_Emu_Ena).
Adding EN signal on $procdff$3091 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT.v:57$291_DATA [0], Q = \reset).
Adding EN signal on $procdff$3090 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT.v:57$291_DATA [3], Q = \RDY).
Adding EN signal on $procdff$3089 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT.v:57$291_DATA [2], Q = \NMI).
Adding EN signal on $procdff$3088 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT.v:57$291_DATA [1], Q = \IRQ).
Adding EN signal on $procdff$3087 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper_RT.v:61$295_DATA, Q = \DI_P).
Adding EN signal on $procdff$3086 ($dff) from module cpu_wrapper (D = $3$mem2reg_rd$\vectOut$../../../cpu_wrapper_RT.v:81$1_DATA[7:0]$306, Q = \Dout_emu).
Adding EN signal on $procdff$3081 ($dff) from module cpu_wrapper (D = $memrd$\Memory$../../../cpu_wrapper_RT.v:161$336_DATA, Q = \DI_M).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3027 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.temp_BI [7], Q = \u_cpu.u_ALU8.BI7).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3026 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.AI [7], Q = \u_cpu.u_ALU8.AI7).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3025 ($adff) from module cpu_wrapper (D = { \u_cpu.u_ALU8.temp_h [3:0] \u_cpu.u_ALU8.temp_l [3:0] }, Q = \u_cpu.u_ALU8.OUT).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3024 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.temp_HC, Q = \u_cpu.u_ALU8.HC).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3023 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.temp_h [3], Q = \u_cpu.u_ALU8.N).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$3022 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.\u_ALU8.$or$../../../../source/ALU8.v:116$1106_Y, Q = \u_cpu.u_ALU8.CO).
Adding EN signal on $flatten\u_cpu.$procdff$3080 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$add$../../../../source/cpu.v:354$864_Y, Q = \u_cpu.PC).
Adding EN signal on $flatten\u_cpu.$procdff$3079 ($adff) from module cpu_wrapper (D = \AB [15:8], Q = \u_cpu.ABH).
Adding EN signal on $flatten\u_cpu.$procdff$3078 ($adff) from module cpu_wrapper (D = \AB [7:0], Q = \u_cpu.ABL).
Adding EN signal on $flatten\u_cpu.$procdff$3074 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$901_Y, Q = \u_cpu.AXYS[3]).
Adding EN signal on $flatten\u_cpu.$procdff$3073 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$901_Y, Q = \u_cpu.AXYS[2]).
Adding EN signal on $flatten\u_cpu.$procdff$3072 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$901_Y, Q = \u_cpu.AXYS[1]).
Adding EN signal on $flatten\u_cpu.$procdff$3071 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$901_Y, Q = \u_cpu.AXYS[0]).
Adding EN signal on $flatten\u_cpu.$procdff$3070 ($adff) from module cpu_wrapper (D = \u_cpu.DIMUX [7], Q = \u_cpu.backwards).
Adding EN signal on $flatten\u_cpu.$procdff$3069 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\C[0:0], Q = \u_cpu.C).
Adding EN signal on $flatten\u_cpu.$procdff$3068 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\Z[0:0], Q = \u_cpu.Z).
Adding EN signal on $flatten\u_cpu.$procdff$3067 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\N[0:0], Q = \u_cpu.N).
Adding EN signal on $flatten\u_cpu.$procdff$3066 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\I[0:0], Q = \u_cpu.I).
Adding EN signal on $flatten\u_cpu.$procdff$3065 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\D[0:0], Q = \u_cpu.D).
Adding EN signal on $flatten\u_cpu.$procdff$3064 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\V[0:0], Q = \u_cpu.V).
Adding EN signal on $flatten\u_cpu.$procdff$3063 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2553_Y, Q = \u_cpu.IRHOLD_valid).
Adding EN signal on $flatten\u_cpu.$procdff$3062 ($dff) from module cpu_wrapper (D = \u_cpu.DIMUX, Q = \u_cpu.IRHOLD).
Adding EN signal on $flatten\u_cpu.$procdff$3057 ($adff) from module cpu_wrapper (D = 1'0, Q = \u_cpu.res).
Adding EN signal on $flatten\u_cpu.$procdff$3056 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2464_Y, Q = \u_cpu.load_reg).
Adding EN signal on $flatten\u_cpu.$procdff$3055 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2457_Y, Q = \u_cpu.dst_reg).
Adding EN signal on $flatten\u_cpu.$procdff$3054 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2450_Y, Q = \u_cpu.src_reg).
Adding EN signal on $flatten\u_cpu.$procdff$3053 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2445_Y, Q = \u_cpu.index_y).
Adding EN signal on $flatten\u_cpu.$procdff$3052 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2440_Y, Q = \u_cpu.store).
Adding EN signal on $flatten\u_cpu.$procdff$3051 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2435_Y, Q = \u_cpu.write_back).
Adding EN signal on $flatten\u_cpu.$procdff$3050 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2430_Y, Q = \u_cpu.load_only).
Adding EN signal on $flatten\u_cpu.$procdff$3049 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2425_Y, Q = \u_cpu.inc).
Adding EN signal on $flatten\u_cpu.$procdff$3048 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2420_Y, Q = \u_cpu.adc_sbc).
Adding EN signal on $flatten\u_cpu.$procdff$3047 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2415_Y, Q = \u_cpu.adc_bcd).
Adding EN signal on $flatten\u_cpu.$procdff$3046 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2410_Y, Q = \u_cpu.shift).
Adding EN signal on $flatten\u_cpu.$procdff$3045 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2405_Y, Q = \u_cpu.compare).
Adding EN signal on $flatten\u_cpu.$procdff$3044 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2400_Y, Q = \u_cpu.shift_right).
Adding EN signal on $flatten\u_cpu.$procdff$3043 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2395_Y, Q = \u_cpu.rotate).
Adding EN signal on $flatten\u_cpu.$procdff$3042 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2386_Y, Q = \u_cpu.op).
Adding EN signal on $flatten\u_cpu.$procdff$3041 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$2381_Y, Q = \u_cpu.bit_ins).
Adding EN signal on $flatten\u_cpu.$procdff$3039 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1276$1058_Y, Q = \u_cpu.clv).
Adding EN signal on $flatten\u_cpu.$procdff$3038 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1275$1057_Y, Q = \u_cpu.sei).
Adding EN signal on $flatten\u_cpu.$procdff$3037 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1274$1056_Y, Q = \u_cpu.cli).
Adding EN signal on $flatten\u_cpu.$procdff$3036 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1278$1060_Y, Q = \u_cpu.sed).
Adding EN signal on $flatten\u_cpu.$procdff$3035 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1277$1059_Y, Q = \u_cpu.cld).
Adding EN signal on $flatten\u_cpu.$procdff$3034 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1273$1055_Y, Q = \u_cpu.sec).
Adding EN signal on $flatten\u_cpu.$procdff$3033 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1271$1053_Y, Q = \u_cpu.clc).
Adding EN signal on $flatten\u_cpu.$procdff$3032 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1270$1052_Y, Q = \u_cpu.php).
Adding EN signal on $flatten\u_cpu.$procdff$3031 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1272$1054_Y, Q = \u_cpu.plp).
Adding EN signal on $flatten\u_cpu.$procdff$3030 ($adff) from module cpu_wrapper (D = \u_cpu.IR [7:5], Q = \u_cpu.cond_code).
Adding EN signal on $flatten\u_cpu.$procdff$3028 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\NMI_edge[0:0], Q = \u_cpu.NMI_edge).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3755 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3755 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3755 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3755 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3755 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3755 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3755 ($dffe) from module cpu_wrapper.

5.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 77 unused cells and 205 unused wires.
<suppressed ~78 debug messages>

5.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~8 debug messages>

5.13.9. Rerunning OPT passes. (Maybe there is more to do..)

5.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

5.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

5.13.13. Executing OPT_DFF pass (perform DFF optimizations).

5.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

5.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.13.16. Rerunning OPT passes. (Maybe there is more to do..)

5.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

5.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.13.20. Executing OPT_DFF pass (perform DFF optimizations).

5.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.13.23. Finished OPT passes. (There is nothing left to do.)

5.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper_RT.v:57$291 (stimIn).
Removed top 29 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper_RT.v:61$295 (stimIn).
Removed top 29 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper_RT.v:65$298 (stimIn).
Removed top 29 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper_RT.v:66$299 (stimIn).
Removed top 29 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper_RT.v:67$300 (stimIn).
Removed top 31 bits (of 32) from port B of cell cpu_wrapper.$add$../../../cpu_wrapper_RT.v:22$267 ($add).
Removed top 28 bits (of 32) from port Y of cell cpu_wrapper.$add$../../../cpu_wrapper_RT.v:22$267 ($add).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3250 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$procmux$2825_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$procmux$2826_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$procmux$2827_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3361 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3357 ($eq).
Removed top 17 bits (of 18) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3353 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3347 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3228 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3230 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3232 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3233 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3235 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3236 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3238 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3203 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3239 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3205 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3241 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3242 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3207 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3208 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3244 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3245 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3210 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3211 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3213 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3214 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3216 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3217 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3219 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3247 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3220 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3222 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3223 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3225 ($eq).
Removed top 5 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3226 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3825 ($ne).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$3248 ($eq).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$ternary$../../../../source/ALU8.v:51$1088 ($mux).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$or$../../../../source/ALU8.v:59$1090 ($or).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$and$../../../../source/ALU8.v:60$1091 ($and).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$xor$../../../../source/ALU8.v:61$1092 ($xor).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$procmux$2329_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$procmux$2337_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3855 ($ne).
Removed top 3 bits (of 4) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3460 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3848 ($ne).
Removed top 4 bits (of 7) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3816 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3592 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3598 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3602 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$3606 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2543_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2542_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2541_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2540_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2539_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2538_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2536_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2535_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2531_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2530_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2529_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2528_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2527_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2465_CMP8 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2465_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2465_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2459_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2416_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2411_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2411_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2396_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2396_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2391_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2389_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2387_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2387_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2382_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2356_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2355_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2354_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$2342_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1275$1057 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1274$1056 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1273$1055 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1272$1054 ($eq).
Removed top 3 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1271$1053 ($eq).
Removed top 4 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1270$1052 ($eq).
Removed top 3 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3839 ($ne).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3841 ($ne).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$3832 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.$ne$../../../../source/cpu.v:800$943 ($ne).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:744$929 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:745$927 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:746$926 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:741$923 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:742$921 ($mux).
Removed top 24 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:685$917 ($mux).
Removed top 1 bits (of 4) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:613$907 ($mux).
Removed top 1 bits (of 2) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:564$903 ($mux).
Removed top 3 bits (of 8) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$881 ($mux).
Removed top 13 bits (of 16) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:315$856 ($mux).
Removed top 13 bits (of 16) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:315$856_Y.
Removed top 1 bits (of 2) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:564$903_Y.
Removed top 1 bits (of 4) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:613$907_Y.
Removed top 24 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:685$917_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:741$923_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:744$929_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:745$927_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:746$926_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\u_ALU8.$and$../../../../source/ALU8.v:60$1091_Y.
Removed top 4 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\u_ALU8.$or$../../../../source/ALU8.v:59$1090_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\u_ALU8.$xor$../../../../source/ALU8.v:61$1092_Y.
Removed top 7 bits (of 8) from wire cpu_wrapper.vectOut[3].

5.15. Executing PEEPOPT pass (run peephole optimizers).

5.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

5.17. Executing PMUX2SHIFTX pass.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2339.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.regsel
    best permutation: \u_cpu.regsel
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: \u_cpu.AXYS[3]
      1: 2'10 -> 2'10 -> 2'10: \u_cpu.AXYS[2]
      2: 2'01 -> 2'01 -> 2'01: \u_cpu.AXYS[1]
      3: 2'00 -> 2'00 -> 2'00: \u_cpu.AXYS[0]
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3912.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2349.
  data width: 1 (next power-of-2 = 1, log2 = 0)
  checking ctrl signal \u_cpu.cond_code
    best permutation: \u_cpu.cond_code
    best xor mask: 3'000
      0: 3'111 -> 3'111 -> 3'111: \u_cpu.Z
      1: 3'110 -> 3'110 -> 3'110: $flatten\u_cpu.$not$../../../../source/cpu.v:1296$1067_Y
      2: 3'101 -> 3'101 -> 3'101: \u_cpu.C
      3: 3'100 -> 3'100 -> 3'100: $flatten\u_cpu.$not$../../../../source/cpu.v:1294$1066_Y
      4: 3'011 -> 3'011 -> 3'011: \u_cpu.V
      5: 3'010 -> 3'010 -> 3'010: $flatten\u_cpu.$not$../../../../source/cpu.v:1292$1065_Y
      6: 3'001 -> 3'001 -> 3'001: \u_cpu.N
      7: 3'000 -> 3'000 -> 3'000: $flatten\u_cpu.$not$../../../../source/cpu.v:1290$1064_Y
    choices: 8
    min choice: 0
    max choice: 7
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 7
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3914.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2740.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.state
    best permutation: { \u_cpu.state [4] \u_cpu.state [1:0] \u_cpu.state [5] \u_cpu.state [3:2] }
    best xor mask: 6'010000
      0: 6'001010 -> 6'010010 -> 6'000010: { \u_cpu.N \u_cpu.V 1'1 $flatten\u_cpu.$ternary$../../../../source/cpu.v:445$881_Y [4:0] }
      1: 6'100010 -> 6'010100 -> 6'000100: $flatten\u_cpu.$ternary$../../../../source/cpu.v:443$878_Y
      4: 6'101110 -> 6'010111 -> 6'000111: \u_cpu.u_ALU8.OUT
    choices: 3
    min choice: 2
    max choice: 7
    range density: 50%
    absolute density: 37%
    full case: false
    offset: 6'000010
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3922.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.$procmux$2786.
  data width: 16 (next power-of-2 = 16, log2 = 4)
  checking ctrl signal \u_cpu.state
    best permutation: \u_cpu.state
    best xor mask: 6'000000
      0: 6'001010 -> 6'001010 -> 6'001010: $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$857_Y
      1: 6'000111 -> 6'000111 -> 6'000111: { \u_cpu.u_ALU8.OUT \u_cpu.PC [7:0] }
      2: 6'000110 -> 6'000110 -> 6'000110: { \u_cpu.ABH \u_cpu.u_ALU8.OUT }
      4: 6'001100 -> 6'001100 -> 6'001100: $flatten\u_cpu.$2\PC_temp[15:0]
    choices: 4
    min choice: 6
    max choice: 12
    range density: 57%
    absolute density: 30%
    full case: false
    offset: 6'000110
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3928.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.\u_ALU8.$procmux$2326.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \u_cpu.u_ALU8.op [3:2]
    best permutation: \u_cpu.u_ALU8.op [3:2]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: 8'00000000
      1: 2'10 -> 2'10 -> 2'10: \u_cpu.u_ALU8.temp_logic [7:0]
      2: 2'01 -> 2'01 -> 2'01: $flatten\u_cpu.\u_ALU8.$not$../../../../source/ALU8.v:75$1094_Y
      3: 2'00 -> 2'00 -> 2'00: \u_cpu.u_ALU8.BI
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3930.
Inspecting $pmux cell cpu_wrapper/$flatten\u_cpu.\u_ALU8.$procmux$2334.
  data width: 9 (next power-of-2 = 16, log2 = 4)
  checking ctrl signal \u_cpu.u_ALU8.op [1:0]
    best permutation: \u_cpu.u_ALU8.op [1:0]
    best xor mask: 2'00
      0: 2'11 -> 2'11 -> 2'11: { 1'0 \u_cpu.u_ALU8.AI }
      1: 2'10 -> 2'10 -> 2'10: { 1'0 $auto$wreduce.cc:461:run$3909 [7:0] }
      2: 2'01 -> 2'01 -> 2'01: { 1'0 $auto$wreduce.cc:461:run$3907 [7:0] }
      3: 2'00 -> 2'00 -> 2'00: { 1'0 $auto$wreduce.cc:461:run$3908 [7:0] }
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 100%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3932.
Inspecting $pmux cell cpu_wrapper/$procmux$2823.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \Addr_emu
    best permutation: \Addr_emu
    best xor mask: 3'000
      0: 3'100 -> 3'100 -> 3'100: \vectOut[4]
      1: 3'011 -> 3'011 -> 3'011: { 7'0000000 \vectOut[3] }
      2: 3'010 -> 3'010 -> 3'010: \vectOut[2]
      3: 3'001 -> 3'001 -> 3'001: \vectOut[1]
      4: 3'000 -> 3'000 -> 3'000: \vectOut[0]
    choices: 5
    min choice: 0
    max choice: 4
    range density: 100%
    absolute density: 100%
    full density: 62%
    update to full case.
    new min choice: 0
    new max choice: 7
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$3934.
Removed 20 unused cells and 20 unused wires.

5.18. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\Memory'[0] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[0] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[1] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[2] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[3] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[4] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.19.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

5.19.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).

5.21. Executing WREDUCE pass (reducing word size of cells).

5.22. Executing XILINX_DSP pass (pack resources into DSPs).

5.23. Executing TECHMAP pass (map to technology primitives).

5.23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.23.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lcu.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

5.23.3. Continuing TECHMAP pass.
Using template $paramod$f6897d0e7652978ed884a6b5aa0446bfbef5f56c\_80_lcu_cmp_ for cells of type $ge.
Using template $paramod$fe07bad597930806ee515799ef65d24c28335e59\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$c168ec4cb81cf86f7dbd588f2034131e9f6b5110\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$01971fc8419b6bdb76e5b8233c4f4f06e4913e0f\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$d3eeb6e2d01428a72672a53879db9de0459eb59e\$__CMP2LCU for cells of type $__CMP2LCU.
No more expansions possible.
<suppressed ~138 debug messages>

5.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cpu_wrapper:
  creating $macc model for $add$../../../cpu_wrapper_RT.v:22$267 ($add).
  creating $macc model for $auto$pmux2shiftx.cc:682:execute$3917 ($sub).
  creating $macc model for $auto$pmux2shiftx.cc:682:execute$3923 ($sub).
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:354$864 ($add).
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:552$899 ($add).
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:552$900 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1101 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1102 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1103 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1104 ($add).
  merging $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1103 into $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1104.
  merging $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1101 into $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1102.
  creating $alu model for $macc $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1102.
  creating $alu model for $macc $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1104.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:552$900.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:552$899.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:354$864.
  creating $alu model for $macc $auto$pmux2shiftx.cc:682:execute$3923.
  creating $alu model for $macc $auto$pmux2shiftx.cc:682:execute$3917.
  creating $alu model for $macc $add$../../../cpu_wrapper_RT.v:22$267.
  creating $alu cell for $add$../../../cpu_wrapper_RT.v:22$267: $auto$alumacc.cc:485:replace_alu$4018
  creating $alu cell for $auto$pmux2shiftx.cc:682:execute$3917: $auto$alumacc.cc:485:replace_alu$4021
  creating $alu cell for $auto$pmux2shiftx.cc:682:execute$3923: $auto$alumacc.cc:485:replace_alu$4024
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:354$864: $auto$alumacc.cc:485:replace_alu$4027
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:552$899: $auto$alumacc.cc:485:replace_alu$4030
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:552$900: $auto$alumacc.cc:485:replace_alu$4033
  creating $alu cell for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$1104: $auto$alumacc.cc:485:replace_alu$4036
  creating $alu cell for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$1102: $auto$alumacc.cc:485:replace_alu$4039
  created 8 $alu and 0 $macc cells.

5.25. Executing SHARE pass (SAT-based resource sharing).

5.26. Executing OPT pass (performing simple optimizations).

5.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~29 debug messages>

5.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/6 on $pmux $flatten\u_cpu.$procmux$2339.
    dead port 2/6 on $pmux $flatten\u_cpu.$procmux$2339.
    dead port 3/6 on $pmux $flatten\u_cpu.$procmux$2339.
    dead port 4/6 on $pmux $flatten\u_cpu.$procmux$2339.
    dead port 6/6 on $pmux $flatten\u_cpu.$procmux$2339.
    dead port 1/10 on $pmux $flatten\u_cpu.$procmux$2349.
    dead port 2/10 on $pmux $flatten\u_cpu.$procmux$2349.
    dead port 3/10 on $pmux $flatten\u_cpu.$procmux$2349.
    dead port 4/10 on $pmux $flatten\u_cpu.$procmux$2349.
    dead port 5/10 on $pmux $flatten\u_cpu.$procmux$2349.
    dead port 6/10 on $pmux $flatten\u_cpu.$procmux$2349.
    dead port 7/10 on $pmux $flatten\u_cpu.$procmux$2349.
    dead port 8/10 on $pmux $flatten\u_cpu.$procmux$2349.
    dead port 10/10 on $pmux $flatten\u_cpu.$procmux$2349.
    dead port 1/7 on $pmux $flatten\u_cpu.$procmux$2740.
    dead port 2/7 on $pmux $flatten\u_cpu.$procmux$2740.
    dead port 5/7 on $pmux $flatten\u_cpu.$procmux$2740.
    dead port 1/7 on $pmux $flatten\u_cpu.$procmux$2786.
    dead port 2/7 on $pmux $flatten\u_cpu.$procmux$2786.
    dead port 3/7 on $pmux $flatten\u_cpu.$procmux$2786.
    dead port 5/7 on $pmux $flatten\u_cpu.$procmux$2786.
    dead port 1/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2326.
    dead port 2/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2326.
    dead port 3/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2326.
    dead port 4/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2326.
    dead port 6/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2326.
    dead port 1/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2334.
    dead port 2/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2334.
    dead port 3/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2334.
    dead port 4/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2334.
    dead port 6/6 on $pmux $flatten\u_cpu.\u_ALU8.$procmux$2334.
    dead port 1/7 on $pmux $procmux$2823.
    dead port 2/7 on $pmux $procmux$2823.
    dead port 3/7 on $pmux $procmux$2823.
    dead port 4/7 on $pmux $procmux$2823.
    dead port 5/7 on $pmux $procmux$2823.
    dead port 7/7 on $pmux $procmux$2823.
Removed 37 multiplexer ports.
<suppressed ~61 debug messages>

5.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.6. Executing OPT_DFF pass (perform DFF optimizations).

5.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 12 unused cells and 163 unused wires.
<suppressed ~13 debug messages>

5.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.26.9. Rerunning OPT passes. (Maybe there is more to do..)

5.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

5.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.26.13. Executing OPT_DFF pass (perform DFF optimizations).

5.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.26.16. Finished OPT passes. (There is nothing left to do.)

5.27. Executing MEMORY pass.

5.27.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.27.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.27.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.27.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.27.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.27.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.27.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory cpu_wrapper.stimIn by address:
  Merging ports 1, 2 (address 3'011).
  Merging ports 1, 3 (address 3'010).
  Merging ports 1, 4 (address 3'000).
Consolidating read ports of memory cpu_wrapper.stimIn by address:
  Merging ports 0, 1 (address 3'100).

5.27.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

5.27.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.29. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory cpu_wrapper.Memory via $__XILINX_BLOCKRAM_TDP_
using FF mapping for memory cpu_wrapper.stimIn
<suppressed ~3543 debug messages>

5.30. Executing TECHMAP pass (map to technology primitives).

5.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

5.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~9 debug messages>

5.31. Executing TECHMAP pass (map to technology primitives).

5.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

5.31.2. Continuing TECHMAP pass.
Using template $paramod$e95df22ae2b13868ac66d7e4a2714eaef158c90c\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$ee782d794e068f53e55527138a3d161de88d1a8f\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$90e3705e0bdb31872712d3c264edbac53ce0c450\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$8ad9d6905ce18ec13b663d2fb2abf8b429768034\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$313f4ca570d3a61b9a3c816ca5a3350875a6af87\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$9ee917d0b478d1306ce4a6982d0da53fbc4a3109\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$fbfe7df22d74b8ce4232309d6ec974451121acaf\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
Using template $paramod$d0493707116ac8a31cdf4040fb67c3764ea7da35\$__XILINX_BLOCKRAM_TDP_ for cells of type $__XILINX_BLOCKRAM_TDP_.
No more expansions possible.
<suppressed ~388 debug messages>

5.32. Executing OPT pass (performing simple optimizations).

5.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~213 debug messages>

5.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.32.3. Executing OPT_DFF pass (perform DFF optimizations).

5.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 5 unused cells and 61 unused wires.
<suppressed ~6 debug messages>

5.32.5. Finished fast OPT passes.

5.33. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \stimIn in module \cpu_wrapper:
  created 8 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of cpu_wrapper.stimIn: $\stimIn$rdreg[0]
  read interface: 1 $dff and 0 $mux cells.
  write interface: 8 write mux blocks.

5.34. Executing OPT pass (performing simple optimizations).

5.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~19 debug messages>

5.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

5.34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\u_cpu.$procmux$2719:
      Old ports: A=4'1010, B=8'00000110, Y=\u_cpu.ADJH
      New ports: A=3'101, B=6'000011, Y=\u_cpu.ADJH [3:1]
      New connections: \u_cpu.ADJH [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_cpu.$procmux$2725:
      Old ports: A=4'1010, B=8'00000110, Y=\u_cpu.ADJL
      New ports: A=3'101, B=6'000011, Y=\u_cpu.ADJL [3:1]
      New connections: \u_cpu.ADJL [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$857:
      Old ports: A={ 13'1111111111111 $auto$wreduce.cc:461:run$3899 [2:0] }, B=16'1111111111111100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$857_Y
      New ports: A=$auto$wreduce.cc:461:run$3899 [2:0], B=3'100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$857_Y [2:0]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$857_Y [15:3] = 13'1111111111111
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:315$856:
      Old ports: A=3'110, B=3'010, Y=$auto$wreduce.cc:461:run$3899 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$3899 [2]
      New connections: $auto$wreduce.cc:461:run$3899 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:445$881:
      Old ports: A={ 1'1 \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }, B={ 1'0 \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$881_Y [4:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$881_Y [4]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:445$881_Y [3:0] = { \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:613$907:
      Old ports: A=3'011, B=3'111, Y=$auto$wreduce.cc:461:run$3901 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$3901 [2]
      New connections: $auto$wreduce.cc:461:run$3901 [1:0] = 2'11
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$857:
      Old ports: A=$auto$wreduce.cc:461:run$3899 [2:0], B=3'100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$857_Y [2:0]
      New ports: A={ $auto$wreduce.cc:461:run$3899 [2] 1'1 }, B=2'10, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$857_Y [2:1]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$857_Y [0] = 1'0
  Optimizing cells in module \cpu_wrapper.
Performed a total of 7 changes.

5.34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.6. Executing OPT_SHARE pass.

5.34.7. Executing OPT_DFF pass (perform DFF optimizations).

5.34.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 16 unused cells and 36 unused wires.
<suppressed ~17 debug messages>

5.34.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~5 debug messages>

5.34.10. Rerunning OPT passes. (Maybe there is more to do..)

5.34.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

5.34.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.34.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.14. Executing OPT_SHARE pass.

5.34.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\stimIn[7]$6537 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[7]).
Adding EN signal on $memory\stimIn[6]$6535 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[6]).
Adding EN signal on $memory\stimIn[5]$6533 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[5]).
Adding EN signal on $memory\stimIn[4]$6531 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[4]).
Adding EN signal on $memory\stimIn[3]$6529 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[3]).
Adding EN signal on $memory\stimIn[2]$6527 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[2]).
Adding EN signal on $memory\stimIn[1]$6525 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[1]).
Adding EN signal on $memory\stimIn[0]$6523 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[0]).

5.34.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 8 unused cells and 9 unused wires.
<suppressed ~9 debug messages>

5.34.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.34.18. Rerunning OPT passes. (Maybe there is more to do..)

5.34.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

5.34.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.34.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.34.22. Executing OPT_SHARE pass.

5.34.23. Executing OPT_DFF pass (perform DFF optimizations).

5.34.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.34.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.34.26. Finished OPT passes. (There is nothing left to do.)

5.35. Executing XILINX_SRL pass (Xilinx shift register extraction).

5.36. Executing TECHMAP pass (map to technology primitives).

5.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.36.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

5.36.3. Continuing TECHMAP pass.
Using template $paramod$a7edf286f31cfb6a8d8cfd1cdc68226faed25e4d\_80_xilinx_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:ad62432dc588384ac9e4502cee6ddae521345b24$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:988650e8427a5a393c01d8e80008564e3dd41073$paramod$276ee2a3af8d8c5ab59174c02c677325bec8e0d7\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$constmap:54db3d359551b7fcca7e04949c338464fbb0c139$paramod$61cb9121f1136b48aeacc4eed2270cdde459d017\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:90b7a9721d556aff5e278e06c8b0fb36af777f9a$paramod$b4345452fc865c0339e9bcb740a5af13d2e6aa84\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$817919053e360e32f1a00d067c5411f16a07f712\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$constmap:20a7d82f9829f51be5ab65a25bafe843262fbc0b$paramod$8680697287b9557a2481878c04228dfd2dc28a07\_90_shift_shiftx for cells of type $shift.
Using template $paramod$30fa96e978dc3d9d8917e537f49e4beca9251827\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:f7e67177656d8d69a834134a38e24afd7d3b1439$paramod$7a923b88df27d766594bcce2ec3294eebd025fbe\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:218b6da83d35ac91599d88332fea873c965b7dd5$paramod$4a1e82f2ee202aff8e0d51be63da33d7da608788\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx'.

5.36.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$6761.
    dead port 1/2 on $mux $procmux$6758.
    dead port 2/2 on $mux $procmux$6758.
    dead port 1/2 on $mux $procmux$6755.
    dead port 1/2 on $mux $procmux$6752.
    dead port 2/2 on $mux $procmux$6752.
    dead port 1/2 on $mux $procmux$6749.
    dead port 1/2 on $mux $procmux$6746.
    dead port 2/2 on $mux $procmux$6746.
    dead port 2/2 on $mux $procmux$6740.
    dead port 2/2 on $mux $procmux$6734.
Removed 11 multiplexer ports.
<suppressed ~1803 debug messages>

5.36.63. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 14 unused wires.
Using template $paramod$constmap:d014e75dadbb572f92acf6b31358140a7bb4d7da$paramod$8ae51266ce98bc5533551c59a6aa22584269889d\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$e9c51c6dde20d0afd41ae94253554f65728b9377\_80_xilinx_alu for cells of type $alu.
Using template $paramod$0b42e0ef0120c44ea9490666611378bfd171ba8c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=s32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$674141544fade965cf052b5e9d5b65813fc4e151\_80_xilinx_alu for cells of type $alu.
Using template $paramod$55a7542f9f94f8353eeb47e045003199fd59709e\_80_xilinx_alu for cells of type $alu.
Using template $paramod$191acc1d2d42689ebb1ca5cb5fde8a2ce46b029d\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xnor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1036 debug messages>

5.37. Executing OPT pass (performing simple optimizations).

5.37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~1805 debug messages>

5.37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~3438 debug messages>
Removed a total of 1146 cells.

5.37.3. Executing OPT_DFF pass (perform DFF optimizations).

5.37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 609 unused cells and 1829 unused wires.
<suppressed ~613 debug messages>

5.37.5. Finished fast OPT passes.

5.38. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port cpu_wrapper.Addr_emu using IBUF.
Mapping port cpu_wrapper.Din_emu using IBUF.
Mapping port cpu_wrapper.Dout_emu using OBUF.
Mapping port cpu_wrapper.IO_Req using OBUF.
Mapping port cpu_wrapper.clk_LED using OBUF.
Mapping port cpu_wrapper.clk_dut using IBUF.
Mapping port cpu_wrapper.clk_emu using IBUF.
Mapping port cpu_wrapper.get_emu using IBUF.
Mapping port cpu_wrapper.load_emu using IBUF.

5.39. Executing TECHMAP pass (map to technology primitives).

5.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.39.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

5.39.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~76 debug messages>
Removed 0 unused cells and 2 unused wires.

5.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~88 debug messages>

5.42. Executing ABC pass (technology mapping using ABC).

5.42.1. Extracting gate netlist of module `\cpu_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 2119 gates and 2374 wires to a netlist network with 253 inputs and 198 outputs.

5.42.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      594
ABC RESULTS:        internal signals:     1923
ABC RESULTS:           input signals:      253
ABC RESULTS:          output signals:      198
Removing temp directory.
Removed 0 unused cells and 1379 unused wires.

5.43. Executing TECHMAP pass (map to technology primitives).

5.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

5.43.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP0P_.
Using template $paramod\$_DFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP1P_.
Using template $paramod\$_DFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP0P_.
No more expansions possible.
<suppressed ~327 debug messages>

5.44. Executing XILINX_SRL pass (Xilinx shift register extraction).

5.45. Executing TECHMAP pass (map to technology primitives).

5.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.45.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

5.45.3. Continuing TECHMAP pass.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$de7d047fd1b66b2738570c10d5a0f7e3d80323fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$740018ab337e3470a8ba2644d49074800350b3d5\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$017d8c8b5f8f0bd543e7b1e7d026dcb67424a519\$lut for cells of type $lut.
Using template $paramod$7280ed43c978679d02dd8babd0e8b7fd260587af\$lut for cells of type $lut.
Using template $paramod$bf9bca7807407971e14a515132d4f0d80e05fd4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$68a09192df1372bb304c59c124c8a1a788ea304c\$lut for cells of type $lut.
Using template $paramod$dc3cc3b0847100d19ad223f87b613cea8ada0b6d\$lut for cells of type $lut.
Using template $paramod$f13784ede300b12a5285177c86c7721a54cf9e12\$lut for cells of type $lut.
Using template $paramod$4a26d1be662971d14a7e5f250ae682adec629943\$lut for cells of type $lut.
Using template $paramod$9b1373a71f8b99850ef9baae54537c2b0776cc44\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$a4681f4c95965ca9df2043910a81038eb8c61e28\$lut for cells of type $lut.
Using template $paramod$8608478417a5cb107d782987c9f8acb6bad112e4\$lut for cells of type $lut.
Using template $paramod$b673e37b6cc1ef5ca014553c4106e321f7cb98a5\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$27c1685c2164b29595ad41402edd91a4f79549f8\$lut for cells of type $lut.
Using template $paramod$863f4eb28ad271a2ccec702da10a014762816cdd\$lut for cells of type $lut.
Using template $paramod$fadd9ab30315655e17f2befec01f662d1f275d80\$lut for cells of type $lut.
Using template $paramod$be77c3b1063587ec66773fd49f942ee77f758967\$lut for cells of type $lut.
Using template $paramod$527b7a4eb9feb4df53e2e8709cbede8e5c535ada\$lut for cells of type $lut.
Using template $paramod$f104fb5369de84771f2183771866c2c766de190b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$1f575543d734f2d93dfcc8f91b30fb001334bb95\$lut for cells of type $lut.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod$c872b818d24e97f5cf70627ecd6df2558bc13db0\$lut for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod$cd675e12adc4ff300cc1a53bdebf96c11ae3abef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$9d3c68d5e354e4325243cfb40dd6c37cc7c99d7c\$lut for cells of type $lut.
Using template $paramod$58c0ddb7482f6161ff931120e00f0170411c207d\$lut for cells of type $lut.
Using template $paramod$b32683243ab0acf179aa13a8e361d682518501d4\$lut for cells of type $lut.
Using template $paramod$987d4c6b9265ec278a119d59a96dbc9e6ffc65bc\$lut for cells of type $lut.
Using template $paramod$4eb1db5d199f66014bf9684700d84db549502157\$lut for cells of type $lut.
Using template $paramod$c48c5798e2941aadcc0bedcff64fd61412cadec1\$lut for cells of type $lut.
Using template $paramod$fc31d2a538c0a17b0bc4582671c5f55a4fdbcff4\$lut for cells of type $lut.
Using template $paramod$5bfb34a16fb12498f2805853bd9dda2f6f6ed1ba\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$4f2fcd1393a57edbd81655f4db27ec1e9f68d463\$lut for cells of type $lut.
Using template $paramod$f0c9b1334a990d4bb527056389fc7770e4733043\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$c982fc47f348fad396f27b7d5b32546d77327e85\$lut for cells of type $lut.
Using template $paramod$f4ee5f1f2be890c103efd23ba2e17040e2f2e83f\$lut for cells of type $lut.
Using template $paramod$b2e3e29c10a9b97aa7236b3a38d8f36c08509f08\$lut for cells of type $lut.
Using template $paramod$b7344d71d6bac7eabb68751d7d11a0aca8ad1658\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$90687826ecc50762f08b06e0c2f0be8f8b42044c\$lut for cells of type $lut.
Using template $paramod$01a25efb2e3a95bf19e0e3cb1380b321d5ac9dba\$lut for cells of type $lut.
Using template $paramod$700d76087ad8f99533411a570a52885f37821b9f\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$68a19a9332a0166800b5cfe3cd3b55629799abea\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$e2be1cc1e913d16654b43a8154148a6c93db966d\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$7cba169291646ed1f9e1efd2cbe320bed8fd3d4d\$lut for cells of type $lut.
Using template $paramod$f5790de0c17edb73ec439ce6cb5da54f74c45697\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$ae2c2108cff59bdcab69ec275e89dbe4f86f586c\$lut for cells of type $lut.
Using template $paramod$3e895991b845b8c620b8c9e0068c52e372d1fbc1\$lut for cells of type $lut.
Using template $paramod$2b2b3565ec13859d2b24f2fa297fa46249270140\$lut for cells of type $lut.
Using template $paramod$c0bc288946881d105fd16d0eb01228f5e7110ec4\$lut for cells of type $lut.
Using template $paramod$b8942fca32dfdc62a91c974c1562376c545ed5c1\$lut for cells of type $lut.
Using template $paramod$437f60b5bc3f73284331bc1467f3a7e963d308b2\$lut for cells of type $lut.
Using template $paramod$93c5f6829bcdb8c08276d4dfa8e3d49aff20d2d7\$lut for cells of type $lut.
Using template $paramod$540a79a753da44383d2ab9a5a86975c317060f21\$lut for cells of type $lut.
Using template $paramod$e3b42ee04206d3ac9305ca68258d985d4cc51124\$lut for cells of type $lut.
Using template $paramod$5220969545abf4269174c7b40c8098f532d7c689\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$3769a62b214a90415b9af846f937d85cd5842301\$lut for cells of type $lut.
Using template $paramod$cd74672d159d194020b1371bcc1b2be095bf155a\$lut for cells of type $lut.
Using template $paramod$9f502264af70d27cee54c5380a1abfbf3e5db3ff\$lut for cells of type $lut.
Using template $paramod$e5e162c64eeb269e25bd336ec3e4e8f2d5be9e15\$lut for cells of type $lut.
Using template $paramod$0327a81e0b06545c40eca152b88946ea218f33f3\$lut for cells of type $lut.
Using template $paramod$8dad52e72016b5562becd6d61d63fb3aa971d1e9\$lut for cells of type $lut.
Using template $paramod$d17d6e4a2bf53b2d834023f8809de21a10afe2b0\$lut for cells of type $lut.
Using template $paramod$5a2ae7c8762e2e7d0c7f824178cbde54757b55d1\$lut for cells of type $lut.
Using template $paramod$3c622498730796ab851012a04e15023da2fe80e5\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$a565f05f62a519057d7d7ef7efd11834aa4ab37c\$lut for cells of type $lut.
Using template $paramod$f2ca119e39d0b95fa60c45347fb562bddc25d0df\$lut for cells of type $lut.
Using template $paramod$4e8c3360630781ccc9a6ba83c7f395440ca12486\$lut for cells of type $lut.
Using template $paramod$36daf9d83b85f9fbec0e2e63ca3716729ba21b1d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$fe3510b2ad56ed8374121e7b9fb8493416046da5\$lut for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$8e890c3f488c59ea903c65b76c01e9ffe80b79e5\$lut for cells of type $lut.
Using template $paramod$1124887702c1d091984e15415ee65fb6dc549104\$lut for cells of type $lut.
Using template $paramod$8ed92e7843cb22ca2c42f03247c267b9da05e8af\$lut for cells of type $lut.
Using template $paramod$d24cacf95b5cdee0b2f41250073337912e0fb01c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$7d538fcb2245670d68b4d9f4fb75f84105b967f0\$lut for cells of type $lut.
Using template $paramod$9a12915ef9e65bf48c31d3d58adc5b617befceb8\$lut for cells of type $lut.
Using template $paramod$b587e1dcd8f8a9800d395e4aeecac52c55d6f585\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$8742e25aac99430d31a3d9b824ec19cbc26faab2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$be7ef5660242cb5eb24e1f9d947b69f45fdb935e\$lut for cells of type $lut.
Using template $paramod$21a26b0f8b7bd86c1fcebd0bfa774eb94242be3f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$58ad8b9844701616e59716b3a8690efc27ac864b\$lut for cells of type $lut.
Using template $paramod$458ccb87305f8fff57a60efd214f0dd66958f476\$lut for cells of type $lut.
Using template $paramod$59a6ab4a6e05561f2cc57f6c13e7ac33bc40e4ec\$lut for cells of type $lut.
Using template $paramod$e6f154aa4ddbf37901f18ca44e9e9a797ad8c7f1\$lut for cells of type $lut.
Using template $paramod$0168072450226b493f7201bdb9fc41a6a0b6f539\$lut for cells of type $lut.
Using template $paramod$18f923e6469cb956a60e3b02fb76272af9291d41\$lut for cells of type $lut.
Using template $paramod$1817f8c3710b6cf7bb722fda7a3f2225ad14dfb4\$lut for cells of type $lut.
Using template $paramod$ee648aeb5ab735ce42ecff2a28e00878baa0e304\$lut for cells of type $lut.
Using template $paramod$6175b798faaf880b79145fa02d16ce630ed6760b\$lut for cells of type $lut.
Using template $paramod$da3b9251f9186c5c39143629e3c15d699f42e082\$lut for cells of type $lut.
Using template $paramod$9aeba04bdfc5c7021c22e1253bd44727b8869b44\$lut for cells of type $lut.
Using template $paramod$2936ab7b96b48a65a42b61092feb449c2d0c75fd\$lut for cells of type $lut.
Using template $paramod$62d8f8bae6ba375a5e175815d417724eb0c3cb35\$lut for cells of type $lut.
Using template $paramod$058f79e29a33e9f5978ecd2647e890aedeb5b215\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$d89951966fd154864f8611886ca87aa0b5dae48d\$lut for cells of type $lut.
Using template $paramod$99147129397237b2ee43f73aa84efab76d263c47\$lut for cells of type $lut.
Using template $paramod$631673a450346fd07421742ac492340ca2c7dccc\$lut for cells of type $lut.
Using template $paramod$2e29972cdd1c3e99a2a12a05b98a7494d9a80239\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$4986cceb6b8c4d4c4046a3c4837589cddbd78880\$lut for cells of type $lut.
Using template $paramod$38871ad0c844aefec722301267387d36f341e248\$lut for cells of type $lut.
Using template $paramod$9bed4ec17557f5802cf907a03f8bb85466dfa09d\$lut for cells of type $lut.
Using template $paramod$e00400f55b537aff66cdf59c86b123569598d753\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$58eeb77235a0ca2f890419ea9319cfc4bcd0f07d\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$bbc7f011d2d047d1303e429d1776cfd27c97bec0\$lut for cells of type $lut.
Using template $paramod$3554bd4efe955e2553aa5e4e88a086ffba86b114\$lut for cells of type $lut.
Using template $paramod$19c35e8f06ac7fd20c9e24f918f3f2a11139daa7\$lut for cells of type $lut.
Using template $paramod$cbe42dfc34509da53d1c8e63b3575891f7dc6d0c\$lut for cells of type $lut.
Using template $paramod$9a207d694cff1095ca945b22458d7626f1f980c2\$lut for cells of type $lut.
Using template $paramod$821faed1475c638687052ec0c9f7ab37407237cb\$lut for cells of type $lut.
Using template $paramod$ce56cc6bca0132a7bfe03e4a294d17239cd8d1fa\$lut for cells of type $lut.
Using template $paramod$6f94ed872e6e996ae21b7b60ade8b217c03dc294\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$feb0673366b2f523536c435d1f4ccc8b100fab68\$lut for cells of type $lut.
Using template $paramod$c74fb2536782d8d44649bd7a0651e7033b87afd9\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$16985e1706243a019d93daf9cca618b30aa25f6c\$lut for cells of type $lut.
Using template $paramod$244775d561599fb6108eabd15a80212301f565b3\$lut for cells of type $lut.
Using template $paramod$ac977aa0d190185160c6b377be998fa6a7e9ef34\$lut for cells of type $lut.
Using template $paramod$d9ffec7100262db4f874b9026da239a07453f2e0\$lut for cells of type $lut.
Using template $paramod$f2d6bcfcbcaf6057f6fd0c5e2596c8ca7ccec724\$lut for cells of type $lut.
Using template $paramod$ef55f89c74d994c27b4ec4bac79af43e8b1d7e25\$lut for cells of type $lut.
Using template $paramod$53bd7176ff4d29e1e3ca52de3a78dd6fddf80903\$lut for cells of type $lut.
Using template $paramod$49eb50c63a5b5355fa8408239eeac288f1d9f4c3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$de4bc97149bcf262e2c17952b5272c303f6faa3d\$lut for cells of type $lut.
Using template $paramod$8907fd4408b4b33b74b66963afb951f448256946\$lut for cells of type $lut.
Using template $paramod$d2f36c73302c08bbdc72fbc9881a616e0b9b0bb5\$lut for cells of type $lut.
Using template $paramod$c697d8838bc01c55efad471889c5dbc1429afedb\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$60e85f9371f74b6999f555c8634f45ab7f009ad6\$lut for cells of type $lut.
Using template $paramod$25f7a3e490ed338e49ec033791c6b01c7349107b\$lut for cells of type $lut.
Using template $paramod$95f7aaf87bc97e279ed8d77acf5962ca869e1b0b\$lut for cells of type $lut.
Using template $paramod$d065af9759fd2c63968a2cf5f83b6e45d6af10d7\$lut for cells of type $lut.
Using template $paramod$9747e27d592a5de65fe94778f9dc8ad338a6e3d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$984a79f19fd93c8df41cb6ae51282459b5663990\$lut for cells of type $lut.
Using template $paramod$2eea2f04c9b44d4f69e478dc5799aaef055c58c6\$lut for cells of type $lut.
Using template $paramod$db3c9ec545828236a495d9d1641e67197dfba3b3\$lut for cells of type $lut.
Using template $paramod$f85118f727cbfc385385a0fcb2d977c74c137bb0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$777330e1a3a1c338043d3ccdf1bc98e21439ba2f\$lut for cells of type $lut.
Using template $paramod$02175ca9d9443b6415d882d4f93273d2f28837ad\$lut for cells of type $lut.
Using template $paramod$1f1c2285d3199e0f5231afa4adf5ed82133f9995\$lut for cells of type $lut.
Using template $paramod$9ace7659502153045a38825b77ca793df46aa4bb\$lut for cells of type $lut.
Using template $paramod$e89ac58f360f774aaa6ec82384df6d4f7265bb69\$lut for cells of type $lut.
Using template $paramod$107906fddf7d89ab854e4846eb6fd13bd75a6fed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$fd5f1bede9345328a1b4848454c4557cc13504de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$dca27274bf7b5897d82104d56dd062c9a40b9ea1\$lut for cells of type $lut.
Using template $paramod$73499d8ac1af0ab9fffd66c7a0ba80901a31500a\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$22b2a90425d9bc4f222e637b8a2f0e40419c3c87\$lut for cells of type $lut.
Using template $paramod$69c161a1f6cc2f2957dc1620798db7b2942f0e5e\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$2d481030fb00dd288fa0769039b79ea5bf3f542f\$lut for cells of type $lut.
Using template $paramod$623a901634551388dc6d72957a8aef01cc0935d1\$lut for cells of type $lut.
Using template $paramod$b480c9e84e51b031a6ad729ac5732493cdbd4477\$lut for cells of type $lut.
Using template $paramod$7c1aa737024afa5b97b0af5a8aba3066c716f265\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$fd624eee55880778d5ea4637168b5bd06691b728\$lut for cells of type $lut.
Using template $paramod$f71f17475b2b747b45cc6fbcf0ac09a9bf876f20\$lut for cells of type $lut.
Using template $paramod$0faca71d5a4a54cf9d40a16bf086410f412b5483\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$711a1b332d6b8258c6a87ae9dd67bf145db79187\$lut for cells of type $lut.
Using template $paramod$1aa44315e0a85d04784ccbca83b022ff33a47fb6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$6c027bd561057fdef68a3934ab4bd1db863be198\$lut for cells of type $lut.
Using template $paramod$82af2a65f44cd7397f9ff998eeb397655d38a220\$lut for cells of type $lut.
Using template $paramod$25b8b65859a7597f5927672a61362772c3e9d2ed\$lut for cells of type $lut.
Using template $paramod$94ff2ed88c8f00f75d9fb462a55a7d952ca99e14\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$f5d5f6235049273eb46e2a5ea4954a8c896d0ecb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$896298fa42ef89d452ac11e601067fe7cb49c7e1\$lut for cells of type $lut.
Using template $paramod$bd1a6e9584a1daf4e7e6c849f69c71729b77378b\$lut for cells of type $lut.
Using template $paramod$a631cd2310693491cea5b8fab5a57272a73aba5b\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$b7b0dca19fc59c35a13cae16bf0d1935f6a1e003\$lut for cells of type $lut.
Using template $paramod$5eed5b6ec1788c0ecb4d165a7b0568b9045a57c7\$lut for cells of type $lut.
Using template $paramod$948caa077419dd0317147614cd5b507960d341ac\$lut for cells of type $lut.
Using template $paramod$e6c62e06d0693610562cd253623836edf67ee9d0\$lut for cells of type $lut.
Using template $paramod$82ddfcc72219cb1ec0d4194bceec8e5a5c9b59eb\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$0d4abf1376879c2409e839099dd6eb2f1dacb0ec\$lut for cells of type $lut.
Using template $paramod$66d61d051c7529175443c6e1ead4f624ac5baaa2\$lut for cells of type $lut.
Using template $paramod$fcc29e7b8e53989a9318d4787834ab790d07dc1a\$lut for cells of type $lut.
Using template $paramod$c63da2feb422001d90f0ea94d96c71397049c557\$lut for cells of type $lut.
Using template $paramod$c12dc2fe863155794063da558bd8d0976198deac\$lut for cells of type $lut.
Using template $paramod$d78cc642a5cb7df9784edb191fbd8f1db463556d\$lut for cells of type $lut.
Using template $paramod$dcb2348dff7d43bededd558a296f2caeee24bd46\$lut for cells of type $lut.
Using template $paramod$99f347f2462af046f4219d077f1112f6a0335045\$lut for cells of type $lut.
Using template $paramod$a1175eb81976c5f14aa7ab88b7dc2f52af9d8aaa\$lut for cells of type $lut.
Using template $paramod$bd161beffb84cedaca7c93ffcdaef7c02b6b7ffd\$lut for cells of type $lut.
Using template $paramod$5aa738c116fa56f2a9e83a506754876f6ffa9cdf\$lut for cells of type $lut.
Using template $paramod$860caee9e11c24c0a3264d29bc64a8d1a287c4c6\$lut for cells of type $lut.
Using template $paramod$8fcfcb6e9cfda9071c9b1f287e7380b7eea71f15\$lut for cells of type $lut.
Using template $paramod$187d600935db76313330ee89999615fcd44f3988\$lut for cells of type $lut.
Using template $paramod$f38f4650e79a46d4a264f7c1acc633e80bc427d4\$lut for cells of type $lut.
Using template $paramod$d800a0139af8548ddd6440a9544b002e1602d804\$lut for cells of type $lut.
Using template $paramod$c692aee0728d98e220461abe6fca1ecf343e0d82\$lut for cells of type $lut.
Using template $paramod$583564c65e9cca88ac1699d88d94f74617db4233\$lut for cells of type $lut.
Using template $paramod$aeb491e4572f6c947602d9454458809491af3514\$lut for cells of type $lut.
Using template $paramod$3c2c41a3dfa511b9d0c6ddbf4ddb8fe22bb4f3cf\$lut for cells of type $lut.
Using template $paramod$ced3af778aecd860a34cef0520a526b2e556c2cd\$lut for cells of type $lut.
Using template $paramod$abd2ddecefcbc191fd748e21d6bfb723534002d6\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$0bf4058fec44cdd73acbf53694a381015b4b4251\$lut for cells of type $lut.
Using template $paramod$e9a7311d24547332c3eca68b4625292c205d8120\$lut for cells of type $lut.
Using template $paramod$473f0babcf1cf8f405a2880f16c20b7d80d644ea\$lut for cells of type $lut.
Using template $paramod$46e2f79d4e2163e445cae9e45ef3ebbd85e62ecc\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$e1dce5c20f222208d466348e4a0a860bcf8957ab\$lut for cells of type $lut.
Using template $paramod$b07255f3a8055e86bb845c62f4e0749af03b4868\$lut for cells of type $lut.
Using template $paramod$80c8ab8f115a4dea4260c507a31975cf1f8f2c44\$lut for cells of type $lut.
Using template $paramod$551d7fbe0f284e22f845b0fec73a61a72eda08b4\$lut for cells of type $lut.
Using template $paramod$691d077c75f620c480a26384ee59d7fb0fe460a4\$lut for cells of type $lut.
Using template $paramod$95642ac09bb7dfeeb96080b211256d5d5474560e\$lut for cells of type $lut.
Using template $paramod$0bfddfd7e481e8cc88a5ff2cfdeb5dfe6822f0ed\$lut for cells of type $lut.
Using template $paramod$d2b09175cf7c367b91fe11b2b6dc1c6bcf6a7621\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$0baed5e032cb43d27253b005358fa258b2af4218\$lut for cells of type $lut.
Using template $paramod$bb1b218ef0933584e1401069b8c20cf94418f25c\$lut for cells of type $lut.
Using template $paramod$6bc8ad06b28acf522cc4f45b4065c89ee9aad647\$lut for cells of type $lut.
Using template $paramod$80389088bbe68cf80531ae55d7040fa2361b4c50\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$b669158ed8d994f02c1631159bfe7a341431b627\$lut for cells of type $lut.
Using template $paramod$9ce21601ebb2a67523811d4f2c37177dcad6c004\$lut for cells of type $lut.
Using template $paramod$9b7fa0e913ed025666077a861671abd54ae0a374\$lut for cells of type $lut.
Using template $paramod$cc6cc844c3f535146a0d96d996f76382d7613363\$lut for cells of type $lut.
Using template $paramod$5f839560c5692be03566dbd9ecc8ff4be30a1df9\$lut for cells of type $lut.
Using template $paramod$1f5ee8defdf0d607cf8858f5bb67b9b90093c037\$lut for cells of type $lut.
Using template $paramod$ae1f1b9ef747c3f7fd7f20089421960c97b2cc82\$lut for cells of type $lut.
Using template $paramod$8d1dc398e99d201bdf38606d9d5adf10d9dcc264\$lut for cells of type $lut.
Using template $paramod$22792dbb31fb8e09e4f43835dac6c3eed999bf9a\$lut for cells of type $lut.
Using template $paramod$eb8505af97e9c1f4940611e85d5e502e31ad6cc5\$lut for cells of type $lut.
Using template $paramod$a80e107f9e78fac1ebe85a100c9aef175bfba704\$lut for cells of type $lut.
Using template $paramod$bc82d2386730ac56f54c8faba3d6ae669876ca70\$lut for cells of type $lut.
Using template $paramod$1fc24f04c9d167ae205e81437168472c81ec935a\$lut for cells of type $lut.
Using template $paramod$0a3338e4741322ab9b5ce3132c8fccdf052812a2\$lut for cells of type $lut.
Using template $paramod$6d64ac8ef6c7660d54d76662215b21ba883eb7ad\$lut for cells of type $lut.
Using template $paramod$17c46753384a2205f8613cc800387f9340c8119c\$lut for cells of type $lut.
Using template $paramod$8a4fc1f1672a3cd819a93844545f88f53221461d\$lut for cells of type $lut.
Using template $paramod$61a9e660cdc60a9eaa3e27c052e27a632af107e0\$lut for cells of type $lut.
Using template $paramod$fc33a1da8d02e19c57b42d2afbe402c4a76e4cc9\$lut for cells of type $lut.
Using template $paramod$6bcabc9acb7bc91fceda73e950bd240af7c1389b\$lut for cells of type $lut.
Using template $paramod$2f2a09012255a84ae0d518f5ffa75c439344f03b\$lut for cells of type $lut.
Using template $paramod$7eea614d51e64a4dd306959965ab40e716f99ece\$lut for cells of type $lut.
Using template $paramod$11d47fc529326a91649ee1f8eb7f3dd44b9e63a8\$lut for cells of type $lut.
Using template $paramod$8c0ff573f97cf7c9925691d181f5bc49af023d57\$lut for cells of type $lut.
Using template $paramod$6f902b042f571c4c7b539bec7dd9a3437cb3d6b7\$lut for cells of type $lut.
Using template $paramod$01985df8adf0e98017b02e54a63a2d5ff512e27f\$lut for cells of type $lut.
Using template $paramod$682b76232b59dc5c929213b474012ceeb5cace2a\$lut for cells of type $lut.
Using template $paramod$8ffab9159e38b5c25a7475deeea5a8fa2882b125\$lut for cells of type $lut.
Using template $paramod$b2163407d0c51472f2f52c9e9ab606a20deb8244\$lut for cells of type $lut.
Using template $paramod$8628367c8fe6203c379f7ad4d090339e6aee2e9d\$lut for cells of type $lut.
Using template $paramod$09e81a5ff254fe0703b28d9b2e62acebb84e0919\$lut for cells of type $lut.
Using template $paramod$fc865d13d84ff60f7e8789d29754b4330d227634\$lut for cells of type $lut.
Using template $paramod$fe55fe15a67d5e43fca8f29999ad7bfda7203294\$lut for cells of type $lut.
Using template $paramod$75cfadd0eed63a8e0e0713fd0079e1fd472eec9b\$lut for cells of type $lut.
Using template $paramod$63ddc2f798042e939c33179d75a6d83fe8dcabf9\$lut for cells of type $lut.
Using template $paramod$d9882624ff80234fabb490068d3ca44a2f666247\$lut for cells of type $lut.
Using template $paramod$e57e27e59a3a6ebe140c4d1f7d7013d21957a8ce\$lut for cells of type $lut.
Using template $paramod$dfd6f1ef935015fcf9ab4a0f70d7d611dac9d11a\$lut for cells of type $lut.
Using template $paramod$b7a01c9f03ea8785039485ad4ebc54a2af6c2e9b\$lut for cells of type $lut.
Using template $paramod$e692a7bf1f0cba3a5fa51104048f980e0e09cfd3\$lut for cells of type $lut.
Using template $paramod$f5351797a1a1828e55c9dd7d4920c0e867368724\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4777 debug messages>

5.46. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in cpu_wrapper.
  Merging D + CE LUTs for $auto$ff.cc:266:slice$7197/$iopadmap$Dout_emu (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$7196/$iopadmap$Dout_emu (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$7200/$iopadmap$Dout_emu (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$7195/$iopadmap$Dout_emu (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$7201/$iopadmap$Dout_emu (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$7199/$iopadmap$Dout_emu (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$7198/$iopadmap$Dout_emu (3 -> 6)

5.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in cpu_wrapper.
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15633.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15649.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15649.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15649.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 1)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16029.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 4)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 2)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15934.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15666.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16029.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16045.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 4)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16019.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 1)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$16180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 5)
  Optimizing lut $abc$15616$auto$blifparse.cc:535:parse_blif$15943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)

5.48. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting BUFG on cpu_wrapper.$iopadmap$clk_emu[0].
Inserting BUFG on cpu_wrapper.u_cpu.clk[0].
Removed 7 unused cells and 3397 unused wires.

5.49. Executing HIERARCHY pass (managing design hierarchy).

5.49.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper

5.49.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Removed 0 unused modules.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.0.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.1.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.2.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.3.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.4.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.5.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.6.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.lower.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.upper.DIADI from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.upper.DOADO from 64 bits to 32 bits.
Warning: Resizing cell port cpu_wrapper.Memory.0.7.genblk1.genblk1.upper.DOBDO from 64 bits to 32 bits.

5.50. Printing statistics.

=== cpu_wrapper ===

   Number of wires:                798
   Number of wire bits:           4710
   Number of public wires:         342
   Number of public wire bits:    3259
   Number of ports:                  9
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1057
     $scopeinfo                      2
     BUFG                            2
     CARRY4                         15
     FDCE                          133
     FDPE                            2
     FDRE                          130
     IBUF                           15
     INV                             6
     LUT1                            6
     LUT2                          133
     LUT3                          126
     LUT4                           60
     LUT5                          102
     LUT6                          206
     MUXF7                          83
     MUXF8                          10
     OBUF                           10
     RAMB36E1                       16

   Estimated number of LCs:        494

5.51. Executing CHECK pass (checking for obvious problems).
Checking module cpu_wrapper...
Found and reported 0 problems.

6. Executing Verilog backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Dumping module `\cpu_wrapper'.

7. Printing statistics.

=== cpu_wrapper ===

   Number of wires:                798
   Number of wire bits:           4710
   Number of public wires:         342
   Number of public wire bits:    3259
   Number of ports:                  9
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1057
     $scopeinfo                      2
     BUFG                            2
     CARRY4                         15
     FDCE                          133
     FDPE                            2
     FDRE                          130
     IBUF                           15
     INV                             6
     LUT1                            6
     LUT2                          133
     LUT3                          126
     LUT4                           60
     LUT5                          102
     LUT6                          206
     MUXF7                          83
     MUXF8                          10
     OBUF                           10
     RAMB36E1                       16

Warnings: 42 unique messages, 42 total
End of script. Logfile hash: 56f0a81ee7, CPU: user 13.75s system 0.23s, MEM: 162.56 MB peak
Yosys 0.41+111 (git sha1 4b67f3757, clang++ 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 59% 8x techmap (8 sec), 16% 23x read_verilog (2 sec), ...
