
---------- Begin Simulation Statistics ----------
final_tick                                  611179500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86538                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863240                       # Number of bytes of host memory used
host_op_rate                                    96198                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.56                       # Real time elapsed on the host
host_tick_rate                               52889146                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1111649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000611                       # Number of seconds simulated
sim_ticks                                   611179500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.067870                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  163265                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               198939                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             45135                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            376078                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3318                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4386                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1068                       # Number of indirect misses.
system.cpu.branchPred.lookups                  467700                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20395                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    502917                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   502954                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             44661                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     216048                       # Number of branches committed
system.cpu.commit.bw_lim_events                 36495                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             486                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          623357                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1001856                       # Number of instructions committed
system.cpu.commit.committedOps                1113505                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1025224                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.086109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.989156                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       628756     61.33%     61.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       164400     16.04%     77.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        89597      8.74%     86.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        42000      4.10%     90.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17770      1.73%     91.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        17236      1.68%     93.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         8099      0.79%     94.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        20871      2.04%     96.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        36495      3.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1025224                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11108                       # Number of function calls committed.
system.cpu.commit.int_insts                    980744                       # Number of committed integer instructions.
system.cpu.commit.loads                        176934                       # Number of loads committed
system.cpu.commit.membars                         475                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          185      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           796966     71.57%     71.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3693      0.33%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              912      0.08%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            438      0.04%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            15      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           21      0.00%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              9      0.00%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1629      0.15%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             433      0.04%     72.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             647      0.06%     72.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             598      0.05%     72.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.05%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          176934     15.89%     88.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         130493     11.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1113505                       # Class of committed instruction
system.cpu.commit.refs                         307427                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     10353                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1111649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.222360                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.222360                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                157071                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   502                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               157730                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                2116000                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   530736                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    380391                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  44765                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1782                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 18235                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      467700                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    338600                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        504813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 18337                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2043854                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   90478                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.382621                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             581069                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             186978                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.672056                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1131198                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.994219                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.019837                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   697643     61.67%     61.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    55613      4.92%     66.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48128      4.25%     70.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    35278      3.12%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43144      3.81%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31347      2.77%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    32405      2.86%     83.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    26708      2.36%     85.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   160932     14.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1131198                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           91162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                47693                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   293145                       # Number of branches executed
system.cpu.iew.exec_nop                          3321                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.215400                       # Inst execution rate
system.cpu.iew.exec_refs                       436325                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     157610                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   70941                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                303707                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                656                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             47426                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               180725                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1737071                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                278715                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             63663                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1485656                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     75                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    61                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  44765                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   222                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            63                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            18691                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         2510                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         9934                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       126768                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        50230                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             49                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        36567                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          11126                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1233773                       # num instructions consuming a value
system.cpu.iew.wb_count                       1424153                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570066                       # average fanout of values written-back
system.cpu.iew.wb_producers                    703332                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.165085                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1437932                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1664598                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1022576                       # number of integer regfile writes
system.cpu.ipc                               0.818090                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.818090                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               249      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1080764     69.76%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3803      0.25%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1357      0.09%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 587      0.04%     70.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     70.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     70.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              22      0.00%     70.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   9      0.00%     70.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               3328      0.21%     70.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     70.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  623      0.04%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  952      0.06%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  838      0.05%     70.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1402      0.09%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     70.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               293593     18.95%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              161768     10.44%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1549319                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       21459                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013851                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5627     26.22%     26.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    282      1.31%     27.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     27.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.07%     27.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.00%     27.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    37      0.17%     27.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     27.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     27.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     27.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     27.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%     27.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     80      0.37%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     28.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6326     29.48%     57.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9087     42.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1554565                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4220946                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1410325                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2333337                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1733094                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1549319                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 656                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          622087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               876                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            170                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       464012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1131198                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.369627                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.948632                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              607403     53.70%     53.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              153986     13.61%     67.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              104167      9.21%     76.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               82792      7.32%     83.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               73963      6.54%     90.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               53244      4.71%     95.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               27392      2.42%     97.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               13809      1.22%     98.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               14442      1.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1131198                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.267482                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  15964                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              31225                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        13828                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             22543                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             12125                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9315                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               303707                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              180725                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1125891                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2390                       # number of misc regfile writes
system.cpu.numCycles                          1222360                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   71942                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1188200                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    986                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   553107                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    136                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3028143                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1992028                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2177704                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    375846                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  43041                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  44765                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 46906                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   989483                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2221359                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          38632                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               3945                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     23821                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            657                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            14178                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2724668                       # The number of ROB reads
system.cpu.rob.rob_writes                     3581193                       # The number of ROB writes
system.cpu.timesIdled                            6986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    12656                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    8144                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        13606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        28054                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1037                       # Transaction distribution
system.membus.trans_dist::ReadExReq               385                       # Transaction distribution
system.membus.trans_dist::ReadExResp              385                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1037                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        91008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   91008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1435                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1752000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7577750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             14047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           43                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13545                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             389                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         13801                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          246                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        41147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 42503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1750144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1793536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            14449                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000208                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014408                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  14446     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              14449                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           27615000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            959000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20701500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                13010                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    4                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13014                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               13010                       # number of overall hits
system.l2.overall_hits::.cpu.data                   4                       # number of overall hits
system.l2.overall_hits::total                   13014                       # number of overall hits
system.l2.demand_misses::.cpu.inst                791                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                631                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1422                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               791                       # number of overall misses
system.l2.overall_misses::.cpu.data               631                       # number of overall misses
system.l2.overall_misses::total                  1422                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60625500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     54460000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        115085500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60625500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     54460000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       115085500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            13801                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              635                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14436                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           13801                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             635                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14436                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.057315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.993701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098504                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.057315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.993701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098504                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76644.121365                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86307.448494                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80932.137834                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76644.121365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86307.448494                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80932.137834                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1422                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1422                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52715500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     48149501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    100865001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52715500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     48149501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    100865001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.057315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.993701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098504                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.057315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.993701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098504                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66644.121365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76306.657686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70931.786920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66644.121365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76306.657686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70931.786920                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           43                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               43                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        13543                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            13543                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        13543                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        13543                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 385                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     32753500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32753500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.989717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85074.025974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85074.025974                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     28903500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28903500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.989717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75074.025974                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75074.025974                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          13010                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13010                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60625500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60625500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        13801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          13801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.057315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.057315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76644.121365                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76644.121365                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52715500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52715500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.057315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.057315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66644.121365                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66644.121365                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21706500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21706500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88237.804878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88237.804878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          246                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          246                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19246001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19246001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78235.776423                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78235.776423                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       245000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       245000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18846.153846                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18846.153846                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1203.433108                       # Cycle average of tags in use
system.l2.tags.total_refs                       28039                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.704146                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.288918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       756.031720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       447.112470                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.023072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.013645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.036726                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1423                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1370                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043427                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    225839                       # Number of tag accesses
system.l2.tags.data_accesses                   225839                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          50624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              91008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        50624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50624                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1422                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          82830003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          66075515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             148905518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     82830003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82830003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         82830003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         66075515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148905518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2960                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1422                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15673750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                42336250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11022.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29772.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1422                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.709957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.711715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.855892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          222     48.05%     48.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          143     30.95%     79.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26      5.63%     84.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      4.98%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      2.16%     91.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      2.38%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.08%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.65%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      4.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          462                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  91008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   91008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       148.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    148.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     610284500                       # Total gap between requests
system.mem_ctrls.avgGap                     429173.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        50624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 82830003.296903774142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66075514.640134371817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          791                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20175500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22160750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25506.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35120.05                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    67.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1920660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1017060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4248300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        227161530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         43399200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          325688670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.885462                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    110783250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    480116250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1392300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               736230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5904780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        150677790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        107806560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          314459580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.512643                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    278878000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    312021500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       323167                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           323167                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       323167                       # number of overall hits
system.cpu.icache.overall_hits::total          323167                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15432                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15432                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15432                       # number of overall misses
system.cpu.icache.overall_misses::total         15432                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    260157499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    260157499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    260157499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    260157499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       338599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       338599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       338599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       338599                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045576                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045576                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045576                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045576                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16858.313828                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16858.313828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16858.313828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16858.313828                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          720                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.352941                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        13545                       # number of writebacks
system.cpu.icache.writebacks::total             13545                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1631                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1631                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1631                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1631                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        13801                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13801                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        13801                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13801                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    222757999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    222757999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    222757999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    222757999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040759                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040759                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040759                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040759                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16140.714369                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16140.714369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16140.714369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16140.714369                       # average overall mshr miss latency
system.cpu.icache.replacements                  13545                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       323167                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          323167                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15432                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15432                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    260157499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    260157499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       338599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       338599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16858.313828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16858.313828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1631                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1631                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        13801                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13801                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    222757999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    222757999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040759                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040759                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16140.714369                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16140.714369                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           251.782782                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              336968                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13801                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.416202                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   251.782782                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            690999                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           690999                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       372674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           372674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       373921                       # number of overall hits
system.cpu.dcache.overall_hits::total          373921                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2426                       # number of overall misses
system.cpu.dcache.overall_misses::total          2426                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    195556955                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    195556955                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    195556955                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    195556955                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       375096                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       375096                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       376347                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       376347                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006446                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006446                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80741.930223                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80741.930223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80608.802556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80608.802556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3872                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                73                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.041096                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.dcache.writebacks::total                43                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1777                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1777                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1777                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1777                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          648                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55632492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55632492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55863492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55863492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001720                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001720                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001722                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001722                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86251.925581                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86251.925581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86209.092593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86209.092593                       # average overall mshr miss latency
system.cpu.dcache.replacements                     60                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       244340                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          244340                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     59828000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     59828000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       245079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       245079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80958.051421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80958.051421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          496                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          496                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21848500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21848500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89911.522634                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89911.522634                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       128327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         128327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    135476958                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    135476958                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       130002                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       130002                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80881.765970                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80881.765970                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33539995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33539995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85126.890863                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85126.890863                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1247                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1247                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1251                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1251                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002398                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002398                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       251997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       251997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31499.625000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31499.625000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       243997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       243997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30499.625000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30499.625000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          483                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          483                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          475                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          475                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           435.183605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              375527                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               648                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            579.516975                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   435.183605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.424984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.424984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          588                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          535                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.574219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            755258                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           755258                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    611179500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    611179500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
