
VariablePSU_Firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000010  00800100  000020a2  00002156  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000020a2  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000095  00800110  00800110  00002166  2**0
                  ALLOC
  3 .eeprom       00000004  00810000  00810000  00002166  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .stab         00002c58  00000000  00000000  0000216c  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      00000a8d  00000000  00000000  00004dc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_aranges 00000188  00000000  00000000  00005858  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002a22  00000000  00000000  000059e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000b7a  00000000  00000000  00008402  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001787  00000000  00000000  00008f7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000504  00000000  00000000  0000a704  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000676  00000000  00000000  0000ac08  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000208b  00000000  00000000  0000b27e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a98  00000000  00000000  0000d309  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
       4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      14:	0c 94 ce 09 	jmp	0x139c	; 0x139c <__vector_5>
      18:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      1c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      34:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      48:	0c 94 ea 0a 	jmp	0x15d4	; 0x15d4 <__vector_18>
      4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      50:	0c 94 db 09 	jmp	0x13b6	; 0x13b6 <__vector_20>
      54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      68:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      70:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
      7c:	11 24       	eor	r1, r1
      7e:	1f be       	out	0x3f, r1	; 63
      80:	cf ef       	ldi	r28, 0xFF	; 255
      82:	d0 e1       	ldi	r29, 0x10	; 16
      84:	de bf       	out	0x3e, r29	; 62
      86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
      88:	11 e0       	ldi	r17, 0x01	; 1
      8a:	a0 e0       	ldi	r26, 0x00	; 0
      8c:	b1 e0       	ldi	r27, 0x01	; 1
      8e:	e2 ea       	ldi	r30, 0xA2	; 162
      90:	f0 e2       	ldi	r31, 0x20	; 32
      92:	02 c0       	rjmp	.+4      	; 0x98 <__do_copy_data+0x10>
      94:	05 90       	lpm	r0, Z+
      96:	0d 92       	st	X+, r0
      98:	a0 31       	cpi	r26, 0x10	; 16
      9a:	b1 07       	cpc	r27, r17
      9c:	d9 f7       	brne	.-10     	; 0x94 <__do_copy_data+0xc>

0000009e <__do_clear_bss>:
      9e:	11 e0       	ldi	r17, 0x01	; 1
      a0:	a0 e1       	ldi	r26, 0x10	; 16
      a2:	b1 e0       	ldi	r27, 0x01	; 1
      a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
      a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
      a8:	a5 3a       	cpi	r26, 0xA5	; 165
      aa:	b1 07       	cpc	r27, r17
      ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
      ae:	0e 94 0e 0b 	call	0x161c	; 0x161c <main>
      b2:	0c 94 4f 10 	jmp	0x209e	; 0x209e <_exit>

000000b6 <__bad_interrupt>:
      b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <ds1820_reset>:
//----------------------------------------
// Reset DS18S20
//----------------------------------------
uint8_t ds1820_reset(uint8_t used_pin) {
	uint8_t err=100;
	DS1820_DDR |= 1<<used_pin;						// define as ouput
      ba:	91 b1       	in	r25, 0x01	; 1
      bc:	21 e0       	ldi	r18, 0x01	; 1
      be:	30 e0       	ldi	r19, 0x00	; 0
      c0:	08 2e       	mov	r0, r24
      c2:	02 c0       	rjmp	.+4      	; 0xc8 <ds1820_reset+0xe>
      c4:	22 0f       	add	r18, r18
      c6:	33 1f       	adc	r19, r19
      c8:	0a 94       	dec	r0
      ca:	e2 f7       	brpl	.-8      	; 0xc4 <ds1820_reset+0xa>
      cc:	92 2b       	or	r25, r18
      ce:	91 b9       	out	0x01, r25	; 1
	DS1820_PORT &= ~(1<<used_pin);					//Pull low
      d0:	92 b1       	in	r25, 0x02	; 2
      d2:	52 2f       	mov	r21, r18
      d4:	50 95       	com	r21
      d6:	95 23       	and	r25, r21
      d8:	92 b9       	out	0x02, r25	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      da:	90 ea       	ldi	r25, 0xA0	; 160
      dc:	9a 95       	dec	r25
      de:	f1 f7       	brne	.-4      	; 0xdc <ds1820_reset+0x22>
	_delay_us(480);				;					// 480 us
	DS1820_DDR &= ~(1<<used_pin);						// define as input
      e0:	91 b1       	in	r25, 0x01	; 1
      e2:	95 23       	and	r25, r21
      e4:	91 b9       	out	0x01, r25	; 1
	DS1820_PORT |= 1<<used_pin;						//Pullup on
      e6:	92 b1       	in	r25, 0x02	; 2
      e8:	92 2b       	or	r25, r18
      ea:	92 b9       	out	0x02, r25	; 2
      ec:	46 e1       	ldi	r20, 0x16	; 22
      ee:	4a 95       	dec	r20
      f0:	f1 f7       	brne	.-4      	; 0xee <ds1820_reset+0x34>
	_delay_us(66);										// 66 us
	err = (DS1820_PIN & (1<<used_pin)) >> used_pin;	// no presence detect --> err=1 otherwise err=0
      f2:	90 b1       	in	r25, 0x00	; 0
      f4:	40 e5       	ldi	r20, 0x50	; 80
      f6:	4a 95       	dec	r20
      f8:	f1 f7       	brne	.-4      	; 0xf6 <ds1820_reset+0x3c>
	_delay_us(240);									// 240 us
	if((DS1820_PIN & (1<<used_pin)) == 0 ){			// short circuit --> err=2
      fa:	40 b1       	in	r20, 0x00	; 0
      fc:	50 e0       	ldi	r21, 0x00	; 0
      fe:	08 2e       	mov	r0, r24
     100:	02 c0       	rjmp	.+4      	; 0x106 <ds1820_reset+0x4c>
     102:	55 95       	asr	r21
     104:	47 95       	ror	r20
     106:	0a 94       	dec	r0
     108:	e2 f7       	brpl	.-8      	; 0x102 <ds1820_reset+0x48>
     10a:	40 fd       	sbrc	r20, 0
     10c:	02 c0       	rjmp	.+4      	; 0x112 <ds1820_reset+0x58>
		err = 2;
     10e:	82 e0       	ldi	r24, 0x02	; 2
	}

	return err;
}
     110:	08 95       	ret
	DS1820_PORT &= ~(1<<used_pin);					//Pull low
	_delay_us(480);				;					// 480 us
	DS1820_DDR &= ~(1<<used_pin);						// define as input
	DS1820_PORT |= 1<<used_pin;						//Pullup on
	_delay_us(66);										// 66 us
	err = (DS1820_PIN & (1<<used_pin)) >> used_pin;	// no presence detect --> err=1 otherwise err=0
     112:	49 2f       	mov	r20, r25
     114:	50 e0       	ldi	r21, 0x00	; 0
     116:	42 23       	and	r20, r18
     118:	53 23       	and	r21, r19
     11a:	02 c0       	rjmp	.+4      	; 0x120 <ds1820_reset+0x66>
     11c:	55 95       	asr	r21
     11e:	47 95       	ror	r20
     120:	8a 95       	dec	r24
     122:	e2 f7       	brpl	.-8      	; 0x11c <ds1820_reset+0x62>
     124:	84 2f       	mov	r24, r20
     126:	08 95       	ret

00000128 <ds1820_wr_bit>:
}
//-----------------------------------------
// Write one bit to DS18S20
//-----------------------------------------
void ds1820_wr_bit(uint8_t wrbit,uint8_t used_pin) {
	if (wrbit ==0)	{
     128:	88 23       	and	r24, r24
     12a:	19 f0       	breq	.+6      	; 0x132 <ds1820_wr_bit+0xa>
		DS1820_DDR &= ~(1<<used_pin);				// define as input
	  	DS1820_PORT |= 1<<used_pin;					//Pullup on
		_delay_us(4);
	}
	
	if (wrbit ==1)	{
     12c:	81 30       	cpi	r24, 0x01	; 1
     12e:	e1 f0       	breq	.+56     	; 0x168 <ds1820_wr_bit+0x40>
     130:	08 95       	ret
//-----------------------------------------
// Write one bit to DS18S20
//-----------------------------------------
void ds1820_wr_bit(uint8_t wrbit,uint8_t used_pin) {
	if (wrbit ==0)	{
		DS1820_DDR |= 1<<used_pin;					// define as ouput
     132:	21 b1       	in	r18, 0x01	; 1
     134:	81 e0       	ldi	r24, 0x01	; 1
     136:	90 e0       	ldi	r25, 0x00	; 0
     138:	02 c0       	rjmp	.+4      	; 0x13e <ds1820_wr_bit+0x16>
     13a:	88 0f       	add	r24, r24
     13c:	99 1f       	adc	r25, r25
     13e:	6a 95       	dec	r22
     140:	e2 f7       	brpl	.-8      	; 0x13a <ds1820_wr_bit+0x12>
     142:	38 2f       	mov	r19, r24
     144:	28 2b       	or	r18, r24
     146:	21 b9       	out	0x01, r18	; 1
  		DS1820_PORT &= ~(1<<used_pin);				//Pull low
     148:	92 b1       	in	r25, 0x02	; 2
     14a:	80 95       	com	r24
     14c:	98 23       	and	r25, r24
     14e:	92 b9       	out	0x02, r25	; 2
     150:	94 e1       	ldi	r25, 0x14	; 20
     152:	9a 95       	dec	r25
     154:	f1 f7       	brne	.-4      	; 0x152 <ds1820_wr_bit+0x2a>
		_delay_us(60);
		DS1820_DDR &= ~(1<<used_pin);				// define as input
     156:	91 b1       	in	r25, 0x01	; 1
     158:	98 23       	and	r25, r24
     15a:	91 b9       	out	0x01, r25	; 1
	  	DS1820_PORT |= 1<<used_pin;					//Pullup on
     15c:	82 b1       	in	r24, 0x02	; 2
     15e:	83 2b       	or	r24, r19
     160:	82 b9       	out	0x02, r24	; 2
     162:	00 c0       	rjmp	.+0      	; 0x164 <ds1820_wr_bit+0x3c>
     164:	00 c0       	rjmp	.+0      	; 0x166 <ds1820_wr_bit+0x3e>
     166:	08 95       	ret
		_delay_us(4);
	}
	
	if (wrbit ==1)	{
		DS1820_DDR |= 1<<used_pin;					// define as ouput
     168:	21 b1       	in	r18, 0x01	; 1
     16a:	81 e0       	ldi	r24, 0x01	; 1
     16c:	90 e0       	ldi	r25, 0x00	; 0
     16e:	02 c0       	rjmp	.+4      	; 0x174 <ds1820_wr_bit+0x4c>
     170:	88 0f       	add	r24, r24
     172:	99 1f       	adc	r25, r25
     174:	6a 95       	dec	r22
     176:	e2 f7       	brpl	.-8      	; 0x170 <ds1820_wr_bit+0x48>
     178:	38 2f       	mov	r19, r24
     17a:	28 2b       	or	r18, r24
     17c:	21 b9       	out	0x01, r18	; 1
  		DS1820_PORT &= ~(1<<used_pin);				//Pull low
     17e:	92 b1       	in	r25, 0x02	; 2
     180:	80 95       	com	r24
     182:	98 23       	and	r25, r24
     184:	92 b9       	out	0x02, r25	; 2
     186:	93 e0       	ldi	r25, 0x03	; 3
     188:	9a 95       	dec	r25
     18a:	f1 f7       	brne	.-4      	; 0x188 <ds1820_wr_bit+0x60>
     18c:	00 00       	nop
		_delay_us(10);
		DS1820_DDR &= ~(1<<used_pin);				// define as input
     18e:	91 b1       	in	r25, 0x01	; 1
     190:	98 23       	and	r25, r24
     192:	91 b9       	out	0x01, r25	; 1
	  	DS1820_PORT |= 1<<used_pin;					//Pullup on
     194:	82 b1       	in	r24, 0x02	; 2
     196:	83 2b       	or	r24, r19
     198:	82 b9       	out	0x02, r24	; 2
     19a:	82 e1       	ldi	r24, 0x12	; 18
     19c:	8a 95       	dec	r24
     19e:	f1 f7       	brne	.-4      	; 0x19c <ds1820_wr_bit+0x74>
     1a0:	08 95       	ret

000001a2 <ds1820_re_bit>:
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     1a2:	91 b1       	in	r25, 0x01	; 1
     1a4:	41 e0       	ldi	r20, 0x01	; 1
     1a6:	50 e0       	ldi	r21, 0x00	; 0
     1a8:	08 2e       	mov	r0, r24
     1aa:	02 c0       	rjmp	.+4      	; 0x1b0 <ds1820_re_bit+0xe>
     1ac:	44 0f       	add	r20, r20
     1ae:	55 1f       	adc	r21, r21
     1b0:	0a 94       	dec	r0
     1b2:	e2 f7       	brpl	.-8      	; 0x1ac <ds1820_re_bit+0xa>
     1b4:	94 2b       	or	r25, r20
     1b6:	91 b9       	out	0x01, r25	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     1b8:	92 b1       	in	r25, 0x02	; 2
     1ba:	34 2f       	mov	r19, r20
     1bc:	30 95       	com	r19
     1be:	93 23       	and	r25, r19
     1c0:	92 b9       	out	0x02, r25	; 2
     1c2:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     1c4:	91 b1       	in	r25, 0x01	; 1
     1c6:	93 23       	and	r25, r19
     1c8:	91 b9       	out	0x01, r25	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     1ca:	92 b1       	in	r25, 0x02	; 2
     1cc:	94 2b       	or	r25, r20
     1ce:	92 b9       	out	0x02, r25	; 2
     1d0:	93 e0       	ldi	r25, 0x03	; 3
     1d2:	9a 95       	dec	r25
     1d4:	f1 f7       	brne	.-4      	; 0x1d2 <ds1820_re_bit+0x30>
     1d6:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     1d8:	20 b1       	in	r18, 0x00	; 0
     1da:	90 e1       	ldi	r25, 0x10	; 16
     1dc:	9a 95       	dec	r25
     1de:	f1 f7       	brne	.-4      	; 0x1dc <ds1820_re_bit+0x3a>
     1e0:	00 c0       	rjmp	.+0      	; 0x1e2 <ds1820_re_bit+0x40>
     1e2:	30 e0       	ldi	r19, 0x00	; 0
     1e4:	24 23       	and	r18, r20
     1e6:	35 23       	and	r19, r21
     1e8:	02 c0       	rjmp	.+4      	; 0x1ee <ds1820_re_bit+0x4c>
     1ea:	35 95       	asr	r19
     1ec:	27 95       	ror	r18
     1ee:	8a 95       	dec	r24
     1f0:	e2 f7       	brpl	.-8      	; 0x1ea <ds1820_re_bit+0x48>
	_delay_us(50);
	return rebit;								
}
     1f2:	82 2f       	mov	r24, r18
     1f4:	08 95       	ret

000001f6 <ds1820_re_byte>:
//-----------------------------------------
// Read 1 byte from DS18S20
//-----------------------------------------
uint8_t ds1820_re_byte(uint8_t used_pin) {
     1f6:	61 e0       	ldi	r22, 0x01	; 1
     1f8:	70 e0       	ldi	r23, 0x00	; 0
     1fa:	08 2e       	mov	r0, r24
     1fc:	02 c0       	rjmp	.+4      	; 0x202 <ds1820_re_byte+0xc>
     1fe:	66 0f       	add	r22, r22
     200:	77 1f       	adc	r23, r23
     202:	0a 94       	dec	r0
     204:	e2 f7       	brpl	.-8      	; 0x1fe <ds1820_re_byte+0x8>
     206:	96 2f       	mov	r25, r22
     208:	56 2f       	mov	r21, r22
     20a:	50 95       	com	r21
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     20c:	21 b1       	in	r18, 0x01	; 1
     20e:	26 2b       	or	r18, r22
     210:	21 b9       	out	0x01, r18	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     212:	22 b1       	in	r18, 0x02	; 2
     214:	25 23       	and	r18, r21
     216:	22 b9       	out	0x02, r18	; 2
     218:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     21a:	21 b1       	in	r18, 0x01	; 1
     21c:	25 23       	and	r18, r21
     21e:	21 b9       	out	0x01, r18	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     220:	22 b1       	in	r18, 0x02	; 2
     222:	26 2b       	or	r18, r22
     224:	22 b9       	out	0x02, r18	; 2
     226:	23 e0       	ldi	r18, 0x03	; 3
     228:	2a 95       	dec	r18
     22a:	f1 f7       	brne	.-4      	; 0x228 <ds1820_re_byte+0x32>
     22c:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     22e:	20 b1       	in	r18, 0x00	; 0
     230:	30 e1       	ldi	r19, 0x10	; 16
     232:	3a 95       	dec	r19
     234:	f1 f7       	brne	.-4      	; 0x232 <ds1820_re_byte+0x3c>
     236:	00 c0       	rjmp	.+0      	; 0x238 <ds1820_re_byte+0x42>
     238:	30 e0       	ldi	r19, 0x00	; 0
     23a:	26 23       	and	r18, r22
     23c:	37 23       	and	r19, r23
     23e:	08 2e       	mov	r0, r24
     240:	02 c0       	rjmp	.+4      	; 0x246 <ds1820_re_byte+0x50>
     242:	35 95       	asr	r19
     244:	27 95       	ror	r18
     246:	0a 94       	dec	r0
     248:	e2 f7       	brpl	.-8      	; 0x242 <ds1820_re_byte+0x4c>
	return rebit;								
}
//-----------------------------------------
// Read 1 byte from DS18S20
//-----------------------------------------
uint8_t ds1820_re_byte(uint8_t used_pin) {
     24a:	41 e0       	ldi	r20, 0x01	; 1
     24c:	21 30       	cpi	r18, 0x01	; 1
     24e:	09 f0       	breq	.+2      	; 0x252 <ds1820_re_byte+0x5c>
     250:	40 e0       	ldi	r20, 0x00	; 0
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     252:	21 b1       	in	r18, 0x01	; 1
     254:	29 2b       	or	r18, r25
     256:	21 b9       	out	0x01, r18	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     258:	22 b1       	in	r18, 0x02	; 2
     25a:	25 23       	and	r18, r21
     25c:	22 b9       	out	0x02, r18	; 2
     25e:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     260:	21 b1       	in	r18, 0x01	; 1
     262:	25 23       	and	r18, r21
     264:	21 b9       	out	0x01, r18	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     266:	22 b1       	in	r18, 0x02	; 2
     268:	29 2b       	or	r18, r25
     26a:	22 b9       	out	0x02, r18	; 2
     26c:	23 e0       	ldi	r18, 0x03	; 3
     26e:	2a 95       	dec	r18
     270:	f1 f7       	brne	.-4      	; 0x26e <ds1820_re_byte+0x78>
     272:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     274:	20 b1       	in	r18, 0x00	; 0
     276:	30 e1       	ldi	r19, 0x10	; 16
     278:	3a 95       	dec	r19
     27a:	f1 f7       	brne	.-4      	; 0x278 <ds1820_re_byte+0x82>
     27c:	00 c0       	rjmp	.+0      	; 0x27e <ds1820_re_byte+0x88>
     27e:	30 e0       	ldi	r19, 0x00	; 0
     280:	26 23       	and	r18, r22
     282:	37 23       	and	r19, r23
     284:	08 2e       	mov	r0, r24
     286:	02 c0       	rjmp	.+4      	; 0x28c <ds1820_re_byte+0x96>
     288:	35 95       	asr	r19
     28a:	27 95       	ror	r18
     28c:	0a 94       	dec	r0
     28e:	e2 f7       	brpl	.-8      	; 0x288 <ds1820_re_byte+0x92>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     290:	21 30       	cpi	r18, 0x01	; 1
     292:	09 f4       	brne	.+2      	; 0x296 <ds1820_re_byte+0xa0>
     294:	cb c0       	rjmp	.+406    	; 0x42c <ds1820_re_byte+0x236>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     296:	21 b1       	in	r18, 0x01	; 1
     298:	29 2b       	or	r18, r25
     29a:	21 b9       	out	0x01, r18	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     29c:	22 b1       	in	r18, 0x02	; 2
     29e:	25 23       	and	r18, r21
     2a0:	22 b9       	out	0x02, r18	; 2
     2a2:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     2a4:	21 b1       	in	r18, 0x01	; 1
     2a6:	25 23       	and	r18, r21
     2a8:	21 b9       	out	0x01, r18	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     2aa:	22 b1       	in	r18, 0x02	; 2
     2ac:	29 2b       	or	r18, r25
     2ae:	22 b9       	out	0x02, r18	; 2
     2b0:	23 e0       	ldi	r18, 0x03	; 3
     2b2:	2a 95       	dec	r18
     2b4:	f1 f7       	brne	.-4      	; 0x2b2 <ds1820_re_byte+0xbc>
     2b6:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     2b8:	20 b1       	in	r18, 0x00	; 0
     2ba:	30 e1       	ldi	r19, 0x10	; 16
     2bc:	3a 95       	dec	r19
     2be:	f1 f7       	brne	.-4      	; 0x2bc <ds1820_re_byte+0xc6>
     2c0:	00 c0       	rjmp	.+0      	; 0x2c2 <ds1820_re_byte+0xcc>
     2c2:	30 e0       	ldi	r19, 0x00	; 0
     2c4:	26 23       	and	r18, r22
     2c6:	37 23       	and	r19, r23
     2c8:	08 2e       	mov	r0, r24
     2ca:	02 c0       	rjmp	.+4      	; 0x2d0 <ds1820_re_byte+0xda>
     2cc:	35 95       	asr	r19
     2ce:	27 95       	ror	r18
     2d0:	0a 94       	dec	r0
     2d2:	e2 f7       	brpl	.-8      	; 0x2cc <ds1820_re_byte+0xd6>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     2d4:	21 30       	cpi	r18, 0x01	; 1
     2d6:	09 f4       	brne	.+2      	; 0x2da <ds1820_re_byte+0xe4>
     2d8:	b6 c0       	rjmp	.+364    	; 0x446 <ds1820_re_byte+0x250>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     2da:	21 b1       	in	r18, 0x01	; 1
     2dc:	29 2b       	or	r18, r25
     2de:	21 b9       	out	0x01, r18	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     2e0:	22 b1       	in	r18, 0x02	; 2
     2e2:	25 23       	and	r18, r21
     2e4:	22 b9       	out	0x02, r18	; 2
     2e6:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     2e8:	21 b1       	in	r18, 0x01	; 1
     2ea:	25 23       	and	r18, r21
     2ec:	21 b9       	out	0x01, r18	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     2ee:	22 b1       	in	r18, 0x02	; 2
     2f0:	29 2b       	or	r18, r25
     2f2:	22 b9       	out	0x02, r18	; 2
     2f4:	23 e0       	ldi	r18, 0x03	; 3
     2f6:	2a 95       	dec	r18
     2f8:	f1 f7       	brne	.-4      	; 0x2f6 <ds1820_re_byte+0x100>
     2fa:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     2fc:	20 b1       	in	r18, 0x00	; 0
     2fe:	30 e1       	ldi	r19, 0x10	; 16
     300:	3a 95       	dec	r19
     302:	f1 f7       	brne	.-4      	; 0x300 <ds1820_re_byte+0x10a>
     304:	00 c0       	rjmp	.+0      	; 0x306 <ds1820_re_byte+0x110>
     306:	30 e0       	ldi	r19, 0x00	; 0
     308:	26 23       	and	r18, r22
     30a:	37 23       	and	r19, r23
     30c:	08 2e       	mov	r0, r24
     30e:	02 c0       	rjmp	.+4      	; 0x314 <ds1820_re_byte+0x11e>
     310:	35 95       	asr	r19
     312:	27 95       	ror	r18
     314:	0a 94       	dec	r0
     316:	e2 f7       	brpl	.-8      	; 0x310 <ds1820_re_byte+0x11a>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     318:	21 30       	cpi	r18, 0x01	; 1
     31a:	09 f4       	brne	.+2      	; 0x31e <ds1820_re_byte+0x128>
     31c:	92 c0       	rjmp	.+292    	; 0x442 <ds1820_re_byte+0x24c>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     31e:	21 b1       	in	r18, 0x01	; 1
     320:	29 2b       	or	r18, r25
     322:	21 b9       	out	0x01, r18	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     324:	22 b1       	in	r18, 0x02	; 2
     326:	25 23       	and	r18, r21
     328:	22 b9       	out	0x02, r18	; 2
     32a:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     32c:	21 b1       	in	r18, 0x01	; 1
     32e:	25 23       	and	r18, r21
     330:	21 b9       	out	0x01, r18	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     332:	22 b1       	in	r18, 0x02	; 2
     334:	29 2b       	or	r18, r25
     336:	22 b9       	out	0x02, r18	; 2
     338:	23 e0       	ldi	r18, 0x03	; 3
     33a:	2a 95       	dec	r18
     33c:	f1 f7       	brne	.-4      	; 0x33a <ds1820_re_byte+0x144>
     33e:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     340:	20 b1       	in	r18, 0x00	; 0
     342:	30 e1       	ldi	r19, 0x10	; 16
     344:	3a 95       	dec	r19
     346:	f1 f7       	brne	.-4      	; 0x344 <ds1820_re_byte+0x14e>
     348:	00 c0       	rjmp	.+0      	; 0x34a <ds1820_re_byte+0x154>
     34a:	30 e0       	ldi	r19, 0x00	; 0
     34c:	26 23       	and	r18, r22
     34e:	37 23       	and	r19, r23
     350:	08 2e       	mov	r0, r24
     352:	02 c0       	rjmp	.+4      	; 0x358 <ds1820_re_byte+0x162>
     354:	35 95       	asr	r19
     356:	27 95       	ror	r18
     358:	0a 94       	dec	r0
     35a:	e2 f7       	brpl	.-8      	; 0x354 <ds1820_re_byte+0x15e>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     35c:	21 30       	cpi	r18, 0x01	; 1
     35e:	09 f4       	brne	.+2      	; 0x362 <ds1820_re_byte+0x16c>
     360:	6e c0       	rjmp	.+220    	; 0x43e <ds1820_re_byte+0x248>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     362:	21 b1       	in	r18, 0x01	; 1
     364:	29 2b       	or	r18, r25
     366:	21 b9       	out	0x01, r18	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     368:	22 b1       	in	r18, 0x02	; 2
     36a:	25 23       	and	r18, r21
     36c:	22 b9       	out	0x02, r18	; 2
     36e:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     370:	21 b1       	in	r18, 0x01	; 1
     372:	25 23       	and	r18, r21
     374:	21 b9       	out	0x01, r18	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     376:	22 b1       	in	r18, 0x02	; 2
     378:	29 2b       	or	r18, r25
     37a:	22 b9       	out	0x02, r18	; 2
     37c:	23 e0       	ldi	r18, 0x03	; 3
     37e:	2a 95       	dec	r18
     380:	f1 f7       	brne	.-4      	; 0x37e <ds1820_re_byte+0x188>
     382:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     384:	20 b1       	in	r18, 0x00	; 0
     386:	30 e1       	ldi	r19, 0x10	; 16
     388:	3a 95       	dec	r19
     38a:	f1 f7       	brne	.-4      	; 0x388 <ds1820_re_byte+0x192>
     38c:	00 c0       	rjmp	.+0      	; 0x38e <ds1820_re_byte+0x198>
     38e:	30 e0       	ldi	r19, 0x00	; 0
     390:	26 23       	and	r18, r22
     392:	37 23       	and	r19, r23
     394:	08 2e       	mov	r0, r24
     396:	02 c0       	rjmp	.+4      	; 0x39c <ds1820_re_byte+0x1a6>
     398:	35 95       	asr	r19
     39a:	27 95       	ror	r18
     39c:	0a 94       	dec	r0
     39e:	e2 f7       	brpl	.-8      	; 0x398 <ds1820_re_byte+0x1a2>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     3a0:	21 30       	cpi	r18, 0x01	; 1
     3a2:	09 f4       	brne	.+2      	; 0x3a6 <ds1820_re_byte+0x1b0>
     3a4:	4a c0       	rjmp	.+148    	; 0x43a <ds1820_re_byte+0x244>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     3a6:	21 b1       	in	r18, 0x01	; 1
     3a8:	29 2b       	or	r18, r25
     3aa:	21 b9       	out	0x01, r18	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     3ac:	22 b1       	in	r18, 0x02	; 2
     3ae:	25 23       	and	r18, r21
     3b0:	22 b9       	out	0x02, r18	; 2
     3b2:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     3b4:	21 b1       	in	r18, 0x01	; 1
     3b6:	25 23       	and	r18, r21
     3b8:	21 b9       	out	0x01, r18	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     3ba:	22 b1       	in	r18, 0x02	; 2
     3bc:	29 2b       	or	r18, r25
     3be:	22 b9       	out	0x02, r18	; 2
     3c0:	23 e0       	ldi	r18, 0x03	; 3
     3c2:	2a 95       	dec	r18
     3c4:	f1 f7       	brne	.-4      	; 0x3c2 <ds1820_re_byte+0x1cc>
     3c6:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     3c8:	20 b1       	in	r18, 0x00	; 0
     3ca:	30 e1       	ldi	r19, 0x10	; 16
     3cc:	3a 95       	dec	r19
     3ce:	f1 f7       	brne	.-4      	; 0x3cc <ds1820_re_byte+0x1d6>
     3d0:	00 c0       	rjmp	.+0      	; 0x3d2 <ds1820_re_byte+0x1dc>
     3d2:	30 e0       	ldi	r19, 0x00	; 0
     3d4:	26 23       	and	r18, r22
     3d6:	37 23       	and	r19, r23
     3d8:	08 2e       	mov	r0, r24
     3da:	02 c0       	rjmp	.+4      	; 0x3e0 <ds1820_re_byte+0x1ea>
     3dc:	35 95       	asr	r19
     3de:	27 95       	ror	r18
     3e0:	0a 94       	dec	r0
     3e2:	e2 f7       	brpl	.-8      	; 0x3dc <ds1820_re_byte+0x1e6>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     3e4:	21 30       	cpi	r18, 0x01	; 1
     3e6:	39 f1       	breq	.+78     	; 0x436 <ds1820_re_byte+0x240>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     3e8:	21 b1       	in	r18, 0x01	; 1
     3ea:	29 2b       	or	r18, r25
     3ec:	21 b9       	out	0x01, r18	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     3ee:	22 b1       	in	r18, 0x02	; 2
     3f0:	25 23       	and	r18, r21
     3f2:	22 b9       	out	0x02, r18	; 2
     3f4:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     3f6:	21 b1       	in	r18, 0x01	; 1
     3f8:	25 23       	and	r18, r21
     3fa:	21 b9       	out	0x01, r18	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     3fc:	22 b1       	in	r18, 0x02	; 2
     3fe:	29 2b       	or	r18, r25
     400:	22 b9       	out	0x02, r18	; 2
     402:	93 e0       	ldi	r25, 0x03	; 3
     404:	9a 95       	dec	r25
     406:	f1 f7       	brne	.-4      	; 0x404 <ds1820_re_byte+0x20e>
     408:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     40a:	20 b1       	in	r18, 0x00	; 0
     40c:	30 e1       	ldi	r19, 0x10	; 16
     40e:	3a 95       	dec	r19
     410:	f1 f7       	brne	.-4      	; 0x40e <ds1820_re_byte+0x218>
     412:	00 c0       	rjmp	.+0      	; 0x414 <ds1820_re_byte+0x21e>
     414:	30 e0       	ldi	r19, 0x00	; 0
     416:	26 23       	and	r18, r22
     418:	37 23       	and	r19, r23
     41a:	02 c0       	rjmp	.+4      	; 0x420 <ds1820_re_byte+0x22a>
     41c:	35 95       	asr	r19
     41e:	27 95       	ror	r18
     420:	8a 95       	dec	r24
     422:	e2 f7       	brpl	.-8      	; 0x41c <ds1820_re_byte+0x226>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     424:	21 30       	cpi	r18, 0x01	; 1
     426:	21 f0       	breq	.+8      	; 0x430 <ds1820_re_byte+0x23a>
			rebyte|=(1<<i);
		}
	}
	return(rebyte);
}
     428:	84 2f       	mov	r24, r20
     42a:	08 95       	ret

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
			rebyte|=(1<<i);
     42c:	42 60       	ori	r20, 0x02	; 2
     42e:	33 cf       	rjmp	.-410    	; 0x296 <ds1820_re_byte+0xa0>
     430:	40 68       	ori	r20, 0x80	; 128
		}
	}
	return(rebyte);
}
     432:	84 2f       	mov	r24, r20
     434:	08 95       	ret

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
			rebyte|=(1<<i);
     436:	40 64       	ori	r20, 0x40	; 64
     438:	d7 cf       	rjmp	.-82     	; 0x3e8 <ds1820_re_byte+0x1f2>
     43a:	40 62       	ori	r20, 0x20	; 32
     43c:	b4 cf       	rjmp	.-152    	; 0x3a6 <ds1820_re_byte+0x1b0>
     43e:	40 61       	ori	r20, 0x10	; 16
     440:	90 cf       	rjmp	.-224    	; 0x362 <ds1820_re_byte+0x16c>
     442:	48 60       	ori	r20, 0x08	; 8
     444:	6c cf       	rjmp	.-296    	; 0x31e <ds1820_re_byte+0x128>
     446:	44 60       	ori	r20, 0x04	; 4
     448:	48 cf       	rjmp	.-368    	; 0x2da <ds1820_re_byte+0xe4>

0000044a <ds1820_wr_byte>:
	return(rebyte);
}
//-----------------------------------------
// Write 1 byte to DS18S20
//-----------------------------------------
void ds1820_wr_byte(uint8_t wrbyte,uint8_t used_pin) {
     44a:	cf 93       	push	r28
     44c:	df 93       	push	r29
     44e:	d8 2f       	mov	r29, r24
     450:	c6 2f       	mov	r28, r22
	uint8_t i;
	for (i=0; i < 8; i++) { // writes byte, one bit at a time
		ds1820_wr_bit((wrbyte & 0b00000001),used_pin);
     452:	81 70       	andi	r24, 0x01	; 1
     454:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
		wrbyte = wrbyte >> 1;
     458:	d6 95       	lsr	r29
// Write 1 byte to DS18S20
//-----------------------------------------
void ds1820_wr_byte(uint8_t wrbyte,uint8_t used_pin) {
	uint8_t i;
	for (i=0; i < 8; i++) { // writes byte, one bit at a time
		ds1820_wr_bit((wrbyte & 0b00000001),used_pin);
     45a:	8d 2f       	mov	r24, r29
     45c:	81 70       	andi	r24, 0x01	; 1
     45e:	6c 2f       	mov	r22, r28
     460:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
		wrbyte = wrbyte >> 1;
     464:	d6 95       	lsr	r29
// Write 1 byte to DS18S20
//-----------------------------------------
void ds1820_wr_byte(uint8_t wrbyte,uint8_t used_pin) {
	uint8_t i;
	for (i=0; i < 8; i++) { // writes byte, one bit at a time
		ds1820_wr_bit((wrbyte & 0b00000001),used_pin);
     466:	8d 2f       	mov	r24, r29
     468:	81 70       	andi	r24, 0x01	; 1
     46a:	6c 2f       	mov	r22, r28
     46c:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
		wrbyte = wrbyte >> 1;
     470:	d6 95       	lsr	r29
// Write 1 byte to DS18S20
//-----------------------------------------
void ds1820_wr_byte(uint8_t wrbyte,uint8_t used_pin) {
	uint8_t i;
	for (i=0; i < 8; i++) { // writes byte, one bit at a time
		ds1820_wr_bit((wrbyte & 0b00000001),used_pin);
     472:	8d 2f       	mov	r24, r29
     474:	81 70       	andi	r24, 0x01	; 1
     476:	6c 2f       	mov	r22, r28
     478:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
		wrbyte = wrbyte >> 1;
     47c:	d6 95       	lsr	r29
// Write 1 byte to DS18S20
//-----------------------------------------
void ds1820_wr_byte(uint8_t wrbyte,uint8_t used_pin) {
	uint8_t i;
	for (i=0; i < 8; i++) { // writes byte, one bit at a time
		ds1820_wr_bit((wrbyte & 0b00000001),used_pin);
     47e:	8d 2f       	mov	r24, r29
     480:	81 70       	andi	r24, 0x01	; 1
     482:	6c 2f       	mov	r22, r28
     484:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
		wrbyte = wrbyte >> 1;
     488:	d6 95       	lsr	r29
// Write 1 byte to DS18S20
//-----------------------------------------
void ds1820_wr_byte(uint8_t wrbyte,uint8_t used_pin) {
	uint8_t i;
	for (i=0; i < 8; i++) { // writes byte, one bit at a time
		ds1820_wr_bit((wrbyte & 0b00000001),used_pin);
     48a:	8d 2f       	mov	r24, r29
     48c:	81 70       	andi	r24, 0x01	; 1
     48e:	6c 2f       	mov	r22, r28
     490:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
		wrbyte = wrbyte >> 1;
     494:	d6 95       	lsr	r29
// Write 1 byte to DS18S20
//-----------------------------------------
void ds1820_wr_byte(uint8_t wrbyte,uint8_t used_pin) {
	uint8_t i;
	for (i=0; i < 8; i++) { // writes byte, one bit at a time
		ds1820_wr_bit((wrbyte & 0b00000001),used_pin);
     496:	8d 2f       	mov	r24, r29
     498:	81 70       	andi	r24, 0x01	; 1
     49a:	6c 2f       	mov	r22, r28
     49c:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     4a0:	8d 2f       	mov	r24, r29
     4a2:	86 95       	lsr	r24
     4a4:	6c 2f       	mov	r22, r28
     4a6:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     4aa:	00 c0       	rjmp	.+0      	; 0x4ac <ds1820_wr_byte+0x62>
     4ac:	00 c0       	rjmp	.+0      	; 0x4ae <ds1820_wr_byte+0x64>
     4ae:	00 00       	nop
		wrbyte = wrbyte >> 1;
	}
	_delay_us(5);
}
     4b0:	df 91       	pop	r29
     4b2:	cf 91       	pop	r28
     4b4:	08 95       	ret

000004b6 <ds1820_read_temp>:
//-----------------------------------------
// Read temperature
//-----------------------------------------
float  ds1820_read_temp(uint8_t used_pin)	 {
     4b6:	8f 92       	push	r8
     4b8:	9f 92       	push	r9
     4ba:	af 92       	push	r10
     4bc:	bf 92       	push	r11
     4be:	cf 92       	push	r12
     4c0:	df 92       	push	r13
     4c2:	ef 92       	push	r14
     4c4:	ff 92       	push	r15
     4c6:	0f 93       	push	r16
     4c8:	1f 93       	push	r17
     4ca:	cf 93       	push	r28
     4cc:	df 93       	push	r29
     4ce:	cd b7       	in	r28, 0x3d	; 61
     4d0:	de b7       	in	r29, 0x3e	; 62
     4d2:	29 97       	sbiw	r28, 0x09	; 9
     4d4:	0f b6       	in	r0, 0x3f	; 63
     4d6:	f8 94       	cli
     4d8:	de bf       	out	0x3e, r29	; 62
     4da:	0f be       	out	0x3f, r0	; 63
     4dc:	cd bf       	out	0x3d, r28	; 61
     4de:	f8 2e       	mov	r15, r24
	uint8_t error,i;
	uint16_t j=0;
    uint8_t scratchpad[9];
	float temp=0;
	scratchpad[0]=0;
     4e0:	19 82       	std	Y+1, r1	; 0x01
	scratchpad[1]=0;
     4e2:	1a 82       	std	Y+2, r1	; 0x02
	scratchpad[2]=0;
	scratchpad[3]=0;
	scratchpad[4]=0;
	scratchpad[5]=0;
	scratchpad[6]=0;
     4e4:	1f 82       	std	Y+7, r1	; 0x07
	scratchpad[7]=0;
     4e6:	18 86       	std	Y+8, r1	; 0x08
//----------------------------------------
// Reset DS18S20
//----------------------------------------
uint8_t ds1820_reset(uint8_t used_pin) {
	uint8_t err=100;
	DS1820_DDR |= 1<<used_pin;						// define as ouput
     4e8:	81 b1       	in	r24, 0x01	; 1
     4ea:	91 e0       	ldi	r25, 0x01	; 1
     4ec:	c9 2e       	mov	r12, r25
     4ee:	d1 2c       	mov	r13, r1
     4f0:	0f 2c       	mov	r0, r15
     4f2:	02 c0       	rjmp	.+4      	; 0x4f8 <ds1820_read_temp+0x42>
     4f4:	cc 0c       	add	r12, r12
     4f6:	dd 1c       	adc	r13, r13
     4f8:	0a 94       	dec	r0
     4fa:	e2 f7       	brpl	.-8      	; 0x4f4 <ds1820_read_temp+0x3e>
     4fc:	0c 2d       	mov	r16, r12
     4fe:	8c 29       	or	r24, r12
     500:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT &= ~(1<<used_pin);					//Pull low
     502:	82 b1       	in	r24, 0x02	; 2
     504:	1c 2d       	mov	r17, r12
     506:	10 95       	com	r17
     508:	81 23       	and	r24, r17
     50a:	82 b9       	out	0x02, r24	; 2
     50c:	80 ea       	ldi	r24, 0xA0	; 160
     50e:	8a 95       	dec	r24
     510:	f1 f7       	brne	.-4      	; 0x50e <ds1820_read_temp+0x58>
	_delay_us(480);				;					// 480 us
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     512:	81 b1       	in	r24, 0x01	; 1
     514:	81 23       	and	r24, r17
     516:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;						//Pullup on
     518:	82 b1       	in	r24, 0x02	; 2
     51a:	8c 29       	or	r24, r12
     51c:	82 b9       	out	0x02, r24	; 2
     51e:	96 e1       	ldi	r25, 0x16	; 22
     520:	9a 95       	dec	r25
     522:	f1 f7       	brne	.-4      	; 0x520 <ds1820_read_temp+0x6a>
	_delay_us(66);										// 66 us
	err = (DS1820_PIN & (1<<used_pin)) >> used_pin;	// no presence detect --> err=1 otherwise err=0
     524:	20 b1       	in	r18, 0x00	; 0
     526:	80 e5       	ldi	r24, 0x50	; 80
     528:	8a 95       	dec	r24
     52a:	f1 f7       	brne	.-4      	; 0x528 <ds1820_read_temp+0x72>
	_delay_us(240);									// 240 us
	if((DS1820_PIN & (1<<used_pin)) == 0 ){			// short circuit --> err=2
     52c:	80 b1       	in	r24, 0x00	; 0
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	0f 2c       	mov	r0, r15
     532:	02 c0       	rjmp	.+4      	; 0x538 <ds1820_read_temp+0x82>
     534:	95 95       	asr	r25
     536:	87 95       	ror	r24
     538:	0a 94       	dec	r0
     53a:	e2 f7       	brpl	.-8      	; 0x534 <ds1820_read_temp+0x7e>
     53c:	80 fd       	sbrc	r24, 0
     53e:	86 c0       	rjmp	.+268    	; 0x64c <ds1820_read_temp+0x196>
    
	    for (i=0; i<9; i++) {   									//8. Get scratchpad byte by byte
			scratchpad[i]=ds1820_re_byte(used_pin); 					//9. read one DS18S20 byte
	    }
	}
	if(scratchpad[1]==0x00 && scratchpad[7]!=0){					//Value pos.
     540:	8a 81       	ldd	r24, Y+2	; 0x02
     542:	88 23       	and	r24, r24
     544:	c9 f1       	breq	.+114    	; 0x5b8 <ds1820_read_temp+0x102>
     546:	19 81       	ldd	r17, Y+1	; 0x01

	}
	if(scratchpad[1]!=0x00){										//Value negative
		uint8_t tmp;
		tmp =scratchpad[0];											//Save Kommabit
		tmp= ~ tmp;
     548:	61 2f       	mov	r22, r17
     54a:	60 95       	com	r22
		tmp= tmp >> 1;
     54c:	66 95       	lsr	r22
		temp = (-1)*(tmp+1);
     54e:	70 e0       	ldi	r23, 0x00	; 0
     550:	60 95       	com	r22
     552:	70 95       	com	r23
     554:	88 27       	eor	r24, r24
     556:	77 fd       	sbrc	r23, 7
     558:	80 95       	com	r24
     55a:	98 2f       	mov	r25, r24
     55c:	0e 94 12 0c 	call	0x1824	; 0x1824 <__floatsisf>
		if ((scratchpad[0]&0b00000001)==1){
     560:	10 ff       	sbrs	r17, 0
     562:	0f c0       	rjmp	.+30     	; 0x582 <ds1820_read_temp+0xcc>
			temp=temp+0.5;
     564:	47 2f       	mov	r20, r23
     566:	38 2f       	mov	r19, r24
     568:	29 2f       	mov	r18, r25
     56a:	86 2f       	mov	r24, r22
     56c:	94 2f       	mov	r25, r20
     56e:	a3 2f       	mov	r26, r19
     570:	b2 2f       	mov	r27, r18
     572:	bc 01       	movw	r22, r24
     574:	cd 01       	movw	r24, r26
     576:	20 e0       	ldi	r18, 0x00	; 0
     578:	30 e0       	ldi	r19, 0x00	; 0
     57a:	40 e0       	ldi	r20, 0x00	; 0
     57c:	5f e3       	ldi	r21, 0x3F	; 63
     57e:	0e 94 44 0b 	call	0x1688	; 0x1688 <__addsf3>
		}

	}

	return temp;
}
     582:	38 2f       	mov	r19, r24
     584:	29 2f       	mov	r18, r25
     586:	86 2f       	mov	r24, r22
     588:	97 2f       	mov	r25, r23
     58a:	a3 2f       	mov	r26, r19
     58c:	b2 2f       	mov	r27, r18
     58e:	bc 01       	movw	r22, r24
     590:	cd 01       	movw	r24, r26
     592:	29 96       	adiw	r28, 0x09	; 9
     594:	0f b6       	in	r0, 0x3f	; 63
     596:	f8 94       	cli
     598:	de bf       	out	0x3e, r29	; 62
     59a:	0f be       	out	0x3f, r0	; 63
     59c:	cd bf       	out	0x3d, r28	; 61
     59e:	df 91       	pop	r29
     5a0:	cf 91       	pop	r28
     5a2:	1f 91       	pop	r17
     5a4:	0f 91       	pop	r16
     5a6:	ff 90       	pop	r15
     5a8:	ef 90       	pop	r14
     5aa:	df 90       	pop	r13
     5ac:	cf 90       	pop	r12
     5ae:	bf 90       	pop	r11
     5b0:	af 90       	pop	r10
     5b2:	9f 90       	pop	r9
     5b4:	8f 90       	pop	r8
     5b6:	08 95       	ret
    
	    for (i=0; i<9; i++) {   									//8. Get scratchpad byte by byte
			scratchpad[i]=ds1820_re_byte(used_pin); 					//9. read one DS18S20 byte
	    }
	}
	if(scratchpad[1]==0x00 && scratchpad[7]!=0){					//Value pos.
     5b8:	68 85       	ldd	r22, Y+8	; 0x08
     5ba:	66 23       	and	r22, r22
     5bc:	09 f4       	brne	.+2      	; 0x5c0 <ds1820_read_temp+0x10a>
     5be:	41 c0       	rjmp	.+130    	; 0x642 <ds1820_read_temp+0x18c>
		scratchpad[0]=scratchpad[0] >> 1;
		temp=(scratchpad[0]-0.25f+(((float)scratchpad[7]-(float)scratchpad[6])/(float)scratchpad[7]));
     5c0:	70 e0       	ldi	r23, 0x00	; 0
     5c2:	80 e0       	ldi	r24, 0x00	; 0
     5c4:	90 e0       	ldi	r25, 0x00	; 0
     5c6:	0e 94 10 0c 	call	0x1820	; 0x1820 <__floatunsisf>
     5ca:	6b 01       	movw	r12, r22
     5cc:	7c 01       	movw	r14, r24
	    for (i=0; i<9; i++) {   									//8. Get scratchpad byte by byte
			scratchpad[i]=ds1820_re_byte(used_pin); 					//9. read one DS18S20 byte
	    }
	}
	if(scratchpad[1]==0x00 && scratchpad[7]!=0){					//Value pos.
		scratchpad[0]=scratchpad[0] >> 1;
     5ce:	69 81       	ldd	r22, Y+1	; 0x01
     5d0:	66 95       	lsr	r22
		temp=(scratchpad[0]-0.25f+(((float)scratchpad[7]-(float)scratchpad[6])/(float)scratchpad[7]));
     5d2:	70 e0       	ldi	r23, 0x00	; 0
     5d4:	80 e0       	ldi	r24, 0x00	; 0
     5d6:	90 e0       	ldi	r25, 0x00	; 0
     5d8:	0e 94 12 0c 	call	0x1824	; 0x1824 <__floatsisf>
     5dc:	20 e0       	ldi	r18, 0x00	; 0
     5de:	30 e0       	ldi	r19, 0x00	; 0
     5e0:	40 e8       	ldi	r20, 0x80	; 128
     5e2:	5e e3       	ldi	r21, 0x3E	; 62
     5e4:	0e 94 43 0b 	call	0x1686	; 0x1686 <__subsf3>
     5e8:	4b 01       	movw	r8, r22
     5ea:	5c 01       	movw	r10, r24
     5ec:	6f 81       	ldd	r22, Y+7	; 0x07
     5ee:	70 e0       	ldi	r23, 0x00	; 0
     5f0:	80 e0       	ldi	r24, 0x00	; 0
     5f2:	90 e0       	ldi	r25, 0x00	; 0
     5f4:	0e 94 10 0c 	call	0x1820	; 0x1820 <__floatunsisf>
     5f8:	9b 01       	movw	r18, r22
     5fa:	ac 01       	movw	r20, r24
     5fc:	c7 01       	movw	r24, r14
     5fe:	b6 01       	movw	r22, r12
     600:	0e 94 43 0b 	call	0x1686	; 0x1686 <__subsf3>
     604:	a7 01       	movw	r20, r14
     606:	96 01       	movw	r18, r12
     608:	0e 94 a8 0b 	call	0x1750	; 0x1750 <__divsf3>
     60c:	9b 01       	movw	r18, r22
     60e:	ac 01       	movw	r20, r24
     610:	c5 01       	movw	r24, r10
     612:	b4 01       	movw	r22, r8
     614:	0e 94 44 0b 	call	0x1688	; 0x1688 <__addsf3>
		temp = (floor(temp*10.0+0.5)/10);							//Round value .x
     618:	20 e0       	ldi	r18, 0x00	; 0
     61a:	30 e0       	ldi	r19, 0x00	; 0
     61c:	40 e2       	ldi	r20, 0x20	; 32
     61e:	51 e4       	ldi	r21, 0x41	; 65
     620:	0e 94 f1 0c 	call	0x19e2	; 0x19e2 <__mulsf3>
     624:	20 e0       	ldi	r18, 0x00	; 0
     626:	30 e0       	ldi	r19, 0x00	; 0
     628:	40 e0       	ldi	r20, 0x00	; 0
     62a:	5f e3       	ldi	r21, 0x3F	; 63
     62c:	0e 94 44 0b 	call	0x1688	; 0x1688 <__addsf3>
     630:	0e 94 4d 0c 	call	0x189a	; 0x189a <floor>
     634:	20 e0       	ldi	r18, 0x00	; 0
     636:	30 e0       	ldi	r19, 0x00	; 0
     638:	40 e2       	ldi	r20, 0x20	; 32
     63a:	51 e4       	ldi	r21, 0x41	; 65
     63c:	0e 94 a8 0b 	call	0x1750	; 0x1750 <__divsf3>
     640:	a0 cf       	rjmp	.-192    	; 0x582 <ds1820_read_temp+0xcc>
//-----------------------------------------
float  ds1820_read_temp(uint8_t used_pin)	 {
	uint8_t error,i;
	uint16_t j=0;
    uint8_t scratchpad[9];
	float temp=0;
     642:	60 e0       	ldi	r22, 0x00	; 0
     644:	70 e0       	ldi	r23, 0x00	; 0
     646:	80 e0       	ldi	r24, 0x00	; 0
     648:	90 e0       	ldi	r25, 0x00	; 0
     64a:	9b cf       	rjmp	.-202    	; 0x582 <ds1820_read_temp+0xcc>
	DS1820_PORT &= ~(1<<used_pin);					//Pull low
	_delay_us(480);				;					// 480 us
	DS1820_DDR &= ~(1<<used_pin);						// define as input
	DS1820_PORT |= 1<<used_pin;						//Pullup on
	_delay_us(66);										// 66 us
	err = (DS1820_PIN & (1<<used_pin)) >> used_pin;	// no presence detect --> err=1 otherwise err=0
     64c:	82 2f       	mov	r24, r18
     64e:	90 e0       	ldi	r25, 0x00	; 0
     650:	8c 21       	and	r24, r12
     652:	9d 21       	and	r25, r13
     654:	0f 2c       	mov	r0, r15
     656:	02 c0       	rjmp	.+4      	; 0x65c <ds1820_read_temp+0x1a6>
     658:	95 95       	asr	r25
     65a:	87 95       	ror	r24
     65c:	0a 94       	dec	r0
     65e:	e2 f7       	brpl	.-8      	; 0x658 <ds1820_read_temp+0x1a2>
	scratchpad[5]=0;
	scratchpad[6]=0;
	scratchpad[7]=0;
	scratchpad[8]=0;
	error=ds1820_reset(used_pin);									//1. Reset
	if (error==0){
     660:	88 23       	and	r24, r24
     662:	09 f0       	breq	.+2      	; 0x666 <ds1820_read_temp+0x1b0>
     664:	6d cf       	rjmp	.-294    	; 0x540 <ds1820_read_temp+0x8a>
// Write 1 byte to DS18S20
//-----------------------------------------
void ds1820_wr_byte(uint8_t wrbyte,uint8_t used_pin) {
	uint8_t i;
	for (i=0; i < 8; i++) { // writes byte, one bit at a time
		ds1820_wr_bit((wrbyte & 0b00000001),used_pin);
     666:	6f 2d       	mov	r22, r15
     668:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     66c:	80 e0       	ldi	r24, 0x00	; 0
     66e:	6f 2d       	mov	r22, r15
     670:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     674:	81 e0       	ldi	r24, 0x01	; 1
     676:	6f 2d       	mov	r22, r15
     678:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     67c:	81 e0       	ldi	r24, 0x01	; 1
     67e:	6f 2d       	mov	r22, r15
     680:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     684:	80 e0       	ldi	r24, 0x00	; 0
     686:	6f 2d       	mov	r22, r15
     688:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     68c:	80 e0       	ldi	r24, 0x00	; 0
     68e:	6f 2d       	mov	r22, r15
     690:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     694:	81 e0       	ldi	r24, 0x01	; 1
     696:	6f 2d       	mov	r22, r15
     698:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     69c:	81 e0       	ldi	r24, 0x01	; 1
     69e:	6f 2d       	mov	r22, r15
     6a0:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     6a4:	00 c0       	rjmp	.+0      	; 0x6a6 <ds1820_read_temp+0x1f0>
     6a6:	00 c0       	rjmp	.+0      	; 0x6a8 <ds1820_read_temp+0x1f2>
     6a8:	00 00       	nop
     6aa:	80 e0       	ldi	r24, 0x00	; 0
     6ac:	6f 2d       	mov	r22, r15
     6ae:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     6b2:	80 e0       	ldi	r24, 0x00	; 0
     6b4:	6f 2d       	mov	r22, r15
     6b6:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     6ba:	81 e0       	ldi	r24, 0x01	; 1
     6bc:	6f 2d       	mov	r22, r15
     6be:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     6c2:	80 e0       	ldi	r24, 0x00	; 0
     6c4:	6f 2d       	mov	r22, r15
     6c6:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     6ca:	80 e0       	ldi	r24, 0x00	; 0
     6cc:	6f 2d       	mov	r22, r15
     6ce:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     6d2:	80 e0       	ldi	r24, 0x00	; 0
     6d4:	6f 2d       	mov	r22, r15
     6d6:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     6da:	81 e0       	ldi	r24, 0x01	; 1
     6dc:	6f 2d       	mov	r22, r15
     6de:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     6e2:	80 e0       	ldi	r24, 0x00	; 0
     6e4:	6f 2d       	mov	r22, r15
     6e6:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     6ea:	00 c0       	rjmp	.+0      	; 0x6ec <ds1820_read_temp+0x236>
     6ec:	00 c0       	rjmp	.+0      	; 0x6ee <ds1820_read_temp+0x238>
     6ee:	00 00       	nop
     6f0:	49 ee       	ldi	r20, 0xE9	; 233
     6f2:	53 e0       	ldi	r21, 0x03	; 3
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     6f4:	81 b1       	in	r24, 0x01	; 1
     6f6:	80 2b       	or	r24, r16
     6f8:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     6fa:	82 b1       	in	r24, 0x02	; 2
     6fc:	81 23       	and	r24, r17
     6fe:	82 b9       	out	0x02, r24	; 2
     700:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     702:	81 b1       	in	r24, 0x01	; 1
     704:	81 23       	and	r24, r17
     706:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     708:	82 b1       	in	r24, 0x02	; 2
     70a:	80 2b       	or	r24, r16
     70c:	82 b9       	out	0x02, r24	; 2
     70e:	93 e0       	ldi	r25, 0x03	; 3
     710:	9a 95       	dec	r25
     712:	f1 f7       	brne	.-4      	; 0x710 <ds1820_read_temp+0x25a>
     714:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     716:	80 b1       	in	r24, 0x00	; 0
     718:	90 e1       	ldi	r25, 0x10	; 16
     71a:	9a 95       	dec	r25
     71c:	f1 f7       	brne	.-4      	; 0x71a <ds1820_read_temp+0x264>
     71e:	00 c0       	rjmp	.+0      	; 0x720 <ds1820_read_temp+0x26a>
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	8c 21       	and	r24, r12
     724:	9d 21       	and	r25, r13
     726:	0f 2c       	mov	r0, r15
     728:	02 c0       	rjmp	.+4      	; 0x72e <ds1820_read_temp+0x278>
     72a:	95 95       	asr	r25
     72c:	87 95       	ror	r24
     72e:	0a 94       	dec	r0
     730:	e2 f7       	brpl	.-8      	; 0x72a <ds1820_read_temp+0x274>
}
//-----------------------------------------
// Read 1 byte from DS18S20
//-----------------------------------------
uint8_t ds1820_re_byte(uint8_t used_pin) {
	uint8_t rebyte =0x00;
     732:	21 e0       	ldi	r18, 0x01	; 1
     734:	81 30       	cpi	r24, 0x01	; 1
     736:	09 f0       	breq	.+2      	; 0x73a <ds1820_read_temp+0x284>
     738:	20 e0       	ldi	r18, 0x00	; 0
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     73a:	81 b1       	in	r24, 0x01	; 1
     73c:	80 2b       	or	r24, r16
     73e:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     740:	82 b1       	in	r24, 0x02	; 2
     742:	81 23       	and	r24, r17
     744:	82 b9       	out	0x02, r24	; 2
     746:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     748:	81 b1       	in	r24, 0x01	; 1
     74a:	81 23       	and	r24, r17
     74c:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     74e:	82 b1       	in	r24, 0x02	; 2
     750:	80 2b       	or	r24, r16
     752:	82 b9       	out	0x02, r24	; 2
     754:	83 e0       	ldi	r24, 0x03	; 3
     756:	8a 95       	dec	r24
     758:	f1 f7       	brne	.-4      	; 0x756 <ds1820_read_temp+0x2a0>
     75a:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     75c:	80 b1       	in	r24, 0x00	; 0
     75e:	90 e1       	ldi	r25, 0x10	; 16
     760:	9a 95       	dec	r25
     762:	f1 f7       	brne	.-4      	; 0x760 <ds1820_read_temp+0x2aa>
     764:	00 c0       	rjmp	.+0      	; 0x766 <ds1820_read_temp+0x2b0>
     766:	90 e0       	ldi	r25, 0x00	; 0
     768:	8c 21       	and	r24, r12
     76a:	9d 21       	and	r25, r13
     76c:	0f 2c       	mov	r0, r15
     76e:	02 c0       	rjmp	.+4      	; 0x774 <ds1820_read_temp+0x2be>
     770:	95 95       	asr	r25
     772:	87 95       	ror	r24
     774:	0a 94       	dec	r0
     776:	e2 f7       	brpl	.-8      	; 0x770 <ds1820_read_temp+0x2ba>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     778:	81 30       	cpi	r24, 0x01	; 1
     77a:	09 f4       	brne	.+2      	; 0x77e <ds1820_read_temp+0x2c8>
     77c:	57 c2       	rjmp	.+1198   	; 0xc2c <ds1820_read_temp+0x776>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     77e:	81 b1       	in	r24, 0x01	; 1
     780:	80 2b       	or	r24, r16
     782:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     784:	82 b1       	in	r24, 0x02	; 2
     786:	81 23       	and	r24, r17
     788:	82 b9       	out	0x02, r24	; 2
     78a:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     78c:	81 b1       	in	r24, 0x01	; 1
     78e:	81 23       	and	r24, r17
     790:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     792:	82 b1       	in	r24, 0x02	; 2
     794:	80 2b       	or	r24, r16
     796:	82 b9       	out	0x02, r24	; 2
     798:	83 e0       	ldi	r24, 0x03	; 3
     79a:	8a 95       	dec	r24
     79c:	f1 f7       	brne	.-4      	; 0x79a <ds1820_read_temp+0x2e4>
     79e:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     7a0:	80 b1       	in	r24, 0x00	; 0
     7a2:	90 e1       	ldi	r25, 0x10	; 16
     7a4:	9a 95       	dec	r25
     7a6:	f1 f7       	brne	.-4      	; 0x7a4 <ds1820_read_temp+0x2ee>
     7a8:	00 c0       	rjmp	.+0      	; 0x7aa <ds1820_read_temp+0x2f4>
     7aa:	90 e0       	ldi	r25, 0x00	; 0
     7ac:	8c 21       	and	r24, r12
     7ae:	9d 21       	and	r25, r13
     7b0:	0f 2c       	mov	r0, r15
     7b2:	02 c0       	rjmp	.+4      	; 0x7b8 <ds1820_read_temp+0x302>
     7b4:	95 95       	asr	r25
     7b6:	87 95       	ror	r24
     7b8:	0a 94       	dec	r0
     7ba:	e2 f7       	brpl	.-8      	; 0x7b4 <ds1820_read_temp+0x2fe>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     7bc:	81 30       	cpi	r24, 0x01	; 1
     7be:	09 f4       	brne	.+2      	; 0x7c2 <ds1820_read_temp+0x30c>
     7c0:	33 c2       	rjmp	.+1126   	; 0xc28 <ds1820_read_temp+0x772>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     7c2:	81 b1       	in	r24, 0x01	; 1
     7c4:	80 2b       	or	r24, r16
     7c6:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     7c8:	82 b1       	in	r24, 0x02	; 2
     7ca:	81 23       	and	r24, r17
     7cc:	82 b9       	out	0x02, r24	; 2
     7ce:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     7d0:	81 b1       	in	r24, 0x01	; 1
     7d2:	81 23       	and	r24, r17
     7d4:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     7d6:	82 b1       	in	r24, 0x02	; 2
     7d8:	80 2b       	or	r24, r16
     7da:	82 b9       	out	0x02, r24	; 2
     7dc:	83 e0       	ldi	r24, 0x03	; 3
     7de:	8a 95       	dec	r24
     7e0:	f1 f7       	brne	.-4      	; 0x7de <ds1820_read_temp+0x328>
     7e2:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     7e4:	80 b1       	in	r24, 0x00	; 0
     7e6:	90 e1       	ldi	r25, 0x10	; 16
     7e8:	9a 95       	dec	r25
     7ea:	f1 f7       	brne	.-4      	; 0x7e8 <ds1820_read_temp+0x332>
     7ec:	00 c0       	rjmp	.+0      	; 0x7ee <ds1820_read_temp+0x338>
     7ee:	90 e0       	ldi	r25, 0x00	; 0
     7f0:	8c 21       	and	r24, r12
     7f2:	9d 21       	and	r25, r13
     7f4:	0f 2c       	mov	r0, r15
     7f6:	02 c0       	rjmp	.+4      	; 0x7fc <ds1820_read_temp+0x346>
     7f8:	95 95       	asr	r25
     7fa:	87 95       	ror	r24
     7fc:	0a 94       	dec	r0
     7fe:	e2 f7       	brpl	.-8      	; 0x7f8 <ds1820_read_temp+0x342>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     800:	81 30       	cpi	r24, 0x01	; 1
     802:	09 f4       	brne	.+2      	; 0x806 <ds1820_read_temp+0x350>
     804:	0f c2       	rjmp	.+1054   	; 0xc24 <ds1820_read_temp+0x76e>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     806:	81 b1       	in	r24, 0x01	; 1
     808:	80 2b       	or	r24, r16
     80a:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     80c:	82 b1       	in	r24, 0x02	; 2
     80e:	81 23       	and	r24, r17
     810:	82 b9       	out	0x02, r24	; 2
     812:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     814:	81 b1       	in	r24, 0x01	; 1
     816:	81 23       	and	r24, r17
     818:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     81a:	82 b1       	in	r24, 0x02	; 2
     81c:	80 2b       	or	r24, r16
     81e:	82 b9       	out	0x02, r24	; 2
     820:	83 e0       	ldi	r24, 0x03	; 3
     822:	8a 95       	dec	r24
     824:	f1 f7       	brne	.-4      	; 0x822 <ds1820_read_temp+0x36c>
     826:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     828:	80 b1       	in	r24, 0x00	; 0
     82a:	90 e1       	ldi	r25, 0x10	; 16
     82c:	9a 95       	dec	r25
     82e:	f1 f7       	brne	.-4      	; 0x82c <ds1820_read_temp+0x376>
     830:	00 c0       	rjmp	.+0      	; 0x832 <ds1820_read_temp+0x37c>
     832:	90 e0       	ldi	r25, 0x00	; 0
     834:	8c 21       	and	r24, r12
     836:	9d 21       	and	r25, r13
     838:	0f 2c       	mov	r0, r15
     83a:	02 c0       	rjmp	.+4      	; 0x840 <ds1820_read_temp+0x38a>
     83c:	95 95       	asr	r25
     83e:	87 95       	ror	r24
     840:	0a 94       	dec	r0
     842:	e2 f7       	brpl	.-8      	; 0x83c <ds1820_read_temp+0x386>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     844:	81 30       	cpi	r24, 0x01	; 1
     846:	09 f4       	brne	.+2      	; 0x84a <ds1820_read_temp+0x394>
     848:	eb c1       	rjmp	.+982    	; 0xc20 <ds1820_read_temp+0x76a>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     84a:	81 b1       	in	r24, 0x01	; 1
     84c:	80 2b       	or	r24, r16
     84e:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     850:	82 b1       	in	r24, 0x02	; 2
     852:	81 23       	and	r24, r17
     854:	82 b9       	out	0x02, r24	; 2
     856:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     858:	81 b1       	in	r24, 0x01	; 1
     85a:	81 23       	and	r24, r17
     85c:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     85e:	82 b1       	in	r24, 0x02	; 2
     860:	80 2b       	or	r24, r16
     862:	82 b9       	out	0x02, r24	; 2
     864:	83 e0       	ldi	r24, 0x03	; 3
     866:	8a 95       	dec	r24
     868:	f1 f7       	brne	.-4      	; 0x866 <ds1820_read_temp+0x3b0>
     86a:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     86c:	80 b1       	in	r24, 0x00	; 0
     86e:	90 e1       	ldi	r25, 0x10	; 16
     870:	9a 95       	dec	r25
     872:	f1 f7       	brne	.-4      	; 0x870 <ds1820_read_temp+0x3ba>
     874:	00 c0       	rjmp	.+0      	; 0x876 <ds1820_read_temp+0x3c0>
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	8c 21       	and	r24, r12
     87a:	9d 21       	and	r25, r13
     87c:	0f 2c       	mov	r0, r15
     87e:	02 c0       	rjmp	.+4      	; 0x884 <ds1820_read_temp+0x3ce>
     880:	95 95       	asr	r25
     882:	87 95       	ror	r24
     884:	0a 94       	dec	r0
     886:	e2 f7       	brpl	.-8      	; 0x880 <ds1820_read_temp+0x3ca>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     888:	81 30       	cpi	r24, 0x01	; 1
     88a:	09 f4       	brne	.+2      	; 0x88e <ds1820_read_temp+0x3d8>
     88c:	d3 c1       	rjmp	.+934    	; 0xc34 <ds1820_read_temp+0x77e>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     88e:	81 b1       	in	r24, 0x01	; 1
     890:	80 2b       	or	r24, r16
     892:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     894:	82 b1       	in	r24, 0x02	; 2
     896:	81 23       	and	r24, r17
     898:	82 b9       	out	0x02, r24	; 2
     89a:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     89c:	81 b1       	in	r24, 0x01	; 1
     89e:	81 23       	and	r24, r17
     8a0:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     8a2:	82 b1       	in	r24, 0x02	; 2
     8a4:	80 2b       	or	r24, r16
     8a6:	82 b9       	out	0x02, r24	; 2
     8a8:	83 e0       	ldi	r24, 0x03	; 3
     8aa:	8a 95       	dec	r24
     8ac:	f1 f7       	brne	.-4      	; 0x8aa <ds1820_read_temp+0x3f4>
     8ae:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     8b0:	80 b1       	in	r24, 0x00	; 0
     8b2:	90 e1       	ldi	r25, 0x10	; 16
     8b4:	9a 95       	dec	r25
     8b6:	f1 f7       	brne	.-4      	; 0x8b4 <ds1820_read_temp+0x3fe>
     8b8:	00 c0       	rjmp	.+0      	; 0x8ba <ds1820_read_temp+0x404>
     8ba:	90 e0       	ldi	r25, 0x00	; 0
     8bc:	8c 21       	and	r24, r12
     8be:	9d 21       	and	r25, r13
     8c0:	0f 2c       	mov	r0, r15
     8c2:	02 c0       	rjmp	.+4      	; 0x8c8 <ds1820_read_temp+0x412>
     8c4:	95 95       	asr	r25
     8c6:	87 95       	ror	r24
     8c8:	0a 94       	dec	r0
     8ca:	e2 f7       	brpl	.-8      	; 0x8c4 <ds1820_read_temp+0x40e>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     8cc:	81 30       	cpi	r24, 0x01	; 1
     8ce:	09 f4       	brne	.+2      	; 0x8d2 <ds1820_read_temp+0x41c>
     8d0:	af c1       	rjmp	.+862    	; 0xc30 <ds1820_read_temp+0x77a>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     8d2:	81 b1       	in	r24, 0x01	; 1
     8d4:	80 2b       	or	r24, r16
     8d6:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     8d8:	82 b1       	in	r24, 0x02	; 2
     8da:	81 23       	and	r24, r17
     8dc:	82 b9       	out	0x02, r24	; 2
     8de:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     8e0:	81 b1       	in	r24, 0x01	; 1
     8e2:	81 23       	and	r24, r17
     8e4:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     8e6:	82 b1       	in	r24, 0x02	; 2
     8e8:	80 2b       	or	r24, r16
     8ea:	82 b9       	out	0x02, r24	; 2
     8ec:	83 e0       	ldi	r24, 0x03	; 3
     8ee:	8a 95       	dec	r24
     8f0:	f1 f7       	brne	.-4      	; 0x8ee <ds1820_read_temp+0x438>
     8f2:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     8f4:	80 b1       	in	r24, 0x00	; 0
     8f6:	90 e1       	ldi	r25, 0x10	; 16
     8f8:	9a 95       	dec	r25
     8fa:	f1 f7       	brne	.-4      	; 0x8f8 <ds1820_read_temp+0x442>
     8fc:	00 c0       	rjmp	.+0      	; 0x8fe <ds1820_read_temp+0x448>
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	8c 21       	and	r24, r12
     902:	9d 21       	and	r25, r13
     904:	0f 2c       	mov	r0, r15
     906:	02 c0       	rjmp	.+4      	; 0x90c <ds1820_read_temp+0x456>
     908:	95 95       	asr	r25
     90a:	87 95       	ror	r24
     90c:	0a 94       	dec	r0
     90e:	e2 f7       	brpl	.-8      	; 0x908 <ds1820_read_temp+0x452>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     910:	81 30       	cpi	r24, 0x01	; 1
     912:	09 f4       	brne	.+2      	; 0x916 <ds1820_read_temp+0x460>
     914:	7b c1       	rjmp	.+758    	; 0xc0c <ds1820_read_temp+0x756>
//----------------------------------------
// Reset DS18S20
//----------------------------------------
uint8_t ds1820_reset(uint8_t used_pin) {
	uint8_t err=100;
	DS1820_DDR |= 1<<used_pin;						// define as ouput
     916:	81 b1       	in	r24, 0x01	; 1
     918:	80 2b       	or	r24, r16
     91a:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT &= ~(1<<used_pin);					//Pull low
     91c:	82 b1       	in	r24, 0x02	; 2
     91e:	81 23       	and	r24, r17
     920:	82 b9       	out	0x02, r24	; 2
     922:	80 ea       	ldi	r24, 0xA0	; 160
     924:	8a 95       	dec	r24
     926:	f1 f7       	brne	.-4      	; 0x924 <ds1820_read_temp+0x46e>
	_delay_us(480);				;					// 480 us
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     928:	81 b1       	in	r24, 0x01	; 1
     92a:	81 23       	and	r24, r17
     92c:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;						//Pullup on
     92e:	82 b1       	in	r24, 0x02	; 2
     930:	80 2b       	or	r24, r16
     932:	82 b9       	out	0x02, r24	; 2
     934:	96 e1       	ldi	r25, 0x16	; 22
     936:	9a 95       	dec	r25
     938:	f1 f7       	brne	.-4      	; 0x936 <ds1820_read_temp+0x480>
	_delay_us(66);										// 66 us
	err = (DS1820_PIN & (1<<used_pin)) >> used_pin;	// no presence detect --> err=1 otherwise err=0
     93a:	80 b1       	in	r24, 0x00	; 0
     93c:	80 e5       	ldi	r24, 0x50	; 80
     93e:	8a 95       	dec	r24
     940:	f1 f7       	brne	.-4      	; 0x93e <ds1820_read_temp+0x488>
	_delay_us(240);									// 240 us
	if((DS1820_PIN & (1<<used_pin)) == 0 ){			// short circuit --> err=2
     942:	80 b1       	in	r24, 0x00	; 0
// Write 1 byte to DS18S20
//-----------------------------------------
void ds1820_wr_byte(uint8_t wrbyte,uint8_t used_pin) {
	uint8_t i;
	for (i=0; i < 8; i++) { // writes byte, one bit at a time
		ds1820_wr_bit((wrbyte & 0b00000001),used_pin);
     944:	80 e0       	ldi	r24, 0x00	; 0
     946:	6f 2d       	mov	r22, r15
     948:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     94c:	80 e0       	ldi	r24, 0x00	; 0
     94e:	6f 2d       	mov	r22, r15
     950:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     954:	81 e0       	ldi	r24, 0x01	; 1
     956:	6f 2d       	mov	r22, r15
     958:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     95c:	81 e0       	ldi	r24, 0x01	; 1
     95e:	6f 2d       	mov	r22, r15
     960:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     964:	80 e0       	ldi	r24, 0x00	; 0
     966:	6f 2d       	mov	r22, r15
     968:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     96c:	80 e0       	ldi	r24, 0x00	; 0
     96e:	6f 2d       	mov	r22, r15
     970:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     974:	81 e0       	ldi	r24, 0x01	; 1
     976:	6f 2d       	mov	r22, r15
     978:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     97c:	81 e0       	ldi	r24, 0x01	; 1
     97e:	6f 2d       	mov	r22, r15
     980:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     984:	00 c0       	rjmp	.+0      	; 0x986 <ds1820_read_temp+0x4d0>
     986:	00 c0       	rjmp	.+0      	; 0x988 <ds1820_read_temp+0x4d2>
     988:	00 00       	nop
     98a:	80 e0       	ldi	r24, 0x00	; 0
     98c:	6f 2d       	mov	r22, r15
     98e:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     992:	81 e0       	ldi	r24, 0x01	; 1
     994:	6f 2d       	mov	r22, r15
     996:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     99a:	81 e0       	ldi	r24, 0x01	; 1
     99c:	6f 2d       	mov	r22, r15
     99e:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     9a2:	81 e0       	ldi	r24, 0x01	; 1
     9a4:	6f 2d       	mov	r22, r15
     9a6:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     9aa:	81 e0       	ldi	r24, 0x01	; 1
     9ac:	6f 2d       	mov	r22, r15
     9ae:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     9b2:	81 e0       	ldi	r24, 0x01	; 1
     9b4:	6f 2d       	mov	r22, r15
     9b6:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     9ba:	80 e0       	ldi	r24, 0x00	; 0
     9bc:	6f 2d       	mov	r22, r15
     9be:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     9c2:	81 e0       	ldi	r24, 0x01	; 1
     9c4:	6f 2d       	mov	r22, r15
     9c6:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     9ca:	00 c0       	rjmp	.+0      	; 0x9cc <ds1820_read_temp+0x516>
     9cc:	00 c0       	rjmp	.+0      	; 0x9ce <ds1820_read_temp+0x518>
     9ce:	00 00       	nop
     9d0:	fe 01       	movw	r30, r28
     9d2:	31 96       	adiw	r30, 0x01	; 1
	_delay_us(5);
}
//-----------------------------------------
// Read temperature
//-----------------------------------------
float  ds1820_read_temp(uint8_t used_pin)	 {
     9d4:	ae 01       	movw	r20, r28
     9d6:	46 5f       	subi	r20, 0xF6	; 246
     9d8:	5f 4f       	sbci	r21, 0xFF	; 255
     9da:	d1 c0       	rjmp	.+418    	; 0xb7e <ds1820_read_temp+0x6c8>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     9dc:	81 b1       	in	r24, 0x01	; 1
     9de:	80 2b       	or	r24, r16
     9e0:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     9e2:	82 b1       	in	r24, 0x02	; 2
     9e4:	81 23       	and	r24, r17
     9e6:	82 b9       	out	0x02, r24	; 2
     9e8:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     9ea:	81 b1       	in	r24, 0x01	; 1
     9ec:	81 23       	and	r24, r17
     9ee:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     9f0:	82 b1       	in	r24, 0x02	; 2
     9f2:	80 2b       	or	r24, r16
     9f4:	82 b9       	out	0x02, r24	; 2
     9f6:	83 e0       	ldi	r24, 0x03	; 3
     9f8:	8a 95       	dec	r24
     9fa:	f1 f7       	brne	.-4      	; 0x9f8 <ds1820_read_temp+0x542>
     9fc:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     9fe:	80 b1       	in	r24, 0x00	; 0
     a00:	90 e1       	ldi	r25, 0x10	; 16
     a02:	9a 95       	dec	r25
     a04:	f1 f7       	brne	.-4      	; 0xa02 <ds1820_read_temp+0x54c>
     a06:	00 c0       	rjmp	.+0      	; 0xa08 <ds1820_read_temp+0x552>
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	8c 21       	and	r24, r12
     a0c:	9d 21       	and	r25, r13
     a0e:	0f 2c       	mov	r0, r15
     a10:	02 c0       	rjmp	.+4      	; 0xa16 <ds1820_read_temp+0x560>
     a12:	95 95       	asr	r25
     a14:	87 95       	ror	r24
     a16:	0a 94       	dec	r0
     a18:	e2 f7       	brpl	.-8      	; 0xa12 <ds1820_read_temp+0x55c>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     a1a:	81 30       	cpi	r24, 0x01	; 1
     a1c:	09 f4       	brne	.+2      	; 0xa20 <ds1820_read_temp+0x56a>
     a1e:	16 c1       	rjmp	.+556    	; 0xc4c <ds1820_read_temp+0x796>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     a20:	81 b1       	in	r24, 0x01	; 1
     a22:	80 2b       	or	r24, r16
     a24:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     a26:	82 b1       	in	r24, 0x02	; 2
     a28:	81 23       	and	r24, r17
     a2a:	82 b9       	out	0x02, r24	; 2
     a2c:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     a2e:	81 b1       	in	r24, 0x01	; 1
     a30:	81 23       	and	r24, r17
     a32:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     a34:	82 b1       	in	r24, 0x02	; 2
     a36:	80 2b       	or	r24, r16
     a38:	82 b9       	out	0x02, r24	; 2
     a3a:	83 e0       	ldi	r24, 0x03	; 3
     a3c:	8a 95       	dec	r24
     a3e:	f1 f7       	brne	.-4      	; 0xa3c <ds1820_read_temp+0x586>
     a40:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     a42:	80 b1       	in	r24, 0x00	; 0
     a44:	90 e1       	ldi	r25, 0x10	; 16
     a46:	9a 95       	dec	r25
     a48:	f1 f7       	brne	.-4      	; 0xa46 <ds1820_read_temp+0x590>
     a4a:	00 c0       	rjmp	.+0      	; 0xa4c <ds1820_read_temp+0x596>
     a4c:	90 e0       	ldi	r25, 0x00	; 0
     a4e:	8c 21       	and	r24, r12
     a50:	9d 21       	and	r25, r13
     a52:	0f 2c       	mov	r0, r15
     a54:	02 c0       	rjmp	.+4      	; 0xa5a <ds1820_read_temp+0x5a4>
     a56:	95 95       	asr	r25
     a58:	87 95       	ror	r24
     a5a:	0a 94       	dec	r0
     a5c:	e2 f7       	brpl	.-8      	; 0xa56 <ds1820_read_temp+0x5a0>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     a5e:	81 30       	cpi	r24, 0x01	; 1
     a60:	09 f4       	brne	.+2      	; 0xa64 <ds1820_read_temp+0x5ae>
     a62:	f2 c0       	rjmp	.+484    	; 0xc48 <ds1820_read_temp+0x792>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     a64:	81 b1       	in	r24, 0x01	; 1
     a66:	80 2b       	or	r24, r16
     a68:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     a6a:	82 b1       	in	r24, 0x02	; 2
     a6c:	81 23       	and	r24, r17
     a6e:	82 b9       	out	0x02, r24	; 2
     a70:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     a72:	81 b1       	in	r24, 0x01	; 1
     a74:	81 23       	and	r24, r17
     a76:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     a78:	82 b1       	in	r24, 0x02	; 2
     a7a:	80 2b       	or	r24, r16
     a7c:	82 b9       	out	0x02, r24	; 2
     a7e:	83 e0       	ldi	r24, 0x03	; 3
     a80:	8a 95       	dec	r24
     a82:	f1 f7       	brne	.-4      	; 0xa80 <ds1820_read_temp+0x5ca>
     a84:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     a86:	80 b1       	in	r24, 0x00	; 0
     a88:	90 e1       	ldi	r25, 0x10	; 16
     a8a:	9a 95       	dec	r25
     a8c:	f1 f7       	brne	.-4      	; 0xa8a <ds1820_read_temp+0x5d4>
     a8e:	00 c0       	rjmp	.+0      	; 0xa90 <ds1820_read_temp+0x5da>
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	8c 21       	and	r24, r12
     a94:	9d 21       	and	r25, r13
     a96:	0f 2c       	mov	r0, r15
     a98:	02 c0       	rjmp	.+4      	; 0xa9e <ds1820_read_temp+0x5e8>
     a9a:	95 95       	asr	r25
     a9c:	87 95       	ror	r24
     a9e:	0a 94       	dec	r0
     aa0:	e2 f7       	brpl	.-8      	; 0xa9a <ds1820_read_temp+0x5e4>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     aa2:	81 30       	cpi	r24, 0x01	; 1
     aa4:	09 f4       	brne	.+2      	; 0xaa8 <ds1820_read_temp+0x5f2>
     aa6:	ce c0       	rjmp	.+412    	; 0xc44 <ds1820_read_temp+0x78e>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     aa8:	81 b1       	in	r24, 0x01	; 1
     aaa:	80 2b       	or	r24, r16
     aac:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     aae:	82 b1       	in	r24, 0x02	; 2
     ab0:	81 23       	and	r24, r17
     ab2:	82 b9       	out	0x02, r24	; 2
     ab4:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     ab6:	81 b1       	in	r24, 0x01	; 1
     ab8:	81 23       	and	r24, r17
     aba:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     abc:	82 b1       	in	r24, 0x02	; 2
     abe:	80 2b       	or	r24, r16
     ac0:	82 b9       	out	0x02, r24	; 2
     ac2:	83 e0       	ldi	r24, 0x03	; 3
     ac4:	8a 95       	dec	r24
     ac6:	f1 f7       	brne	.-4      	; 0xac4 <ds1820_read_temp+0x60e>
     ac8:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     aca:	80 b1       	in	r24, 0x00	; 0
     acc:	90 e1       	ldi	r25, 0x10	; 16
     ace:	9a 95       	dec	r25
     ad0:	f1 f7       	brne	.-4      	; 0xace <ds1820_read_temp+0x618>
     ad2:	00 c0       	rjmp	.+0      	; 0xad4 <ds1820_read_temp+0x61e>
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	8c 21       	and	r24, r12
     ad8:	9d 21       	and	r25, r13
     ada:	0f 2c       	mov	r0, r15
     adc:	02 c0       	rjmp	.+4      	; 0xae2 <ds1820_read_temp+0x62c>
     ade:	95 95       	asr	r25
     ae0:	87 95       	ror	r24
     ae2:	0a 94       	dec	r0
     ae4:	e2 f7       	brpl	.-8      	; 0xade <ds1820_read_temp+0x628>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     ae6:	81 30       	cpi	r24, 0x01	; 1
     ae8:	09 f4       	brne	.+2      	; 0xaec <ds1820_read_temp+0x636>
     aea:	aa c0       	rjmp	.+340    	; 0xc40 <ds1820_read_temp+0x78a>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     aec:	81 b1       	in	r24, 0x01	; 1
     aee:	80 2b       	or	r24, r16
     af0:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     af2:	82 b1       	in	r24, 0x02	; 2
     af4:	81 23       	and	r24, r17
     af6:	82 b9       	out	0x02, r24	; 2
     af8:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     afa:	81 b1       	in	r24, 0x01	; 1
     afc:	81 23       	and	r24, r17
     afe:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     b00:	82 b1       	in	r24, 0x02	; 2
     b02:	80 2b       	or	r24, r16
     b04:	82 b9       	out	0x02, r24	; 2
     b06:	83 e0       	ldi	r24, 0x03	; 3
     b08:	8a 95       	dec	r24
     b0a:	f1 f7       	brne	.-4      	; 0xb08 <ds1820_read_temp+0x652>
     b0c:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     b0e:	80 b1       	in	r24, 0x00	; 0
     b10:	90 e1       	ldi	r25, 0x10	; 16
     b12:	9a 95       	dec	r25
     b14:	f1 f7       	brne	.-4      	; 0xb12 <ds1820_read_temp+0x65c>
     b16:	00 c0       	rjmp	.+0      	; 0xb18 <ds1820_read_temp+0x662>
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	8c 21       	and	r24, r12
     b1c:	9d 21       	and	r25, r13
     b1e:	0f 2c       	mov	r0, r15
     b20:	02 c0       	rjmp	.+4      	; 0xb26 <ds1820_read_temp+0x670>
     b22:	95 95       	asr	r25
     b24:	87 95       	ror	r24
     b26:	0a 94       	dec	r0
     b28:	e2 f7       	brpl	.-8      	; 0xb22 <ds1820_read_temp+0x66c>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     b2a:	81 30       	cpi	r24, 0x01	; 1
     b2c:	09 f4       	brne	.+2      	; 0xb30 <ds1820_read_temp+0x67a>
     b2e:	86 c0       	rjmp	.+268    	; 0xc3c <ds1820_read_temp+0x786>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     b30:	81 b1       	in	r24, 0x01	; 1
     b32:	80 2b       	or	r24, r16
     b34:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     b36:	82 b1       	in	r24, 0x02	; 2
     b38:	81 23       	and	r24, r17
     b3a:	82 b9       	out	0x02, r24	; 2
     b3c:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     b3e:	81 b1       	in	r24, 0x01	; 1
     b40:	81 23       	and	r24, r17
     b42:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     b44:	82 b1       	in	r24, 0x02	; 2
     b46:	80 2b       	or	r24, r16
     b48:	82 b9       	out	0x02, r24	; 2
     b4a:	83 e0       	ldi	r24, 0x03	; 3
     b4c:	8a 95       	dec	r24
     b4e:	f1 f7       	brne	.-4      	; 0xb4c <ds1820_read_temp+0x696>
     b50:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     b52:	80 b1       	in	r24, 0x00	; 0
     b54:	90 e1       	ldi	r25, 0x10	; 16
     b56:	9a 95       	dec	r25
     b58:	f1 f7       	brne	.-4      	; 0xb56 <ds1820_read_temp+0x6a0>
     b5a:	00 c0       	rjmp	.+0      	; 0xb5c <ds1820_read_temp+0x6a6>
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	8c 21       	and	r24, r12
     b60:	9d 21       	and	r25, r13
     b62:	0f 2c       	mov	r0, r15
     b64:	02 c0       	rjmp	.+4      	; 0xb6a <ds1820_read_temp+0x6b4>
     b66:	95 95       	asr	r25
     b68:	87 95       	ror	r24
     b6a:	0a 94       	dec	r0
     b6c:	e2 f7       	brpl	.-8      	; 0xb66 <ds1820_read_temp+0x6b0>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     b6e:	81 30       	cpi	r24, 0x01	; 1
     b70:	09 f4       	brne	.+2      	; 0xb74 <ds1820_read_temp+0x6be>
     b72:	62 c0       	rjmp	.+196    	; 0xc38 <ds1820_read_temp+0x782>
	    error=ds1820_reset(used_pin);								//5. Reset
	    ds1820_wr_byte(0xCC,used_pin);  							//6. skip ROM
	    ds1820_wr_byte(0xBE,used_pin);  							//7. Read entire scratchpad 9 bytes
    
	    for (i=0; i<9; i++) {   									//8. Get scratchpad byte by byte
			scratchpad[i]=ds1820_re_byte(used_pin); 					//9. read one DS18S20 byte
     b74:	21 93       	st	Z+, r18
		}									 
	    error=ds1820_reset(used_pin);								//5. Reset
	    ds1820_wr_byte(0xCC,used_pin);  							//6. skip ROM
	    ds1820_wr_byte(0xBE,used_pin);  							//7. Read entire scratchpad 9 bytes
    
	    for (i=0; i<9; i++) {   									//8. Get scratchpad byte by byte
     b76:	e4 17       	cp	r30, r20
     b78:	f5 07       	cpc	r31, r21
     b7a:	09 f4       	brne	.+2      	; 0xb7e <ds1820_read_temp+0x6c8>
     b7c:	e1 cc       	rjmp	.-1598   	; 0x540 <ds1820_read_temp+0x8a>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     b7e:	81 b1       	in	r24, 0x01	; 1
     b80:	80 2b       	or	r24, r16
     b82:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     b84:	82 b1       	in	r24, 0x02	; 2
     b86:	81 23       	and	r24, r17
     b88:	82 b9       	out	0x02, r24	; 2
     b8a:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     b8c:	81 b1       	in	r24, 0x01	; 1
     b8e:	81 23       	and	r24, r17
     b90:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     b92:	82 b1       	in	r24, 0x02	; 2
     b94:	80 2b       	or	r24, r16
     b96:	82 b9       	out	0x02, r24	; 2
     b98:	93 e0       	ldi	r25, 0x03	; 3
     b9a:	9a 95       	dec	r25
     b9c:	f1 f7       	brne	.-4      	; 0xb9a <ds1820_read_temp+0x6e4>
     b9e:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     ba0:	80 b1       	in	r24, 0x00	; 0
     ba2:	90 e1       	ldi	r25, 0x10	; 16
     ba4:	9a 95       	dec	r25
     ba6:	f1 f7       	brne	.-4      	; 0xba4 <ds1820_read_temp+0x6ee>
     ba8:	00 c0       	rjmp	.+0      	; 0xbaa <ds1820_read_temp+0x6f4>
     baa:	90 e0       	ldi	r25, 0x00	; 0
     bac:	8c 21       	and	r24, r12
     bae:	9d 21       	and	r25, r13
     bb0:	0f 2c       	mov	r0, r15
     bb2:	02 c0       	rjmp	.+4      	; 0xbb8 <ds1820_read_temp+0x702>
     bb4:	95 95       	asr	r25
     bb6:	87 95       	ror	r24
     bb8:	0a 94       	dec	r0
     bba:	e2 f7       	brpl	.-8      	; 0xbb4 <ds1820_read_temp+0x6fe>
}
//-----------------------------------------
// Read 1 byte from DS18S20
//-----------------------------------------
uint8_t ds1820_re_byte(uint8_t used_pin) {
	uint8_t rebyte =0x00;
     bbc:	21 e0       	ldi	r18, 0x01	; 1
     bbe:	81 30       	cpi	r24, 0x01	; 1
     bc0:	09 f0       	breq	.+2      	; 0xbc4 <ds1820_read_temp+0x70e>
     bc2:	20 e0       	ldi	r18, 0x00	; 0
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     bc4:	81 b1       	in	r24, 0x01	; 1
     bc6:	80 2b       	or	r24, r16
     bc8:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     bca:	82 b1       	in	r24, 0x02	; 2
     bcc:	81 23       	and	r24, r17
     bce:	82 b9       	out	0x02, r24	; 2
     bd0:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     bd2:	81 b1       	in	r24, 0x01	; 1
     bd4:	81 23       	and	r24, r17
     bd6:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     bd8:	82 b1       	in	r24, 0x02	; 2
     bda:	80 2b       	or	r24, r16
     bdc:	82 b9       	out	0x02, r24	; 2
     bde:	83 e0       	ldi	r24, 0x03	; 3
     be0:	8a 95       	dec	r24
     be2:	f1 f7       	brne	.-4      	; 0xbe0 <ds1820_read_temp+0x72a>
     be4:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     be6:	80 b1       	in	r24, 0x00	; 0
     be8:	90 e1       	ldi	r25, 0x10	; 16
     bea:	9a 95       	dec	r25
     bec:	f1 f7       	brne	.-4      	; 0xbea <ds1820_read_temp+0x734>
     bee:	00 c0       	rjmp	.+0      	; 0xbf0 <ds1820_read_temp+0x73a>
     bf0:	90 e0       	ldi	r25, 0x00	; 0
     bf2:	8c 21       	and	r24, r12
     bf4:	9d 21       	and	r25, r13
     bf6:	0f 2c       	mov	r0, r15
     bf8:	02 c0       	rjmp	.+4      	; 0xbfe <ds1820_read_temp+0x748>
     bfa:	95 95       	asr	r25
     bfc:	87 95       	ror	r24
     bfe:	0a 94       	dec	r0
     c00:	e2 f7       	brpl	.-8      	; 0xbfa <ds1820_read_temp+0x744>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     c02:	81 30       	cpi	r24, 0x01	; 1
     c04:	09 f0       	breq	.+2      	; 0xc08 <ds1820_read_temp+0x752>
     c06:	ea ce       	rjmp	.-556    	; 0x9dc <ds1820_read_temp+0x526>
			rebyte|=(1<<i);
     c08:	22 60       	ori	r18, 0x02	; 2
     c0a:	e8 ce       	rjmp	.-560    	; 0x9dc <ds1820_read_temp+0x526>
     c0c:	20 68       	ori	r18, 0x80	; 128
	scratchpad[8]=0;
	error=ds1820_reset(used_pin);									//1. Reset
	if (error==0){
	    ds1820_wr_byte(0xCC,used_pin);  							//2. skip ROM
	    ds1820_wr_byte(0x44,used_pin);  							//3. ask for temperature conversion
	    while (ds1820_re_byte(used_pin)==0xFF && j<1000){			//4. wait until conversion is finished 
     c0e:	2f 3f       	cpi	r18, 0xFF	; 255
     c10:	09 f0       	breq	.+2      	; 0xc14 <ds1820_read_temp+0x75e>
     c12:	81 ce       	rjmp	.-766    	; 0x916 <ds1820_read_temp+0x460>
     c14:	41 50       	subi	r20, 0x01	; 1
     c16:	50 40       	sbci	r21, 0x00	; 0
     c18:	09 f4       	brne	.+2      	; 0xc1c <ds1820_read_temp+0x766>
     c1a:	7d ce       	rjmp	.-774    	; 0x916 <ds1820_read_temp+0x460>
     c1c:	00 00       	nop
     c1e:	6a cd       	rjmp	.-1324   	; 0x6f4 <ds1820_read_temp+0x23e>

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
			rebyte|=(1<<i);
     c20:	20 61       	ori	r18, 0x10	; 16
     c22:	13 ce       	rjmp	.-986    	; 0x84a <ds1820_read_temp+0x394>
     c24:	28 60       	ori	r18, 0x08	; 8
     c26:	ef cd       	rjmp	.-1058   	; 0x806 <ds1820_read_temp+0x350>
     c28:	24 60       	ori	r18, 0x04	; 4
     c2a:	cb cd       	rjmp	.-1130   	; 0x7c2 <ds1820_read_temp+0x30c>
     c2c:	22 60       	ori	r18, 0x02	; 2
     c2e:	a7 cd       	rjmp	.-1202   	; 0x77e <ds1820_read_temp+0x2c8>
     c30:	20 64       	ori	r18, 0x40	; 64
     c32:	4f ce       	rjmp	.-866    	; 0x8d2 <ds1820_read_temp+0x41c>
     c34:	20 62       	ori	r18, 0x20	; 32
     c36:	2b ce       	rjmp	.-938    	; 0x88e <ds1820_read_temp+0x3d8>
     c38:	20 68       	ori	r18, 0x80	; 128
     c3a:	9c cf       	rjmp	.-200    	; 0xb74 <ds1820_read_temp+0x6be>
     c3c:	20 64       	ori	r18, 0x40	; 64
     c3e:	78 cf       	rjmp	.-272    	; 0xb30 <ds1820_read_temp+0x67a>
     c40:	20 62       	ori	r18, 0x20	; 32
     c42:	54 cf       	rjmp	.-344    	; 0xaec <ds1820_read_temp+0x636>
     c44:	20 61       	ori	r18, 0x10	; 16
     c46:	30 cf       	rjmp	.-416    	; 0xaa8 <ds1820_read_temp+0x5f2>
     c48:	28 60       	ori	r18, 0x08	; 8
     c4a:	0c cf       	rjmp	.-488    	; 0xa64 <ds1820_read_temp+0x5ae>
     c4c:	24 60       	ori	r18, 0x04	; 4
     c4e:	e8 ce       	rjmp	.-560    	; 0xa20 <ds1820_read_temp+0x56a>

00000c50 <ds1820_init>:
	return temp;
}
//-----------------------------------------
// Initialize DS18S20
//-----------------------------------------
void  ds1820_init(uint8_t used_pin)	 {
     c50:	ef 92       	push	r14
     c52:	ff 92       	push	r15
     c54:	1f 93       	push	r17
     c56:	cf 93       	push	r28
     c58:	df 93       	push	r29
     c5a:	18 2f       	mov	r17, r24
//----------------------------------------
// Reset DS18S20
//----------------------------------------
uint8_t ds1820_reset(uint8_t used_pin) {
	uint8_t err=100;
	DS1820_DDR |= 1<<used_pin;						// define as ouput
     c5c:	81 b1       	in	r24, 0x01	; 1
     c5e:	21 e0       	ldi	r18, 0x01	; 1
     c60:	e2 2e       	mov	r14, r18
     c62:	f1 2c       	mov	r15, r1
     c64:	01 2e       	mov	r0, r17
     c66:	02 c0       	rjmp	.+4      	; 0xc6c <ds1820_init+0x1c>
     c68:	ee 0c       	add	r14, r14
     c6a:	ff 1c       	adc	r15, r15
     c6c:	0a 94       	dec	r0
     c6e:	e2 f7       	brpl	.-8      	; 0xc68 <ds1820_init+0x18>
     c70:	de 2d       	mov	r29, r14
     c72:	8e 29       	or	r24, r14
     c74:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT &= ~(1<<used_pin);					//Pull low
     c76:	82 b1       	in	r24, 0x02	; 2
     c78:	ce 2d       	mov	r28, r14
     c7a:	c0 95       	com	r28
     c7c:	8c 23       	and	r24, r28
     c7e:	82 b9       	out	0x02, r24	; 2
     c80:	80 ea       	ldi	r24, 0xA0	; 160
     c82:	8a 95       	dec	r24
     c84:	f1 f7       	brne	.-4      	; 0xc82 <ds1820_init+0x32>
	_delay_us(480);				;					// 480 us
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     c86:	81 b1       	in	r24, 0x01	; 1
     c88:	8c 23       	and	r24, r28
     c8a:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;						//Pullup on
     c8c:	82 b1       	in	r24, 0x02	; 2
     c8e:	8e 29       	or	r24, r14
     c90:	82 b9       	out	0x02, r24	; 2
     c92:	96 e1       	ldi	r25, 0x16	; 22
     c94:	9a 95       	dec	r25
     c96:	f1 f7       	brne	.-4      	; 0xc94 <ds1820_init+0x44>
	_delay_us(66);										// 66 us
	err = (DS1820_PIN & (1<<used_pin)) >> used_pin;	// no presence detect --> err=1 otherwise err=0
     c98:	20 b1       	in	r18, 0x00	; 0
     c9a:	80 e5       	ldi	r24, 0x50	; 80
     c9c:	8a 95       	dec	r24
     c9e:	f1 f7       	brne	.-4      	; 0xc9c <ds1820_init+0x4c>
	_delay_us(240);									// 240 us
	if((DS1820_PIN & (1<<used_pin)) == 0 ){			// short circuit --> err=2
     ca0:	80 b1       	in	r24, 0x00	; 0
     ca2:	90 e0       	ldi	r25, 0x00	; 0
     ca4:	01 2e       	mov	r0, r17
     ca6:	02 c0       	rjmp	.+4      	; 0xcac <ds1820_init+0x5c>
     ca8:	95 95       	asr	r25
     caa:	87 95       	ror	r24
     cac:	0a 94       	dec	r0
     cae:	e2 f7       	brpl	.-8      	; 0xca8 <ds1820_init+0x58>
     cb0:	80 fd       	sbrc	r24, 0
     cb2:	06 c0       	rjmp	.+12     	; 0xcc0 <ds1820_init+0x70>
	    ds1820_wr_byte(0xCC,used_pin);  							//6. skip ROM
	    ds1820_wr_byte(0xBE,used_pin);  							//7. Read entire scratchpad 9 bytes
		}
    
	   
}
     cb4:	df 91       	pop	r29
     cb6:	cf 91       	pop	r28
     cb8:	1f 91       	pop	r17
     cba:	ff 90       	pop	r15
     cbc:	ef 90       	pop	r14
     cbe:	08 95       	ret
	DS1820_PORT &= ~(1<<used_pin);					//Pull low
	_delay_us(480);				;					// 480 us
	DS1820_DDR &= ~(1<<used_pin);						// define as input
	DS1820_PORT |= 1<<used_pin;						//Pullup on
	_delay_us(66);										// 66 us
	err = (DS1820_PIN & (1<<used_pin)) >> used_pin;	// no presence detect --> err=1 otherwise err=0
     cc0:	82 2f       	mov	r24, r18
     cc2:	90 e0       	ldi	r25, 0x00	; 0
     cc4:	8e 21       	and	r24, r14
     cc6:	9f 21       	and	r25, r15
     cc8:	01 2e       	mov	r0, r17
     cca:	02 c0       	rjmp	.+4      	; 0xcd0 <ds1820_init+0x80>
     ccc:	95 95       	asr	r25
     cce:	87 95       	ror	r24
     cd0:	0a 94       	dec	r0
     cd2:	e2 f7       	brpl	.-8      	; 0xccc <ds1820_init+0x7c>
//-----------------------------------------
void  ds1820_init(uint8_t used_pin)	 {
	uint8_t error;
	uint16_t i =0;
	error=ds1820_reset(used_pin);									//1. Reset
	if (error==0) {
     cd4:	88 23       	and	r24, r24
     cd6:	71 f7       	brne	.-36     	; 0xcb4 <ds1820_init+0x64>
// Write 1 byte to DS18S20
//-----------------------------------------
void ds1820_wr_byte(uint8_t wrbyte,uint8_t used_pin) {
	uint8_t i;
	for (i=0; i < 8; i++) { // writes byte, one bit at a time
		ds1820_wr_bit((wrbyte & 0b00000001),used_pin);
     cd8:	61 2f       	mov	r22, r17
     cda:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     cde:	80 e0       	ldi	r24, 0x00	; 0
     ce0:	61 2f       	mov	r22, r17
     ce2:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     ce6:	81 e0       	ldi	r24, 0x01	; 1
     ce8:	61 2f       	mov	r22, r17
     cea:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     cee:	81 e0       	ldi	r24, 0x01	; 1
     cf0:	61 2f       	mov	r22, r17
     cf2:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     cf6:	80 e0       	ldi	r24, 0x00	; 0
     cf8:	61 2f       	mov	r22, r17
     cfa:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     cfe:	80 e0       	ldi	r24, 0x00	; 0
     d00:	61 2f       	mov	r22, r17
     d02:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     d06:	81 e0       	ldi	r24, 0x01	; 1
     d08:	61 2f       	mov	r22, r17
     d0a:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     d0e:	81 e0       	ldi	r24, 0x01	; 1
     d10:	61 2f       	mov	r22, r17
     d12:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     d16:	00 c0       	rjmp	.+0      	; 0xd18 <ds1820_init+0xc8>
     d18:	00 c0       	rjmp	.+0      	; 0xd1a <ds1820_init+0xca>
     d1a:	00 00       	nop
     d1c:	80 e0       	ldi	r24, 0x00	; 0
     d1e:	61 2f       	mov	r22, r17
     d20:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     d24:	80 e0       	ldi	r24, 0x00	; 0
     d26:	61 2f       	mov	r22, r17
     d28:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     d2c:	81 e0       	ldi	r24, 0x01	; 1
     d2e:	61 2f       	mov	r22, r17
     d30:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     d34:	80 e0       	ldi	r24, 0x00	; 0
     d36:	61 2f       	mov	r22, r17
     d38:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     d3c:	80 e0       	ldi	r24, 0x00	; 0
     d3e:	61 2f       	mov	r22, r17
     d40:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     d44:	80 e0       	ldi	r24, 0x00	; 0
     d46:	61 2f       	mov	r22, r17
     d48:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     d4c:	81 e0       	ldi	r24, 0x01	; 1
     d4e:	61 2f       	mov	r22, r17
     d50:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     d54:	80 e0       	ldi	r24, 0x00	; 0
     d56:	61 2f       	mov	r22, r17
     d58:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     d5c:	00 c0       	rjmp	.+0      	; 0xd5e <ds1820_init+0x10e>
     d5e:	00 c0       	rjmp	.+0      	; 0xd60 <ds1820_init+0x110>
     d60:	00 00       	nop
     d62:	49 ee       	ldi	r20, 0xE9	; 233
     d64:	53 e0       	ldi	r21, 0x03	; 3
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     d66:	81 b1       	in	r24, 0x01	; 1
     d68:	8d 2b       	or	r24, r29
     d6a:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     d6c:	82 b1       	in	r24, 0x02	; 2
     d6e:	8c 23       	and	r24, r28
     d70:	82 b9       	out	0x02, r24	; 2
     d72:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     d74:	81 b1       	in	r24, 0x01	; 1
     d76:	8c 23       	and	r24, r28
     d78:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     d7a:	82 b1       	in	r24, 0x02	; 2
     d7c:	8d 2b       	or	r24, r29
     d7e:	82 b9       	out	0x02, r24	; 2
     d80:	93 e0       	ldi	r25, 0x03	; 3
     d82:	9a 95       	dec	r25
     d84:	f1 f7       	brne	.-4      	; 0xd82 <ds1820_init+0x132>
     d86:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     d88:	80 b1       	in	r24, 0x00	; 0
     d8a:	90 e1       	ldi	r25, 0x10	; 16
     d8c:	9a 95       	dec	r25
     d8e:	f1 f7       	brne	.-4      	; 0xd8c <ds1820_init+0x13c>
     d90:	00 c0       	rjmp	.+0      	; 0xd92 <ds1820_init+0x142>
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	8e 21       	and	r24, r14
     d96:	9f 21       	and	r25, r15
     d98:	01 2e       	mov	r0, r17
     d9a:	02 c0       	rjmp	.+4      	; 0xda0 <ds1820_init+0x150>
     d9c:	95 95       	asr	r25
     d9e:	87 95       	ror	r24
     da0:	0a 94       	dec	r0
     da2:	e2 f7       	brpl	.-8      	; 0xd9c <ds1820_init+0x14c>
}
//-----------------------------------------
// Read 1 byte from DS18S20
//-----------------------------------------
uint8_t ds1820_re_byte(uint8_t used_pin) {
	uint8_t rebyte =0x00;
     da4:	21 e0       	ldi	r18, 0x01	; 1
     da6:	81 30       	cpi	r24, 0x01	; 1
     da8:	09 f0       	breq	.+2      	; 0xdac <ds1820_init+0x15c>
     daa:	20 e0       	ldi	r18, 0x00	; 0
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     dac:	81 b1       	in	r24, 0x01	; 1
     dae:	8d 2b       	or	r24, r29
     db0:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     db2:	82 b1       	in	r24, 0x02	; 2
     db4:	8c 23       	and	r24, r28
     db6:	82 b9       	out	0x02, r24	; 2
     db8:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     dba:	81 b1       	in	r24, 0x01	; 1
     dbc:	8c 23       	and	r24, r28
     dbe:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     dc0:	82 b1       	in	r24, 0x02	; 2
     dc2:	8d 2b       	or	r24, r29
     dc4:	82 b9       	out	0x02, r24	; 2
     dc6:	83 e0       	ldi	r24, 0x03	; 3
     dc8:	8a 95       	dec	r24
     dca:	f1 f7       	brne	.-4      	; 0xdc8 <ds1820_init+0x178>
     dcc:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     dce:	80 b1       	in	r24, 0x00	; 0
     dd0:	90 e1       	ldi	r25, 0x10	; 16
     dd2:	9a 95       	dec	r25
     dd4:	f1 f7       	brne	.-4      	; 0xdd2 <ds1820_init+0x182>
     dd6:	00 c0       	rjmp	.+0      	; 0xdd8 <ds1820_init+0x188>
     dd8:	90 e0       	ldi	r25, 0x00	; 0
     dda:	8e 21       	and	r24, r14
     ddc:	9f 21       	and	r25, r15
     dde:	01 2e       	mov	r0, r17
     de0:	02 c0       	rjmp	.+4      	; 0xde6 <ds1820_init+0x196>
     de2:	95 95       	asr	r25
     de4:	87 95       	ror	r24
     de6:	0a 94       	dec	r0
     de8:	e2 f7       	brpl	.-8      	; 0xde2 <ds1820_init+0x192>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     dea:	81 30       	cpi	r24, 0x01	; 1
     dec:	09 f4       	brne	.+2      	; 0xdf0 <ds1820_init+0x1a0>
     dee:	2f c1       	rjmp	.+606    	; 0x104e <ds1820_init+0x3fe>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     df0:	81 b1       	in	r24, 0x01	; 1
     df2:	8d 2b       	or	r24, r29
     df4:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     df6:	82 b1       	in	r24, 0x02	; 2
     df8:	8c 23       	and	r24, r28
     dfa:	82 b9       	out	0x02, r24	; 2
     dfc:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     dfe:	81 b1       	in	r24, 0x01	; 1
     e00:	8c 23       	and	r24, r28
     e02:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     e04:	82 b1       	in	r24, 0x02	; 2
     e06:	8d 2b       	or	r24, r29
     e08:	82 b9       	out	0x02, r24	; 2
     e0a:	83 e0       	ldi	r24, 0x03	; 3
     e0c:	8a 95       	dec	r24
     e0e:	f1 f7       	brne	.-4      	; 0xe0c <ds1820_init+0x1bc>
     e10:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     e12:	80 b1       	in	r24, 0x00	; 0
     e14:	90 e1       	ldi	r25, 0x10	; 16
     e16:	9a 95       	dec	r25
     e18:	f1 f7       	brne	.-4      	; 0xe16 <ds1820_init+0x1c6>
     e1a:	00 c0       	rjmp	.+0      	; 0xe1c <ds1820_init+0x1cc>
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	8e 21       	and	r24, r14
     e20:	9f 21       	and	r25, r15
     e22:	01 2e       	mov	r0, r17
     e24:	02 c0       	rjmp	.+4      	; 0xe2a <ds1820_init+0x1da>
     e26:	95 95       	asr	r25
     e28:	87 95       	ror	r24
     e2a:	0a 94       	dec	r0
     e2c:	e2 f7       	brpl	.-8      	; 0xe26 <ds1820_init+0x1d6>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     e2e:	81 30       	cpi	r24, 0x01	; 1
     e30:	09 f4       	brne	.+2      	; 0xe34 <ds1820_init+0x1e4>
     e32:	21 c1       	rjmp	.+578    	; 0x1076 <ds1820_init+0x426>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     e34:	81 b1       	in	r24, 0x01	; 1
     e36:	8d 2b       	or	r24, r29
     e38:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     e3a:	82 b1       	in	r24, 0x02	; 2
     e3c:	8c 23       	and	r24, r28
     e3e:	82 b9       	out	0x02, r24	; 2
     e40:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     e42:	81 b1       	in	r24, 0x01	; 1
     e44:	8c 23       	and	r24, r28
     e46:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     e48:	82 b1       	in	r24, 0x02	; 2
     e4a:	8d 2b       	or	r24, r29
     e4c:	82 b9       	out	0x02, r24	; 2
     e4e:	83 e0       	ldi	r24, 0x03	; 3
     e50:	8a 95       	dec	r24
     e52:	f1 f7       	brne	.-4      	; 0xe50 <ds1820_init+0x200>
     e54:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     e56:	80 b1       	in	r24, 0x00	; 0
     e58:	90 e1       	ldi	r25, 0x10	; 16
     e5a:	9a 95       	dec	r25
     e5c:	f1 f7       	brne	.-4      	; 0xe5a <ds1820_init+0x20a>
     e5e:	00 c0       	rjmp	.+0      	; 0xe60 <ds1820_init+0x210>
     e60:	90 e0       	ldi	r25, 0x00	; 0
     e62:	8e 21       	and	r24, r14
     e64:	9f 21       	and	r25, r15
     e66:	01 2e       	mov	r0, r17
     e68:	02 c0       	rjmp	.+4      	; 0xe6e <ds1820_init+0x21e>
     e6a:	95 95       	asr	r25
     e6c:	87 95       	ror	r24
     e6e:	0a 94       	dec	r0
     e70:	e2 f7       	brpl	.-8      	; 0xe6a <ds1820_init+0x21a>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     e72:	81 30       	cpi	r24, 0x01	; 1
     e74:	09 f4       	brne	.+2      	; 0xe78 <ds1820_init+0x228>
     e76:	fd c0       	rjmp	.+506    	; 0x1072 <ds1820_init+0x422>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     e78:	81 b1       	in	r24, 0x01	; 1
     e7a:	8d 2b       	or	r24, r29
     e7c:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     e7e:	82 b1       	in	r24, 0x02	; 2
     e80:	8c 23       	and	r24, r28
     e82:	82 b9       	out	0x02, r24	; 2
     e84:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     e86:	81 b1       	in	r24, 0x01	; 1
     e88:	8c 23       	and	r24, r28
     e8a:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     e8c:	82 b1       	in	r24, 0x02	; 2
     e8e:	8d 2b       	or	r24, r29
     e90:	82 b9       	out	0x02, r24	; 2
     e92:	83 e0       	ldi	r24, 0x03	; 3
     e94:	8a 95       	dec	r24
     e96:	f1 f7       	brne	.-4      	; 0xe94 <ds1820_init+0x244>
     e98:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     e9a:	80 b1       	in	r24, 0x00	; 0
     e9c:	90 e1       	ldi	r25, 0x10	; 16
     e9e:	9a 95       	dec	r25
     ea0:	f1 f7       	brne	.-4      	; 0xe9e <ds1820_init+0x24e>
     ea2:	00 c0       	rjmp	.+0      	; 0xea4 <ds1820_init+0x254>
     ea4:	90 e0       	ldi	r25, 0x00	; 0
     ea6:	8e 21       	and	r24, r14
     ea8:	9f 21       	and	r25, r15
     eaa:	01 2e       	mov	r0, r17
     eac:	02 c0       	rjmp	.+4      	; 0xeb2 <ds1820_init+0x262>
     eae:	95 95       	asr	r25
     eb0:	87 95       	ror	r24
     eb2:	0a 94       	dec	r0
     eb4:	e2 f7       	brpl	.-8      	; 0xeae <ds1820_init+0x25e>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     eb6:	81 30       	cpi	r24, 0x01	; 1
     eb8:	09 f4       	brne	.+2      	; 0xebc <ds1820_init+0x26c>
     eba:	d9 c0       	rjmp	.+434    	; 0x106e <ds1820_init+0x41e>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     ebc:	81 b1       	in	r24, 0x01	; 1
     ebe:	8d 2b       	or	r24, r29
     ec0:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     ec2:	82 b1       	in	r24, 0x02	; 2
     ec4:	8c 23       	and	r24, r28
     ec6:	82 b9       	out	0x02, r24	; 2
     ec8:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     eca:	81 b1       	in	r24, 0x01	; 1
     ecc:	8c 23       	and	r24, r28
     ece:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     ed0:	82 b1       	in	r24, 0x02	; 2
     ed2:	8d 2b       	or	r24, r29
     ed4:	82 b9       	out	0x02, r24	; 2
     ed6:	83 e0       	ldi	r24, 0x03	; 3
     ed8:	8a 95       	dec	r24
     eda:	f1 f7       	brne	.-4      	; 0xed8 <ds1820_init+0x288>
     edc:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     ede:	80 b1       	in	r24, 0x00	; 0
     ee0:	90 e1       	ldi	r25, 0x10	; 16
     ee2:	9a 95       	dec	r25
     ee4:	f1 f7       	brne	.-4      	; 0xee2 <ds1820_init+0x292>
     ee6:	00 c0       	rjmp	.+0      	; 0xee8 <ds1820_init+0x298>
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	8e 21       	and	r24, r14
     eec:	9f 21       	and	r25, r15
     eee:	01 2e       	mov	r0, r17
     ef0:	02 c0       	rjmp	.+4      	; 0xef6 <ds1820_init+0x2a6>
     ef2:	95 95       	asr	r25
     ef4:	87 95       	ror	r24
     ef6:	0a 94       	dec	r0
     ef8:	e2 f7       	brpl	.-8      	; 0xef2 <ds1820_init+0x2a2>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     efa:	81 30       	cpi	r24, 0x01	; 1
     efc:	09 f4       	brne	.+2      	; 0xf00 <ds1820_init+0x2b0>
     efe:	b5 c0       	rjmp	.+362    	; 0x106a <ds1820_init+0x41a>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     f00:	81 b1       	in	r24, 0x01	; 1
     f02:	8d 2b       	or	r24, r29
     f04:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     f06:	82 b1       	in	r24, 0x02	; 2
     f08:	8c 23       	and	r24, r28
     f0a:	82 b9       	out	0x02, r24	; 2
     f0c:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     f0e:	81 b1       	in	r24, 0x01	; 1
     f10:	8c 23       	and	r24, r28
     f12:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     f14:	82 b1       	in	r24, 0x02	; 2
     f16:	8d 2b       	or	r24, r29
     f18:	82 b9       	out	0x02, r24	; 2
     f1a:	83 e0       	ldi	r24, 0x03	; 3
     f1c:	8a 95       	dec	r24
     f1e:	f1 f7       	brne	.-4      	; 0xf1c <ds1820_init+0x2cc>
     f20:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     f22:	80 b1       	in	r24, 0x00	; 0
     f24:	90 e1       	ldi	r25, 0x10	; 16
     f26:	9a 95       	dec	r25
     f28:	f1 f7       	brne	.-4      	; 0xf26 <ds1820_init+0x2d6>
     f2a:	00 c0       	rjmp	.+0      	; 0xf2c <ds1820_init+0x2dc>
     f2c:	90 e0       	ldi	r25, 0x00	; 0
     f2e:	8e 21       	and	r24, r14
     f30:	9f 21       	and	r25, r15
     f32:	01 2e       	mov	r0, r17
     f34:	02 c0       	rjmp	.+4      	; 0xf3a <ds1820_init+0x2ea>
     f36:	95 95       	asr	r25
     f38:	87 95       	ror	r24
     f3a:	0a 94       	dec	r0
     f3c:	e2 f7       	brpl	.-8      	; 0xf36 <ds1820_init+0x2e6>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     f3e:	81 30       	cpi	r24, 0x01	; 1
     f40:	09 f4       	brne	.+2      	; 0xf44 <ds1820_init+0x2f4>
     f42:	91 c0       	rjmp	.+290    	; 0x1066 <ds1820_init+0x416>
//-----------------------------------------
// Read one bit from DS18S20
//-----------------------------------------
uint8_t ds1820_re_bit(uint8_t used_pin) {
	uint8_t rebit;
	DS1820_DDR |= 1<<used_pin;							// define as ouput
     f44:	81 b1       	in	r24, 0x01	; 1
     f46:	8d 2b       	or	r24, r29
     f48:	81 b9       	out	0x01, r24	; 1
  	DS1820_PORT &= ~(1<<used_pin);						//Pull low
     f4a:	82 b1       	in	r24, 0x02	; 2
     f4c:	8c 23       	and	r24, r28
     f4e:	82 b9       	out	0x02, r24	; 2
     f50:	00 00       	nop
	_delay_us(1);
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     f52:	81 b1       	in	r24, 0x01	; 1
     f54:	8c 23       	and	r24, r28
     f56:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;							//Pullup on
     f58:	82 b1       	in	r24, 0x02	; 2
     f5a:	8d 2b       	or	r24, r29
     f5c:	82 b9       	out	0x02, r24	; 2
     f5e:	83 e0       	ldi	r24, 0x03	; 3
     f60:	8a 95       	dec	r24
     f62:	f1 f7       	brne	.-4      	; 0xf60 <ds1820_init+0x310>
     f64:	00 00       	nop
	_delay_us(10);
	rebit = (DS1820_PIN & (1<<used_pin)) >> used_pin; 	//Read bit
     f66:	80 b1       	in	r24, 0x00	; 0
     f68:	90 e1       	ldi	r25, 0x10	; 16
     f6a:	9a 95       	dec	r25
     f6c:	f1 f7       	brne	.-4      	; 0xf6a <ds1820_init+0x31a>
     f6e:	00 c0       	rjmp	.+0      	; 0xf70 <ds1820_init+0x320>
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	8e 21       	and	r24, r14
     f74:	9f 21       	and	r25, r15
     f76:	01 2e       	mov	r0, r17
     f78:	02 c0       	rjmp	.+4      	; 0xf7e <ds1820_init+0x32e>
     f7a:	95 95       	asr	r25
     f7c:	87 95       	ror	r24
     f7e:	0a 94       	dec	r0
     f80:	e2 f7       	brpl	.-8      	; 0xf7a <ds1820_init+0x32a>
	uint8_t i;

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
     f82:	81 30       	cpi	r24, 0x01	; 1
     f84:	09 f4       	brne	.+2      	; 0xf88 <ds1820_init+0x338>
     f86:	65 c0       	rjmp	.+202    	; 0x1052 <ds1820_init+0x402>
//----------------------------------------
// Reset DS18S20
//----------------------------------------
uint8_t ds1820_reset(uint8_t used_pin) {
	uint8_t err=100;
	DS1820_DDR |= 1<<used_pin;						// define as ouput
     f88:	81 b1       	in	r24, 0x01	; 1
     f8a:	8d 2b       	or	r24, r29
     f8c:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT &= ~(1<<used_pin);					//Pull low
     f8e:	82 b1       	in	r24, 0x02	; 2
     f90:	8c 23       	and	r24, r28
     f92:	82 b9       	out	0x02, r24	; 2
     f94:	80 ea       	ldi	r24, 0xA0	; 160
     f96:	8a 95       	dec	r24
     f98:	f1 f7       	brne	.-4      	; 0xf96 <ds1820_init+0x346>
	_delay_us(480);				;					// 480 us
	DS1820_DDR &= ~(1<<used_pin);						// define as input
     f9a:	81 b1       	in	r24, 0x01	; 1
     f9c:	8c 23       	and	r24, r28
     f9e:	81 b9       	out	0x01, r24	; 1
	DS1820_PORT |= 1<<used_pin;						//Pullup on
     fa0:	82 b1       	in	r24, 0x02	; 2
     fa2:	8d 2b       	or	r24, r29
     fa4:	82 b9       	out	0x02, r24	; 2
     fa6:	96 e1       	ldi	r25, 0x16	; 22
     fa8:	9a 95       	dec	r25
     faa:	f1 f7       	brne	.-4      	; 0xfa8 <ds1820_init+0x358>
	_delay_us(66);										// 66 us
	err = (DS1820_PIN & (1<<used_pin)) >> used_pin;	// no presence detect --> err=1 otherwise err=0
     fac:	80 b1       	in	r24, 0x00	; 0
     fae:	80 e5       	ldi	r24, 0x50	; 80
     fb0:	8a 95       	dec	r24
     fb2:	f1 f7       	brne	.-4      	; 0xfb0 <ds1820_init+0x360>
	_delay_us(240);									// 240 us
	if((DS1820_PIN & (1<<used_pin)) == 0 ){			// short circuit --> err=2
     fb4:	80 b1       	in	r24, 0x00	; 0
// Write 1 byte to DS18S20
//-----------------------------------------
void ds1820_wr_byte(uint8_t wrbyte,uint8_t used_pin) {
	uint8_t i;
	for (i=0; i < 8; i++) { // writes byte, one bit at a time
		ds1820_wr_bit((wrbyte & 0b00000001),used_pin);
     fb6:	80 e0       	ldi	r24, 0x00	; 0
     fb8:	61 2f       	mov	r22, r17
     fba:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     fbe:	80 e0       	ldi	r24, 0x00	; 0
     fc0:	61 2f       	mov	r22, r17
     fc2:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     fc6:	81 e0       	ldi	r24, 0x01	; 1
     fc8:	61 2f       	mov	r22, r17
     fca:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     fce:	81 e0       	ldi	r24, 0x01	; 1
     fd0:	61 2f       	mov	r22, r17
     fd2:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     fd6:	80 e0       	ldi	r24, 0x00	; 0
     fd8:	61 2f       	mov	r22, r17
     fda:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     fde:	80 e0       	ldi	r24, 0x00	; 0
     fe0:	61 2f       	mov	r22, r17
     fe2:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     fe6:	81 e0       	ldi	r24, 0x01	; 1
     fe8:	61 2f       	mov	r22, r17
     fea:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     fee:	81 e0       	ldi	r24, 0x01	; 1
     ff0:	61 2f       	mov	r22, r17
     ff2:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
     ff6:	00 c0       	rjmp	.+0      	; 0xff8 <ds1820_init+0x3a8>
     ff8:	00 c0       	rjmp	.+0      	; 0xffa <ds1820_init+0x3aa>
     ffa:	00 00       	nop
     ffc:	80 e0       	ldi	r24, 0x00	; 0
     ffe:	61 2f       	mov	r22, r17
    1000:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
    1004:	81 e0       	ldi	r24, 0x01	; 1
    1006:	61 2f       	mov	r22, r17
    1008:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
    100c:	81 e0       	ldi	r24, 0x01	; 1
    100e:	61 2f       	mov	r22, r17
    1010:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
    1014:	81 e0       	ldi	r24, 0x01	; 1
    1016:	61 2f       	mov	r22, r17
    1018:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
    101c:	81 e0       	ldi	r24, 0x01	; 1
    101e:	61 2f       	mov	r22, r17
    1020:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
    1024:	81 e0       	ldi	r24, 0x01	; 1
    1026:	61 2f       	mov	r22, r17
    1028:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
    102c:	80 e0       	ldi	r24, 0x00	; 0
    102e:	61 2f       	mov	r22, r17
    1030:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
    1034:	81 e0       	ldi	r24, 0x01	; 1
    1036:	61 2f       	mov	r22, r17
    1038:	0e 94 94 00 	call	0x128	; 0x128 <ds1820_wr_bit>
    103c:	00 c0       	rjmp	.+0      	; 0x103e <ds1820_init+0x3ee>
    103e:	00 c0       	rjmp	.+0      	; 0x1040 <ds1820_init+0x3f0>
    1040:	00 00       	nop
	    ds1820_wr_byte(0xCC,used_pin);  							//6. skip ROM
	    ds1820_wr_byte(0xBE,used_pin);  							//7. Read entire scratchpad 9 bytes
		}
    
	   
}
    1042:	df 91       	pop	r29
    1044:	cf 91       	pop	r28
    1046:	1f 91       	pop	r17
    1048:	ff 90       	pop	r15
    104a:	ef 90       	pop	r14
    104c:	08 95       	ret

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
			rebyte|=(1<<i);
    104e:	22 60       	ori	r18, 0x02	; 2
    1050:	cf ce       	rjmp	.-610    	; 0xdf0 <ds1820_init+0x1a0>
    1052:	20 68       	ori	r18, 0x80	; 128
	uint16_t i =0;
	error=ds1820_reset(used_pin);									//1. Reset
	if (error==0) {
	    ds1820_wr_byte(0xCC,used_pin);  							//2. skip ROM
	    ds1820_wr_byte(0x44,used_pin);  							//3. ask for temperature conversion
	    while (ds1820_re_byte(used_pin)==0xFF && i<1000){			//4. wait until conversion is finished 
    1054:	2f 3f       	cpi	r18, 0xFF	; 255
    1056:	09 f0       	breq	.+2      	; 0x105a <ds1820_init+0x40a>
    1058:	97 cf       	rjmp	.-210    	; 0xf88 <ds1820_init+0x338>
    105a:	41 50       	subi	r20, 0x01	; 1
    105c:	50 40       	sbci	r21, 0x00	; 0
    105e:	09 f4       	brne	.+2      	; 0x1062 <ds1820_init+0x412>
    1060:	93 cf       	rjmp	.-218    	; 0xf88 <ds1820_init+0x338>
    1062:	00 00       	nop
    1064:	80 ce       	rjmp	.-768    	; 0xd66 <ds1820_init+0x116>

	for (i=0; i < 8; i++) {
		rebit=ds1820_re_bit(used_pin);
		//_delay_us(2);									//be on the save side
		if (rebit==1){
			rebyte|=(1<<i);
    1066:	20 64       	ori	r18, 0x40	; 64
    1068:	6d cf       	rjmp	.-294    	; 0xf44 <ds1820_init+0x2f4>
    106a:	20 62       	ori	r18, 0x20	; 32
    106c:	49 cf       	rjmp	.-366    	; 0xf00 <ds1820_init+0x2b0>
    106e:	20 61       	ori	r18, 0x10	; 16
    1070:	25 cf       	rjmp	.-438    	; 0xebc <ds1820_init+0x26c>
    1072:	28 60       	ori	r18, 0x08	; 8
    1074:	01 cf       	rjmp	.-510    	; 0xe78 <ds1820_init+0x228>
    1076:	24 60       	ori	r18, 0x04	; 4
    1078:	dd ce       	rjmp	.-582    	; 0xe34 <ds1820_init+0x1e4>

0000107a <LCD_WriteByteToLCD>:
/*																		*/
/* Note that this destroys the input you give it.						*/
/* Also disables interrupts so it doesn't screw up; too lazy to find a	*/
/* cleaner way of preventing screw-ups/race conditions/					*/
/************************************************************************/
void LCD_WriteByteToLCD(uint8_t byte, uint8_t flags) {
    107a:	cf 93       	push	r28
    107c:	df 93       	push	r29
    107e:	0f 92       	push	r0
    1080:	cd b7       	in	r28, 0x3d	; 61
    1082:	de b7       	in	r29, 0x3e	; 62
	cli(); // Disable interrupts
    1084:	f8 94       	cli
	
	LCD_PORT |= LCD_CLK_BITMASK; // Make sure CLK is high
    1086:	11 9a       	sbi	0x02, 1	; 2
	LCD_PORT &= ~LCD_STB_BITMASK; // Set LCD enable pin to 0.
    1088:	12 98       	cbi	0x02, 2	; 2
	
	flags |= 0xF8; // First 5 bits are 1's
	
	// Loop to write the flag
	for (volatile uint8_t i = 0; i < 8; i++) {
    108a:	19 82       	std	Y+1, r1	; 0x01
    108c:	99 81       	ldd	r25, Y+1	; 0x01
    108e:	98 30       	cpi	r25, 0x08	; 8
    1090:	e0 f4       	brcc	.+56     	; 0x10ca <LCD_WriteByteToLCD+0x50>
	cli(); // Disable interrupts
	
	LCD_PORT |= LCD_CLK_BITMASK; // Make sure CLK is high
	LCD_PORT &= ~LCD_STB_BITMASK; // Set LCD enable pin to 0.
	
	flags |= 0xF8; // First 5 bits are 1's
    1092:	68 6f       	ori	r22, 0xF8	; 248
	// Loop to write the flag
	for (volatile uint8_t i = 0; i < 8; i++) {
		_delay_us(100); // Wait 100 microseconds for the VFD.
		LCD_PORT ^= (((flags & 0x80) >> 0x07) << LCD_SIO) + LCD_CLK_BITMASK; // Shift out a single bit, toggle the state of clk as well. (it's low now)
		_delay_us(100); // Wait 100 microseconds for the VFD.
		LCD_PORT ^= LCD_CLK_BITMASK; // Toggle clk again (It's high again)	
    1094:	32 e0       	ldi	r19, 0x02	; 2
    1096:	91 e2       	ldi	r25, 0x21	; 33
    1098:	9a 95       	dec	r25
    109a:	f1 f7       	brne	.-4      	; 0x1098 <LCD_WriteByteToLCD+0x1e>
    109c:	00 00       	nop
	flags |= 0xF8; // First 5 bits are 1's
	
	// Loop to write the flag
	for (volatile uint8_t i = 0; i < 8; i++) {
		_delay_us(100); // Wait 100 microseconds for the VFD.
		LCD_PORT ^= (((flags & 0x80) >> 0x07) << LCD_SIO) + LCD_CLK_BITMASK; // Shift out a single bit, toggle the state of clk as well. (it's low now)
    109e:	22 b1       	in	r18, 0x02	; 2
    10a0:	96 2f       	mov	r25, r22
    10a2:	99 1f       	adc	r25, r25
    10a4:	99 27       	eor	r25, r25
    10a6:	99 1f       	adc	r25, r25
    10a8:	9e 5f       	subi	r25, 0xFE	; 254
    10aa:	92 27       	eor	r25, r18
    10ac:	92 b9       	out	0x02, r25	; 2
    10ae:	91 e2       	ldi	r25, 0x21	; 33
    10b0:	9a 95       	dec	r25
    10b2:	f1 f7       	brne	.-4      	; 0x10b0 <LCD_WriteByteToLCD+0x36>
    10b4:	00 00       	nop
		_delay_us(100); // Wait 100 microseconds for the VFD.
		LCD_PORT ^= LCD_CLK_BITMASK; // Toggle clk again (It's high again)	
    10b6:	92 b1       	in	r25, 0x02	; 2
    10b8:	93 27       	eor	r25, r19
    10ba:	92 b9       	out	0x02, r25	; 2
		flags = flags << 0x01; // Shift byte to the left 1 bit.
    10bc:	66 0f       	add	r22, r22
	LCD_PORT &= ~LCD_STB_BITMASK; // Set LCD enable pin to 0.
	
	flags |= 0xF8; // First 5 bits are 1's
	
	// Loop to write the flag
	for (volatile uint8_t i = 0; i < 8; i++) {
    10be:	99 81       	ldd	r25, Y+1	; 0x01
    10c0:	9f 5f       	subi	r25, 0xFF	; 255
    10c2:	99 83       	std	Y+1, r25	; 0x01
    10c4:	99 81       	ldd	r25, Y+1	; 0x01
    10c6:	98 30       	cpi	r25, 0x08	; 8
    10c8:	30 f3       	brcs	.-52     	; 0x1096 <LCD_WriteByteToLCD+0x1c>
		LCD_PORT ^= LCD_CLK_BITMASK; // Toggle clk again (It's high again)	
		flags = flags << 0x01; // Shift byte to the left 1 bit.
	}
	
	// Loop to transfer the bytes
	for(volatile uint8_t i = 0; i < 7; i++) {
    10ca:	19 82       	std	Y+1, r1	; 0x01
    10cc:	99 81       	ldd	r25, Y+1	; 0x01
    10ce:	97 30       	cpi	r25, 0x07	; 7
    10d0:	d8 f4       	brcc	.+54     	; 0x1108 <__stack+0x9>
		_delay_us(100); // Wait 100 microseconds for the VFD.
		LCD_PORT ^= (((byte & 0x80) >> 0x07) << LCD_SIO) + LCD_CLK_BITMASK; // Shift out a single bit, toggle the state of clk as well. (it's low now)
		_delay_us(100); // Wait 100 microseconds for the VFD.
		LCD_PORT ^= LCD_CLK_BITMASK; // Toggle clk again (It's high again)
    10d2:	32 e0       	ldi	r19, 0x02	; 2
    10d4:	91 e2       	ldi	r25, 0x21	; 33
    10d6:	9a 95       	dec	r25
    10d8:	f1 f7       	brne	.-4      	; 0x10d6 <LCD_WriteByteToLCD+0x5c>
    10da:	00 00       	nop
	}
	
	// Loop to transfer the bytes
	for(volatile uint8_t i = 0; i < 7; i++) {
		_delay_us(100); // Wait 100 microseconds for the VFD.
		LCD_PORT ^= (((byte & 0x80) >> 0x07) << LCD_SIO) + LCD_CLK_BITMASK; // Shift out a single bit, toggle the state of clk as well. (it's low now)
    10dc:	22 b1       	in	r18, 0x02	; 2
    10de:	98 2f       	mov	r25, r24
    10e0:	99 1f       	adc	r25, r25
    10e2:	99 27       	eor	r25, r25
    10e4:	99 1f       	adc	r25, r25
    10e6:	9e 5f       	subi	r25, 0xFE	; 254
    10e8:	92 27       	eor	r25, r18
    10ea:	92 b9       	out	0x02, r25	; 2
    10ec:	91 e2       	ldi	r25, 0x21	; 33
    10ee:	9a 95       	dec	r25
    10f0:	f1 f7       	brne	.-4      	; 0x10ee <LCD_WriteByteToLCD+0x74>
    10f2:	00 00       	nop
		_delay_us(100); // Wait 100 microseconds for the VFD.
		LCD_PORT ^= LCD_CLK_BITMASK; // Toggle clk again (It's high again)
    10f4:	92 b1       	in	r25, 0x02	; 2
    10f6:	93 27       	eor	r25, r19
    10f8:	92 b9       	out	0x02, r25	; 2
		byte = byte << 0x01; // Shift byte to the left 1 bit.		
    10fa:	88 0f       	add	r24, r24
		LCD_PORT ^= LCD_CLK_BITMASK; // Toggle clk again (It's high again)	
		flags = flags << 0x01; // Shift byte to the left 1 bit.
	}
	
	// Loop to transfer the bytes
	for(volatile uint8_t i = 0; i < 7; i++) {
    10fc:	99 81       	ldd	r25, Y+1	; 0x01
    10fe:	9f 5f       	subi	r25, 0xFF	; 255
    1100:	99 83       	std	Y+1, r25	; 0x01
    1102:	99 81       	ldd	r25, Y+1	; 0x01
    1104:	97 30       	cpi	r25, 0x07	; 7
    1106:	30 f3       	brcs	.-52     	; 0x10d4 <LCD_WriteByteToLCD+0x5a>
		_delay_us(100); // Wait 100 microseconds for the VFD.
		LCD_PORT ^= LCD_CLK_BITMASK; // Toggle clk again (It's high again)
		byte = byte << 0x01; // Shift byte to the left 1 bit.		
	}
	
	LCD_PORT ^= (LCD_STB_BITMASK); // Make STB high again
    1108:	82 b1       	in	r24, 0x02	; 2
    110a:	94 e0       	ldi	r25, 0x04	; 4
    110c:	89 27       	eor	r24, r25
    110e:	82 b9       	out	0x02, r24	; 2
	
	sei(); // Re-enable interrupts
    1110:	78 94       	sei
}
    1112:	0f 90       	pop	r0
    1114:	df 91       	pop	r29
    1116:	cf 91       	pop	r28
    1118:	08 95       	ret

0000111a <LCD_InitIO>:
/************************************************************************/
/* Initialises IO ports for the VFD										*/
/************************************************************************/
void LCD_InitIO() {
	// Configure all three pins the LCD uses as outputs.
	LCD_DDR |= LCD_STB_BITMASK | LCD_CLK_BITMASK | LCD_SIO_BITMASK;
    111a:	81 b1       	in	r24, 0x01	; 1
    111c:	87 60       	ori	r24, 0x07	; 7
    111e:	81 b9       	out	0x01, r24	; 1
}
    1120:	08 95       	ret

00001122 <LCD_Init>:

/************************************************************************/
/* Initialises the VFD with the specified brightness.					*/
/************************************************************************/
void LCD_Init(uint8_t brightness) {
	brightness &= 0x03;
    1122:	83 70       	andi	r24, 0x03	; 3
	
	// Init LCD in 2 line mode, with specified brightness
	LCD_WriteByteToLCD(0x38 | brightness, 0x00);
    1124:	88 63       	ori	r24, 0x38	; 56
    1126:	60 e0       	ldi	r22, 0x00	; 0
    1128:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
	
	// Set the cursor movement and autoincrement
	LCD_WriteByteToLCD(0x06, 0x00);
    112c:	86 e0       	ldi	r24, 0x06	; 6
    112e:	60 e0       	ldi	r22, 0x00	; 0
    1130:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
}
    1134:	08 95       	ret

00001136 <LCD_ResetLCD>:
/************************************************************************/
void LCD_Init(uint8_t brightness) {
	brightness &= 0x03;
	
	// Init LCD in 2 line mode, with specified brightness
	LCD_WriteByteToLCD(0x38 | brightness, 0x00);
    1136:	88 e3       	ldi	r24, 0x38	; 56
    1138:	60 e0       	ldi	r22, 0x00	; 0
    113a:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
	
	// Set the cursor movement and autoincrement
	LCD_WriteByteToLCD(0x06, 0x00);
    113e:	86 e0       	ldi	r24, 0x06	; 6
    1140:	60 e0       	ldi	r22, 0x00	; 0
    1142:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>

/************************************************************************/
/* Clears the entire screen and resets cursor to (0, 0).				*/
/************************************************************************/
void LCD_ClearScreen() {
	LCD_WriteByteToLCD(0x01, 0x00);
    1146:	81 e0       	ldi	r24, 0x01	; 1
    1148:	60 e0       	ldi	r22, 0x00	; 0
    114a:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>

/************************************************************************/
/* Resets the cursor to the home position, (0,0).						*/
/************************************************************************/
void LCD_CursorHome() {
	LCD_WriteByteToLCD(0x02, 0x00);
    114e:	82 e0       	ldi	r24, 0x02	; 2
    1150:	60 e0       	ldi	r22, 0x00	; 0
    1152:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
/* Resets the VFD's controller.											*/
/************************************************************************/
void LCD_ResetLCD() {
	LCD_Init(0);
	LCD_ClearScreen();
}
    1156:	08 95       	ret

00001158 <LCD_ClearScreen>:

/************************************************************************/
/* Clears the entire screen and resets cursor to (0, 0).				*/
/************************************************************************/
void LCD_ClearScreen() {
	LCD_WriteByteToLCD(0x01, 0x00);
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	60 e0       	ldi	r22, 0x00	; 0
    115c:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>

/************************************************************************/
/* Resets the cursor to the home position, (0,0).						*/
/************************************************************************/
void LCD_CursorHome() {
	LCD_WriteByteToLCD(0x02, 0x00);
    1160:	82 e0       	ldi	r24, 0x02	; 2
    1162:	60 e0       	ldi	r22, 0x00	; 0
    1164:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
/* Clears the entire screen and resets cursor to (0, 0).				*/
/************************************************************************/
void LCD_ClearScreen() {
	LCD_WriteByteToLCD(0x01, 0x00);
	LCD_CursorHome(); // reset cursor to (0, 0).
}
    1168:	08 95       	ret

0000116a <LCD_PutText>:


/************************************************************************/
/* Puts text from RAM to the current cursor position.					*/
/************************************************************************/
void LCD_PutText(uint8_t x, uint8_t y, char *text) {
    116a:	cf 93       	push	r28
    116c:	df 93       	push	r29
    116e:	ea 01       	movw	r28, r20
	// Make sure y is in range
	y &= 0x03;
	
	// Calculate DD-RAM loc (y * 0x40, plus x)
	uint8_t ddramloc = (y << 0x06) + x;
    1170:	62 95       	swap	r22
    1172:	66 0f       	add	r22, r22
    1174:	66 0f       	add	r22, r22
    1176:	60 7c       	andi	r22, 0xC0	; 192
    1178:	68 0f       	add	r22, r24
	
	// Write DD-RAM address
	LCD_WriteByteToLCD(0x80 | ddramloc, 0x00);
    117a:	86 2f       	mov	r24, r22
    117c:	80 68       	ori	r24, 0x80	; 128
    117e:	60 e0       	ldi	r22, 0x00	; 0
    1180:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
	
	// Do we have more text to write?
	while(text != 0x00) {
    1184:	20 97       	sbiw	r28, 0x00	; 0
    1186:	39 f0       	breq	.+14     	; 0x1196 <LCD_PutText+0x2c>
		// Write next character. (RS = 1, RW = 0)
		LCD_WriteByteToLCD((uint8_t) text++, 0x02);
    1188:	8c 2f       	mov	r24, r28
    118a:	21 96       	adiw	r28, 0x01	; 1
    118c:	62 e0       	ldi	r22, 0x02	; 2
    118e:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
	
	// Write DD-RAM address
	LCD_WriteByteToLCD(0x80 | ddramloc, 0x00);
	
	// Do we have more text to write?
	while(text != 0x00) {
    1192:	20 97       	sbiw	r28, 0x00	; 0
    1194:	c9 f7       	brne	.-14     	; 0x1188 <LCD_PutText+0x1e>
		// Write next character. (RS = 1, RW = 0)
		LCD_WriteByteToLCD((uint8_t) text++, 0x02);
	}
}
    1196:	df 91       	pop	r29
    1198:	cf 91       	pop	r28
    119a:	08 95       	ret

0000119c <LCD_PutText_P>:

/************************************************************************/
/* Puts text from PROGMEM to the current cursor position.				*/
/************************************************************************/
void LCD_PutText_P(uint8_t x, uint8_t y, char *text) {
    119c:	cf 93       	push	r28
    119e:	df 93       	push	r29
    11a0:	ea 01       	movw	r28, r20
	// Make sure y is in range
	y &= 0x03;
	
	// Calculate DD-RAM loc (y * 0x40, plus x)
	uint8_t ddramloc = (y << 0x06) + x;
    11a2:	62 95       	swap	r22
    11a4:	66 0f       	add	r22, r22
    11a6:	66 0f       	add	r22, r22
    11a8:	60 7c       	andi	r22, 0xC0	; 192
    11aa:	68 0f       	add	r22, r24
	
	// Write DD-RAM address
	LCD_WriteByteToLCD(0x80 | ddramloc, 0x00);
    11ac:	86 2f       	mov	r24, r22
    11ae:	80 68       	ori	r24, 0x80	; 128
    11b0:	60 e0       	ldi	r22, 0x00	; 0
    11b2:	04 c0       	rjmp	.+8      	; 0x11bc <LCD_PutText_P+0x20>
	
	// Do we have more text to write?
	while(pgm_read_byte(text) != 0x00) {
		// Write next character. (RS = 1, RW = 0)
		LCD_WriteByteToLCD(pgm_read_byte(text++), 0x02);
    11b4:	21 96       	adiw	r28, 0x01	; 1
    11b6:	fc 01       	movw	r30, r24
    11b8:	84 91       	lpm	r24, Z
    11ba:	62 e0       	ldi	r22, 0x02	; 2
	
	// Calculate DD-RAM loc (y * 0x40, plus x)
	uint8_t ddramloc = (y << 0x06) + x;
	
	// Write DD-RAM address
	LCD_WriteByteToLCD(0x80 | ddramloc, 0x00);
    11bc:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
	
	// Do we have more text to write?
	while(pgm_read_byte(text) != 0x00) {
    11c0:	ce 01       	movw	r24, r28
    11c2:	fe 01       	movw	r30, r28
    11c4:	24 91       	lpm	r18, Z
    11c6:	22 23       	and	r18, r18
    11c8:	a9 f7       	brne	.-22     	; 0x11b4 <LCD_PutText_P+0x18>
		// Write next character. (RS = 1, RW = 0)
		LCD_WriteByteToLCD(pgm_read_byte(text++), 0x02);
	}	
}
    11ca:	df 91       	pop	r29
    11cc:	cf 91       	pop	r28
    11ce:	08 95       	ret

000011d0 <LCD_PutChar>:


/************************************************************************/
/* Puts a character from RAM to a specific on-screen position.			*/
/************************************************************************/
void LCD_PutChar(uint8_t x, uint8_t y, char character) {
    11d0:	cf 93       	push	r28
    11d2:	df 93       	push	r29
    11d4:	0f 92       	push	r0
    11d6:	cd b7       	in	r28, 0x3d	; 61
    11d8:	de b7       	in	r29, 0x3e	; 62
	// Make sure y is in range
	y &= 0x03;
	
	// Calculate DD-RAM loc (y * 0x40, plus x)
	uint8_t ddramloc = (y << 0x06) + x; 
    11da:	62 95       	swap	r22
    11dc:	66 0f       	add	r22, r22
    11de:	66 0f       	add	r22, r22
    11e0:	60 7c       	andi	r22, 0xC0	; 192
    11e2:	68 0f       	add	r22, r24
	
	// Write DD-RAM address
	LCD_WriteByteToLCD(0x80 | ddramloc, 0x00);
    11e4:	86 2f       	mov	r24, r22
    11e6:	80 68       	ori	r24, 0x80	; 128
    11e8:	60 e0       	ldi	r22, 0x00	; 0
    11ea:	49 83       	std	Y+1, r20	; 0x01
    11ec:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
	
	// Write character to DD-RAM (RS is set to 1, RW set 0)
	LCD_WriteByteToLCD(character, 0x02);
    11f0:	49 81       	ldd	r20, Y+1	; 0x01
    11f2:	84 2f       	mov	r24, r20
    11f4:	62 e0       	ldi	r22, 0x02	; 2
    11f6:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
}
    11fa:	0f 90       	pop	r0
    11fc:	df 91       	pop	r29
    11fe:	cf 91       	pop	r28
    1200:	08 95       	ret

00001202 <LCD_PutChar_P>:

/************************************************************************/
/* Puts a character from PROGMEM to a specific on-screen position.		*/
/************************************************************************/
void LCD_PutChar_P(uint8_t x, uint8_t y, char character) {
    1202:	cf 93       	push	r28
	// Just call the RAM version of this routine.
	LCD_PutChar(x, y, pgm_read_byte(character));
    1204:	e4 2f       	mov	r30, r20
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	c4 91       	lpm	r28, Z
void LCD_PutChar(uint8_t x, uint8_t y, char character) {
	// Make sure y is in range
	y &= 0x03;
	
	// Calculate DD-RAM loc (y * 0x40, plus x)
	uint8_t ddramloc = (y << 0x06) + x; 
    120a:	62 95       	swap	r22
    120c:	66 0f       	add	r22, r22
    120e:	66 0f       	add	r22, r22
    1210:	60 7c       	andi	r22, 0xC0	; 192
    1212:	68 0f       	add	r22, r24
	
	// Write DD-RAM address
	LCD_WriteByteToLCD(0x80 | ddramloc, 0x00);
    1214:	86 2f       	mov	r24, r22
    1216:	80 68       	ori	r24, 0x80	; 128
    1218:	60 e0       	ldi	r22, 0x00	; 0
    121a:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
	
	// Write character to DD-RAM (RS is set to 1, RW set 0)
	LCD_WriteByteToLCD(character, 0x02);
    121e:	8c 2f       	mov	r24, r28
    1220:	62 e0       	ldi	r22, 0x02	; 2
    1222:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
/* Puts a character from PROGMEM to a specific on-screen position.		*/
/************************************************************************/
void LCD_PutChar_P(uint8_t x, uint8_t y, char character) {
	// Just call the RAM version of this routine.
	LCD_PutChar(x, y, pgm_read_byte(character));
}	
    1226:	cf 91       	pop	r28
    1228:	08 95       	ret

0000122a <LCD_SetCGRAM>:


/************************************************************************/
/* Sets a specific custom character in CG-RAM from PROGMEM.				*/
/************************************************************************/
void LCD_SetCGRAM(uint8_t character, char *data) {
    122a:	0f 93       	push	r16
    122c:	1f 93       	push	r17
    122e:	cf 93       	push	r28
    1230:	df 93       	push	r29
    1232:	0f 92       	push	r0
    1234:	cd b7       	in	r28, 0x3d	; 61
    1236:	de b7       	in	r29, 0x3e	; 62
    1238:	8b 01       	movw	r16, r22
	// Make sure value is in range
	character &= 0x07;
    123a:	87 70       	andi	r24, 0x07	; 7
	
	// Write the CGRAM address
	LCD_WriteByteToLCD(0x40 | (character << 0x03), 0x00);
    123c:	88 0f       	add	r24, r24
    123e:	88 0f       	add	r24, r24
    1240:	88 0f       	add	r24, r24
    1242:	80 64       	ori	r24, 0x40	; 64
    1244:	60 e0       	ldi	r22, 0x00	; 0
    1246:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
	
	for (volatile uint8_t i = 0; i < 8; i++) {
    124a:	19 82       	std	Y+1, r1	; 0x01
    124c:	89 81       	ldd	r24, Y+1	; 0x01
    124e:	88 30       	cpi	r24, 0x08	; 8
    1250:	68 f4       	brcc	.+26     	; 0x126c <LCD_SetCGRAM+0x42>
		// Write a character of the CGRAM data (RS = 1, RW = 0)
		LCD_WriteByteToLCD(pgm_read_byte(data++), 0x02);
    1252:	f8 01       	movw	r30, r16
    1254:	0f 5f       	subi	r16, 0xFF	; 255
    1256:	1f 4f       	sbci	r17, 0xFF	; 255
    1258:	84 91       	lpm	r24, Z
    125a:	62 e0       	ldi	r22, 0x02	; 2
    125c:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
	character &= 0x07;
	
	// Write the CGRAM address
	LCD_WriteByteToLCD(0x40 | (character << 0x03), 0x00);
	
	for (volatile uint8_t i = 0; i < 8; i++) {
    1260:	89 81       	ldd	r24, Y+1	; 0x01
    1262:	8f 5f       	subi	r24, 0xFF	; 255
    1264:	89 83       	std	Y+1, r24	; 0x01
    1266:	89 81       	ldd	r24, Y+1	; 0x01
    1268:	88 30       	cpi	r24, 0x08	; 8
    126a:	98 f3       	brcs	.-26     	; 0x1252 <LCD_SetCGRAM+0x28>
		// Write a character of the CGRAM data (RS = 1, RW = 0)
		LCD_WriteByteToLCD(pgm_read_byte(data++), 0x02);
	}
}
    126c:	0f 90       	pop	r0
    126e:	df 91       	pop	r29
    1270:	cf 91       	pop	r28
    1272:	1f 91       	pop	r17
    1274:	0f 91       	pop	r16
    1276:	08 95       	ret

00001278 <LCD_CursorHome>:

/************************************************************************/
/* Resets the cursor to the home position, (0,0).						*/
/************************************************************************/
void LCD_CursorHome() {
	LCD_WriteByteToLCD(0x02, 0x00);
    1278:	82 e0       	ldi	r24, 0x02	; 2
    127a:	60 e0       	ldi	r22, 0x00	; 0
    127c:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
}
    1280:	08 95       	ret

00001282 <LCD_SetCursorPos>:
/************************************************************************/
/* Sets the cursor's position to the specified X and Y coordinates.		*/
/************************************************************************/
void LCD_SetCursorPos(uint8_t x, uint8_t y) {
	// TODO: Implement	
}
    1282:	08 95       	ret

00001284 <LCD_SetDisplayState>:
/************************************************************************/
/* Sets the LCD's internal state, such as disable/enable display, cursor*/
/* display, and the cursor blinking.									*/
/************************************************************************/
void LCD_SetDisplayState(uint8_t dispOn, uint8_t cursorOn, uint8_t cursorBlink) {
	LCD_WriteByteToLCD(0x08 | ((dispOn & 0x01) << 0x02) | ((cursorOn & 0x01) << 0x01) | (cursorBlink & 0x01), 0x00);
    1284:	28 2f       	mov	r18, r24
    1286:	30 e0       	ldi	r19, 0x00	; 0
    1288:	21 70       	andi	r18, 0x01	; 1
    128a:	30 70       	andi	r19, 0x00	; 0
    128c:	22 0f       	add	r18, r18
    128e:	33 1f       	adc	r19, r19
    1290:	22 0f       	add	r18, r18
    1292:	33 1f       	adc	r19, r19
    1294:	41 70       	andi	r20, 0x01	; 1
    1296:	42 2b       	or	r20, r18
    1298:	48 60       	ori	r20, 0x08	; 8
    129a:	70 e0       	ldi	r23, 0x00	; 0
    129c:	61 70       	andi	r22, 0x01	; 1
    129e:	70 70       	andi	r23, 0x00	; 0
    12a0:	66 0f       	add	r22, r22
    12a2:	77 1f       	adc	r23, r23
    12a4:	84 2f       	mov	r24, r20
    12a6:	86 2b       	or	r24, r22
    12a8:	60 e0       	ldi	r22, 0x00	; 0
    12aa:	0e 94 3d 08 	call	0x107a	; 0x107a <LCD_WriteByteToLCD>
    12ae:	08 95       	ret

000012b0 <InitSPI>:
	UCSR0B |= (1 << RXCIE0);
}

// Initialise SPI in master mode.
void InitSPI() {
	SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0); // Enable SPI with SCK = FCK/16
    12b0:	81 e5       	ldi	r24, 0x51	; 81
    12b2:	8c bd       	out	0x2c, r24	; 44
	DDRB |= (1 << PB7) | (1 << PB5); // SCK and MOSI as outputs
    12b4:	84 b1       	in	r24, 0x04	; 4
    12b6:	80 6a       	ori	r24, 0xA0	; 160
    12b8:	84 b9       	out	0x04, r24	; 4
}
    12ba:	08 95       	ret

000012bc <InitInterrupts>:

// Initialise external ADC interrupt.
void InitInterrupts() {
	PCMSK1 |= (1 << PINB1); // Enable pin B1 on-change interrupt
    12bc:	ec e6       	ldi	r30, 0x6C	; 108
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	80 81       	ld	r24, Z
    12c2:	82 60       	ori	r24, 0x02	; 2
    12c4:	80 83       	st	Z, r24
	PCICR |= 0x02; // Enable interrupts for pins 9-16.
    12c6:	e8 e6       	ldi	r30, 0x68	; 104
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	80 81       	ld	r24, Z
    12cc:	82 60       	ori	r24, 0x02	; 2
    12ce:	80 83       	st	Z, r24
}
    12d0:	08 95       	ret

000012d2 <InitPWMTimer>:
void InitPWMTimer() {
/*	// Set OC2B when up counting, toggle OC1B when TOP is reached.
	TCCR2A = (1 << COM2A0) | (1 << COM2B0) | (1 << COM2B1) | (1 << WGM20);
	// Prescaler Clk/256
	TCCR2B = (1 << CS22) | (1 << CS21);*/
}
    12d2:	08 95       	ret

000012d4 <updateCaseTemp>:
/************************************************************************/
/* Various utility interface routines.									*/
/************************************************************************/

void updateCaseTemp() {
	temp_case = ds1820_read_temp(TEMP_CASE_PIN);
    12d4:	83 e0       	ldi	r24, 0x03	; 3
    12d6:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <ds1820_read_temp>
    12da:	dc 01       	movw	r26, r24
    12dc:	cb 01       	movw	r24, r22
    12de:	80 93 12 01 	sts	0x0112, r24
    12e2:	90 93 13 01 	sts	0x0113, r25
    12e6:	a0 93 14 01 	sts	0x0114, r26
    12ea:	b0 93 15 01 	sts	0x0115, r27
    12ee:	08 95       	ret

000012f0 <UpdateNumBoots>:
        //TODO:: Please write your application code 
    }
}

// Updates EEPROM's boot count
void UpdateNumBoots() {
    12f0:	cf 93       	push	r28
    12f2:	df 93       	push	r29
	uint32_t bootCount = 0x00;
	bootCount = eeprom_read_dword(&EEPROM_bootupCount);
    12f4:	c0 e0       	ldi	r28, 0x00	; 0
    12f6:	d0 e0       	ldi	r29, 0x00	; 0
    12f8:	ce 01       	movw	r24, r28
    12fa:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <__eerd_dword_m644p>
    12fe:	ab 01       	movw	r20, r22
    1300:	bc 01       	movw	r22, r24
	bootCount++;
    1302:	4f 5f       	subi	r20, 0xFF	; 255
    1304:	5f 4f       	sbci	r21, 0xFF	; 255
    1306:	6f 4f       	sbci	r22, 0xFF	; 255
    1308:	7f 4f       	sbci	r23, 0xFF	; 255
	eeprom_write_dword(&EEPROM_bootupCount, bootCount);
    130a:	ce 01       	movw	r24, r28
    130c:	0e 94 4d 0f 	call	0x1e9a	; 0x1e9a <__eewr_dword_m644p>
}
    1310:	df 91       	pop	r29
    1312:	cf 91       	pop	r28
    1314:	08 95       	ret

00001316 <InitIOPorts>:

void InitIOPorts() {
	// Initialize the LCD IO ports
	LCD_InitIO();
    1316:	0e 94 8d 08 	call	0x111a	; 0x111a <LCD_InitIO>
// Initialise UART0.
void InitUART() {
	int baud = 19200;
	
	// Set baud rate (19200 bps at 20 MHz clock)
	UBRR0H = (unsigned char) (baud>>8);
    131a:	8b e4       	ldi	r24, 0x4B	; 75
    131c:	80 93 c5 00 	sts	0x00C5, r24
	UBRR0L = (unsigned char) baud;
    1320:	10 92 c4 00 	sts	0x00C4, r1
	
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
    1324:	e1 ec       	ldi	r30, 0xC1	; 193
    1326:	f0 e0       	ldi	r31, 0x00	; 0
    1328:	88 e1       	ldi	r24, 0x18	; 24
    132a:	80 83       	st	Z, r24
	// Set frame format: 8data, 2stop bit
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
    132c:	8e e0       	ldi	r24, 0x0E	; 14
    132e:	80 93 c2 00 	sts	0x00C2, r24
	
	// Enable receive interrupt
	UCSR0B |= (1 << RXCIE0);
    1332:	80 81       	ld	r24, Z
    1334:	80 68       	ori	r24, 0x80	; 128
    1336:	80 83       	st	Z, r24
void InitIOPorts() {
	// Initialize the LCD IO ports
	LCD_InitIO();
	
	InitUART();
	InitSPI();
    1338:	0e 94 58 09 	call	0x12b0	; 0x12b0 <InitSPI>
	InitInterrupts();
    133c:	0e 94 5e 09 	call	0x12bc	; 0x12bc <InitInterrupts>
	InitPWMTimer();
    1340:	0e 94 69 09 	call	0x12d2	; 0x12d2 <InitPWMTimer>
	
	// Initialise our rotary encoder; takes care of setting the timer.
	rotary_init();
    1344:	0e 94 49 0a 	call	0x1492	; 0x1492 <rotary_init>
	rotary_resetStatus();
    1348:	0e 94 e7 0a 	call	0x15ce	; 0x15ce <rotary_resetStatus>
	
	// Configure IO ports for other peripherals
	CHRelayDDR |= (1 << CH1Relay) | (1 << CH2Relay); // Relay pins as outputs
    134c:	8a b1       	in	r24, 0x0a	; 10
    134e:	80 63       	ori	r24, 0x30	; 48
    1350:	8a b9       	out	0x0a, r24	; 10
	CHLEDDDR |= (1 << CH1LED) | (1 << CH2LED); // LED pins as outputs
    1352:	8a b1       	in	r24, 0x0a	; 10
    1354:	8c 60       	ori	r24, 0x0C	; 12
    1356:	8a b9       	out	0x0a, r24	; 10
	SPI_CS_DDR |= (1 << SPI_CS_ADC) | (1 << SPI_CS_CH1) | (1 << SPI_CS_CH2); // SPI CS outputs
    1358:	84 b1       	in	r24, 0x04	; 4
    135a:	8c 61       	ori	r24, 0x1C	; 28
    135c:	84 b9       	out	0x04, r24	; 4
	
	DDRD |= (1 << PD6) | (1 << PD7); // FAN PWM and speaker output
    135e:	8a b1       	in	r24, 0x0a	; 10
    1360:	80 6c       	ori	r24, 0xC0	; 192
    1362:	8a b9       	out	0x0a, r24	; 10
	
	PORTA |= (1 << PA4) | (1 << PA5) | (1 << PA6) | (1 << PA7); // pull-ups on switch inputs
    1364:	82 b1       	in	r24, 0x02	; 2
    1366:	80 6f       	ori	r24, 0xF0	; 240
    1368:	82 b9       	out	0x02, r24	; 2
	DDRA |= (1 << PA4) | (1 << PA5) | (1 << PA6) | (1 << PA7); // switch inputs
    136a:	81 b1       	in	r24, 0x01	; 1
    136c:	80 6f       	ori	r24, 0xF0	; 240
    136e:	81 b9       	out	0x01, r24	; 1
	
	DDRB &= ~(1 << PB1); // Make sure PB1 (!ADC_RDY!) is an input.
    1370:	21 98       	cbi	0x04, 1	; 4
	// Initialise temperature sensors
	ds1820_init(TEMP_CASE_PIN);
    1372:	83 e0       	ldi	r24, 0x03	; 3
    1374:	0e 94 28 06 	call	0xc50	; 0xc50 <ds1820_init>
	
	sei(); // Enable interrupts
    1378:	78 94       	sei
}	
    137a:	08 95       	ret

0000137c <InitUART>:
// Initialise UART0.
void InitUART() {
	int baud = 19200;
	
	// Set baud rate (19200 bps at 20 MHz clock)
	UBRR0H = (unsigned char) (baud>>8);
    137c:	8b e4       	ldi	r24, 0x4B	; 75
    137e:	80 93 c5 00 	sts	0x00C5, r24
	UBRR0L = (unsigned char) baud;
    1382:	10 92 c4 00 	sts	0x00C4, r1
	
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
    1386:	e1 ec       	ldi	r30, 0xC1	; 193
    1388:	f0 e0       	ldi	r31, 0x00	; 0
    138a:	88 e1       	ldi	r24, 0x18	; 24
    138c:	80 83       	st	Z, r24
	// Set frame format: 8data, 2stop bit
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
    138e:	8e e0       	ldi	r24, 0x0E	; 14
    1390:	80 93 c2 00 	sts	0x00C2, r24
	
	// Enable receive interrupt
	UCSR0B |= (1 << RXCIE0);
    1394:	80 81       	ld	r24, Z
    1396:	80 68       	ori	r24, 0x80	; 128
    1398:	80 83       	st	Z, r24
}
    139a:	08 95       	ret

0000139c <__vector_5>:
/************************************************************************/
/* Voltage/current measurement stuff									*/
/************************************************************************/

// Called when there is a state change in the !ADC_RDY! input.
ISR(PCINT1_vect, ISR_BLOCK) {
    139c:	1f 92       	push	r1
    139e:	0f 92       	push	r0
    13a0:	0f b6       	in	r0, 0x3f	; 63
    13a2:	0f 92       	push	r0
    13a4:	11 24       	eor	r1, r1
    13a6:	8f 93       	push	r24
	// We have data ready.
	if(PORTB & (1 << PINB1) == 0) {
    13a8:	85 b1       	in	r24, 0x05	; 5
		
	} else {
		// The input transitioned back to high -- ignore this.
	}
}
    13aa:	8f 91       	pop	r24
    13ac:	0f 90       	pop	r0
    13ae:	0f be       	out	0x3f, r0	; 63
    13b0:	0f 90       	pop	r0
    13b2:	1f 90       	pop	r1
    13b4:	18 95       	reti

000013b6 <__vector_20>:

/************************************************************************/
/* USART Interrupt Handler Routines	(For receive)						*/
/************************************************************************/

ISR(USART0_RX_vect, ISR_BLOCK) {
    13b6:	1f 92       	push	r1
    13b8:	0f 92       	push	r0
    13ba:	0f b6       	in	r0, 0x3f	; 63
    13bc:	0f 92       	push	r0
    13be:	11 24       	eor	r1, r1
    13c0:	8f 93       	push	r24
    13c2:	9f 93       	push	r25
    13c4:	ef 93       	push	r30
    13c6:	ff 93       	push	r31
	// Read a byte from the FIFO into our buffer, increment counter.
	UART0_readBuffer[UART0_curReadBuffPos] = UDR0;
    13c8:	80 91 16 01 	lds	r24, 0x0116
    13cc:	90 91 c6 00 	lds	r25, 0x00C6
    13d0:	e7 e1       	ldi	r30, 0x17	; 23
    13d2:	f1 e0       	ldi	r31, 0x01	; 1
    13d4:	e8 0f       	add	r30, r24
    13d6:	f1 1d       	adc	r31, r1
    13d8:	90 83       	st	Z, r25
	UART0_curReadBuffPos++;
    13da:	8f 5f       	subi	r24, 0xFF	; 255
    13dc:	80 93 16 01 	sts	0x0116, r24
}
    13e0:	ff 91       	pop	r31
    13e2:	ef 91       	pop	r30
    13e4:	9f 91       	pop	r25
    13e6:	8f 91       	pop	r24
    13e8:	0f 90       	pop	r0
    13ea:	0f be       	out	0x3f, r0	; 63
    13ec:	0f 90       	pop	r0
    13ee:	1f 90       	pop	r1
    13f0:	18 95       	reti

000013f2 <USART_SendByte>:
/* USART Interface Routines												*/
/************************************************************************/

void USART_SendByte(char character) {
	// Wait until the USART is ready to accept more data.
	while ((UCSR0A & (1 << UDRE0)) == 0) {};
    13f2:	90 91 c0 00 	lds	r25, 0x00C0
    13f6:	95 ff       	sbrs	r25, 5
    13f8:	fc cf       	rjmp	.-8      	; 0x13f2 <USART_SendByte>

	// Send out the character
	UDR0 = character;
    13fa:	80 93 c6 00 	sts	0x00C6, r24
}
    13fe:	08 95       	ret

00001400 <USART_SendChars_P>:

void USART_SendChars_P(char *string) {
	while(pgm_read_byte(string) != 0x00) {
    1400:	9c 01       	movw	r18, r24
    1402:	fc 01       	movw	r30, r24
    1404:	44 91       	lpm	r20, Z
    1406:	44 23       	and	r20, r20
    1408:	51 f0       	breq	.+20     	; 0x141e <USART_SendChars_P+0x1e>
		USART_SendByte(pgm_read_byte(string++));	
    140a:	01 96       	adiw	r24, 0x01	; 1
    140c:	f9 01       	movw	r30, r18
    140e:	24 91       	lpm	r18, Z
/* USART Interface Routines												*/
/************************************************************************/

void USART_SendByte(char character) {
	// Wait until the USART is ready to accept more data.
	while ((UCSR0A & (1 << UDRE0)) == 0) {};
    1410:	30 91 c0 00 	lds	r19, 0x00C0
    1414:	35 ff       	sbrs	r19, 5
    1416:	fc cf       	rjmp	.-8      	; 0x1410 <USART_SendChars_P+0x10>

	// Send out the character
	UDR0 = character;
    1418:	20 93 c6 00 	sts	0x00C6, r18
    141c:	f1 cf       	rjmp	.-30     	; 0x1400 <USART_SendChars_P>
    141e:	08 95       	ret

00001420 <USART_SendChars>:
	while(pgm_read_byte(string) != 0x00) {
		USART_SendByte(pgm_read_byte(string++));	
	}
}

void USART_SendChars(char *string) {
    1420:	fc 01       	movw	r30, r24
	while(*string != 0x00) {
    1422:	90 81       	ld	r25, Z
    1424:	99 23       	and	r25, r25
    1426:	51 f0       	breq	.+20     	; 0x143c <USART_SendChars+0x1c>
	while(pgm_read_byte(string) != 0x00) {
		USART_SendByte(pgm_read_byte(string++));	
	}
}

void USART_SendChars(char *string) {
    1428:	31 96       	adiw	r30, 0x01	; 1
/* USART Interface Routines												*/
/************************************************************************/

void USART_SendByte(char character) {
	// Wait until the USART is ready to accept more data.
	while ((UCSR0A & (1 << UDRE0)) == 0) {};
    142a:	80 91 c0 00 	lds	r24, 0x00C0
    142e:	85 ff       	sbrs	r24, 5
    1430:	fc cf       	rjmp	.-8      	; 0x142a <USART_SendChars+0xa>

	// Send out the character
	UDR0 = character;
    1432:	90 93 c6 00 	sts	0x00C6, r25
		USART_SendByte(pgm_read_byte(string++));	
	}
}

void USART_SendChars(char *string) {
	while(*string != 0x00) {
    1436:	91 91       	ld	r25, Z+
    1438:	99 23       	and	r25, r25
    143a:	b9 f7       	brne	.-18     	; 0x142a <USART_SendChars+0xa>
    143c:	08 95       	ret

0000143e <SPI_ReceiveChar>:
/* SPI Interface Routines												*/
/************************************************************************/

char SPI_ReceiveChar(void) {
	// Wait for reception complete
	while(!(SPSR & (1<<SPIF)));
    143e:	0d b4       	in	r0, 0x2d	; 45
    1440:	07 fe       	sbrs	r0, 7
    1442:	fd cf       	rjmp	.-6      	; 0x143e <SPI_ReceiveChar>
	// Return Data Register
	return SPDR;
    1444:	8e b5       	in	r24, 0x2e	; 46
}
    1446:	08 95       	ret

00001448 <SPI_SendChar>:

void SPI_SendChar(char cData) {
	// Start transmission
	SPDR = cData;
    1448:	8e bd       	out	0x2e, r24	; 46
	// Wait for the transmission to complete
	while(! (SPSR & (1 << SPIF)));
    144a:	0d b4       	in	r0, 0x2d	; 45
    144c:	07 fe       	sbrs	r0, 7
    144e:	fd cf       	rjmp	.-6      	; 0x144a <SPI_SendChar+0x2>
}
    1450:	08 95       	ret

00001452 <SPI_SendChars>:

void SPI_SendChars(char *string) {
    1452:	fc 01       	movw	r30, r24
	while(*string != 0x00) {
    1454:	81 91       	ld	r24, Z+
    1456:	88 23       	and	r24, r24
    1458:	49 f0       	breq	.+18     	; 0x146c <SPI_SendChars+0x1a>
	SPDR = cData;
	// Wait for the transmission to complete
	while(! (SPSR & (1 << SPIF)));
}

void SPI_SendChars(char *string) {
    145a:	8e 2f       	mov	r24, r30
    145c:	81 50       	subi	r24, 0x01	; 1
	return SPDR;
}

void SPI_SendChar(char cData) {
	// Start transmission
	SPDR = cData;
    145e:	8e bd       	out	0x2e, r24	; 46
	// Wait for the transmission to complete
	while(! (SPSR & (1 << SPIF)));
    1460:	0d b4       	in	r0, 0x2d	; 45
    1462:	07 fe       	sbrs	r0, 7
    1464:	fd cf       	rjmp	.-6      	; 0x1460 <SPI_SendChars+0xe>
}

void SPI_SendChars(char *string) {
	while(*string != 0x00) {
    1466:	81 91       	ld	r24, Z+
    1468:	88 23       	and	r24, r24
    146a:	b9 f7       	brne	.-18     	; 0x145a <SPI_SendChars+0x8>
		SPI_SendChar(string++);
	}
}
    146c:	08 95       	ret

0000146e <SPI_SendChars_P>:

void SPI_SendChars_P(char *string) {
	while(pgm_read_byte(string) != 0x00) {
    146e:	9c 01       	movw	r18, r24
    1470:	fc 01       	movw	r30, r24
    1472:	44 91       	lpm	r20, Z
    1474:	44 23       	and	r20, r20
    1476:	61 f0       	breq	.+24     	; 0x1490 <SPI_SendChars_P+0x22>
		SPI_SendChar(pgm_read_byte(string++));
    1478:	01 96       	adiw	r24, 0x01	; 1
    147a:	f9 01       	movw	r30, r18
    147c:	24 91       	lpm	r18, Z
	return SPDR;
}

void SPI_SendChar(char cData) {
	// Start transmission
	SPDR = cData;
    147e:	2e bd       	out	0x2e, r18	; 46
	// Wait for the transmission to complete
	while(! (SPSR & (1 << SPIF)));
    1480:	0d b4       	in	r0, 0x2d	; 45
    1482:	07 fe       	sbrs	r0, 7
    1484:	fd cf       	rjmp	.-6      	; 0x1480 <SPI_SendChars_P+0x12>
		SPI_SendChar(string++);
	}
}

void SPI_SendChars_P(char *string) {
	while(pgm_read_byte(string) != 0x00) {
    1486:	9c 01       	movw	r18, r24
    1488:	fc 01       	movw	r30, r24
    148a:	44 91       	lpm	r20, Z
    148c:	44 23       	and	r20, r20
    148e:	a1 f7       	brne	.-24     	; 0x1478 <SPI_SendChars_P+0xa>
		SPI_SendChar(pgm_read_byte(string++));
	}
}
    1490:	08 95       	ret

00001492 <rotary_init>:
/************************************************************************/
/* Initialise IO ports and timer.										*/
/************************************************************************/
void rotary_init(void) {
	//set pins as input
	ROTDDR &= ~((1<<ROTPA)|(1<<ROTPB)|(1<<ROTPBUTTON));
    1492:	81 b1       	in	r24, 0x01	; 1
    1494:	8f 78       	andi	r24, 0x8F	; 143
    1496:	81 b9       	out	0x01, r24	; 1
	//enable interrnal pullups;
	ROTPORT |= (1<<ROTPA)|(1<<ROTPB)|(1<<ROTPBUTTON);
    1498:	82 b1       	in	r24, 0x02	; 2
    149a:	80 67       	ori	r24, 0x70	; 112
    149c:	82 b9       	out	0x02, r24	; 2
	
	// Set up our timer.
	TCCR0A = 0x00; // normal port operation, no outputs to pins.
    149e:	14 bc       	out	0x24, r1	; 36
	TCCR0B |= (1<<CS22) | (1<<CS20); //prescaler of 1024
    14a0:	85 b5       	in	r24, 0x25	; 37
    14a2:	85 60       	ori	r24, 0x05	; 5
    14a4:	85 bd       	out	0x25, r24	; 37
	OCR0A = 0xC3; // Interrupt frequency of 100Hz at 20 MHz CPU clock
    14a6:	83 ec       	ldi	r24, 0xC3	; 195
    14a8:	87 bd       	out	0x27, r24	; 39
	
	TIMSK0 |= (1 << TOIE0); //Enable Timer0 Overflow interrupts
    14aa:	ee e6       	ldi	r30, 0x6E	; 110
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	80 81       	ld	r24, Z
    14b0:	81 60       	ori	r24, 0x01	; 1
    14b2:	80 83       	st	Z, r24
}
    14b4:	08 95       	ret

000014b6 <rotary_checkStatus>:

/************************************************************************/
/* Check rotary encoder status.											*/
/************************************************************************/
void rotary_checkStatus(void) {
    14b6:	cf 93       	push	r28
    14b8:	df 93       	push	r29
    14ba:	00 d0       	rcall	.+0      	; 0x14bc <rotary_checkStatus+0x6>
    14bc:	cd b7       	in	r28, 0x3d	; 61
    14be:	de b7       	in	r29, 0x3e	; 62
//check if rotation is left
 	if(ROTA & (!wait)) {
    14c0:	80 b1       	in	r24, 0x00	; 0
    14c2:	40 91 10 01 	lds	r20, 0x0110
    14c6:	84 fd       	sbrc	r24, 4
    14c8:	03 c0       	rjmp	.+6      	; 0x14d0 <rotary_checkStatus+0x1a>
    14ca:	44 23       	and	r20, r20
    14cc:	09 f4       	brne	.+2      	; 0x14d0 <rotary_checkStatus+0x1a>
    14ce:	49 c0       	rjmp	.+146    	; 0x1562 <rotary_checkStatus+0xac>
    14d0:	24 2f       	mov	r18, r20
    14d2:	30 e0       	ldi	r19, 0x00	; 0
		wait = 1;
	} 
	
	if (ROTB & ROTA & (wait)) {
    14d4:	50 b1       	in	r21, 0x00	; 0
    14d6:	80 b1       	in	r24, 0x00	; 0
    14d8:	91 e0       	ldi	r25, 0x01	; 1
    14da:	84 fd       	sbrc	r24, 4
    14dc:	90 e0       	ldi	r25, 0x00	; 0
    14de:	81 e0       	ldi	r24, 0x01	; 1
    14e0:	55 fd       	sbrc	r21, 5
    14e2:	80 e0       	ldi	r24, 0x00	; 0
    14e4:	89 23       	and	r24, r25
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	82 23       	and	r24, r18
    14ea:	93 23       	and	r25, r19
    14ec:	00 97       	sbiw	r24, 0x00	; 0
    14ee:	09 f4       	brne	.+2      	; 0x14f2 <rotary_checkStatus+0x3c>
    14f0:	3f c0       	rjmp	.+126    	; 0x1570 <rotary_checkStatus+0xba>
		rotarystatus = 2;
    14f2:	82 e0       	ldi	r24, 0x02	; 2
    14f4:	80 93 11 01 	sts	0x0111, r24
		wait = 2;
    14f8:	80 93 10 01 	sts	0x0110, r24
    14fc:	21 e0       	ldi	r18, 0x01	; 1
    14fe:	30 e0       	ldi	r19, 0x00	; 0
	} else if(ROTA & (!ROTB) & wait) {
		rotarystatus = 1;
		wait = 2;	
	}
	
	if ((!ROTA) & !(ROTB) & (wait==2)) {
    1500:	40 b1       	in	r20, 0x00	; 0
    1502:	80 b1       	in	r24, 0x00	; 0
    1504:	91 e0       	ldi	r25, 0x01	; 1
    1506:	85 ff       	sbrs	r24, 5
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	81 e0       	ldi	r24, 0x01	; 1
    150c:	44 ff       	sbrs	r20, 4
    150e:	80 e0       	ldi	r24, 0x00	; 0
    1510:	89 23       	and	r24, r25
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	82 23       	and	r24, r18
    1516:	93 23       	and	r25, r19
    1518:	00 97       	sbiw	r24, 0x00	; 0
    151a:	11 f0       	breq	.+4      	; 0x1520 <rotary_checkStatus+0x6a>
		wait=0;
    151c:	10 92 10 01 	sts	0x0110, r1
	}
	
	//check button status
	if (ROTCLICK) {
    1520:	80 b1       	in	r24, 0x00	; 0
    1522:	86 fd       	sbrc	r24, 6
    1524:	19 c0       	rjmp	.+50     	; 0x1558 <rotary_checkStatus+0xa2>
		for(volatile uint16_t x=0; x < 0xFFF; x++) {
    1526:	1a 82       	std	Y+2, r1	; 0x02
    1528:	19 82       	std	Y+1, r1	; 0x01
    152a:	89 81       	ldd	r24, Y+1	; 0x01
    152c:	9a 81       	ldd	r25, Y+2	; 0x02
    152e:	2f e0       	ldi	r18, 0x0F	; 15
    1530:	8f 3f       	cpi	r24, 0xFF	; 255
    1532:	92 07       	cpc	r25, r18
    1534:	58 f4       	brcc	.+22     	; 0x154c <rotary_checkStatus+0x96>
    1536:	89 81       	ldd	r24, Y+1	; 0x01
    1538:	9a 81       	ldd	r25, Y+2	; 0x02
    153a:	01 96       	adiw	r24, 0x01	; 1
    153c:	9a 83       	std	Y+2, r25	; 0x02
    153e:	89 83       	std	Y+1, r24	; 0x01
    1540:	89 81       	ldd	r24, Y+1	; 0x01
    1542:	9a 81       	ldd	r25, Y+2	; 0x02
    1544:	2f e0       	ldi	r18, 0x0F	; 15
    1546:	8f 3f       	cpi	r24, 0xFF	; 255
    1548:	92 07       	cpc	r25, r18
    154a:	a8 f3       	brcs	.-22     	; 0x1536 <rotary_checkStatus+0x80>
			
		}
		
		if (ROTCLICK) {
    154c:	80 b1       	in	r24, 0x00	; 0
    154e:	86 fd       	sbrc	r24, 6
    1550:	03 c0       	rjmp	.+6      	; 0x1558 <rotary_checkStatus+0xa2>
			rotarystatus = 4;
    1552:	84 e0       	ldi	r24, 0x04	; 4
    1554:	80 93 11 01 	sts	0x0111, r24
		}
	}		
}
    1558:	0f 90       	pop	r0
    155a:	0f 90       	pop	r0
    155c:	df 91       	pop	r29
    155e:	cf 91       	pop	r28
    1560:	08 95       	ret
/* Check rotary encoder status.											*/
/************************************************************************/
void rotary_checkStatus(void) {
//check if rotation is left
 	if(ROTA & (!wait)) {
		wait = 1;
    1562:	81 e0       	ldi	r24, 0x01	; 1
    1564:	80 93 10 01 	sts	0x0110, r24
    1568:	21 e0       	ldi	r18, 0x01	; 1
    156a:	30 e0       	ldi	r19, 0x00	; 0
    156c:	41 e0       	ldi	r20, 0x01	; 1
    156e:	b2 cf       	rjmp	.-156    	; 0x14d4 <rotary_checkStatus+0x1e>
	} 
	
	if (ROTB & ROTA & (wait)) {
		rotarystatus = 2;
		wait = 2;
	} else if(ROTA & (!ROTB) & wait) {
    1570:	50 b1       	in	r21, 0x00	; 0
    1572:	80 b1       	in	r24, 0x00	; 0
    1574:	91 e0       	ldi	r25, 0x01	; 1
    1576:	85 ff       	sbrs	r24, 5
    1578:	22 c0       	rjmp	.+68     	; 0x15be <rotary_checkStatus+0x108>
    157a:	81 e0       	ldi	r24, 0x01	; 1
    157c:	54 fd       	sbrc	r21, 4
    157e:	17 c0       	rjmp	.+46     	; 0x15ae <rotary_checkStatus+0xf8>
    1580:	89 23       	and	r24, r25
    1582:	90 e0       	ldi	r25, 0x00	; 0
    1584:	82 23       	and	r24, r18
    1586:	93 23       	and	r25, r19
    1588:	00 97       	sbiw	r24, 0x00	; 0
    158a:	49 f0       	breq	.+18     	; 0x159e <rotary_checkStatus+0xe8>
		rotarystatus = 1;
    158c:	81 e0       	ldi	r24, 0x01	; 1
    158e:	80 93 11 01 	sts	0x0111, r24
		wait = 2;	
    1592:	82 e0       	ldi	r24, 0x02	; 2
    1594:	80 93 10 01 	sts	0x0110, r24
    1598:	21 e0       	ldi	r18, 0x01	; 1
    159a:	30 e0       	ldi	r19, 0x00	; 0
    159c:	b1 cf       	rjmp	.-158    	; 0x1500 <rotary_checkStatus+0x4a>
	} 
	
	if (ROTB & ROTA & (wait)) {
		rotarystatus = 2;
		wait = 2;
	} else if(ROTA & (!ROTB) & wait) {
    159e:	21 e0       	ldi	r18, 0x01	; 1
    15a0:	30 e0       	ldi	r19, 0x00	; 0
    15a2:	42 30       	cpi	r20, 0x02	; 2
    15a4:	09 f4       	brne	.+2      	; 0x15a8 <rotary_checkStatus+0xf2>
    15a6:	ac cf       	rjmp	.-168    	; 0x1500 <rotary_checkStatus+0x4a>
    15a8:	20 e0       	ldi	r18, 0x00	; 0
    15aa:	30 e0       	ldi	r19, 0x00	; 0
    15ac:	a9 cf       	rjmp	.-174    	; 0x1500 <rotary_checkStatus+0x4a>
    15ae:	80 e0       	ldi	r24, 0x00	; 0
    15b0:	89 23       	and	r24, r25
    15b2:	90 e0       	ldi	r25, 0x00	; 0
    15b4:	82 23       	and	r24, r18
    15b6:	93 23       	and	r25, r19
    15b8:	00 97       	sbiw	r24, 0x00	; 0
    15ba:	41 f7       	brne	.-48     	; 0x158c <rotary_checkStatus+0xd6>
    15bc:	f0 cf       	rjmp	.-32     	; 0x159e <rotary_checkStatus+0xe8>
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	81 e0       	ldi	r24, 0x01	; 1
    15c2:	54 ff       	sbrs	r21, 4
    15c4:	dd cf       	rjmp	.-70     	; 0x1580 <rotary_checkStatus+0xca>
    15c6:	f3 cf       	rjmp	.-26     	; 0x15ae <rotary_checkStatus+0xf8>

000015c8 <rotary_getStatus>:
/*																		*/
/* 1 = turned left, 2 = turned right, 4 = centre button.				*/
/************************************************************************/
uint8_t rotary_getStatus(void) {
	return rotarystatus;
}
    15c8:	80 91 11 01 	lds	r24, 0x0111
    15cc:	08 95       	ret

000015ce <rotary_resetStatus>:

/************************************************************************/
/* Reset the rotary encoder status.										*/
/************************************************************************/
void rotary_resetStatus(void) {
	rotarystatus=0;
    15ce:	10 92 11 01 	sts	0x0111, r1
}
    15d2:	08 95       	ret

000015d4 <__vector_18>:

/************************************************************************/
/* ISR for rotary encoder reads											*/
/************************************************************************/
ISR(TIMER0_OVF_vect, ISR_BLOCK) {
    15d4:	1f 92       	push	r1
    15d6:	0f 92       	push	r0
    15d8:	0f b6       	in	r0, 0x3f	; 63
    15da:	0f 92       	push	r0
    15dc:	11 24       	eor	r1, r1
    15de:	2f 93       	push	r18
    15e0:	3f 93       	push	r19
    15e2:	4f 93       	push	r20
    15e4:	5f 93       	push	r21
    15e6:	6f 93       	push	r22
    15e8:	7f 93       	push	r23
    15ea:	8f 93       	push	r24
    15ec:	9f 93       	push	r25
    15ee:	af 93       	push	r26
    15f0:	bf 93       	push	r27
    15f2:	ef 93       	push	r30
    15f4:	ff 93       	push	r31
	// Check rotary encoder status.
	rotary_checkStatus();
    15f6:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <rotary_checkStatus>
    15fa:	ff 91       	pop	r31
    15fc:	ef 91       	pop	r30
    15fe:	bf 91       	pop	r27
    1600:	af 91       	pop	r26
    1602:	9f 91       	pop	r25
    1604:	8f 91       	pop	r24
    1606:	7f 91       	pop	r23
    1608:	6f 91       	pop	r22
    160a:	5f 91       	pop	r21
    160c:	4f 91       	pop	r20
    160e:	3f 91       	pop	r19
    1610:	2f 91       	pop	r18
    1612:	0f 90       	pop	r0
    1614:	0f be       	out	0x3f, r0	; 63
    1616:	0f 90       	pop	r0
    1618:	1f 90       	pop	r1
    161a:	18 95       	reti

0000161c <main>:
/************************************************************************/
/* Main routine															*/
/************************************************************************/

int main(void) {
	UpdateNumBoots();
    161c:	0e 94 78 09 	call	0x12f0	; 0x12f0 <UpdateNumBoots>
	InitIOPorts();
    1620:	0e 94 8b 09 	call	0x1316	; 0x1316 <InitIOPorts>
    1624:	0a e6       	ldi	r16, 0x6A	; 106
    1626:	19 e0       	ldi	r17, 0x09	; 9
    1628:	c0 e0       	ldi	r28, 0x00	; 0
    162a:	d1 e0       	ldi	r29, 0x01	; 1
	
    while(1) {
		updateCaseTemp();
    162c:	f8 01       	movw	r30, r16
    162e:	09 95       	icall
		printf("Case Temp: %f\n", temp_case);
    1630:	00 d0       	rcall	.+0      	; 0x1632 <main+0x16>
    1632:	00 d0       	rcall	.+0      	; 0x1634 <main+0x18>
    1634:	00 d0       	rcall	.+0      	; 0x1636 <main+0x1a>
    1636:	ad b7       	in	r26, 0x3d	; 61
    1638:	be b7       	in	r27, 0x3e	; 62
    163a:	12 96       	adiw	r26, 0x02	; 2
    163c:	dc 93       	st	X, r29
    163e:	ce 93       	st	-X, r28
    1640:	11 97       	sbiw	r26, 0x01	; 1
    1642:	80 91 12 01 	lds	r24, 0x0112
    1646:	90 91 13 01 	lds	r25, 0x0113
    164a:	a0 91 14 01 	lds	r26, 0x0114
    164e:	b0 91 15 01 	lds	r27, 0x0115
    1652:	ed b7       	in	r30, 0x3d	; 61
    1654:	fe b7       	in	r31, 0x3e	; 62
    1656:	83 83       	std	Z+3, r24	; 0x03
    1658:	94 83       	std	Z+4, r25	; 0x04
    165a:	a5 83       	std	Z+5, r26	; 0x05
    165c:	b6 83       	std	Z+6, r27	; 0x06
    165e:	0e 94 54 0d 	call	0x1aa8	; 0x1aa8 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1662:	8f e7       	ldi	r24, 0x7F	; 127
    1664:	9a e1       	ldi	r25, 0x1A	; 26
    1666:	a6 e0       	ldi	r26, 0x06	; 6
    1668:	81 50       	subi	r24, 0x01	; 1
    166a:	90 40       	sbci	r25, 0x00	; 0
    166c:	a0 40       	sbci	r26, 0x00	; 0
    166e:	e1 f7       	brne	.-8      	; 0x1668 <main+0x4c>
    1670:	00 c0       	rjmp	.+0      	; 0x1672 <main+0x56>
    1672:	00 00       	nop
    1674:	ad b7       	in	r26, 0x3d	; 61
    1676:	be b7       	in	r27, 0x3e	; 62
    1678:	16 96       	adiw	r26, 0x06	; 6
    167a:	0f b6       	in	r0, 0x3f	; 63
    167c:	f8 94       	cli
    167e:	be bf       	out	0x3e, r27	; 62
    1680:	0f be       	out	0x3f, r0	; 63
    1682:	ad bf       	out	0x3d, r26	; 61
    1684:	d3 cf       	rjmp	.-90     	; 0x162c <main+0x10>

00001686 <__subsf3>:
    1686:	50 58       	subi	r21, 0x80	; 128

00001688 <__addsf3>:
    1688:	bb 27       	eor	r27, r27
    168a:	aa 27       	eor	r26, r26
    168c:	0e d0       	rcall	.+28     	; 0x16aa <__addsf3x>
    168e:	58 c1       	rjmp	.+688    	; 0x1940 <__fp_round>
    1690:	49 d1       	rcall	.+658    	; 0x1924 <__fp_pscA>
    1692:	30 f0       	brcs	.+12     	; 0x16a0 <__addsf3+0x18>
    1694:	4e d1       	rcall	.+668    	; 0x1932 <__fp_pscB>
    1696:	20 f0       	brcs	.+8      	; 0x16a0 <__addsf3+0x18>
    1698:	31 f4       	brne	.+12     	; 0x16a6 <__addsf3+0x1e>
    169a:	9f 3f       	cpi	r25, 0xFF	; 255
    169c:	11 f4       	brne	.+4      	; 0x16a2 <__addsf3+0x1a>
    169e:	1e f4       	brtc	.+6      	; 0x16a6 <__addsf3+0x1e>
    16a0:	3e c1       	rjmp	.+636    	; 0x191e <__fp_nan>
    16a2:	0e f4       	brtc	.+2      	; 0x16a6 <__addsf3+0x1e>
    16a4:	e0 95       	com	r30
    16a6:	e7 fb       	bst	r30, 7
    16a8:	0b c1       	rjmp	.+534    	; 0x18c0 <__fp_inf>

000016aa <__addsf3x>:
    16aa:	e9 2f       	mov	r30, r25
    16ac:	5a d1       	rcall	.+692    	; 0x1962 <__fp_split3>
    16ae:	80 f3       	brcs	.-32     	; 0x1690 <__addsf3+0x8>
    16b0:	ba 17       	cp	r27, r26
    16b2:	62 07       	cpc	r22, r18
    16b4:	73 07       	cpc	r23, r19
    16b6:	84 07       	cpc	r24, r20
    16b8:	95 07       	cpc	r25, r21
    16ba:	18 f0       	brcs	.+6      	; 0x16c2 <__addsf3x+0x18>
    16bc:	71 f4       	brne	.+28     	; 0x16da <__addsf3x+0x30>
    16be:	9e f5       	brtc	.+102    	; 0x1726 <__addsf3x+0x7c>
    16c0:	89 c1       	rjmp	.+786    	; 0x19d4 <__fp_zero>
    16c2:	0e f4       	brtc	.+2      	; 0x16c6 <__addsf3x+0x1c>
    16c4:	e0 95       	com	r30
    16c6:	0b 2e       	mov	r0, r27
    16c8:	ba 2f       	mov	r27, r26
    16ca:	a0 2d       	mov	r26, r0
    16cc:	0b 01       	movw	r0, r22
    16ce:	b9 01       	movw	r22, r18
    16d0:	90 01       	movw	r18, r0
    16d2:	0c 01       	movw	r0, r24
    16d4:	ca 01       	movw	r24, r20
    16d6:	a0 01       	movw	r20, r0
    16d8:	11 24       	eor	r1, r1
    16da:	ff 27       	eor	r31, r31
    16dc:	59 1b       	sub	r21, r25
    16de:	99 f0       	breq	.+38     	; 0x1706 <__addsf3x+0x5c>
    16e0:	59 3f       	cpi	r21, 0xF9	; 249
    16e2:	50 f4       	brcc	.+20     	; 0x16f8 <__addsf3x+0x4e>
    16e4:	50 3e       	cpi	r21, 0xE0	; 224
    16e6:	68 f1       	brcs	.+90     	; 0x1742 <__addsf3x+0x98>
    16e8:	1a 16       	cp	r1, r26
    16ea:	f0 40       	sbci	r31, 0x00	; 0
    16ec:	a2 2f       	mov	r26, r18
    16ee:	23 2f       	mov	r18, r19
    16f0:	34 2f       	mov	r19, r20
    16f2:	44 27       	eor	r20, r20
    16f4:	58 5f       	subi	r21, 0xF8	; 248
    16f6:	f3 cf       	rjmp	.-26     	; 0x16de <__addsf3x+0x34>
    16f8:	46 95       	lsr	r20
    16fa:	37 95       	ror	r19
    16fc:	27 95       	ror	r18
    16fe:	a7 95       	ror	r26
    1700:	f0 40       	sbci	r31, 0x00	; 0
    1702:	53 95       	inc	r21
    1704:	c9 f7       	brne	.-14     	; 0x16f8 <__addsf3x+0x4e>
    1706:	7e f4       	brtc	.+30     	; 0x1726 <__addsf3x+0x7c>
    1708:	1f 16       	cp	r1, r31
    170a:	ba 0b       	sbc	r27, r26
    170c:	62 0b       	sbc	r22, r18
    170e:	73 0b       	sbc	r23, r19
    1710:	84 0b       	sbc	r24, r20
    1712:	ba f0       	brmi	.+46     	; 0x1742 <__addsf3x+0x98>
    1714:	91 50       	subi	r25, 0x01	; 1
    1716:	a1 f0       	breq	.+40     	; 0x1740 <__addsf3x+0x96>
    1718:	ff 0f       	add	r31, r31
    171a:	bb 1f       	adc	r27, r27
    171c:	66 1f       	adc	r22, r22
    171e:	77 1f       	adc	r23, r23
    1720:	88 1f       	adc	r24, r24
    1722:	c2 f7       	brpl	.-16     	; 0x1714 <__addsf3x+0x6a>
    1724:	0e c0       	rjmp	.+28     	; 0x1742 <__addsf3x+0x98>
    1726:	ba 0f       	add	r27, r26
    1728:	62 1f       	adc	r22, r18
    172a:	73 1f       	adc	r23, r19
    172c:	84 1f       	adc	r24, r20
    172e:	48 f4       	brcc	.+18     	; 0x1742 <__addsf3x+0x98>
    1730:	87 95       	ror	r24
    1732:	77 95       	ror	r23
    1734:	67 95       	ror	r22
    1736:	b7 95       	ror	r27
    1738:	f7 95       	ror	r31
    173a:	9e 3f       	cpi	r25, 0xFE	; 254
    173c:	08 f0       	brcs	.+2      	; 0x1740 <__addsf3x+0x96>
    173e:	b3 cf       	rjmp	.-154    	; 0x16a6 <__addsf3+0x1e>
    1740:	93 95       	inc	r25
    1742:	88 0f       	add	r24, r24
    1744:	08 f0       	brcs	.+2      	; 0x1748 <__addsf3x+0x9e>
    1746:	99 27       	eor	r25, r25
    1748:	ee 0f       	add	r30, r30
    174a:	97 95       	ror	r25
    174c:	87 95       	ror	r24
    174e:	08 95       	ret

00001750 <__divsf3>:
    1750:	0c d0       	rcall	.+24     	; 0x176a <__divsf3x>
    1752:	f6 c0       	rjmp	.+492    	; 0x1940 <__fp_round>
    1754:	ee d0       	rcall	.+476    	; 0x1932 <__fp_pscB>
    1756:	40 f0       	brcs	.+16     	; 0x1768 <__divsf3+0x18>
    1758:	e5 d0       	rcall	.+458    	; 0x1924 <__fp_pscA>
    175a:	30 f0       	brcs	.+12     	; 0x1768 <__divsf3+0x18>
    175c:	21 f4       	brne	.+8      	; 0x1766 <__divsf3+0x16>
    175e:	5f 3f       	cpi	r21, 0xFF	; 255
    1760:	19 f0       	breq	.+6      	; 0x1768 <__divsf3+0x18>
    1762:	ae c0       	rjmp	.+348    	; 0x18c0 <__fp_inf>
    1764:	51 11       	cpse	r21, r1
    1766:	37 c1       	rjmp	.+622    	; 0x19d6 <__fp_szero>
    1768:	da c0       	rjmp	.+436    	; 0x191e <__fp_nan>

0000176a <__divsf3x>:
    176a:	fb d0       	rcall	.+502    	; 0x1962 <__fp_split3>
    176c:	98 f3       	brcs	.-26     	; 0x1754 <__divsf3+0x4>

0000176e <__divsf3_pse>:
    176e:	99 23       	and	r25, r25
    1770:	c9 f3       	breq	.-14     	; 0x1764 <__divsf3+0x14>
    1772:	55 23       	and	r21, r21
    1774:	b1 f3       	breq	.-20     	; 0x1762 <__divsf3+0x12>
    1776:	95 1b       	sub	r25, r21
    1778:	55 0b       	sbc	r21, r21
    177a:	bb 27       	eor	r27, r27
    177c:	aa 27       	eor	r26, r26
    177e:	62 17       	cp	r22, r18
    1780:	73 07       	cpc	r23, r19
    1782:	84 07       	cpc	r24, r20
    1784:	38 f0       	brcs	.+14     	; 0x1794 <__divsf3_pse+0x26>
    1786:	9f 5f       	subi	r25, 0xFF	; 255
    1788:	5f 4f       	sbci	r21, 0xFF	; 255
    178a:	22 0f       	add	r18, r18
    178c:	33 1f       	adc	r19, r19
    178e:	44 1f       	adc	r20, r20
    1790:	aa 1f       	adc	r26, r26
    1792:	a9 f3       	breq	.-22     	; 0x177e <__divsf3_pse+0x10>
    1794:	33 d0       	rcall	.+102    	; 0x17fc <__divsf3_pse+0x8e>
    1796:	0e 2e       	mov	r0, r30
    1798:	3a f0       	brmi	.+14     	; 0x17a8 <__divsf3_pse+0x3a>
    179a:	e0 e8       	ldi	r30, 0x80	; 128
    179c:	30 d0       	rcall	.+96     	; 0x17fe <__divsf3_pse+0x90>
    179e:	91 50       	subi	r25, 0x01	; 1
    17a0:	50 40       	sbci	r21, 0x00	; 0
    17a2:	e6 95       	lsr	r30
    17a4:	00 1c       	adc	r0, r0
    17a6:	ca f7       	brpl	.-14     	; 0x179a <__divsf3_pse+0x2c>
    17a8:	29 d0       	rcall	.+82     	; 0x17fc <__divsf3_pse+0x8e>
    17aa:	fe 2f       	mov	r31, r30
    17ac:	27 d0       	rcall	.+78     	; 0x17fc <__divsf3_pse+0x8e>
    17ae:	66 0f       	add	r22, r22
    17b0:	77 1f       	adc	r23, r23
    17b2:	88 1f       	adc	r24, r24
    17b4:	bb 1f       	adc	r27, r27
    17b6:	26 17       	cp	r18, r22
    17b8:	37 07       	cpc	r19, r23
    17ba:	48 07       	cpc	r20, r24
    17bc:	ab 07       	cpc	r26, r27
    17be:	b0 e8       	ldi	r27, 0x80	; 128
    17c0:	09 f0       	breq	.+2      	; 0x17c4 <__divsf3_pse+0x56>
    17c2:	bb 0b       	sbc	r27, r27
    17c4:	80 2d       	mov	r24, r0
    17c6:	bf 01       	movw	r22, r30
    17c8:	ff 27       	eor	r31, r31
    17ca:	93 58       	subi	r25, 0x83	; 131
    17cc:	5f 4f       	sbci	r21, 0xFF	; 255
    17ce:	2a f0       	brmi	.+10     	; 0x17da <__divsf3_pse+0x6c>
    17d0:	9e 3f       	cpi	r25, 0xFE	; 254
    17d2:	51 05       	cpc	r21, r1
    17d4:	68 f0       	brcs	.+26     	; 0x17f0 <__divsf3_pse+0x82>
    17d6:	74 c0       	rjmp	.+232    	; 0x18c0 <__fp_inf>
    17d8:	fe c0       	rjmp	.+508    	; 0x19d6 <__fp_szero>
    17da:	5f 3f       	cpi	r21, 0xFF	; 255
    17dc:	ec f3       	brlt	.-6      	; 0x17d8 <__divsf3_pse+0x6a>
    17de:	98 3e       	cpi	r25, 0xE8	; 232
    17e0:	dc f3       	brlt	.-10     	; 0x17d8 <__divsf3_pse+0x6a>
    17e2:	86 95       	lsr	r24
    17e4:	77 95       	ror	r23
    17e6:	67 95       	ror	r22
    17e8:	b7 95       	ror	r27
    17ea:	f7 95       	ror	r31
    17ec:	9f 5f       	subi	r25, 0xFF	; 255
    17ee:	c9 f7       	brne	.-14     	; 0x17e2 <__divsf3_pse+0x74>
    17f0:	88 0f       	add	r24, r24
    17f2:	91 1d       	adc	r25, r1
    17f4:	96 95       	lsr	r25
    17f6:	87 95       	ror	r24
    17f8:	97 f9       	bld	r25, 7
    17fa:	08 95       	ret
    17fc:	e1 e0       	ldi	r30, 0x01	; 1
    17fe:	66 0f       	add	r22, r22
    1800:	77 1f       	adc	r23, r23
    1802:	88 1f       	adc	r24, r24
    1804:	bb 1f       	adc	r27, r27
    1806:	62 17       	cp	r22, r18
    1808:	73 07       	cpc	r23, r19
    180a:	84 07       	cpc	r24, r20
    180c:	ba 07       	cpc	r27, r26
    180e:	20 f0       	brcs	.+8      	; 0x1818 <__divsf3_pse+0xaa>
    1810:	62 1b       	sub	r22, r18
    1812:	73 0b       	sbc	r23, r19
    1814:	84 0b       	sbc	r24, r20
    1816:	ba 0b       	sbc	r27, r26
    1818:	ee 1f       	adc	r30, r30
    181a:	88 f7       	brcc	.-30     	; 0x17fe <__divsf3_pse+0x90>
    181c:	e0 95       	com	r30
    181e:	08 95       	ret

00001820 <__floatunsisf>:
    1820:	e8 94       	clt
    1822:	09 c0       	rjmp	.+18     	; 0x1836 <__floatsisf+0x12>

00001824 <__floatsisf>:
    1824:	97 fb       	bst	r25, 7
    1826:	3e f4       	brtc	.+14     	; 0x1836 <__floatsisf+0x12>
    1828:	90 95       	com	r25
    182a:	80 95       	com	r24
    182c:	70 95       	com	r23
    182e:	61 95       	neg	r22
    1830:	7f 4f       	sbci	r23, 0xFF	; 255
    1832:	8f 4f       	sbci	r24, 0xFF	; 255
    1834:	9f 4f       	sbci	r25, 0xFF	; 255
    1836:	99 23       	and	r25, r25
    1838:	a9 f0       	breq	.+42     	; 0x1864 <__floatsisf+0x40>
    183a:	f9 2f       	mov	r31, r25
    183c:	96 e9       	ldi	r25, 0x96	; 150
    183e:	bb 27       	eor	r27, r27
    1840:	93 95       	inc	r25
    1842:	f6 95       	lsr	r31
    1844:	87 95       	ror	r24
    1846:	77 95       	ror	r23
    1848:	67 95       	ror	r22
    184a:	b7 95       	ror	r27
    184c:	f1 11       	cpse	r31, r1
    184e:	f8 cf       	rjmp	.-16     	; 0x1840 <__floatsisf+0x1c>
    1850:	fa f4       	brpl	.+62     	; 0x1890 <__floatsisf+0x6c>
    1852:	bb 0f       	add	r27, r27
    1854:	11 f4       	brne	.+4      	; 0x185a <__floatsisf+0x36>
    1856:	60 ff       	sbrs	r22, 0
    1858:	1b c0       	rjmp	.+54     	; 0x1890 <__floatsisf+0x6c>
    185a:	6f 5f       	subi	r22, 0xFF	; 255
    185c:	7f 4f       	sbci	r23, 0xFF	; 255
    185e:	8f 4f       	sbci	r24, 0xFF	; 255
    1860:	9f 4f       	sbci	r25, 0xFF	; 255
    1862:	16 c0       	rjmp	.+44     	; 0x1890 <__floatsisf+0x6c>
    1864:	88 23       	and	r24, r24
    1866:	11 f0       	breq	.+4      	; 0x186c <__floatsisf+0x48>
    1868:	96 e9       	ldi	r25, 0x96	; 150
    186a:	11 c0       	rjmp	.+34     	; 0x188e <__floatsisf+0x6a>
    186c:	77 23       	and	r23, r23
    186e:	21 f0       	breq	.+8      	; 0x1878 <__floatsisf+0x54>
    1870:	9e e8       	ldi	r25, 0x8E	; 142
    1872:	87 2f       	mov	r24, r23
    1874:	76 2f       	mov	r23, r22
    1876:	05 c0       	rjmp	.+10     	; 0x1882 <__floatsisf+0x5e>
    1878:	66 23       	and	r22, r22
    187a:	71 f0       	breq	.+28     	; 0x1898 <__floatsisf+0x74>
    187c:	96 e8       	ldi	r25, 0x86	; 134
    187e:	86 2f       	mov	r24, r22
    1880:	70 e0       	ldi	r23, 0x00	; 0
    1882:	60 e0       	ldi	r22, 0x00	; 0
    1884:	2a f0       	brmi	.+10     	; 0x1890 <__floatsisf+0x6c>
    1886:	9a 95       	dec	r25
    1888:	66 0f       	add	r22, r22
    188a:	77 1f       	adc	r23, r23
    188c:	88 1f       	adc	r24, r24
    188e:	da f7       	brpl	.-10     	; 0x1886 <__floatsisf+0x62>
    1890:	88 0f       	add	r24, r24
    1892:	96 95       	lsr	r25
    1894:	87 95       	ror	r24
    1896:	97 f9       	bld	r25, 7
    1898:	08 95       	ret

0000189a <floor>:
    189a:	85 d0       	rcall	.+266    	; 0x19a6 <__fp_trunc>
    189c:	80 f0       	brcs	.+32     	; 0x18be <floor+0x24>
    189e:	9f 37       	cpi	r25, 0x7F	; 127
    18a0:	40 f4       	brcc	.+16     	; 0x18b2 <floor+0x18>
    18a2:	91 11       	cpse	r25, r1
    18a4:	0e f0       	brts	.+2      	; 0x18a8 <floor+0xe>
    18a6:	97 c0       	rjmp	.+302    	; 0x19d6 <__fp_szero>
    18a8:	60 e0       	ldi	r22, 0x00	; 0
    18aa:	70 e0       	ldi	r23, 0x00	; 0
    18ac:	80 e8       	ldi	r24, 0x80	; 128
    18ae:	9f eb       	ldi	r25, 0xBF	; 191
    18b0:	08 95       	ret
    18b2:	26 f4       	brtc	.+8      	; 0x18bc <floor+0x22>
    18b4:	1b 16       	cp	r1, r27
    18b6:	61 1d       	adc	r22, r1
    18b8:	71 1d       	adc	r23, r1
    18ba:	81 1d       	adc	r24, r1
    18bc:	07 c0       	rjmp	.+14     	; 0x18cc <__fp_mintl>
    18be:	21 c0       	rjmp	.+66     	; 0x1902 <__fp_mpack>

000018c0 <__fp_inf>:
    18c0:	97 f9       	bld	r25, 7
    18c2:	9f 67       	ori	r25, 0x7F	; 127
    18c4:	80 e8       	ldi	r24, 0x80	; 128
    18c6:	70 e0       	ldi	r23, 0x00	; 0
    18c8:	60 e0       	ldi	r22, 0x00	; 0
    18ca:	08 95       	ret

000018cc <__fp_mintl>:
    18cc:	88 23       	and	r24, r24
    18ce:	71 f4       	brne	.+28     	; 0x18ec <__fp_mintl+0x20>
    18d0:	77 23       	and	r23, r23
    18d2:	21 f0       	breq	.+8      	; 0x18dc <__fp_mintl+0x10>
    18d4:	98 50       	subi	r25, 0x08	; 8
    18d6:	87 2b       	or	r24, r23
    18d8:	76 2f       	mov	r23, r22
    18da:	07 c0       	rjmp	.+14     	; 0x18ea <__fp_mintl+0x1e>
    18dc:	66 23       	and	r22, r22
    18de:	11 f4       	brne	.+4      	; 0x18e4 <__fp_mintl+0x18>
    18e0:	99 27       	eor	r25, r25
    18e2:	0d c0       	rjmp	.+26     	; 0x18fe <__fp_mintl+0x32>
    18e4:	90 51       	subi	r25, 0x10	; 16
    18e6:	86 2b       	or	r24, r22
    18e8:	70 e0       	ldi	r23, 0x00	; 0
    18ea:	60 e0       	ldi	r22, 0x00	; 0
    18ec:	2a f0       	brmi	.+10     	; 0x18f8 <__fp_mintl+0x2c>
    18ee:	9a 95       	dec	r25
    18f0:	66 0f       	add	r22, r22
    18f2:	77 1f       	adc	r23, r23
    18f4:	88 1f       	adc	r24, r24
    18f6:	da f7       	brpl	.-10     	; 0x18ee <__fp_mintl+0x22>
    18f8:	88 0f       	add	r24, r24
    18fa:	96 95       	lsr	r25
    18fc:	87 95       	ror	r24
    18fe:	97 f9       	bld	r25, 7
    1900:	08 95       	ret

00001902 <__fp_mpack>:
    1902:	9f 3f       	cpi	r25, 0xFF	; 255
    1904:	31 f0       	breq	.+12     	; 0x1912 <__fp_mpack_finite+0xc>

00001906 <__fp_mpack_finite>:
    1906:	91 50       	subi	r25, 0x01	; 1
    1908:	20 f4       	brcc	.+8      	; 0x1912 <__fp_mpack_finite+0xc>
    190a:	87 95       	ror	r24
    190c:	77 95       	ror	r23
    190e:	67 95       	ror	r22
    1910:	b7 95       	ror	r27
    1912:	88 0f       	add	r24, r24
    1914:	91 1d       	adc	r25, r1
    1916:	96 95       	lsr	r25
    1918:	87 95       	ror	r24
    191a:	97 f9       	bld	r25, 7
    191c:	08 95       	ret

0000191e <__fp_nan>:
    191e:	9f ef       	ldi	r25, 0xFF	; 255
    1920:	80 ec       	ldi	r24, 0xC0	; 192
    1922:	08 95       	ret

00001924 <__fp_pscA>:
    1924:	00 24       	eor	r0, r0
    1926:	0a 94       	dec	r0
    1928:	16 16       	cp	r1, r22
    192a:	17 06       	cpc	r1, r23
    192c:	18 06       	cpc	r1, r24
    192e:	09 06       	cpc	r0, r25
    1930:	08 95       	ret

00001932 <__fp_pscB>:
    1932:	00 24       	eor	r0, r0
    1934:	0a 94       	dec	r0
    1936:	12 16       	cp	r1, r18
    1938:	13 06       	cpc	r1, r19
    193a:	14 06       	cpc	r1, r20
    193c:	05 06       	cpc	r0, r21
    193e:	08 95       	ret

00001940 <__fp_round>:
    1940:	09 2e       	mov	r0, r25
    1942:	03 94       	inc	r0
    1944:	00 0c       	add	r0, r0
    1946:	11 f4       	brne	.+4      	; 0x194c <__fp_round+0xc>
    1948:	88 23       	and	r24, r24
    194a:	52 f0       	brmi	.+20     	; 0x1960 <__fp_round+0x20>
    194c:	bb 0f       	add	r27, r27
    194e:	40 f4       	brcc	.+16     	; 0x1960 <__fp_round+0x20>
    1950:	bf 2b       	or	r27, r31
    1952:	11 f4       	brne	.+4      	; 0x1958 <__fp_round+0x18>
    1954:	60 ff       	sbrs	r22, 0
    1956:	04 c0       	rjmp	.+8      	; 0x1960 <__fp_round+0x20>
    1958:	6f 5f       	subi	r22, 0xFF	; 255
    195a:	7f 4f       	sbci	r23, 0xFF	; 255
    195c:	8f 4f       	sbci	r24, 0xFF	; 255
    195e:	9f 4f       	sbci	r25, 0xFF	; 255
    1960:	08 95       	ret

00001962 <__fp_split3>:
    1962:	57 fd       	sbrc	r21, 7
    1964:	90 58       	subi	r25, 0x80	; 128
    1966:	44 0f       	add	r20, r20
    1968:	55 1f       	adc	r21, r21
    196a:	59 f0       	breq	.+22     	; 0x1982 <__fp_splitA+0x10>
    196c:	5f 3f       	cpi	r21, 0xFF	; 255
    196e:	71 f0       	breq	.+28     	; 0x198c <__fp_splitA+0x1a>
    1970:	47 95       	ror	r20

00001972 <__fp_splitA>:
    1972:	88 0f       	add	r24, r24
    1974:	97 fb       	bst	r25, 7
    1976:	99 1f       	adc	r25, r25
    1978:	61 f0       	breq	.+24     	; 0x1992 <__fp_splitA+0x20>
    197a:	9f 3f       	cpi	r25, 0xFF	; 255
    197c:	79 f0       	breq	.+30     	; 0x199c <__fp_splitA+0x2a>
    197e:	87 95       	ror	r24
    1980:	08 95       	ret
    1982:	12 16       	cp	r1, r18
    1984:	13 06       	cpc	r1, r19
    1986:	14 06       	cpc	r1, r20
    1988:	55 1f       	adc	r21, r21
    198a:	f2 cf       	rjmp	.-28     	; 0x1970 <__fp_split3+0xe>
    198c:	46 95       	lsr	r20
    198e:	f1 df       	rcall	.-30     	; 0x1972 <__fp_splitA>
    1990:	08 c0       	rjmp	.+16     	; 0x19a2 <__fp_splitA+0x30>
    1992:	16 16       	cp	r1, r22
    1994:	17 06       	cpc	r1, r23
    1996:	18 06       	cpc	r1, r24
    1998:	99 1f       	adc	r25, r25
    199a:	f1 cf       	rjmp	.-30     	; 0x197e <__fp_splitA+0xc>
    199c:	86 95       	lsr	r24
    199e:	71 05       	cpc	r23, r1
    19a0:	61 05       	cpc	r22, r1
    19a2:	08 94       	sec
    19a4:	08 95       	ret

000019a6 <__fp_trunc>:
    19a6:	e5 df       	rcall	.-54     	; 0x1972 <__fp_splitA>
    19a8:	a0 f0       	brcs	.+40     	; 0x19d2 <__fp_trunc+0x2c>
    19aa:	be e7       	ldi	r27, 0x7E	; 126
    19ac:	b9 17       	cp	r27, r25
    19ae:	88 f4       	brcc	.+34     	; 0x19d2 <__fp_trunc+0x2c>
    19b0:	bb 27       	eor	r27, r27
    19b2:	9f 38       	cpi	r25, 0x8F	; 143
    19b4:	60 f4       	brcc	.+24     	; 0x19ce <__fp_trunc+0x28>
    19b6:	16 16       	cp	r1, r22
    19b8:	b1 1d       	adc	r27, r1
    19ba:	67 2f       	mov	r22, r23
    19bc:	78 2f       	mov	r23, r24
    19be:	88 27       	eor	r24, r24
    19c0:	98 5f       	subi	r25, 0xF8	; 248
    19c2:	f7 cf       	rjmp	.-18     	; 0x19b2 <__fp_trunc+0xc>
    19c4:	86 95       	lsr	r24
    19c6:	77 95       	ror	r23
    19c8:	67 95       	ror	r22
    19ca:	b1 1d       	adc	r27, r1
    19cc:	93 95       	inc	r25
    19ce:	96 39       	cpi	r25, 0x96	; 150
    19d0:	c8 f3       	brcs	.-14     	; 0x19c4 <__fp_trunc+0x1e>
    19d2:	08 95       	ret

000019d4 <__fp_zero>:
    19d4:	e8 94       	clt

000019d6 <__fp_szero>:
    19d6:	bb 27       	eor	r27, r27
    19d8:	66 27       	eor	r22, r22
    19da:	77 27       	eor	r23, r23
    19dc:	cb 01       	movw	r24, r22
    19de:	97 f9       	bld	r25, 7
    19e0:	08 95       	ret

000019e2 <__mulsf3>:
    19e2:	0b d0       	rcall	.+22     	; 0x19fa <__mulsf3x>
    19e4:	ad cf       	rjmp	.-166    	; 0x1940 <__fp_round>
    19e6:	9e df       	rcall	.-196    	; 0x1924 <__fp_pscA>
    19e8:	28 f0       	brcs	.+10     	; 0x19f4 <__mulsf3+0x12>
    19ea:	a3 df       	rcall	.-186    	; 0x1932 <__fp_pscB>
    19ec:	18 f0       	brcs	.+6      	; 0x19f4 <__mulsf3+0x12>
    19ee:	95 23       	and	r25, r21
    19f0:	09 f0       	breq	.+2      	; 0x19f4 <__mulsf3+0x12>
    19f2:	66 cf       	rjmp	.-308    	; 0x18c0 <__fp_inf>
    19f4:	94 cf       	rjmp	.-216    	; 0x191e <__fp_nan>
    19f6:	11 24       	eor	r1, r1
    19f8:	ee cf       	rjmp	.-36     	; 0x19d6 <__fp_szero>

000019fa <__mulsf3x>:
    19fa:	b3 df       	rcall	.-154    	; 0x1962 <__fp_split3>
    19fc:	a0 f3       	brcs	.-24     	; 0x19e6 <__mulsf3+0x4>

000019fe <__mulsf3_pse>:
    19fe:	95 9f       	mul	r25, r21
    1a00:	d1 f3       	breq	.-12     	; 0x19f6 <__mulsf3+0x14>
    1a02:	95 0f       	add	r25, r21
    1a04:	50 e0       	ldi	r21, 0x00	; 0
    1a06:	55 1f       	adc	r21, r21
    1a08:	62 9f       	mul	r22, r18
    1a0a:	f0 01       	movw	r30, r0
    1a0c:	72 9f       	mul	r23, r18
    1a0e:	bb 27       	eor	r27, r27
    1a10:	f0 0d       	add	r31, r0
    1a12:	b1 1d       	adc	r27, r1
    1a14:	63 9f       	mul	r22, r19
    1a16:	aa 27       	eor	r26, r26
    1a18:	f0 0d       	add	r31, r0
    1a1a:	b1 1d       	adc	r27, r1
    1a1c:	aa 1f       	adc	r26, r26
    1a1e:	64 9f       	mul	r22, r20
    1a20:	66 27       	eor	r22, r22
    1a22:	b0 0d       	add	r27, r0
    1a24:	a1 1d       	adc	r26, r1
    1a26:	66 1f       	adc	r22, r22
    1a28:	82 9f       	mul	r24, r18
    1a2a:	22 27       	eor	r18, r18
    1a2c:	b0 0d       	add	r27, r0
    1a2e:	a1 1d       	adc	r26, r1
    1a30:	62 1f       	adc	r22, r18
    1a32:	73 9f       	mul	r23, r19
    1a34:	b0 0d       	add	r27, r0
    1a36:	a1 1d       	adc	r26, r1
    1a38:	62 1f       	adc	r22, r18
    1a3a:	83 9f       	mul	r24, r19
    1a3c:	a0 0d       	add	r26, r0
    1a3e:	61 1d       	adc	r22, r1
    1a40:	22 1f       	adc	r18, r18
    1a42:	74 9f       	mul	r23, r20
    1a44:	33 27       	eor	r19, r19
    1a46:	a0 0d       	add	r26, r0
    1a48:	61 1d       	adc	r22, r1
    1a4a:	23 1f       	adc	r18, r19
    1a4c:	84 9f       	mul	r24, r20
    1a4e:	60 0d       	add	r22, r0
    1a50:	21 1d       	adc	r18, r1
    1a52:	82 2f       	mov	r24, r18
    1a54:	76 2f       	mov	r23, r22
    1a56:	6a 2f       	mov	r22, r26
    1a58:	11 24       	eor	r1, r1
    1a5a:	9f 57       	subi	r25, 0x7F	; 127
    1a5c:	50 40       	sbci	r21, 0x00	; 0
    1a5e:	8a f0       	brmi	.+34     	; 0x1a82 <__mulsf3_pse+0x84>
    1a60:	e1 f0       	breq	.+56     	; 0x1a9a <__mulsf3_pse+0x9c>
    1a62:	88 23       	and	r24, r24
    1a64:	4a f0       	brmi	.+18     	; 0x1a78 <__mulsf3_pse+0x7a>
    1a66:	ee 0f       	add	r30, r30
    1a68:	ff 1f       	adc	r31, r31
    1a6a:	bb 1f       	adc	r27, r27
    1a6c:	66 1f       	adc	r22, r22
    1a6e:	77 1f       	adc	r23, r23
    1a70:	88 1f       	adc	r24, r24
    1a72:	91 50       	subi	r25, 0x01	; 1
    1a74:	50 40       	sbci	r21, 0x00	; 0
    1a76:	a9 f7       	brne	.-22     	; 0x1a62 <__mulsf3_pse+0x64>
    1a78:	9e 3f       	cpi	r25, 0xFE	; 254
    1a7a:	51 05       	cpc	r21, r1
    1a7c:	70 f0       	brcs	.+28     	; 0x1a9a <__mulsf3_pse+0x9c>
    1a7e:	20 cf       	rjmp	.-448    	; 0x18c0 <__fp_inf>
    1a80:	aa cf       	rjmp	.-172    	; 0x19d6 <__fp_szero>
    1a82:	5f 3f       	cpi	r21, 0xFF	; 255
    1a84:	ec f3       	brlt	.-6      	; 0x1a80 <__mulsf3_pse+0x82>
    1a86:	98 3e       	cpi	r25, 0xE8	; 232
    1a88:	dc f3       	brlt	.-10     	; 0x1a80 <__mulsf3_pse+0x82>
    1a8a:	86 95       	lsr	r24
    1a8c:	77 95       	ror	r23
    1a8e:	67 95       	ror	r22
    1a90:	b7 95       	ror	r27
    1a92:	f7 95       	ror	r31
    1a94:	e7 95       	ror	r30
    1a96:	9f 5f       	subi	r25, 0xFF	; 255
    1a98:	c1 f7       	brne	.-16     	; 0x1a8a <__mulsf3_pse+0x8c>
    1a9a:	fe 2b       	or	r31, r30
    1a9c:	88 0f       	add	r24, r24
    1a9e:	91 1d       	adc	r25, r1
    1aa0:	96 95       	lsr	r25
    1aa2:	87 95       	ror	r24
    1aa4:	97 f9       	bld	r25, 7
    1aa6:	08 95       	ret

00001aa8 <printf>:
    1aa8:	a0 e0       	ldi	r26, 0x00	; 0
    1aaa:	b0 e0       	ldi	r27, 0x00	; 0
    1aac:	ea e5       	ldi	r30, 0x5A	; 90
    1aae:	fd e0       	ldi	r31, 0x0D	; 13
    1ab0:	0c 94 28 10 	jmp	0x2050	; 0x2050 <__prologue_saves__+0x20>
    1ab4:	fe 01       	movw	r30, r28
    1ab6:	35 96       	adiw	r30, 0x05	; 5
    1ab8:	61 91       	ld	r22, Z+
    1aba:	71 91       	ld	r23, Z+
    1abc:	80 91 a1 01 	lds	r24, 0x01A1
    1ac0:	90 91 a2 01 	lds	r25, 0x01A2
    1ac4:	af 01       	movw	r20, r30
    1ac6:	0e 94 69 0d 	call	0x1ad2	; 0x1ad2 <vfprintf>
    1aca:	20 96       	adiw	r28, 0x00	; 0
    1acc:	e2 e0       	ldi	r30, 0x02	; 2
    1ace:	0c 94 44 10 	jmp	0x2088	; 0x2088 <__epilogue_restores__+0x20>

00001ad2 <vfprintf>:
    1ad2:	ad e0       	ldi	r26, 0x0D	; 13
    1ad4:	b0 e0       	ldi	r27, 0x00	; 0
    1ad6:	ef e6       	ldi	r30, 0x6F	; 111
    1ad8:	fd e0       	ldi	r31, 0x0D	; 13
    1ada:	0c 94 18 10 	jmp	0x2030	; 0x2030 <__prologue_saves__>
    1ade:	3c 01       	movw	r6, r24
    1ae0:	7d 87       	std	Y+13, r23	; 0x0d
    1ae2:	6c 87       	std	Y+12, r22	; 0x0c
    1ae4:	5a 01       	movw	r10, r20
    1ae6:	fc 01       	movw	r30, r24
    1ae8:	17 82       	std	Z+7, r1	; 0x07
    1aea:	16 82       	std	Z+6, r1	; 0x06
    1aec:	83 81       	ldd	r24, Z+3	; 0x03
    1aee:	81 ff       	sbrs	r24, 1
    1af0:	c8 c1       	rjmp	.+912    	; 0x1e82 <vfprintf+0x3b0>
    1af2:	2e 01       	movw	r4, r28
    1af4:	08 94       	sec
    1af6:	41 1c       	adc	r4, r1
    1af8:	51 1c       	adc	r5, r1
    1afa:	f3 01       	movw	r30, r6
    1afc:	93 81       	ldd	r25, Z+3	; 0x03
    1afe:	ec 85       	ldd	r30, Y+12	; 0x0c
    1b00:	fd 85       	ldd	r31, Y+13	; 0x0d
    1b02:	93 fd       	sbrc	r25, 3
    1b04:	85 91       	lpm	r24, Z+
    1b06:	93 ff       	sbrs	r25, 3
    1b08:	81 91       	ld	r24, Z+
    1b0a:	fd 87       	std	Y+13, r31	; 0x0d
    1b0c:	ec 87       	std	Y+12, r30	; 0x0c
    1b0e:	88 23       	and	r24, r24
    1b10:	09 f4       	brne	.+2      	; 0x1b14 <vfprintf+0x42>
    1b12:	b3 c1       	rjmp	.+870    	; 0x1e7a <vfprintf+0x3a8>
    1b14:	85 32       	cpi	r24, 0x25	; 37
    1b16:	41 f4       	brne	.+16     	; 0x1b28 <vfprintf+0x56>
    1b18:	93 fd       	sbrc	r25, 3
    1b1a:	85 91       	lpm	r24, Z+
    1b1c:	93 ff       	sbrs	r25, 3
    1b1e:	81 91       	ld	r24, Z+
    1b20:	fd 87       	std	Y+13, r31	; 0x0d
    1b22:	ec 87       	std	Y+12, r30	; 0x0c
    1b24:	85 32       	cpi	r24, 0x25	; 37
    1b26:	29 f4       	brne	.+10     	; 0x1b32 <vfprintf+0x60>
    1b28:	90 e0       	ldi	r25, 0x00	; 0
    1b2a:	b3 01       	movw	r22, r6
    1b2c:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <fputc>
    1b30:	e4 cf       	rjmp	.-56     	; 0x1afa <vfprintf+0x28>
    1b32:	ff 24       	eor	r15, r15
    1b34:	ee 24       	eor	r14, r14
    1b36:	10 e0       	ldi	r17, 0x00	; 0
    1b38:	10 32       	cpi	r17, 0x20	; 32
    1b3a:	b0 f4       	brcc	.+44     	; 0x1b68 <vfprintf+0x96>
    1b3c:	8b 32       	cpi	r24, 0x2B	; 43
    1b3e:	69 f0       	breq	.+26     	; 0x1b5a <vfprintf+0x88>
    1b40:	8c 32       	cpi	r24, 0x2C	; 44
    1b42:	28 f4       	brcc	.+10     	; 0x1b4e <vfprintf+0x7c>
    1b44:	80 32       	cpi	r24, 0x20	; 32
    1b46:	51 f0       	breq	.+20     	; 0x1b5c <vfprintf+0x8a>
    1b48:	83 32       	cpi	r24, 0x23	; 35
    1b4a:	71 f4       	brne	.+28     	; 0x1b68 <vfprintf+0x96>
    1b4c:	0b c0       	rjmp	.+22     	; 0x1b64 <vfprintf+0x92>
    1b4e:	8d 32       	cpi	r24, 0x2D	; 45
    1b50:	39 f0       	breq	.+14     	; 0x1b60 <vfprintf+0x8e>
    1b52:	80 33       	cpi	r24, 0x30	; 48
    1b54:	49 f4       	brne	.+18     	; 0x1b68 <vfprintf+0x96>
    1b56:	11 60       	ori	r17, 0x01	; 1
    1b58:	2c c0       	rjmp	.+88     	; 0x1bb2 <vfprintf+0xe0>
    1b5a:	12 60       	ori	r17, 0x02	; 2
    1b5c:	14 60       	ori	r17, 0x04	; 4
    1b5e:	29 c0       	rjmp	.+82     	; 0x1bb2 <vfprintf+0xe0>
    1b60:	18 60       	ori	r17, 0x08	; 8
    1b62:	27 c0       	rjmp	.+78     	; 0x1bb2 <vfprintf+0xe0>
    1b64:	10 61       	ori	r17, 0x10	; 16
    1b66:	25 c0       	rjmp	.+74     	; 0x1bb2 <vfprintf+0xe0>
    1b68:	17 fd       	sbrc	r17, 7
    1b6a:	2e c0       	rjmp	.+92     	; 0x1bc8 <vfprintf+0xf6>
    1b6c:	28 2f       	mov	r18, r24
    1b6e:	20 53       	subi	r18, 0x30	; 48
    1b70:	2a 30       	cpi	r18, 0x0A	; 10
    1b72:	98 f4       	brcc	.+38     	; 0x1b9a <vfprintf+0xc8>
    1b74:	16 ff       	sbrs	r17, 6
    1b76:	08 c0       	rjmp	.+16     	; 0x1b88 <vfprintf+0xb6>
    1b78:	8f 2d       	mov	r24, r15
    1b7a:	88 0f       	add	r24, r24
    1b7c:	f8 2e       	mov	r15, r24
    1b7e:	ff 0c       	add	r15, r15
    1b80:	ff 0c       	add	r15, r15
    1b82:	f8 0e       	add	r15, r24
    1b84:	f2 0e       	add	r15, r18
    1b86:	15 c0       	rjmp	.+42     	; 0x1bb2 <vfprintf+0xe0>
    1b88:	8e 2d       	mov	r24, r14
    1b8a:	88 0f       	add	r24, r24
    1b8c:	e8 2e       	mov	r14, r24
    1b8e:	ee 0c       	add	r14, r14
    1b90:	ee 0c       	add	r14, r14
    1b92:	e8 0e       	add	r14, r24
    1b94:	e2 0e       	add	r14, r18
    1b96:	10 62       	ori	r17, 0x20	; 32
    1b98:	0c c0       	rjmp	.+24     	; 0x1bb2 <vfprintf+0xe0>
    1b9a:	8e 32       	cpi	r24, 0x2E	; 46
    1b9c:	21 f4       	brne	.+8      	; 0x1ba6 <vfprintf+0xd4>
    1b9e:	16 fd       	sbrc	r17, 6
    1ba0:	6c c1       	rjmp	.+728    	; 0x1e7a <vfprintf+0x3a8>
    1ba2:	10 64       	ori	r17, 0x40	; 64
    1ba4:	06 c0       	rjmp	.+12     	; 0x1bb2 <vfprintf+0xe0>
    1ba6:	8c 36       	cpi	r24, 0x6C	; 108
    1ba8:	11 f4       	brne	.+4      	; 0x1bae <vfprintf+0xdc>
    1baa:	10 68       	ori	r17, 0x80	; 128
    1bac:	02 c0       	rjmp	.+4      	; 0x1bb2 <vfprintf+0xe0>
    1bae:	88 36       	cpi	r24, 0x68	; 104
    1bb0:	59 f4       	brne	.+22     	; 0x1bc8 <vfprintf+0xf6>
    1bb2:	ec 85       	ldd	r30, Y+12	; 0x0c
    1bb4:	fd 85       	ldd	r31, Y+13	; 0x0d
    1bb6:	93 fd       	sbrc	r25, 3
    1bb8:	85 91       	lpm	r24, Z+
    1bba:	93 ff       	sbrs	r25, 3
    1bbc:	81 91       	ld	r24, Z+
    1bbe:	fd 87       	std	Y+13, r31	; 0x0d
    1bc0:	ec 87       	std	Y+12, r30	; 0x0c
    1bc2:	88 23       	and	r24, r24
    1bc4:	09 f0       	breq	.+2      	; 0x1bc8 <vfprintf+0xf6>
    1bc6:	b8 cf       	rjmp	.-144    	; 0x1b38 <vfprintf+0x66>
    1bc8:	98 2f       	mov	r25, r24
    1bca:	95 54       	subi	r25, 0x45	; 69
    1bcc:	93 30       	cpi	r25, 0x03	; 3
    1bce:	18 f0       	brcs	.+6      	; 0x1bd6 <vfprintf+0x104>
    1bd0:	90 52       	subi	r25, 0x20	; 32
    1bd2:	93 30       	cpi	r25, 0x03	; 3
    1bd4:	38 f4       	brcc	.+14     	; 0x1be4 <vfprintf+0x112>
    1bd6:	24 e0       	ldi	r18, 0x04	; 4
    1bd8:	30 e0       	ldi	r19, 0x00	; 0
    1bda:	a2 0e       	add	r10, r18
    1bdc:	b3 1e       	adc	r11, r19
    1bde:	3f e3       	ldi	r19, 0x3F	; 63
    1be0:	39 83       	std	Y+1, r19	; 0x01
    1be2:	0f c0       	rjmp	.+30     	; 0x1c02 <vfprintf+0x130>
    1be4:	83 36       	cpi	r24, 0x63	; 99
    1be6:	31 f0       	breq	.+12     	; 0x1bf4 <vfprintf+0x122>
    1be8:	83 37       	cpi	r24, 0x73	; 115
    1bea:	81 f0       	breq	.+32     	; 0x1c0c <vfprintf+0x13a>
    1bec:	83 35       	cpi	r24, 0x53	; 83
    1bee:	09 f0       	breq	.+2      	; 0x1bf2 <vfprintf+0x120>
    1bf0:	5a c0       	rjmp	.+180    	; 0x1ca6 <vfprintf+0x1d4>
    1bf2:	22 c0       	rjmp	.+68     	; 0x1c38 <vfprintf+0x166>
    1bf4:	f5 01       	movw	r30, r10
    1bf6:	80 81       	ld	r24, Z
    1bf8:	89 83       	std	Y+1, r24	; 0x01
    1bfa:	22 e0       	ldi	r18, 0x02	; 2
    1bfc:	30 e0       	ldi	r19, 0x00	; 0
    1bfe:	a2 0e       	add	r10, r18
    1c00:	b3 1e       	adc	r11, r19
    1c02:	21 e0       	ldi	r18, 0x01	; 1
    1c04:	c2 2e       	mov	r12, r18
    1c06:	d1 2c       	mov	r13, r1
    1c08:	42 01       	movw	r8, r4
    1c0a:	14 c0       	rjmp	.+40     	; 0x1c34 <vfprintf+0x162>
    1c0c:	92 e0       	ldi	r25, 0x02	; 2
    1c0e:	29 2e       	mov	r2, r25
    1c10:	31 2c       	mov	r3, r1
    1c12:	2a 0c       	add	r2, r10
    1c14:	3b 1c       	adc	r3, r11
    1c16:	f5 01       	movw	r30, r10
    1c18:	80 80       	ld	r8, Z
    1c1a:	91 80       	ldd	r9, Z+1	; 0x01
    1c1c:	16 ff       	sbrs	r17, 6
    1c1e:	03 c0       	rjmp	.+6      	; 0x1c26 <vfprintf+0x154>
    1c20:	6f 2d       	mov	r22, r15
    1c22:	70 e0       	ldi	r23, 0x00	; 0
    1c24:	02 c0       	rjmp	.+4      	; 0x1c2a <vfprintf+0x158>
    1c26:	6f ef       	ldi	r22, 0xFF	; 255
    1c28:	7f ef       	ldi	r23, 0xFF	; 255
    1c2a:	c4 01       	movw	r24, r8
    1c2c:	0e 94 65 0f 	call	0x1eca	; 0x1eca <strnlen>
    1c30:	6c 01       	movw	r12, r24
    1c32:	51 01       	movw	r10, r2
    1c34:	1f 77       	andi	r17, 0x7F	; 127
    1c36:	15 c0       	rjmp	.+42     	; 0x1c62 <vfprintf+0x190>
    1c38:	82 e0       	ldi	r24, 0x02	; 2
    1c3a:	28 2e       	mov	r2, r24
    1c3c:	31 2c       	mov	r3, r1
    1c3e:	2a 0c       	add	r2, r10
    1c40:	3b 1c       	adc	r3, r11
    1c42:	f5 01       	movw	r30, r10
    1c44:	80 80       	ld	r8, Z
    1c46:	91 80       	ldd	r9, Z+1	; 0x01
    1c48:	16 ff       	sbrs	r17, 6
    1c4a:	03 c0       	rjmp	.+6      	; 0x1c52 <vfprintf+0x180>
    1c4c:	6f 2d       	mov	r22, r15
    1c4e:	70 e0       	ldi	r23, 0x00	; 0
    1c50:	02 c0       	rjmp	.+4      	; 0x1c56 <vfprintf+0x184>
    1c52:	6f ef       	ldi	r22, 0xFF	; 255
    1c54:	7f ef       	ldi	r23, 0xFF	; 255
    1c56:	c4 01       	movw	r24, r8
    1c58:	0e 94 5a 0f 	call	0x1eb4	; 0x1eb4 <strnlen_P>
    1c5c:	6c 01       	movw	r12, r24
    1c5e:	10 68       	ori	r17, 0x80	; 128
    1c60:	51 01       	movw	r10, r2
    1c62:	13 fd       	sbrc	r17, 3
    1c64:	1c c0       	rjmp	.+56     	; 0x1c9e <vfprintf+0x1cc>
    1c66:	06 c0       	rjmp	.+12     	; 0x1c74 <vfprintf+0x1a2>
    1c68:	80 e2       	ldi	r24, 0x20	; 32
    1c6a:	90 e0       	ldi	r25, 0x00	; 0
    1c6c:	b3 01       	movw	r22, r6
    1c6e:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <fputc>
    1c72:	ea 94       	dec	r14
    1c74:	8e 2d       	mov	r24, r14
    1c76:	90 e0       	ldi	r25, 0x00	; 0
    1c78:	c8 16       	cp	r12, r24
    1c7a:	d9 06       	cpc	r13, r25
    1c7c:	a8 f3       	brcs	.-22     	; 0x1c68 <vfprintf+0x196>
    1c7e:	0f c0       	rjmp	.+30     	; 0x1c9e <vfprintf+0x1cc>
    1c80:	f4 01       	movw	r30, r8
    1c82:	17 fd       	sbrc	r17, 7
    1c84:	85 91       	lpm	r24, Z+
    1c86:	17 ff       	sbrs	r17, 7
    1c88:	81 91       	ld	r24, Z+
    1c8a:	4f 01       	movw	r8, r30
    1c8c:	90 e0       	ldi	r25, 0x00	; 0
    1c8e:	b3 01       	movw	r22, r6
    1c90:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <fputc>
    1c94:	e1 10       	cpse	r14, r1
    1c96:	ea 94       	dec	r14
    1c98:	08 94       	sec
    1c9a:	c1 08       	sbc	r12, r1
    1c9c:	d1 08       	sbc	r13, r1
    1c9e:	c1 14       	cp	r12, r1
    1ca0:	d1 04       	cpc	r13, r1
    1ca2:	71 f7       	brne	.-36     	; 0x1c80 <vfprintf+0x1ae>
    1ca4:	e7 c0       	rjmp	.+462    	; 0x1e74 <vfprintf+0x3a2>
    1ca6:	84 36       	cpi	r24, 0x64	; 100
    1ca8:	11 f0       	breq	.+4      	; 0x1cae <vfprintf+0x1dc>
    1caa:	89 36       	cpi	r24, 0x69	; 105
    1cac:	51 f5       	brne	.+84     	; 0x1d02 <vfprintf+0x230>
    1cae:	f5 01       	movw	r30, r10
    1cb0:	17 ff       	sbrs	r17, 7
    1cb2:	07 c0       	rjmp	.+14     	; 0x1cc2 <vfprintf+0x1f0>
    1cb4:	80 81       	ld	r24, Z
    1cb6:	91 81       	ldd	r25, Z+1	; 0x01
    1cb8:	a2 81       	ldd	r26, Z+2	; 0x02
    1cba:	b3 81       	ldd	r27, Z+3	; 0x03
    1cbc:	24 e0       	ldi	r18, 0x04	; 4
    1cbe:	30 e0       	ldi	r19, 0x00	; 0
    1cc0:	08 c0       	rjmp	.+16     	; 0x1cd2 <vfprintf+0x200>
    1cc2:	80 81       	ld	r24, Z
    1cc4:	91 81       	ldd	r25, Z+1	; 0x01
    1cc6:	aa 27       	eor	r26, r26
    1cc8:	97 fd       	sbrc	r25, 7
    1cca:	a0 95       	com	r26
    1ccc:	ba 2f       	mov	r27, r26
    1cce:	22 e0       	ldi	r18, 0x02	; 2
    1cd0:	30 e0       	ldi	r19, 0x00	; 0
    1cd2:	a2 0e       	add	r10, r18
    1cd4:	b3 1e       	adc	r11, r19
    1cd6:	01 2f       	mov	r16, r17
    1cd8:	0f 76       	andi	r16, 0x6F	; 111
    1cda:	b7 ff       	sbrs	r27, 7
    1cdc:	08 c0       	rjmp	.+16     	; 0x1cee <vfprintf+0x21c>
    1cde:	b0 95       	com	r27
    1ce0:	a0 95       	com	r26
    1ce2:	90 95       	com	r25
    1ce4:	81 95       	neg	r24
    1ce6:	9f 4f       	sbci	r25, 0xFF	; 255
    1ce8:	af 4f       	sbci	r26, 0xFF	; 255
    1cea:	bf 4f       	sbci	r27, 0xFF	; 255
    1cec:	00 68       	ori	r16, 0x80	; 128
    1cee:	bc 01       	movw	r22, r24
    1cf0:	cd 01       	movw	r24, r26
    1cf2:	a2 01       	movw	r20, r4
    1cf4:	2a e0       	ldi	r18, 0x0A	; 10
    1cf6:	30 e0       	ldi	r19, 0x00	; 0
    1cf8:	0e 94 9c 0f 	call	0x1f38	; 0x1f38 <__ultoa_invert>
    1cfc:	d8 2e       	mov	r13, r24
    1cfe:	d4 18       	sub	r13, r4
    1d00:	3f c0       	rjmp	.+126    	; 0x1d80 <vfprintf+0x2ae>
    1d02:	85 37       	cpi	r24, 0x75	; 117
    1d04:	21 f4       	brne	.+8      	; 0x1d0e <vfprintf+0x23c>
    1d06:	1f 7e       	andi	r17, 0xEF	; 239
    1d08:	2a e0       	ldi	r18, 0x0A	; 10
    1d0a:	30 e0       	ldi	r19, 0x00	; 0
    1d0c:	20 c0       	rjmp	.+64     	; 0x1d4e <vfprintf+0x27c>
    1d0e:	19 7f       	andi	r17, 0xF9	; 249
    1d10:	8f 36       	cpi	r24, 0x6F	; 111
    1d12:	a9 f0       	breq	.+42     	; 0x1d3e <vfprintf+0x26c>
    1d14:	80 37       	cpi	r24, 0x70	; 112
    1d16:	20 f4       	brcc	.+8      	; 0x1d20 <vfprintf+0x24e>
    1d18:	88 35       	cpi	r24, 0x58	; 88
    1d1a:	09 f0       	breq	.+2      	; 0x1d1e <vfprintf+0x24c>
    1d1c:	ae c0       	rjmp	.+348    	; 0x1e7a <vfprintf+0x3a8>
    1d1e:	0b c0       	rjmp	.+22     	; 0x1d36 <vfprintf+0x264>
    1d20:	80 37       	cpi	r24, 0x70	; 112
    1d22:	21 f0       	breq	.+8      	; 0x1d2c <vfprintf+0x25a>
    1d24:	88 37       	cpi	r24, 0x78	; 120
    1d26:	09 f0       	breq	.+2      	; 0x1d2a <vfprintf+0x258>
    1d28:	a8 c0       	rjmp	.+336    	; 0x1e7a <vfprintf+0x3a8>
    1d2a:	01 c0       	rjmp	.+2      	; 0x1d2e <vfprintf+0x25c>
    1d2c:	10 61       	ori	r17, 0x10	; 16
    1d2e:	14 ff       	sbrs	r17, 4
    1d30:	09 c0       	rjmp	.+18     	; 0x1d44 <vfprintf+0x272>
    1d32:	14 60       	ori	r17, 0x04	; 4
    1d34:	07 c0       	rjmp	.+14     	; 0x1d44 <vfprintf+0x272>
    1d36:	14 ff       	sbrs	r17, 4
    1d38:	08 c0       	rjmp	.+16     	; 0x1d4a <vfprintf+0x278>
    1d3a:	16 60       	ori	r17, 0x06	; 6
    1d3c:	06 c0       	rjmp	.+12     	; 0x1d4a <vfprintf+0x278>
    1d3e:	28 e0       	ldi	r18, 0x08	; 8
    1d40:	30 e0       	ldi	r19, 0x00	; 0
    1d42:	05 c0       	rjmp	.+10     	; 0x1d4e <vfprintf+0x27c>
    1d44:	20 e1       	ldi	r18, 0x10	; 16
    1d46:	30 e0       	ldi	r19, 0x00	; 0
    1d48:	02 c0       	rjmp	.+4      	; 0x1d4e <vfprintf+0x27c>
    1d4a:	20 e1       	ldi	r18, 0x10	; 16
    1d4c:	32 e0       	ldi	r19, 0x02	; 2
    1d4e:	f5 01       	movw	r30, r10
    1d50:	17 ff       	sbrs	r17, 7
    1d52:	07 c0       	rjmp	.+14     	; 0x1d62 <vfprintf+0x290>
    1d54:	60 81       	ld	r22, Z
    1d56:	71 81       	ldd	r23, Z+1	; 0x01
    1d58:	82 81       	ldd	r24, Z+2	; 0x02
    1d5a:	93 81       	ldd	r25, Z+3	; 0x03
    1d5c:	44 e0       	ldi	r20, 0x04	; 4
    1d5e:	50 e0       	ldi	r21, 0x00	; 0
    1d60:	06 c0       	rjmp	.+12     	; 0x1d6e <vfprintf+0x29c>
    1d62:	60 81       	ld	r22, Z
    1d64:	71 81       	ldd	r23, Z+1	; 0x01
    1d66:	80 e0       	ldi	r24, 0x00	; 0
    1d68:	90 e0       	ldi	r25, 0x00	; 0
    1d6a:	42 e0       	ldi	r20, 0x02	; 2
    1d6c:	50 e0       	ldi	r21, 0x00	; 0
    1d6e:	a4 0e       	add	r10, r20
    1d70:	b5 1e       	adc	r11, r21
    1d72:	a2 01       	movw	r20, r4
    1d74:	0e 94 9c 0f 	call	0x1f38	; 0x1f38 <__ultoa_invert>
    1d78:	d8 2e       	mov	r13, r24
    1d7a:	d4 18       	sub	r13, r4
    1d7c:	01 2f       	mov	r16, r17
    1d7e:	0f 77       	andi	r16, 0x7F	; 127
    1d80:	06 ff       	sbrs	r16, 6
    1d82:	09 c0       	rjmp	.+18     	; 0x1d96 <vfprintf+0x2c4>
    1d84:	0e 7f       	andi	r16, 0xFE	; 254
    1d86:	df 14       	cp	r13, r15
    1d88:	30 f4       	brcc	.+12     	; 0x1d96 <vfprintf+0x2c4>
    1d8a:	04 ff       	sbrs	r16, 4
    1d8c:	06 c0       	rjmp	.+12     	; 0x1d9a <vfprintf+0x2c8>
    1d8e:	02 fd       	sbrc	r16, 2
    1d90:	04 c0       	rjmp	.+8      	; 0x1d9a <vfprintf+0x2c8>
    1d92:	0f 7e       	andi	r16, 0xEF	; 239
    1d94:	02 c0       	rjmp	.+4      	; 0x1d9a <vfprintf+0x2c8>
    1d96:	1d 2d       	mov	r17, r13
    1d98:	01 c0       	rjmp	.+2      	; 0x1d9c <vfprintf+0x2ca>
    1d9a:	1f 2d       	mov	r17, r15
    1d9c:	80 2f       	mov	r24, r16
    1d9e:	90 e0       	ldi	r25, 0x00	; 0
    1da0:	04 ff       	sbrs	r16, 4
    1da2:	0c c0       	rjmp	.+24     	; 0x1dbc <vfprintf+0x2ea>
    1da4:	fe 01       	movw	r30, r28
    1da6:	ed 0d       	add	r30, r13
    1da8:	f1 1d       	adc	r31, r1
    1daa:	20 81       	ld	r18, Z
    1dac:	20 33       	cpi	r18, 0x30	; 48
    1dae:	11 f4       	brne	.+4      	; 0x1db4 <vfprintf+0x2e2>
    1db0:	09 7e       	andi	r16, 0xE9	; 233
    1db2:	09 c0       	rjmp	.+18     	; 0x1dc6 <vfprintf+0x2f4>
    1db4:	02 ff       	sbrs	r16, 2
    1db6:	06 c0       	rjmp	.+12     	; 0x1dc4 <vfprintf+0x2f2>
    1db8:	1e 5f       	subi	r17, 0xFE	; 254
    1dba:	05 c0       	rjmp	.+10     	; 0x1dc6 <vfprintf+0x2f4>
    1dbc:	86 78       	andi	r24, 0x86	; 134
    1dbe:	90 70       	andi	r25, 0x00	; 0
    1dc0:	00 97       	sbiw	r24, 0x00	; 0
    1dc2:	09 f0       	breq	.+2      	; 0x1dc6 <vfprintf+0x2f4>
    1dc4:	1f 5f       	subi	r17, 0xFF	; 255
    1dc6:	80 2e       	mov	r8, r16
    1dc8:	99 24       	eor	r9, r9
    1dca:	03 fd       	sbrc	r16, 3
    1dcc:	12 c0       	rjmp	.+36     	; 0x1df2 <vfprintf+0x320>
    1dce:	00 ff       	sbrs	r16, 0
    1dd0:	0d c0       	rjmp	.+26     	; 0x1dec <vfprintf+0x31a>
    1dd2:	fd 2c       	mov	r15, r13
    1dd4:	1e 15       	cp	r17, r14
    1dd6:	50 f4       	brcc	.+20     	; 0x1dec <vfprintf+0x31a>
    1dd8:	fe 0c       	add	r15, r14
    1dda:	f1 1a       	sub	r15, r17
    1ddc:	1e 2d       	mov	r17, r14
    1dde:	06 c0       	rjmp	.+12     	; 0x1dec <vfprintf+0x31a>
    1de0:	80 e2       	ldi	r24, 0x20	; 32
    1de2:	90 e0       	ldi	r25, 0x00	; 0
    1de4:	b3 01       	movw	r22, r6
    1de6:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <fputc>
    1dea:	1f 5f       	subi	r17, 0xFF	; 255
    1dec:	1e 15       	cp	r17, r14
    1dee:	c0 f3       	brcs	.-16     	; 0x1de0 <vfprintf+0x30e>
    1df0:	04 c0       	rjmp	.+8      	; 0x1dfa <vfprintf+0x328>
    1df2:	1e 15       	cp	r17, r14
    1df4:	10 f4       	brcc	.+4      	; 0x1dfa <vfprintf+0x328>
    1df6:	e1 1a       	sub	r14, r17
    1df8:	01 c0       	rjmp	.+2      	; 0x1dfc <vfprintf+0x32a>
    1dfa:	ee 24       	eor	r14, r14
    1dfc:	84 fe       	sbrs	r8, 4
    1dfe:	0f c0       	rjmp	.+30     	; 0x1e1e <vfprintf+0x34c>
    1e00:	80 e3       	ldi	r24, 0x30	; 48
    1e02:	90 e0       	ldi	r25, 0x00	; 0
    1e04:	b3 01       	movw	r22, r6
    1e06:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <fputc>
    1e0a:	82 fe       	sbrs	r8, 2
    1e0c:	1f c0       	rjmp	.+62     	; 0x1e4c <vfprintf+0x37a>
    1e0e:	81 fe       	sbrs	r8, 1
    1e10:	03 c0       	rjmp	.+6      	; 0x1e18 <vfprintf+0x346>
    1e12:	88 e5       	ldi	r24, 0x58	; 88
    1e14:	90 e0       	ldi	r25, 0x00	; 0
    1e16:	10 c0       	rjmp	.+32     	; 0x1e38 <vfprintf+0x366>
    1e18:	88 e7       	ldi	r24, 0x78	; 120
    1e1a:	90 e0       	ldi	r25, 0x00	; 0
    1e1c:	0d c0       	rjmp	.+26     	; 0x1e38 <vfprintf+0x366>
    1e1e:	c4 01       	movw	r24, r8
    1e20:	86 78       	andi	r24, 0x86	; 134
    1e22:	90 70       	andi	r25, 0x00	; 0
    1e24:	00 97       	sbiw	r24, 0x00	; 0
    1e26:	91 f0       	breq	.+36     	; 0x1e4c <vfprintf+0x37a>
    1e28:	81 fc       	sbrc	r8, 1
    1e2a:	02 c0       	rjmp	.+4      	; 0x1e30 <vfprintf+0x35e>
    1e2c:	80 e2       	ldi	r24, 0x20	; 32
    1e2e:	01 c0       	rjmp	.+2      	; 0x1e32 <vfprintf+0x360>
    1e30:	8b e2       	ldi	r24, 0x2B	; 43
    1e32:	07 fd       	sbrc	r16, 7
    1e34:	8d e2       	ldi	r24, 0x2D	; 45
    1e36:	90 e0       	ldi	r25, 0x00	; 0
    1e38:	b3 01       	movw	r22, r6
    1e3a:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <fputc>
    1e3e:	06 c0       	rjmp	.+12     	; 0x1e4c <vfprintf+0x37a>
    1e40:	80 e3       	ldi	r24, 0x30	; 48
    1e42:	90 e0       	ldi	r25, 0x00	; 0
    1e44:	b3 01       	movw	r22, r6
    1e46:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <fputc>
    1e4a:	fa 94       	dec	r15
    1e4c:	df 14       	cp	r13, r15
    1e4e:	c0 f3       	brcs	.-16     	; 0x1e40 <vfprintf+0x36e>
    1e50:	da 94       	dec	r13
    1e52:	f2 01       	movw	r30, r4
    1e54:	ed 0d       	add	r30, r13
    1e56:	f1 1d       	adc	r31, r1
    1e58:	80 81       	ld	r24, Z
    1e5a:	90 e0       	ldi	r25, 0x00	; 0
    1e5c:	b3 01       	movw	r22, r6
    1e5e:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <fputc>
    1e62:	dd 20       	and	r13, r13
    1e64:	a9 f7       	brne	.-22     	; 0x1e50 <vfprintf+0x37e>
    1e66:	06 c0       	rjmp	.+12     	; 0x1e74 <vfprintf+0x3a2>
    1e68:	80 e2       	ldi	r24, 0x20	; 32
    1e6a:	90 e0       	ldi	r25, 0x00	; 0
    1e6c:	b3 01       	movw	r22, r6
    1e6e:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <fputc>
    1e72:	ea 94       	dec	r14
    1e74:	ee 20       	and	r14, r14
    1e76:	c1 f7       	brne	.-16     	; 0x1e68 <vfprintf+0x396>
    1e78:	40 ce       	rjmp	.-896    	; 0x1afa <vfprintf+0x28>
    1e7a:	f3 01       	movw	r30, r6
    1e7c:	86 81       	ldd	r24, Z+6	; 0x06
    1e7e:	97 81       	ldd	r25, Z+7	; 0x07
    1e80:	02 c0       	rjmp	.+4      	; 0x1e86 <vfprintf+0x3b4>
    1e82:	8f ef       	ldi	r24, 0xFF	; 255
    1e84:	9f ef       	ldi	r25, 0xFF	; 255
    1e86:	2d 96       	adiw	r28, 0x0d	; 13
    1e88:	e2 e1       	ldi	r30, 0x12	; 18
    1e8a:	0c 94 34 10 	jmp	0x2068	; 0x2068 <__epilogue_restores__>

00001e8e <__eerd_dword_m644p>:
    1e8e:	a6 e1       	ldi	r26, 0x16	; 22
    1e90:	b0 e0       	ldi	r27, 0x00	; 0
    1e92:	44 e0       	ldi	r20, 0x04	; 4
    1e94:	50 e0       	ldi	r21, 0x00	; 0
    1e96:	0c 94 fc 0f 	jmp	0x1ff8	; 0x1ff8 <__eerd_blraw_m644p>

00001e9a <__eewr_dword_m644p>:
    1e9a:	24 2f       	mov	r18, r20
    1e9c:	0e 94 0b 10 	call	0x2016	; 0x2016 <__eewr_r18_m644p>
    1ea0:	25 2f       	mov	r18, r21
    1ea2:	0e 94 0b 10 	call	0x2016	; 0x2016 <__eewr_r18_m644p>
    1ea6:	0c 94 55 0f 	jmp	0x1eaa	; 0x1eaa <__eewr_word_m644p>

00001eaa <__eewr_word_m644p>:
    1eaa:	0e 94 0a 10 	call	0x2014	; 0x2014 <__eewr_byte_m644p>
    1eae:	27 2f       	mov	r18, r23
    1eb0:	0c 94 0b 10 	jmp	0x2016	; 0x2016 <__eewr_r18_m644p>

00001eb4 <strnlen_P>:
    1eb4:	fc 01       	movw	r30, r24
    1eb6:	05 90       	lpm	r0, Z+
    1eb8:	61 50       	subi	r22, 0x01	; 1
    1eba:	70 40       	sbci	r23, 0x00	; 0
    1ebc:	01 10       	cpse	r0, r1
    1ebe:	d8 f7       	brcc	.-10     	; 0x1eb6 <strnlen_P+0x2>
    1ec0:	80 95       	com	r24
    1ec2:	90 95       	com	r25
    1ec4:	8e 0f       	add	r24, r30
    1ec6:	9f 1f       	adc	r25, r31
    1ec8:	08 95       	ret

00001eca <strnlen>:
    1eca:	fc 01       	movw	r30, r24
    1ecc:	61 50       	subi	r22, 0x01	; 1
    1ece:	70 40       	sbci	r23, 0x00	; 0
    1ed0:	01 90       	ld	r0, Z+
    1ed2:	01 10       	cpse	r0, r1
    1ed4:	d8 f7       	brcc	.-10     	; 0x1ecc <strnlen+0x2>
    1ed6:	80 95       	com	r24
    1ed8:	90 95       	com	r25
    1eda:	8e 0f       	add	r24, r30
    1edc:	9f 1f       	adc	r25, r31
    1ede:	08 95       	ret

00001ee0 <fputc>:
    1ee0:	0f 93       	push	r16
    1ee2:	1f 93       	push	r17
    1ee4:	cf 93       	push	r28
    1ee6:	df 93       	push	r29
    1ee8:	8c 01       	movw	r16, r24
    1eea:	eb 01       	movw	r28, r22
    1eec:	8b 81       	ldd	r24, Y+3	; 0x03
    1eee:	81 ff       	sbrs	r24, 1
    1ef0:	1b c0       	rjmp	.+54     	; 0x1f28 <fputc+0x48>
    1ef2:	82 ff       	sbrs	r24, 2
    1ef4:	0d c0       	rjmp	.+26     	; 0x1f10 <fputc+0x30>
    1ef6:	2e 81       	ldd	r18, Y+6	; 0x06
    1ef8:	3f 81       	ldd	r19, Y+7	; 0x07
    1efa:	8c 81       	ldd	r24, Y+4	; 0x04
    1efc:	9d 81       	ldd	r25, Y+5	; 0x05
    1efe:	28 17       	cp	r18, r24
    1f00:	39 07       	cpc	r19, r25
    1f02:	64 f4       	brge	.+24     	; 0x1f1c <fputc+0x3c>
    1f04:	e8 81       	ld	r30, Y
    1f06:	f9 81       	ldd	r31, Y+1	; 0x01
    1f08:	01 93       	st	Z+, r16
    1f0a:	f9 83       	std	Y+1, r31	; 0x01
    1f0c:	e8 83       	st	Y, r30
    1f0e:	06 c0       	rjmp	.+12     	; 0x1f1c <fputc+0x3c>
    1f10:	e8 85       	ldd	r30, Y+8	; 0x08
    1f12:	f9 85       	ldd	r31, Y+9	; 0x09
    1f14:	80 2f       	mov	r24, r16
    1f16:	09 95       	icall
    1f18:	00 97       	sbiw	r24, 0x00	; 0
    1f1a:	31 f4       	brne	.+12     	; 0x1f28 <fputc+0x48>
    1f1c:	8e 81       	ldd	r24, Y+6	; 0x06
    1f1e:	9f 81       	ldd	r25, Y+7	; 0x07
    1f20:	01 96       	adiw	r24, 0x01	; 1
    1f22:	9f 83       	std	Y+7, r25	; 0x07
    1f24:	8e 83       	std	Y+6, r24	; 0x06
    1f26:	02 c0       	rjmp	.+4      	; 0x1f2c <fputc+0x4c>
    1f28:	0f ef       	ldi	r16, 0xFF	; 255
    1f2a:	1f ef       	ldi	r17, 0xFF	; 255
    1f2c:	c8 01       	movw	r24, r16
    1f2e:	df 91       	pop	r29
    1f30:	cf 91       	pop	r28
    1f32:	1f 91       	pop	r17
    1f34:	0f 91       	pop	r16
    1f36:	08 95       	ret

00001f38 <__ultoa_invert>:
    1f38:	fa 01       	movw	r30, r20
    1f3a:	aa 27       	eor	r26, r26
    1f3c:	28 30       	cpi	r18, 0x08	; 8
    1f3e:	51 f1       	breq	.+84     	; 0x1f94 <__ultoa_invert+0x5c>
    1f40:	20 31       	cpi	r18, 0x10	; 16
    1f42:	81 f1       	breq	.+96     	; 0x1fa4 <__ultoa_invert+0x6c>
    1f44:	e8 94       	clt
    1f46:	6f 93       	push	r22
    1f48:	6e 7f       	andi	r22, 0xFE	; 254
    1f4a:	6e 5f       	subi	r22, 0xFE	; 254
    1f4c:	7f 4f       	sbci	r23, 0xFF	; 255
    1f4e:	8f 4f       	sbci	r24, 0xFF	; 255
    1f50:	9f 4f       	sbci	r25, 0xFF	; 255
    1f52:	af 4f       	sbci	r26, 0xFF	; 255
    1f54:	b1 e0       	ldi	r27, 0x01	; 1
    1f56:	3e d0       	rcall	.+124    	; 0x1fd4 <__ultoa_invert+0x9c>
    1f58:	b4 e0       	ldi	r27, 0x04	; 4
    1f5a:	3c d0       	rcall	.+120    	; 0x1fd4 <__ultoa_invert+0x9c>
    1f5c:	67 0f       	add	r22, r23
    1f5e:	78 1f       	adc	r23, r24
    1f60:	89 1f       	adc	r24, r25
    1f62:	9a 1f       	adc	r25, r26
    1f64:	a1 1d       	adc	r26, r1
    1f66:	68 0f       	add	r22, r24
    1f68:	79 1f       	adc	r23, r25
    1f6a:	8a 1f       	adc	r24, r26
    1f6c:	91 1d       	adc	r25, r1
    1f6e:	a1 1d       	adc	r26, r1
    1f70:	6a 0f       	add	r22, r26
    1f72:	71 1d       	adc	r23, r1
    1f74:	81 1d       	adc	r24, r1
    1f76:	91 1d       	adc	r25, r1
    1f78:	a1 1d       	adc	r26, r1
    1f7a:	20 d0       	rcall	.+64     	; 0x1fbc <__ultoa_invert+0x84>
    1f7c:	09 f4       	brne	.+2      	; 0x1f80 <__ultoa_invert+0x48>
    1f7e:	68 94       	set
    1f80:	3f 91       	pop	r19
    1f82:	2a e0       	ldi	r18, 0x0A	; 10
    1f84:	26 9f       	mul	r18, r22
    1f86:	11 24       	eor	r1, r1
    1f88:	30 19       	sub	r19, r0
    1f8a:	30 5d       	subi	r19, 0xD0	; 208
    1f8c:	31 93       	st	Z+, r19
    1f8e:	de f6       	brtc	.-74     	; 0x1f46 <__ultoa_invert+0xe>
    1f90:	cf 01       	movw	r24, r30
    1f92:	08 95       	ret
    1f94:	46 2f       	mov	r20, r22
    1f96:	47 70       	andi	r20, 0x07	; 7
    1f98:	40 5d       	subi	r20, 0xD0	; 208
    1f9a:	41 93       	st	Z+, r20
    1f9c:	b3 e0       	ldi	r27, 0x03	; 3
    1f9e:	0f d0       	rcall	.+30     	; 0x1fbe <__ultoa_invert+0x86>
    1fa0:	c9 f7       	brne	.-14     	; 0x1f94 <__ultoa_invert+0x5c>
    1fa2:	f6 cf       	rjmp	.-20     	; 0x1f90 <__ultoa_invert+0x58>
    1fa4:	46 2f       	mov	r20, r22
    1fa6:	4f 70       	andi	r20, 0x0F	; 15
    1fa8:	40 5d       	subi	r20, 0xD0	; 208
    1faa:	4a 33       	cpi	r20, 0x3A	; 58
    1fac:	18 f0       	brcs	.+6      	; 0x1fb4 <__ultoa_invert+0x7c>
    1fae:	49 5d       	subi	r20, 0xD9	; 217
    1fb0:	31 fd       	sbrc	r19, 1
    1fb2:	40 52       	subi	r20, 0x20	; 32
    1fb4:	41 93       	st	Z+, r20
    1fb6:	02 d0       	rcall	.+4      	; 0x1fbc <__ultoa_invert+0x84>
    1fb8:	a9 f7       	brne	.-22     	; 0x1fa4 <__ultoa_invert+0x6c>
    1fba:	ea cf       	rjmp	.-44     	; 0x1f90 <__ultoa_invert+0x58>
    1fbc:	b4 e0       	ldi	r27, 0x04	; 4
    1fbe:	a6 95       	lsr	r26
    1fc0:	97 95       	ror	r25
    1fc2:	87 95       	ror	r24
    1fc4:	77 95       	ror	r23
    1fc6:	67 95       	ror	r22
    1fc8:	ba 95       	dec	r27
    1fca:	c9 f7       	brne	.-14     	; 0x1fbe <__ultoa_invert+0x86>
    1fcc:	00 97       	sbiw	r24, 0x00	; 0
    1fce:	61 05       	cpc	r22, r1
    1fd0:	71 05       	cpc	r23, r1
    1fd2:	08 95       	ret
    1fd4:	9b 01       	movw	r18, r22
    1fd6:	ac 01       	movw	r20, r24
    1fd8:	0a 2e       	mov	r0, r26
    1fda:	06 94       	lsr	r0
    1fdc:	57 95       	ror	r21
    1fde:	47 95       	ror	r20
    1fe0:	37 95       	ror	r19
    1fe2:	27 95       	ror	r18
    1fe4:	ba 95       	dec	r27
    1fe6:	c9 f7       	brne	.-14     	; 0x1fda <__ultoa_invert+0xa2>
    1fe8:	62 0f       	add	r22, r18
    1fea:	73 1f       	adc	r23, r19
    1fec:	84 1f       	adc	r24, r20
    1fee:	95 1f       	adc	r25, r21
    1ff0:	a0 1d       	adc	r26, r0
    1ff2:	08 95       	ret

00001ff4 <__eerd_block_m644p>:
    1ff4:	dc 01       	movw	r26, r24
    1ff6:	cb 01       	movw	r24, r22

00001ff8 <__eerd_blraw_m644p>:
    1ff8:	fc 01       	movw	r30, r24
    1ffa:	f9 99       	sbic	0x1f, 1	; 31
    1ffc:	fe cf       	rjmp	.-4      	; 0x1ffa <__eerd_blraw_m644p+0x2>
    1ffe:	06 c0       	rjmp	.+12     	; 0x200c <__eerd_blraw_m644p+0x14>
    2000:	f2 bd       	out	0x22, r31	; 34
    2002:	e1 bd       	out	0x21, r30	; 33
    2004:	f8 9a       	sbi	0x1f, 0	; 31
    2006:	31 96       	adiw	r30, 0x01	; 1
    2008:	00 b4       	in	r0, 0x20	; 32
    200a:	0d 92       	st	X+, r0
    200c:	41 50       	subi	r20, 0x01	; 1
    200e:	50 40       	sbci	r21, 0x00	; 0
    2010:	b8 f7       	brcc	.-18     	; 0x2000 <__eerd_blraw_m644p+0x8>
    2012:	08 95       	ret

00002014 <__eewr_byte_m644p>:
    2014:	26 2f       	mov	r18, r22

00002016 <__eewr_r18_m644p>:
    2016:	f9 99       	sbic	0x1f, 1	; 31
    2018:	fe cf       	rjmp	.-4      	; 0x2016 <__eewr_r18_m644p>
    201a:	1f ba       	out	0x1f, r1	; 31
    201c:	92 bd       	out	0x22, r25	; 34
    201e:	81 bd       	out	0x21, r24	; 33
    2020:	20 bd       	out	0x20, r18	; 32
    2022:	0f b6       	in	r0, 0x3f	; 63
    2024:	f8 94       	cli
    2026:	fa 9a       	sbi	0x1f, 2	; 31
    2028:	f9 9a       	sbi	0x1f, 1	; 31
    202a:	0f be       	out	0x3f, r0	; 63
    202c:	01 96       	adiw	r24, 0x01	; 1
    202e:	08 95       	ret

00002030 <__prologue_saves__>:
    2030:	2f 92       	push	r2
    2032:	3f 92       	push	r3
    2034:	4f 92       	push	r4
    2036:	5f 92       	push	r5
    2038:	6f 92       	push	r6
    203a:	7f 92       	push	r7
    203c:	8f 92       	push	r8
    203e:	9f 92       	push	r9
    2040:	af 92       	push	r10
    2042:	bf 92       	push	r11
    2044:	cf 92       	push	r12
    2046:	df 92       	push	r13
    2048:	ef 92       	push	r14
    204a:	ff 92       	push	r15
    204c:	0f 93       	push	r16
    204e:	1f 93       	push	r17
    2050:	cf 93       	push	r28
    2052:	df 93       	push	r29
    2054:	cd b7       	in	r28, 0x3d	; 61
    2056:	de b7       	in	r29, 0x3e	; 62
    2058:	ca 1b       	sub	r28, r26
    205a:	db 0b       	sbc	r29, r27
    205c:	0f b6       	in	r0, 0x3f	; 63
    205e:	f8 94       	cli
    2060:	de bf       	out	0x3e, r29	; 62
    2062:	0f be       	out	0x3f, r0	; 63
    2064:	cd bf       	out	0x3d, r28	; 61
    2066:	09 94       	ijmp

00002068 <__epilogue_restores__>:
    2068:	2a 88       	ldd	r2, Y+18	; 0x12
    206a:	39 88       	ldd	r3, Y+17	; 0x11
    206c:	48 88       	ldd	r4, Y+16	; 0x10
    206e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2070:	6e 84       	ldd	r6, Y+14	; 0x0e
    2072:	7d 84       	ldd	r7, Y+13	; 0x0d
    2074:	8c 84       	ldd	r8, Y+12	; 0x0c
    2076:	9b 84       	ldd	r9, Y+11	; 0x0b
    2078:	aa 84       	ldd	r10, Y+10	; 0x0a
    207a:	b9 84       	ldd	r11, Y+9	; 0x09
    207c:	c8 84       	ldd	r12, Y+8	; 0x08
    207e:	df 80       	ldd	r13, Y+7	; 0x07
    2080:	ee 80       	ldd	r14, Y+6	; 0x06
    2082:	fd 80       	ldd	r15, Y+5	; 0x05
    2084:	0c 81       	ldd	r16, Y+4	; 0x04
    2086:	1b 81       	ldd	r17, Y+3	; 0x03
    2088:	aa 81       	ldd	r26, Y+2	; 0x02
    208a:	b9 81       	ldd	r27, Y+1	; 0x01
    208c:	ce 0f       	add	r28, r30
    208e:	d1 1d       	adc	r29, r1
    2090:	0f b6       	in	r0, 0x3f	; 63
    2092:	f8 94       	cli
    2094:	de bf       	out	0x3e, r29	; 62
    2096:	0f be       	out	0x3f, r0	; 63
    2098:	cd bf       	out	0x3d, r28	; 61
    209a:	ed 01       	movw	r28, r26
    209c:	08 95       	ret

0000209e <_exit>:
    209e:	f8 94       	cli

000020a0 <__stop_program>:
    20a0:	ff cf       	rjmp	.-2      	; 0x20a0 <__stop_program>
