Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/ --output-directory=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.sopcinfo --report-file=html:C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.html --report-file=sip:C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/de2_70.sip --report-file=csv:C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.csv --report-file=spd:C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.spd --report-file=cmp:C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C70F896C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.qsys
Progress: Loading QSYS/de2_70.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding Clock_Signals [altera_up_clocks 13.0]
Progress: Parameterizing module Clock_Signals
Progress: Adding nios2_processor [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_processor
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding Pixel_Buffer_DMA [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module Pixel_Buffer_DMA
Progress: Adding Video_RGB_Resampler_1 [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_RGB_Resampler_1
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding Video_Scaler_1 [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_Scaler_1
Progress: Adding Pixel_Buffer [altera_up_avalon_sram 13.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding clock_bridge [altera_clock_bridge 13.0]
Progress: Parameterizing module clock_bridge
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module AV_Config
Progress: Adding Video_In_Decoder [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Video_In_Decoder
Progress: Adding Video_Bayer_Pattern_Resampler [altera_up_avalon_video_bayer_resampler 13.0]
Progress: Parameterizing module Video_Bayer_Pattern_Resampler
Progress: Adding Video_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Video_Clipper
Progress: Adding Video_Scaler_0 [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_Scaler_0
Progress: Adding Video_RGB_Resampler_0 [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_RGB_Resampler_0
Progress: Adding Video_DMA [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Video_DMA
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de2_70.Video_RGB_Resampler_1: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: de2_70.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: de2_70.Video_Scaler_1: Change in Resolution: 320 x 240 -> 640 x 480
Info: de2_70.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: de2_70.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: de2_70.Video_In_Decoder: Video In Stream: Format: 2592 x 1944 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)
Info: de2_70.Video_Bayer_Pattern_Resampler: Change in Resolution: 2592 x 1944 -> 1296 x 972
Info: de2_70.Video_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960
Info: de2_70.Video_Scaler_0: Change in Resolution: 1280 x 960 -> 320 x 240
Info: de2_70.Video_RGB_Resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Warning: de2_70.AV_Config: AV_Config.avalon_av_config_slave must be connected to an Avalon-MM master
Warning: de2_70.Video_DMA: Video_DMA.avalon_dma_control_slave must be connected to an Avalon-MM master
Info: de2_70: Generating de2_70 "de2_70" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 21 modules, 85 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 32 modules, 129 connections
Info: merlin_domain_transform: After transform: 52 modules, 261 connections
Info: merlin_router_transform: After transform: 63 modules, 305 connections
Info: merlin_traffic_limiter_transform: After transform: 66 modules, 320 connections
Info: merlin_burst_transform: After transform: 67 modules, 324 connections
Info: reset_adaptation_transform: After transform: 70 modules, 257 connections
Info: merlin_network_to_switch_transform: After transform: 91 modules, 305 connections
Info: merlin_width_transform: After transform: 103 modules, 341 connections
Info: limiter_update_transform: After transform: 103 modules, 344 connections
Info: merlin_mm_transform: After transform: 103 modules, 344 connections
Info: merlin_interrupt_mapper_transform: After transform: 104 modules, 347 connections
Info: Clock_Signals: Starting Generation of Required Clocks for DE-Series Boards
Info: Clock_Signals: "de2_70" instantiated altera_up_clocks "Clock_Signals"
Info: nios2_processor: Starting RTL generation for module 'de2_70_nios2_processor'
Info: nios2_processor:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=de2_70_nios2_processor --dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0002_nios2_processor_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0002_nios2_processor_gen//de2_70_nios2_processor_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0002_nios2_processor_gen/    --bogus  ]
Info: nios2_processor: # 2019.01.15 11:00:18 (*) Starting Nios II generation
Info: nios2_processor: # 2019.01.15 11:00:18 (*)   Checking for plaintext license.
Info: nios2_processor: # 2019.01.15 11:00:18 (*)   Plaintext license not found.
Info: nios2_processor: # 2019.01.15 11:00:18 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_processor: # 2019.01.15 11:00:18 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_processor: # 2019.01.15 11:00:18 (*)   Elaborating CPU configuration settings
Info: nios2_processor: # 2019.01.15 11:00:18 (*)   Creating all objects for CPU
Info: nios2_processor: # 2019.01.15 11:00:18 (*)     Testbench
Info: nios2_processor: # 2019.01.15 11:00:19 (*)     Instruction decoding
Info: nios2_processor: # 2019.01.15 11:00:19 (*)       Instruction fields
Info: nios2_processor: # 2019.01.15 11:00:19 (*)       Instruction decodes
Info: nios2_processor: # 2019.01.15 11:00:19 (*)       Signals for RTL simulation waveforms
Info: nios2_processor: # 2019.01.15 11:00:19 (*)       Instruction controls
Info: nios2_processor: # 2019.01.15 11:00:19 (*)     Pipeline frontend
Info: nios2_processor: # 2019.01.15 11:00:19 (*)     Pipeline backend
Info: nios2_processor: # 2019.01.15 11:00:21 (*)   Creating 'C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0002_nios2_processor_gen//de2_70_nios2_processor_nios2_waves.do'
Info: nios2_processor: # 2019.01.15 11:00:21 (*)   Generating RTL from CPU objects
Info: nios2_processor: # 2019.01.15 11:00:26 (*)   Creating encrypted RTL
Info: nios2_processor: # 2019.01.15 11:00:28 (*)   Creating IP functional simulation model
Info: nios2_processor: # 2019.01.15 11:00:36 (*) Done Nios II generation
Info: nios2_processor: Done RTL generation for module 'de2_70_nios2_processor'
Info: nios2_processor: "de2_70" instantiated altera_nios2_qsys "nios2_processor"
Info: Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: Dual_Clock_FIFO: "de2_70" instantiated altera_up_avalon_video_dual_clock_buffer "Dual_Clock_FIFO"
Info: Pixel_Buffer_DMA: Starting Generation of VGA Pixel Buffer
Info: Pixel_Buffer_DMA: "de2_70" instantiated altera_up_avalon_video_pixel_buffer_dma "Pixel_Buffer_DMA"
Info: Video_RGB_Resampler_1: Starting Generation of Video RGB Resampler
Info: Video_RGB_Resampler_1: "de2_70" instantiated altera_up_avalon_video_rgb_resampler "Video_RGB_Resampler_1"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "de2_70" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: Video_Scaler_1: Starting Generation of Video Scaler
Info: Video_Scaler_1: "de2_70" instantiated altera_up_avalon_video_scaler "Video_Scaler_1"
Info: Pixel_Buffer: Starting Generation of SRAM or SSRAM Controller
Info: Pixel_Buffer: "de2_70" instantiated altera_up_avalon_sram "Pixel_Buffer"
Info: sdram: Starting RTL generation for module 'de2_70_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2_70_sdram --dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0009_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0009_sdram_gen//de2_70_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0009_sdram_gen/  ]
Info: sdram: Done RTL generation for module 'de2_70_sdram'
Info: sdram: "de2_70" instantiated altera_avalon_new_sdram_controller "sdram"
Info: timer: Starting RTL generation for module 'de2_70_timer'
Info: timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=de2_70_timer --dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0010_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0010_timer_gen//de2_70_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0010_timer_gen/  ]
Info: timer: Done RTL generation for module 'de2_70_timer'
Info: timer: "de2_70" instantiated altera_avalon_timer "timer"
Info: jtag_uart: Starting RTL generation for module 'de2_70_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de2_70_jtag_uart --dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0011_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0011_jtag_uart_gen//de2_70_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0011_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'de2_70_jtag_uart'
Info: jtag_uart: "de2_70" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid_qsys: Generating VHDL simulation model
Info: sysid_qsys: Generated simulation model de2_70_sysid_qsys.vho
Info: sysid_qsys: "de2_70" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "de2_70" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Video_In_Decoder: Starting Generation of Video In Decoder
Info: Video_In_Decoder: "de2_70" instantiated altera_up_avalon_video_decoder "Video_In_Decoder"
Info: Video_Bayer_Pattern_Resampler: Starting Generation of Video Bayer Pattern Resampler
Info: Video_Bayer_Pattern_Resampler: "de2_70" instantiated altera_up_avalon_video_bayer_resampler "Video_Bayer_Pattern_Resampler"
Info: Video_Clipper: Starting generation of the video clipper
Info: Video_Clipper: "de2_70" instantiated altera_up_avalon_video_clipper "Video_Clipper"
Info: Video_Scaler_0: Starting Generation of Video Scaler
Info: Video_Scaler_0: "de2_70" instantiated altera_up_avalon_video_scaler "Video_Scaler_0"
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/submodules/altera_up_video_scaler_shrink.v
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/submodules/altera_up_video_scaler_multiply_width.v
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/submodules/altera_up_video_scaler_multiply_height.v
Info: Video_RGB_Resampler_0: Starting Generation of Video RGB Resampler
Info: Video_RGB_Resampler_0: "de2_70" instantiated altera_up_avalon_video_rgb_resampler "Video_RGB_Resampler_0"
Info: Video_DMA: Starting Generation of Video DMA Controller
Info: Video_DMA: "de2_70" instantiated altera_up_avalon_video_dma_controller "Video_DMA"
Info: nios2_processor_instruction_master_translator: "de2_70" instantiated altera_merlin_master_translator "nios2_processor_instruction_master_translator"
Info: nios2_processor_jtag_debug_module_translator: "de2_70" instantiated altera_merlin_slave_translator "nios2_processor_jtag_debug_module_translator"
Info: nios2_processor_instruction_master_translator_avalon_universal_master_0_agent: "de2_70" instantiated altera_merlin_master_agent "nios2_processor_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent: "de2_70" instantiated altera_merlin_slave_agent "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "de2_70" instantiated altera_avalon_sc_fifo "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "de2_70" instantiated altera_avalon_sc_fifo "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generating VHDL simulation model
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generated simulation model de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: "de2_70" instantiated altera_avalon_sc_fifo "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info: Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model de2_70_Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "de2_70" instantiated altera_avalon_sc_fifo "Pixel_Buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "de2_70" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "de2_70" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "de2_70" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "de2_70" instantiated altera_merlin_router "id_router"
Info: id_router_001: "de2_70" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "de2_70" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "de2_70" instantiated altera_merlin_router "id_router_003"
Info: limiter: "de2_70" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "de2_70" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "de2_70" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model de2_70_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "de2_70" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model de2_70_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "de2_70" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: Generating VHDL simulation model
Info: cmd_xbar_demux_002: Generated simulation model de2_70_cmd_xbar_demux_002.vho
Info: cmd_xbar_demux_002: "de2_70" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_demux_003: Generating VHDL simulation model
Info: cmd_xbar_demux_003: Generated simulation model de2_70_cmd_xbar_demux_003.vho
Info: cmd_xbar_demux_003: "de2_70" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_003"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model de2_70_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "de2_70" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: Generating VHDL simulation model
Info: cmd_xbar_mux_001: Generated simulation model de2_70_cmd_xbar_mux_001.vho
Info: cmd_xbar_mux_001: "de2_70" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: cmd_xbar_mux_003: Generating VHDL simulation model
Info: cmd_xbar_mux_003: Generated simulation model de2_70_cmd_xbar_mux_003.vho
Info: cmd_xbar_mux_003: "de2_70" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model de2_70_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "de2_70" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: Generating VHDL simulation model
Info: rsp_xbar_demux_001: Generated simulation model de2_70_rsp_xbar_demux_001.vho
Info: rsp_xbar_demux_001: "de2_70" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_demux_002: Generating VHDL simulation model
Info: rsp_xbar_demux_002: Generated simulation model de2_70_rsp_xbar_demux_002.vho
Info: rsp_xbar_demux_002: "de2_70" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_003: Generating VHDL simulation model
Info: rsp_xbar_demux_003: Generated simulation model de2_70_rsp_xbar_demux_003.vho
Info: rsp_xbar_demux_003: "de2_70" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model de2_70_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "de2_70" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: rsp_xbar_mux_001: Generating VHDL simulation model
Info: rsp_xbar_mux_001: Generated simulation model de2_70_rsp_xbar_mux_001.vho
Info: rsp_xbar_mux_001: "de2_70" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: rsp_xbar_mux_002: Generating VHDL simulation model
Info: rsp_xbar_mux_002: Generated simulation model de2_70_rsp_xbar_mux_002.vho
Info: rsp_xbar_mux_002: "de2_70" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: width_adapter: "de2_70" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model de2_70_irq_mapper.vho
Info: irq_mapper: "de2_70" instantiated altera_irq_mapper "irq_mapper"
Info: de2_70: Done de2_70" with 54 modules, 368 files, 15402631 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.spd --output-directory=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.spd --output-directory=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	45 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/ --output-directory=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/ --report-file=bsf:C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C70F896C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.qsys
Progress: Loading QSYS/de2_70.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding Clock_Signals [altera_up_clocks 13.0]
Progress: Parameterizing module Clock_Signals
Progress: Adding nios2_processor [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_processor
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding Pixel_Buffer_DMA [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module Pixel_Buffer_DMA
Progress: Adding Video_RGB_Resampler_1 [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_RGB_Resampler_1
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding Video_Scaler_1 [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_Scaler_1
Progress: Adding Pixel_Buffer [altera_up_avalon_sram 13.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding clock_bridge [altera_clock_bridge 13.0]
Progress: Parameterizing module clock_bridge
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module AV_Config
Progress: Adding Video_In_Decoder [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Video_In_Decoder
Progress: Adding Video_Bayer_Pattern_Resampler [altera_up_avalon_video_bayer_resampler 13.0]
Progress: Parameterizing module Video_Bayer_Pattern_Resampler
Progress: Adding Video_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Video_Clipper
Progress: Adding Video_Scaler_0 [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_Scaler_0
Progress: Adding Video_RGB_Resampler_0 [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_RGB_Resampler_0
Progress: Adding Video_DMA [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Video_DMA
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de2_70.Video_RGB_Resampler_1: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: de2_70.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: de2_70.Video_Scaler_1: Change in Resolution: 320 x 240 -> 640 x 480
Info: de2_70.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: de2_70.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: de2_70.Video_In_Decoder: Video In Stream: Format: 2592 x 1944 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)
Info: de2_70.Video_Bayer_Pattern_Resampler: Change in Resolution: 2592 x 1944 -> 1296 x 972
Info: de2_70.Video_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960
Info: de2_70.Video_Scaler_0: Change in Resolution: 1280 x 960 -> 320 x 240
Info: de2_70.Video_RGB_Resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Warning: de2_70.AV_Config: AV_Config.avalon_av_config_slave must be connected to an Avalon-MM master
Warning: de2_70.Video_DMA: Video_DMA.avalon_dma_control_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/ --output-directory=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.sopcinfo --report-file=html:C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.html --report-file=qip:C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.qip --report-file=cmp:C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C70F896C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70.qsys --language=VHDL
Progress: Loading QSYS/de2_70.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding Clock_Signals [altera_up_clocks 13.0]
Progress: Parameterizing module Clock_Signals
Progress: Adding nios2_processor [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_processor
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding Pixel_Buffer_DMA [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module Pixel_Buffer_DMA
Progress: Adding Video_RGB_Resampler_1 [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_RGB_Resampler_1
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding Video_Scaler_1 [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_Scaler_1
Progress: Adding Pixel_Buffer [altera_up_avalon_sram 13.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding clock_bridge [altera_clock_bridge 13.0]
Progress: Parameterizing module clock_bridge
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module AV_Config
Progress: Adding Video_In_Decoder [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Video_In_Decoder
Progress: Adding Video_Bayer_Pattern_Resampler [altera_up_avalon_video_bayer_resampler 13.0]
Progress: Parameterizing module Video_Bayer_Pattern_Resampler
Progress: Adding Video_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Video_Clipper
Progress: Adding Video_Scaler_0 [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_Scaler_0
Progress: Adding Video_RGB_Resampler_0 [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_RGB_Resampler_0
Progress: Adding Video_DMA [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Video_DMA
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de2_70.Video_RGB_Resampler_1: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: de2_70.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: de2_70.Video_Scaler_1: Change in Resolution: 320 x 240 -> 640 x 480
Info: de2_70.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: de2_70.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: de2_70.Video_In_Decoder: Video In Stream: Format: 2592 x 1944 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)
Info: de2_70.Video_Bayer_Pattern_Resampler: Change in Resolution: 2592 x 1944 -> 1296 x 972
Info: de2_70.Video_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960
Info: de2_70.Video_Scaler_0: Change in Resolution: 1280 x 960 -> 320 x 240
Info: de2_70.Video_RGB_Resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Warning: de2_70.AV_Config: AV_Config.avalon_av_config_slave must be connected to an Avalon-MM master
Warning: de2_70.Video_DMA: Video_DMA.avalon_dma_control_slave must be connected to an Avalon-MM master
Info: de2_70: Generating de2_70 "de2_70" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 21 modules, 85 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 32 modules, 129 connections
Info: merlin_domain_transform: After transform: 52 modules, 261 connections
Info: merlin_router_transform: After transform: 63 modules, 305 connections
Info: merlin_traffic_limiter_transform: After transform: 66 modules, 320 connections
Info: merlin_burst_transform: After transform: 67 modules, 324 connections
Info: reset_adaptation_transform: After transform: 70 modules, 257 connections
Info: merlin_network_to_switch_transform: After transform: 91 modules, 305 connections
Info: merlin_width_transform: After transform: 103 modules, 341 connections
Info: limiter_update_transform: After transform: 103 modules, 344 connections
Info: merlin_mm_transform: After transform: 103 modules, 344 connections
Info: merlin_interrupt_mapper_transform: After transform: 104 modules, 347 connections
Info: Clock_Signals: Starting Generation of Required Clocks for DE-Series Boards
Info: Clock_Signals: "de2_70" instantiated altera_up_clocks "Clock_Signals"
Info: nios2_processor: Starting RTL generation for module 'de2_70_nios2_processor'
Info: nios2_processor:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=de2_70_nios2_processor --dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0110_nios2_processor_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0110_nios2_processor_gen//de2_70_nios2_processor_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_processor: # 2019.01.15 11:01:09 (*) Starting Nios II generation
Info: nios2_processor: # 2019.01.15 11:01:09 (*)   Checking for plaintext license.
Info: nios2_processor: # 2019.01.15 11:01:09 (*)   Plaintext license not found.
Info: nios2_processor: # 2019.01.15 11:01:09 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_processor: # 2019.01.15 11:01:09 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_processor: # 2019.01.15 11:01:09 (*)   Elaborating CPU configuration settings
Info: nios2_processor: # 2019.01.15 11:01:09 (*)   Creating all objects for CPU
Info: nios2_processor: # 2019.01.15 11:01:09 (*)     Testbench
Info: nios2_processor: # 2019.01.15 11:01:10 (*)     Instruction decoding
Info: nios2_processor: # 2019.01.15 11:01:10 (*)       Instruction fields
Info: nios2_processor: # 2019.01.15 11:01:10 (*)       Instruction decodes
Info: nios2_processor: # 2019.01.15 11:01:10 (*)       Signals for RTL simulation waveforms
Info: nios2_processor: # 2019.01.15 11:01:10 (*)       Instruction controls
Info: nios2_processor: # 2019.01.15 11:01:10 (*)     Pipeline frontend
Info: nios2_processor: # 2019.01.15 11:01:10 (*)     Pipeline backend
Info: nios2_processor: # 2019.01.15 11:01:12 (*)   Generating RTL from CPU objects
Info: nios2_processor: # 2019.01.15 11:01:15 (*)   Creating encrypted RTL
Info: nios2_processor: # 2019.01.15 11:01:16 (*) Done Nios II generation
Info: nios2_processor: Done RTL generation for module 'de2_70_nios2_processor'
Info: nios2_processor: "de2_70" instantiated altera_nios2_qsys "nios2_processor"
Info: Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: Dual_Clock_FIFO: "de2_70" instantiated altera_up_avalon_video_dual_clock_buffer "Dual_Clock_FIFO"
Info: Pixel_Buffer_DMA: Starting Generation of VGA Pixel Buffer
Info: Pixel_Buffer_DMA: "de2_70" instantiated altera_up_avalon_video_pixel_buffer_dma "Pixel_Buffer_DMA"
Info: Video_RGB_Resampler_1: Starting Generation of Video RGB Resampler
Info: Video_RGB_Resampler_1: "de2_70" instantiated altera_up_avalon_video_rgb_resampler "Video_RGB_Resampler_1"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "de2_70" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: Video_Scaler_1: Starting Generation of Video Scaler
Info: Video_Scaler_1: "de2_70" instantiated altera_up_avalon_video_scaler "Video_Scaler_1"
Info: Pixel_Buffer: Starting Generation of SRAM or SSRAM Controller
Info: Pixel_Buffer: "de2_70" instantiated altera_up_avalon_sram "Pixel_Buffer"
Info: sdram: Starting RTL generation for module 'de2_70_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2_70_sdram --dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0117_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0117_sdram_gen//de2_70_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'de2_70_sdram'
Info: sdram: "de2_70" instantiated altera_avalon_new_sdram_controller "sdram"
Info: timer: Starting RTL generation for module 'de2_70_timer'
Info: timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=de2_70_timer --dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0118_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0118_timer_gen//de2_70_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'de2_70_timer'
Info: timer: "de2_70" instantiated altera_avalon_timer "timer"
Info: jtag_uart: Starting RTL generation for module 'de2_70_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de2_70_jtag_uart --dir=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0119_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Takeshi/AppData/Local/Temp/alt7911_7819525842171918729.dir/0119_jtag_uart_gen//de2_70_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'de2_70_jtag_uart'
Info: jtag_uart: "de2_70" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid_qsys: "de2_70" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "de2_70" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Video_In_Decoder: Starting Generation of Video In Decoder
Info: Video_In_Decoder: "de2_70" instantiated altera_up_avalon_video_decoder "Video_In_Decoder"
Info: Video_Bayer_Pattern_Resampler: Starting Generation of Video Bayer Pattern Resampler
Info: Video_Bayer_Pattern_Resampler: "de2_70" instantiated altera_up_avalon_video_bayer_resampler "Video_Bayer_Pattern_Resampler"
Info: Video_Clipper: Starting generation of the video clipper
Info: Video_Clipper: "de2_70" instantiated altera_up_avalon_video_clipper "Video_Clipper"
Info: Video_Scaler_0: Starting Generation of Video Scaler
Info: Video_Scaler_0: "de2_70" instantiated altera_up_avalon_video_scaler "Video_Scaler_0"
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v
Info: Video_RGB_Resampler_0: Starting Generation of Video RGB Resampler
Info: Video_RGB_Resampler_0: "de2_70" instantiated altera_up_avalon_video_rgb_resampler "Video_RGB_Resampler_0"
Info: Video_DMA: Starting Generation of Video DMA Controller
Info: Video_DMA: "de2_70" instantiated altera_up_avalon_video_dma_controller "Video_DMA"
Info: nios2_processor_instruction_master_translator: "de2_70" instantiated altera_merlin_master_translator "nios2_processor_instruction_master_translator"
Info: nios2_processor_jtag_debug_module_translator: "de2_70" instantiated altera_merlin_slave_translator "nios2_processor_jtag_debug_module_translator"
Info: nios2_processor_instruction_master_translator_avalon_universal_master_0_agent: "de2_70" instantiated altera_merlin_master_agent "nios2_processor_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent: "de2_70" instantiated altera_merlin_slave_agent "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "de2_70" instantiated altera_avalon_sc_fifo "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "de2_70" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "de2_70" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "de2_70" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "de2_70" instantiated altera_merlin_router "id_router"
Info: id_router_001: "de2_70" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "de2_70" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "de2_70" instantiated altera_merlin_router "id_router_003"
Info: limiter: "de2_70" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "de2_70" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "de2_70" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "de2_70" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "de2_70" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "de2_70" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_demux_003: "de2_70" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_003"
Info: cmd_xbar_mux: "de2_70" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "de2_70" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_003: "de2_70" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "de2_70" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "de2_70" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_demux_002: "de2_70" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_003: "de2_70" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "de2_70" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "de2_70" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_002: "de2_70" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "de2_70" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "de2_70" instantiated altera_irq_mapper "irq_mapper"
Info: de2_70: Done de2_70" with 51 modules, 249 files, 5072717 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
