// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/15/2024 20:59:23"

// 
// Device: Altera 5CSEMA6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Active-HDL (Verilog) only
// 

`timescale 1 ps/ 1 ps

module nn_rgb (
	clk,
	reset_n,
	enable_in,
	vs_in,
	hs_in,
	de_in,
	r_in,
	g_in,
	b_in,
	vs_out,
	hs_out,
	de_out,
	r_out,
	g_out,
	b_out,
	clk_o,
	led);
input 	clk;
input 	reset_n;
input 	[2:0] enable_in;
input 	vs_in;
input 	hs_in;
input 	de_in;
input 	[7:0] r_in;
input 	[7:0] g_in;
input 	[7:0] b_in;
output 	vs_out;
output 	hs_out;
output 	de_out;
output 	[7:0] r_out;
output 	[7:0] g_out;
output 	[7:0] b_out;
output 	clk_o;
output 	[2:0] led;

// Design Ports Information
// reset_n	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_in[0]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_in[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_in[2]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vs_out	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hs_out	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// de_out	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_out[0]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_out[1]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_out[2]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_out[3]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_out[4]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_out[5]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_out[6]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_out[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_out[0]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_out[1]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_out[2]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_out[3]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_out[4]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_out[5]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_out[6]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_out[7]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_out[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_out[1]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_out[2]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_out[3]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_out[4]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_out[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_out[6]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_out[7]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_o	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vs_in	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hs_in	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// de_in	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_in[0]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_in[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_in[1]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_in[2]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_in[3]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_in[4]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_in[5]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_in[6]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_in[7]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_in[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_in[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_in[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_in[3]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_in[4]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_in[5]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_in[6]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_in[7]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_in[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_in[2]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_in[3]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_in[4]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_in[5]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_in[6]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g_in[7]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \output0|Mult0~33 ;
wire \output0|Mult0~34 ;
wire \output0|Mult0~35 ;
wire \output0|Mult0~36 ;
wire \output0|Mult0~37 ;
wire \output0|Mult0~38 ;
wire \output0|Mult0~39 ;
wire \output0|Mult0~40 ;
wire \output0|Mult0~41 ;
wire \output0|Mult0~42 ;
wire \output0|Mult0~43 ;
wire \output0|Mult0~44 ;
wire \output0|Mult0~45 ;
wire \output0|Mult0~46 ;
wire \output0|Mult0~47 ;
wire \output0|Mult0~48 ;
wire \output0|Mult0~49 ;
wire \output0|Mult0~50 ;
wire \output0|Mult0~51 ;
wire \output0|Mult0~52 ;
wire \output0|Mult0~53 ;
wire \output0|Mult0~54 ;
wire \output0|Mult0~55 ;
wire \output0|Mult0~56 ;
wire \output0|Mult0~57 ;
wire \output0|Mult0~58 ;
wire \output0|Mult0~59 ;
wire \output0|Mult0~60 ;
wire \output0|Mult0~61 ;
wire \output0|Mult0~62 ;
wire \output0|Mult0~63 ;
wire \output0|Mult0~64 ;
wire \output0|Mult0~65 ;
wire \output0|Mult0~66 ;
wire \output0|Mult0~67 ;
wire \output0|Mult0~68 ;
wire \output0|Mult0~69 ;
wire \output0|Mult0~70 ;
wire \output0|Mult0~71 ;
wire \output0|Mult1~35 ;
wire \output0|Mult1~36 ;
wire \output0|Mult1~37 ;
wire \output0|Mult1~38 ;
wire \output0|Mult1~39 ;
wire \output0|Mult1~40 ;
wire \output0|Mult1~41 ;
wire \output0|Mult1~42 ;
wire \output0|Mult1~43 ;
wire \output0|Mult1~44 ;
wire \output0|Mult1~45 ;
wire \output0|Mult1~46 ;
wire \output0|Mult1~47 ;
wire \output0|Mult1~48 ;
wire \output0|Mult1~49 ;
wire \output0|Mult1~50 ;
wire \output0|Mult1~51 ;
wire \output0|Mult1~52 ;
wire \output0|Mult1~53 ;
wire \output0|Mult1~54 ;
wire \output0|Mult1~55 ;
wire \output0|Mult1~56 ;
wire \output0|Mult1~57 ;
wire \output0|Mult1~58 ;
wire \output0|Mult1~59 ;
wire \output0|Mult1~60 ;
wire \output0|Mult1~61 ;
wire \output0|Mult1~62 ;
wire \output0|Mult1~63 ;
wire \output0|Mult1~64 ;
wire \output0|Mult1~65 ;
wire \output0|Mult1~66 ;
wire \output0|Mult1~67 ;
wire \output0|Mult1~68 ;
wire \output0|Mult1~69 ;
wire \output0|Mult1~70 ;
wire \output0|Mult1~71 ;
wire \output0|Mult0~673 ;
wire \output0|Mult0~674 ;
wire \output0|Mult0~675 ;
wire \output0|Mult0~676 ;
wire \output0|Mult0~677 ;
wire \output0|Mult0~678 ;
wire \output0|Mult0~679 ;
wire \output0|Mult0~680 ;
wire \output0|Mult0~349 ;
wire \output0|Mult0~350 ;
wire \output0|Mult0~351 ;
wire \output0|Mult0~352 ;
wire \output0|Mult0~353 ;
wire \output0|Mult0~354 ;
wire \output0|Mult0~355 ;
wire \output0|Mult0~356 ;
wire \output0|Mult0~357 ;
wire \output0|Mult0~358 ;
wire \output0|Mult0~359 ;
wire \output0|Mult0~360 ;
wire \output0|Mult0~361 ;
wire \output0|Mult0~362 ;
wire \output0|Mult0~363 ;
wire \output0|Mult0~364 ;
wire \output0|Mult0~365 ;
wire \output0|Mult0~366 ;
wire \output0|Mult0~367 ;
wire \output0|Mult0~368 ;
wire \output0|Mult0~369 ;
wire \output0|Mult0~370 ;
wire \output0|Mult0~371 ;
wire \output0|Mult0~372 ;
wire \output0|Mult0~373 ;
wire \output0|Mult0~374 ;
wire \output0|Mult0~375 ;
wire \output0|Mult0~376 ;
wire \output0|Mult0~377 ;
wire \output0|Mult0~378 ;
wire \output0|Mult0~379 ;
wire \output0|Mult0~380 ;
wire \output0|Mult0~381 ;
wire \output0|Mult0~382 ;
wire \output0|Mult0~383 ;
wire \output0|Mult0~384 ;
wire \output0|Mult0~385 ;
wire \output0|Mult0~386 ;
wire \output0|Mult0~387 ;
wire \output0|Mult0~388 ;
wire \output0|Mult0~389 ;
wire \output0|Mult0~390 ;
wire \output0|Mult1~671 ;
wire \output0|Mult1~672 ;
wire \output0|Mult1~673 ;
wire \output0|Mult1~674 ;
wire \output0|Mult1~675 ;
wire \output0|Mult1~676 ;
wire \output0|Mult1~677 ;
wire \output0|Mult1~678 ;
wire \output0|Mult1~679 ;
wire \output0|Mult1~680 ;
wire \output0|Mult1~349 ;
wire \output0|Mult1~350 ;
wire \output0|Mult1~351 ;
wire \output0|Mult1~352 ;
wire \output0|Mult1~353 ;
wire \output0|Mult1~354 ;
wire \output0|Mult1~355 ;
wire \output0|Mult1~356 ;
wire \output0|Mult1~357 ;
wire \output0|Mult1~358 ;
wire \output0|Mult1~359 ;
wire \output0|Mult1~360 ;
wire \output0|Mult1~361 ;
wire \output0|Mult1~362 ;
wire \output0|Mult1~363 ;
wire \output0|Mult1~364 ;
wire \output0|Mult1~365 ;
wire \output0|Mult1~366 ;
wire \output0|Mult1~367 ;
wire \output0|Mult1~368 ;
wire \output0|Mult1~369 ;
wire \output0|Mult1~370 ;
wire \output0|Mult1~371 ;
wire \output0|Mult1~372 ;
wire \output0|Mult1~373 ;
wire \output0|Mult1~374 ;
wire \output0|Mult1~375 ;
wire \output0|Mult1~376 ;
wire \output0|Mult1~377 ;
wire \output0|Mult1~378 ;
wire \output0|Mult1~379 ;
wire \output0|Mult1~380 ;
wire \output0|Mult1~381 ;
wire \output0|Mult1~382 ;
wire \output0|Mult1~383 ;
wire \output0|Mult1~384 ;
wire \output0|Mult1~385 ;
wire \output0|Mult1~386 ;
wire \output0|Mult1~387 ;
wire \output0|Mult1~388 ;
wire \hidden2|Mult0~670 ;
wire \hidden2|Mult0~671 ;
wire \hidden2|Mult0~672 ;
wire \hidden2|Mult0~673 ;
wire \hidden2|Mult0~674 ;
wire \hidden2|Mult0~675 ;
wire \hidden2|Mult0~676 ;
wire \hidden2|Mult0~677 ;
wire \hidden2|Mult0~678 ;
wire \hidden2|Mult0~679 ;
wire \hidden2|Mult0~680 ;
wire \hidden2|Mult0~8 ;
wire \hidden2|Mult0~9 ;
wire \hidden2|Mult0~10 ;
wire \hidden2|Mult0~11 ;
wire \hidden2|Mult0~12 ;
wire \hidden2|Mult0~13 ;
wire \hidden2|Mult0~14 ;
wire \hidden2|Mult0~15 ;
wire \hidden2|Mult0~16 ;
wire \hidden2|Mult0~17 ;
wire \hidden2|Mult0~18 ;
wire \hidden2|Mult0~19 ;
wire \hidden2|Mult0~20 ;
wire \hidden2|Mult0~21 ;
wire \hidden2|Mult0~22 ;
wire \hidden2|Mult0~23 ;
wire \hidden2|Mult0~24 ;
wire \hidden2|Mult0~25 ;
wire \hidden2|Mult0~26 ;
wire \hidden2|Mult0~27 ;
wire \hidden2|Mult0~28 ;
wire \hidden2|Mult0~29 ;
wire \hidden2|Mult0~30 ;
wire \hidden2|Mult0~31 ;
wire \hidden2|Mult0~32 ;
wire \hidden2|Mult0~33 ;
wire \hidden2|Mult0~34 ;
wire \hidden2|Mult0~35 ;
wire \hidden2|Mult0~36 ;
wire \hidden2|Mult0~37 ;
wire \hidden2|Mult0~38 ;
wire \hidden2|Mult0~39 ;
wire \hidden2|Mult0~40 ;
wire \hidden2|Mult0~41 ;
wire \hidden2|Mult0~42 ;
wire \hidden2|Mult0~43 ;
wire \hidden2|Mult0~44 ;
wire \hidden2|Mult0~45 ;
wire \hidden2|Mult0~46 ;
wire \hidden2|Mult1~36 ;
wire \hidden2|Mult1~37 ;
wire \hidden2|Mult1~38 ;
wire \hidden2|Mult1~39 ;
wire \hidden2|Mult1~40 ;
wire \hidden2|Mult1~41 ;
wire \hidden2|Mult1~42 ;
wire \hidden2|Mult1~43 ;
wire \hidden2|Mult1~44 ;
wire \hidden2|Mult1~45 ;
wire \hidden2|Mult1~46 ;
wire \hidden2|Mult1~47 ;
wire \hidden2|Mult1~48 ;
wire \hidden2|Mult1~49 ;
wire \hidden2|Mult1~50 ;
wire \hidden2|Mult1~51 ;
wire \hidden2|Mult1~52 ;
wire \hidden2|Mult1~53 ;
wire \hidden2|Mult1~54 ;
wire \hidden2|Mult1~55 ;
wire \hidden2|Mult1~56 ;
wire \hidden2|Mult1~57 ;
wire \hidden2|Mult1~58 ;
wire \hidden2|Mult1~59 ;
wire \hidden2|Mult1~60 ;
wire \hidden2|Mult1~61 ;
wire \hidden2|Mult1~62 ;
wire \hidden2|Mult1~63 ;
wire \hidden2|Mult1~64 ;
wire \hidden2|Mult1~65 ;
wire \hidden2|Mult1~66 ;
wire \hidden2|Mult1~67 ;
wire \hidden2|Mult1~68 ;
wire \hidden2|Mult1~69 ;
wire \hidden2|Mult1~70 ;
wire \hidden2|Mult1~71 ;
wire \hidden2|Mult0~352 ;
wire \hidden2|Mult0~353 ;
wire \hidden2|Mult0~354 ;
wire \hidden2|Mult0~355 ;
wire \hidden2|Mult0~356 ;
wire \hidden2|Mult0~357 ;
wire \hidden2|Mult0~358 ;
wire \hidden2|Mult0~359 ;
wire \hidden2|Mult0~360 ;
wire \hidden2|Mult0~361 ;
wire \hidden2|Mult0~362 ;
wire \hidden2|Mult0~363 ;
wire \hidden2|Mult0~364 ;
wire \hidden2|Mult0~365 ;
wire \hidden2|Mult0~366 ;
wire \hidden2|Mult0~367 ;
wire \hidden2|Mult0~368 ;
wire \hidden2|Mult0~369 ;
wire \hidden2|Mult0~370 ;
wire \hidden2|Mult0~371 ;
wire \hidden2|Mult0~372 ;
wire \hidden2|Mult0~373 ;
wire \hidden2|Mult0~374 ;
wire \hidden2|Mult0~375 ;
wire \hidden2|Mult0~376 ;
wire \hidden2|Mult0~377 ;
wire \hidden2|Mult0~378 ;
wire \hidden2|Mult0~379 ;
wire \hidden2|Mult0~380 ;
wire \hidden2|Mult0~381 ;
wire \hidden2|Mult0~382 ;
wire \hidden2|Mult0~383 ;
wire \hidden2|Mult0~384 ;
wire \hidden2|Mult0~385 ;
wire \hidden2|Mult0~386 ;
wire \hidden2|Mult0~387 ;
wire \hidden0|Mult0~32 ;
wire \hidden0|Mult0~33 ;
wire \hidden0|Mult0~34 ;
wire \hidden0|Mult0~35 ;
wire \hidden0|Mult0~36 ;
wire \hidden0|Mult0~37 ;
wire \hidden0|Mult0~38 ;
wire \hidden0|Mult0~39 ;
wire \hidden0|Mult0~40 ;
wire \hidden0|Mult0~41 ;
wire \hidden0|Mult0~42 ;
wire \hidden0|Mult0~43 ;
wire \hidden0|Mult0~44 ;
wire \hidden0|Mult0~45 ;
wire \hidden0|Mult0~46 ;
wire \hidden0|Mult0~47 ;
wire \hidden0|Mult0~48 ;
wire \hidden0|Mult0~49 ;
wire \hidden0|Mult0~50 ;
wire \hidden0|Mult0~51 ;
wire \hidden0|Mult0~52 ;
wire \hidden0|Mult0~53 ;
wire \hidden0|Mult0~54 ;
wire \hidden0|Mult0~55 ;
wire \hidden0|Mult0~56 ;
wire \hidden0|Mult0~57 ;
wire \hidden0|Mult0~58 ;
wire \hidden0|Mult0~59 ;
wire \hidden0|Mult0~60 ;
wire \hidden0|Mult0~61 ;
wire \hidden0|Mult0~62 ;
wire \hidden0|Mult0~63 ;
wire \hidden0|Mult0~64 ;
wire \hidden0|Mult0~65 ;
wire \hidden0|Mult0~66 ;
wire \hidden0|Mult0~67 ;
wire \hidden0|Mult0~68 ;
wire \hidden0|Mult0~69 ;
wire \hidden0|Mult0~70 ;
wire \hidden0|Mult0~71 ;
wire \hidden0|Mult0~674 ;
wire \hidden0|Mult0~675 ;
wire \hidden0|Mult0~676 ;
wire \hidden0|Mult0~677 ;
wire \hidden0|Mult0~678 ;
wire \hidden0|Mult0~679 ;
wire \hidden0|Mult0~680 ;
wire \hidden0|Mult0~349 ;
wire \hidden0|Mult0~350 ;
wire \hidden0|Mult0~351 ;
wire \hidden0|Mult0~352 ;
wire \hidden0|Mult0~353 ;
wire \hidden0|Mult0~354 ;
wire \hidden0|Mult0~355 ;
wire \hidden0|Mult0~356 ;
wire \hidden0|Mult0~357 ;
wire \hidden0|Mult0~358 ;
wire \hidden0|Mult0~359 ;
wire \hidden0|Mult0~360 ;
wire \hidden0|Mult0~361 ;
wire \hidden0|Mult0~362 ;
wire \hidden0|Mult0~363 ;
wire \hidden0|Mult0~364 ;
wire \hidden0|Mult0~365 ;
wire \hidden0|Mult0~366 ;
wire \hidden0|Mult0~367 ;
wire \hidden0|Mult0~368 ;
wire \hidden0|Mult0~369 ;
wire \hidden0|Mult0~370 ;
wire \hidden0|Mult0~371 ;
wire \hidden0|Mult0~372 ;
wire \hidden0|Mult0~373 ;
wire \hidden0|Mult0~374 ;
wire \hidden0|Mult0~375 ;
wire \hidden0|Mult0~376 ;
wire \hidden0|Mult0~377 ;
wire \hidden0|Mult0~378 ;
wire \hidden0|Mult0~379 ;
wire \hidden0|Mult0~380 ;
wire \hidden0|Mult0~381 ;
wire \hidden0|Mult0~382 ;
wire \hidden0|Mult0~383 ;
wire \hidden0|Mult0~384 ;
wire \hidden0|Mult0~385 ;
wire \hidden0|Mult0~386 ;
wire \hidden0|Mult0~387 ;
wire \hidden0|Mult0~388 ;
wire \hidden0|Mult0~389 ;
wire \hidden0|Mult0~390 ;
wire \hidden0|Mult0~391 ;
wire \hidden1|Mult1~36 ;
wire \hidden1|Mult1~37 ;
wire \hidden1|Mult1~38 ;
wire \hidden1|Mult1~39 ;
wire \hidden1|Mult1~40 ;
wire \hidden1|Mult1~41 ;
wire \hidden1|Mult1~42 ;
wire \hidden1|Mult1~43 ;
wire \hidden1|Mult1~44 ;
wire \hidden1|Mult1~45 ;
wire \hidden1|Mult1~46 ;
wire \hidden1|Mult1~47 ;
wire \hidden1|Mult1~48 ;
wire \hidden1|Mult1~49 ;
wire \hidden1|Mult1~50 ;
wire \hidden1|Mult1~51 ;
wire \hidden1|Mult1~52 ;
wire \hidden1|Mult1~53 ;
wire \hidden1|Mult1~54 ;
wire \hidden1|Mult1~55 ;
wire \hidden1|Mult1~56 ;
wire \hidden1|Mult1~57 ;
wire \hidden1|Mult1~58 ;
wire \hidden1|Mult1~59 ;
wire \hidden1|Mult1~60 ;
wire \hidden1|Mult1~61 ;
wire \hidden1|Mult1~62 ;
wire \hidden1|Mult1~63 ;
wire \hidden1|Mult1~64 ;
wire \hidden1|Mult1~65 ;
wire \hidden1|Mult1~66 ;
wire \hidden1|Mult1~67 ;
wire \hidden1|Mult1~68 ;
wire \hidden1|Mult1~69 ;
wire \hidden1|Mult1~70 ;
wire \hidden1|Mult1~71 ;
wire \hidden1|Mult0~36 ;
wire \hidden1|Mult0~37 ;
wire \hidden1|Mult0~38 ;
wire \hidden1|Mult0~39 ;
wire \hidden1|Mult0~40 ;
wire \hidden1|Mult0~41 ;
wire \hidden1|Mult0~42 ;
wire \hidden1|Mult0~43 ;
wire \hidden1|Mult0~44 ;
wire \hidden1|Mult0~45 ;
wire \hidden1|Mult0~46 ;
wire \hidden1|Mult0~47 ;
wire \hidden1|Mult0~48 ;
wire \hidden1|Mult0~49 ;
wire \hidden1|Mult0~50 ;
wire \hidden1|Mult0~51 ;
wire \hidden1|Mult0~52 ;
wire \hidden1|Mult0~53 ;
wire \hidden1|Mult0~54 ;
wire \hidden1|Mult0~55 ;
wire \hidden1|Mult0~56 ;
wire \hidden1|Mult0~57 ;
wire \hidden1|Mult0~58 ;
wire \hidden1|Mult0~59 ;
wire \hidden1|Mult0~60 ;
wire \hidden1|Mult0~61 ;
wire \hidden1|Mult0~62 ;
wire \hidden1|Mult0~63 ;
wire \hidden1|Mult0~64 ;
wire \hidden1|Mult0~65 ;
wire \hidden1|Mult0~66 ;
wire \hidden1|Mult0~67 ;
wire \hidden1|Mult0~68 ;
wire \hidden1|Mult0~69 ;
wire \hidden1|Mult0~70 ;
wire \hidden1|Mult0~71 ;
wire \hidden1|Mult1~670 ;
wire \hidden1|Mult1~671 ;
wire \hidden1|Mult1~672 ;
wire \hidden1|Mult1~673 ;
wire \hidden1|Mult1~674 ;
wire \hidden1|Mult1~675 ;
wire \hidden1|Mult1~676 ;
wire \hidden1|Mult1~677 ;
wire \hidden1|Mult1~678 ;
wire \hidden1|Mult1~679 ;
wire \hidden1|Mult1~680 ;
wire \hidden1|Mult1~349 ;
wire \hidden1|Mult1~350 ;
wire \hidden1|Mult1~351 ;
wire \hidden1|Mult1~352 ;
wire \hidden1|Mult1~353 ;
wire \hidden1|Mult1~354 ;
wire \hidden1|Mult1~355 ;
wire \hidden1|Mult1~356 ;
wire \hidden1|Mult1~357 ;
wire \hidden1|Mult1~358 ;
wire \hidden1|Mult1~359 ;
wire \hidden1|Mult1~360 ;
wire \hidden1|Mult1~361 ;
wire \hidden1|Mult1~362 ;
wire \hidden1|Mult1~363 ;
wire \hidden1|Mult1~364 ;
wire \hidden1|Mult1~365 ;
wire \hidden1|Mult1~366 ;
wire \hidden1|Mult1~367 ;
wire \hidden1|Mult1~368 ;
wire \hidden1|Mult1~369 ;
wire \hidden1|Mult1~370 ;
wire \hidden1|Mult1~371 ;
wire \hidden1|Mult1~372 ;
wire \hidden1|Mult1~373 ;
wire \hidden1|Mult1~374 ;
wire \hidden1|Mult1~375 ;
wire \hidden1|Mult1~376 ;
wire \hidden1|Mult1~377 ;
wire \hidden1|Mult1~378 ;
wire \hidden1|Mult1~379 ;
wire \hidden1|Mult1~380 ;
wire \hidden1|Mult1~381 ;
wire \hidden1|Mult1~382 ;
wire \hidden1|Mult1~383 ;
wire \hidden1|Mult1~384 ;
wire \hidden1|Mult1~385 ;
wire \hidden1|Mult1~386 ;
wire \hidden1|Mult1~387 ;
wire \hidden1|Mult0~670 ;
wire \hidden1|Mult0~671 ;
wire \hidden1|Mult0~672 ;
wire \hidden1|Mult0~673 ;
wire \hidden1|Mult0~674 ;
wire \hidden1|Mult0~675 ;
wire \hidden1|Mult0~676 ;
wire \hidden1|Mult0~677 ;
wire \hidden1|Mult0~678 ;
wire \hidden1|Mult0~679 ;
wire \hidden1|Mult0~680 ;
wire \hidden1|Mult0~349 ;
wire \hidden1|Mult0~350 ;
wire \hidden1|Mult0~351 ;
wire \hidden1|Mult0~352 ;
wire \hidden1|Mult0~353 ;
wire \hidden1|Mult0~354 ;
wire \hidden1|Mult0~355 ;
wire \hidden1|Mult0~356 ;
wire \hidden1|Mult0~357 ;
wire \hidden1|Mult0~358 ;
wire \hidden1|Mult0~359 ;
wire \hidden1|Mult0~360 ;
wire \hidden1|Mult0~361 ;
wire \hidden1|Mult0~362 ;
wire \hidden1|Mult0~363 ;
wire \hidden1|Mult0~364 ;
wire \hidden1|Mult0~365 ;
wire \hidden1|Mult0~366 ;
wire \hidden1|Mult0~367 ;
wire \hidden1|Mult0~368 ;
wire \hidden1|Mult0~369 ;
wire \hidden1|Mult0~370 ;
wire \hidden1|Mult0~371 ;
wire \hidden1|Mult0~372 ;
wire \hidden1|Mult0~373 ;
wire \hidden1|Mult0~374 ;
wire \hidden1|Mult0~375 ;
wire \hidden1|Mult0~376 ;
wire \hidden1|Mult0~377 ;
wire \hidden1|Mult0~378 ;
wire \hidden1|Mult0~379 ;
wire \hidden1|Mult0~380 ;
wire \hidden1|Mult0~381 ;
wire \hidden1|Mult0~382 ;
wire \hidden1|Mult0~383 ;
wire \hidden1|Mult0~384 ;
wire \hidden1|Mult0~385 ;
wire \hidden1|Mult0~386 ;
wire \hidden1|Mult0~387 ;
wire \hidden2|Mult1~670 ;
wire \hidden2|Mult1~671 ;
wire \hidden2|Mult1~672 ;
wire \hidden2|Mult1~673 ;
wire \hidden2|Mult1~674 ;
wire \hidden2|Mult1~675 ;
wire \hidden2|Mult1~676 ;
wire \hidden2|Mult1~677 ;
wire \hidden2|Mult1~678 ;
wire \hidden2|Mult1~679 ;
wire \hidden2|Mult1~680 ;
wire \hidden2|Mult1~349 ;
wire \hidden2|Mult1~350 ;
wire \hidden2|Mult1~351 ;
wire \hidden2|Mult1~352 ;
wire \hidden2|Mult1~353 ;
wire \hidden2|Mult1~354 ;
wire \hidden2|Mult1~355 ;
wire \hidden2|Mult1~356 ;
wire \hidden2|Mult1~357 ;
wire \hidden2|Mult1~358 ;
wire \hidden2|Mult1~359 ;
wire \hidden2|Mult1~360 ;
wire \hidden2|Mult1~361 ;
wire \hidden2|Mult1~362 ;
wire \hidden2|Mult1~363 ;
wire \hidden2|Mult1~364 ;
wire \hidden2|Mult1~365 ;
wire \hidden2|Mult1~366 ;
wire \hidden2|Mult1~367 ;
wire \hidden2|Mult1~368 ;
wire \hidden2|Mult1~369 ;
wire \hidden2|Mult1~370 ;
wire \hidden2|Mult1~371 ;
wire \hidden2|Mult1~372 ;
wire \hidden2|Mult1~373 ;
wire \hidden2|Mult1~374 ;
wire \hidden2|Mult1~375 ;
wire \hidden2|Mult1~376 ;
wire \hidden2|Mult1~377 ;
wire \hidden2|Mult1~378 ;
wire \hidden2|Mult1~379 ;
wire \hidden2|Mult1~380 ;
wire \hidden2|Mult1~381 ;
wire \hidden2|Mult1~382 ;
wire \hidden2|Mult1~383 ;
wire \hidden2|Mult1~384 ;
wire \hidden2|Mult1~385 ;
wire \hidden2|Mult1~386 ;
wire \hidden2|Mult1~387 ;
wire \hidden0|Mult1~33 ;
wire \hidden0|Mult1~34 ;
wire \hidden0|Mult1~35 ;
wire \hidden0|Mult1~36 ;
wire \hidden0|Mult1~37 ;
wire \hidden0|Mult1~38 ;
wire \hidden0|Mult1~39 ;
wire \hidden0|Mult1~40 ;
wire \hidden0|Mult1~41 ;
wire \hidden0|Mult1~42 ;
wire \hidden0|Mult1~43 ;
wire \hidden0|Mult1~44 ;
wire \hidden0|Mult1~45 ;
wire \hidden0|Mult1~46 ;
wire \hidden0|Mult1~47 ;
wire \hidden0|Mult1~48 ;
wire \hidden0|Mult1~49 ;
wire \hidden0|Mult1~50 ;
wire \hidden0|Mult1~51 ;
wire \hidden0|Mult1~52 ;
wire \hidden0|Mult1~53 ;
wire \hidden0|Mult1~54 ;
wire \hidden0|Mult1~55 ;
wire \hidden0|Mult1~56 ;
wire \hidden0|Mult1~57 ;
wire \hidden0|Mult1~58 ;
wire \hidden0|Mult1~59 ;
wire \hidden0|Mult1~60 ;
wire \hidden0|Mult1~61 ;
wire \hidden0|Mult1~62 ;
wire \hidden0|Mult1~63 ;
wire \hidden0|Mult1~64 ;
wire \hidden0|Mult1~65 ;
wire \hidden0|Mult1~66 ;
wire \hidden0|Mult1~67 ;
wire \hidden0|Mult1~68 ;
wire \hidden0|Mult1~69 ;
wire \hidden0|Mult1~70 ;
wire \hidden0|Mult1~71 ;
wire \hidden0|Mult2~34 ;
wire \hidden0|Mult2~35 ;
wire \hidden0|Mult2~36 ;
wire \hidden0|Mult2~37 ;
wire \hidden0|Mult2~38 ;
wire \hidden0|Mult2~39 ;
wire \hidden0|Mult2~40 ;
wire \hidden0|Mult2~41 ;
wire \hidden0|Mult2~42 ;
wire \hidden0|Mult2~43 ;
wire \hidden0|Mult2~44 ;
wire \hidden0|Mult2~45 ;
wire \hidden0|Mult2~46 ;
wire \hidden0|Mult2~47 ;
wire \hidden0|Mult2~48 ;
wire \hidden0|Mult2~49 ;
wire \hidden0|Mult2~50 ;
wire \hidden0|Mult2~51 ;
wire \hidden0|Mult2~52 ;
wire \hidden0|Mult2~53 ;
wire \hidden0|Mult2~54 ;
wire \hidden0|Mult2~55 ;
wire \hidden0|Mult2~56 ;
wire \hidden0|Mult2~57 ;
wire \hidden0|Mult2~58 ;
wire \hidden0|Mult2~59 ;
wire \hidden0|Mult2~60 ;
wire \hidden0|Mult2~61 ;
wire \hidden0|Mult2~62 ;
wire \hidden0|Mult2~63 ;
wire \hidden0|Mult2~64 ;
wire \hidden0|Mult2~65 ;
wire \hidden0|Mult2~66 ;
wire \hidden0|Mult2~67 ;
wire \hidden0|Mult2~68 ;
wire \hidden0|Mult2~69 ;
wire \hidden0|Mult2~70 ;
wire \hidden0|Mult2~71 ;
wire \hidden0|Mult1~673 ;
wire \hidden0|Mult1~674 ;
wire \hidden0|Mult1~675 ;
wire \hidden0|Mult1~676 ;
wire \hidden0|Mult1~677 ;
wire \hidden0|Mult1~678 ;
wire \hidden0|Mult1~679 ;
wire \hidden0|Mult1~680 ;
wire \hidden0|Mult1~349 ;
wire \hidden0|Mult1~350 ;
wire \hidden0|Mult1~351 ;
wire \hidden0|Mult1~352 ;
wire \hidden0|Mult1~353 ;
wire \hidden0|Mult1~354 ;
wire \hidden0|Mult1~355 ;
wire \hidden0|Mult1~356 ;
wire \hidden0|Mult1~357 ;
wire \hidden0|Mult1~358 ;
wire \hidden0|Mult1~359 ;
wire \hidden0|Mult1~360 ;
wire \hidden0|Mult1~361 ;
wire \hidden0|Mult1~362 ;
wire \hidden0|Mult1~363 ;
wire \hidden0|Mult1~364 ;
wire \hidden0|Mult1~365 ;
wire \hidden0|Mult1~366 ;
wire \hidden0|Mult1~367 ;
wire \hidden0|Mult1~368 ;
wire \hidden0|Mult1~369 ;
wire \hidden0|Mult1~370 ;
wire \hidden0|Mult1~371 ;
wire \hidden0|Mult1~372 ;
wire \hidden0|Mult1~373 ;
wire \hidden0|Mult1~374 ;
wire \hidden0|Mult1~375 ;
wire \hidden0|Mult1~376 ;
wire \hidden0|Mult1~377 ;
wire \hidden0|Mult1~378 ;
wire \hidden0|Mult1~379 ;
wire \hidden0|Mult1~380 ;
wire \hidden0|Mult1~381 ;
wire \hidden0|Mult1~382 ;
wire \hidden0|Mult1~383 ;
wire \hidden0|Mult1~384 ;
wire \hidden0|Mult1~385 ;
wire \hidden0|Mult1~386 ;
wire \hidden0|Mult1~387 ;
wire \hidden0|Mult1~388 ;
wire \hidden0|Mult1~389 ;
wire \hidden0|Mult1~390 ;
wire \hidden0|Mult2~672 ;
wire \hidden0|Mult2~673 ;
wire \hidden0|Mult2~674 ;
wire \hidden0|Mult2~675 ;
wire \hidden0|Mult2~676 ;
wire \hidden0|Mult2~677 ;
wire \hidden0|Mult2~678 ;
wire \hidden0|Mult2~679 ;
wire \hidden0|Mult2~680 ;
wire \hidden0|Mult2~349 ;
wire \hidden0|Mult2~350 ;
wire \hidden0|Mult2~351 ;
wire \hidden0|Mult2~352 ;
wire \hidden0|Mult2~353 ;
wire \hidden0|Mult2~354 ;
wire \hidden0|Mult2~355 ;
wire \hidden0|Mult2~356 ;
wire \hidden0|Mult2~357 ;
wire \hidden0|Mult2~358 ;
wire \hidden0|Mult2~359 ;
wire \hidden0|Mult2~360 ;
wire \hidden0|Mult2~361 ;
wire \hidden0|Mult2~362 ;
wire \hidden0|Mult2~363 ;
wire \hidden0|Mult2~364 ;
wire \hidden0|Mult2~365 ;
wire \hidden0|Mult2~366 ;
wire \hidden0|Mult2~367 ;
wire \hidden0|Mult2~368 ;
wire \hidden0|Mult2~369 ;
wire \hidden0|Mult2~370 ;
wire \hidden0|Mult2~371 ;
wire \hidden0|Mult2~372 ;
wire \hidden0|Mult2~373 ;
wire \hidden0|Mult2~374 ;
wire \hidden0|Mult2~375 ;
wire \hidden0|Mult2~376 ;
wire \hidden0|Mult2~377 ;
wire \hidden0|Mult2~378 ;
wire \hidden0|Mult2~379 ;
wire \hidden0|Mult2~380 ;
wire \hidden0|Mult2~381 ;
wire \hidden0|Mult2~382 ;
wire \hidden0|Mult2~383 ;
wire \hidden0|Mult2~384 ;
wire \hidden0|Mult2~385 ;
wire \hidden0|Mult2~386 ;
wire \hidden0|Mult2~387 ;
wire \hidden0|Mult2~388 ;
wire \hidden0|Mult2~389 ;
wire \reset_n~input_o ;
wire \enable_in[0]~input_o ;
wire \enable_in[1]~input_o ;
wire \enable_in[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \vs_in~input_o ;
wire \vs_0~q ;
wire \control|vs_delay[1]~feeder_combout ;
wire \control|vs_delay[2]~feeder_combout ;
wire \control|vs_delay[5]~feeder_combout ;
wire \control|vs_delay[8]~feeder_combout ;
wire \vs_out~reg0feeder_combout ;
wire \vs_out~reg0_q ;
wire \hs_in~input_o ;
wire \hs_0~feeder_combout ;
wire \hs_0~q ;
wire \control|hs_delay[4]~feeder_combout ;
wire \control|hs_delay[7]~feeder_combout ;
wire \hs_out~reg0_q ;
wire \de_in~input_o ;
wire \de_0~q ;
wire \control|de_delay[3]~feeder_combout ;
wire \control|de_delay[5]~feeder_combout ;
wire \de_out~reg0feeder_combout ;
wire \de_out~reg0_q ;
wire \r_in[0]~input_o ;
wire \r_0[0]~0_combout ;
wire \r_in[1]~input_o ;
wire \r_0[1]~feeder_combout ;
wire \r_in[2]~input_o ;
wire \r_0[2]~feeder_combout ;
wire \r_in[3]~input_o ;
wire \r_0[3]~feeder_combout ;
wire \r_in[4]~input_o ;
wire \r_in[5]~input_o ;
wire \r_in[6]~input_o ;
wire \r_0[6]~feeder_combout ;
wire \r_in[7]~input_o ;
wire \r_0[7]~feeder_combout ;
wire \hidden2|Mult0~339 ;
wire \b_in[0]~input_o ;
wire \b_0[0]~0_combout ;
wire \b_in[1]~input_o ;
wire \b_0[1]~feeder_combout ;
wire \b_in[2]~input_o ;
wire \b_0[2]~feeder_combout ;
wire \b_in[3]~input_o ;
wire \b_in[4]~input_o ;
wire \b_0[4]~feeder_combout ;
wire \b_in[5]~input_o ;
wire \b_in[6]~input_o ;
wire \b_in[7]~input_o ;
wire \b_0[7]~feeder_combout ;
wire \hidden2|Mult1~23 ;
wire \hidden2|Mult1~22 ;
wire \hidden2|Mult0~338 ;
wire \hidden2|Mult0~337 ;
wire \hidden2|Mult1~21 ;
wire \hidden2|Mult1~20 ;
wire \hidden2|Mult0~336 ;
wire \hidden2|Mult1~19 ;
wire \hidden2|Mult0~335 ;
wire \hidden2|Mult1~18 ;
wire \hidden2|Mult0~334 ;
wire \hidden2|Mult0~333 ;
wire \hidden2|Mult1~17 ;
wire \hidden2|Mult0~332 ;
wire \hidden2|Mult1~16 ;
wire \hidden2|Mult1~15 ;
wire \hidden2|Mult0~331 ;
wire \hidden2|Mult1~14 ;
wire \hidden2|Mult0~330 ;
wire \hidden2|Mult0~329 ;
wire \hidden2|Mult1~13 ;
wire \hidden2|Mult0~328 ;
wire \hidden2|Mult1~12 ;
wire \hidden2|Mult1~11 ;
wire \hidden2|Mult0~327 ;
wire \hidden2|Mult1~10 ;
wire \hidden2|Mult0~326 ;
wire \hidden2|Mult1~9 ;
wire \hidden2|Mult0~325 ;
wire \hidden2|Mult1~8_resulta ;
wire \hidden2|Mult0~324_resulta ;
wire \hidden2|Add3~126_cout ;
wire \hidden2|Add3~127 ;
wire \hidden2|Add3~82_cout ;
wire \hidden2|Add3~83 ;
wire \hidden2|Add3~2 ;
wire \hidden2|Add3~3 ;
wire \hidden2|Add3~6 ;
wire \hidden2|Add3~7 ;
wire \hidden2|Add3~10 ;
wire \hidden2|Add3~11 ;
wire \hidden2|Add3~86 ;
wire \hidden2|Add3~87 ;
wire \hidden2|Add3~90 ;
wire \hidden2|Add3~91 ;
wire \hidden2|Add3~94 ;
wire \hidden2|Add3~95 ;
wire \hidden2|Add3~98 ;
wire \hidden2|Add3~99 ;
wire \hidden2|Add3~102 ;
wire \hidden2|Add3~103 ;
wire \hidden2|Add3~106 ;
wire \hidden2|Add3~107 ;
wire \hidden2|Add3~110 ;
wire \hidden2|Add3~111 ;
wire \hidden2|Add3~114 ;
wire \hidden2|Add3~115 ;
wire \hidden2|Add3~118 ;
wire \hidden2|Add3~119 ;
wire \hidden2|Add3~122 ;
wire \hidden2|Add3~123 ;
wire \hidden2|Add3~13_sumout ;
wire \g_in[7]~input_o ;
wire \g_in[6]~input_o ;
wire \g_0[6]~feeder_combout ;
wire \g_in[5]~input_o ;
wire \g_in[4]~input_o ;
wire \g_in[3]~input_o ;
wire \g_0[3]~feeder_combout ;
wire \g_in[2]~input_o ;
wire \g_0[2]~feeder_combout ;
wire \g_in[1]~input_o ;
wire \g_0[1]~feeder_combout ;
wire \g_in[0]~input_o ;
wire \g_0[0]~0_combout ;
wire \hidden2|Add0~2 ;
wire \hidden2|Add0~6 ;
wire \hidden2|Add0~10 ;
wire \hidden2|Add0~14 ;
wire \hidden2|Add0~18 ;
wire \hidden2|Add0~22 ;
wire \hidden2|Add0~26 ;
wire \hidden2|Add0~30 ;
wire \hidden2|Add0~33_sumout ;
wire \hidden2|Add3~121_sumout ;
wire \hidden2|Add3~117_sumout ;
wire \hidden2|Add0~29_sumout ;
wire \hidden2|Add3~113_sumout ;
wire \hidden2|Add0~25_sumout ;
wire \hidden2|Add0~21_sumout ;
wire \hidden2|Add3~109_sumout ;
wire \hidden2|Add3~105_sumout ;
wire \hidden2|Add0~17_sumout ;
wire \hidden2|Add0~13_sumout ;
wire \hidden2|Add3~101_sumout ;
wire \hidden2|Add0~9_sumout ;
wire \hidden2|Add3~97_sumout ;
wire \hidden2|Add3~93_sumout ;
wire \hidden2|Add0~5_sumout ;
wire \hidden2|Add3~89_sumout ;
wire \hidden2|Add0~1_sumout ;
wire \hidden2|Add3~85_sumout ;
wire \hidden2|Add1~70 ;
wire \hidden2|Add1~74 ;
wire \hidden2|Add1~78 ;
wire \hidden2|Add1~82 ;
wire \hidden2|Add1~86 ;
wire \hidden2|Add1~90 ;
wire \hidden2|Add1~94 ;
wire \hidden2|Add1~98 ;
wire \hidden2|Add1~102 ;
wire \hidden2|Add1~106 ;
wire \hidden2|Add1~1_sumout ;
wire \b_0[31]~feeder_combout ;
wire \hidden2|Mult0~342 ;
wire \hidden2|Mult0~343 ;
wire \hidden2|Mult0~344 ;
wire \hidden2|Mult0~345 ;
wire \hidden2|Mult0~346 ;
wire \hidden2|Mult0~347 ;
wire \hidden2|Mult0~348 ;
wire \hidden2|Mult0~349 ;
wire \hidden2|Mult0~350 ;
wire \hidden2|Mult0~351 ;
wire \hidden2|Mult0~669 ;
wire \hidden2|Mult1~26 ;
wire \hidden2|Mult1~27 ;
wire \hidden2|Mult1~28 ;
wire \hidden2|Mult1~29 ;
wire \hidden2|Mult1~30 ;
wire \hidden2|Mult1~31 ;
wire \hidden2|Mult1~32 ;
wire \hidden2|Mult1~33 ;
wire \hidden2|Mult1~34 ;
wire \hidden2|Mult1~35 ;
wire \hidden2|Mult1~669 ;
wire \hidden2|Mult1~668 ;
wire \hidden2|Mult1~667 ;
wire \hidden2|Mult1~666 ;
wire \hidden2|Mult1~665 ;
wire \hidden2|Mult1~664 ;
wire \hidden2|Mult1~663 ;
wire \hidden2|Mult1~662 ;
wire \hidden2|Mult1~661 ;
wire \hidden2|Mult1~660 ;
wire \hidden2|Mult1~659 ;
wire \hidden2|Mult1~658 ;
wire \hidden2|Mult1~657 ;
wire \hidden2|Mult1~mult_hlmac_resulta ;
wire \hidden2|Mult1~25 ;
wire \hidden2|Mult0~341 ;
wire \hidden2|Mult1~24 ;
wire \hidden2|Mult0~340 ;
wire \hidden2|Add3~14 ;
wire \hidden2|Add3~15 ;
wire \hidden2|Add3~46 ;
wire \hidden2|Add3~47 ;
wire \hidden2|Add3~50 ;
wire \hidden2|Add3~51 ;
wire \hidden2|Add3~54 ;
wire \hidden2|Add3~55 ;
wire \hidden2|Add3~58 ;
wire \hidden2|Add3~59 ;
wire \hidden2|Add3~22 ;
wire \hidden2|Add3~23 ;
wire \hidden2|Add3~62 ;
wire \hidden2|Add3~63 ;
wire \hidden2|Add3~66 ;
wire \hidden2|Add3~67 ;
wire \hidden2|Add3~70 ;
wire \hidden2|Add3~71 ;
wire \hidden2|Add3~74 ;
wire \hidden2|Add3~75 ;
wire \hidden2|Add3~78 ;
wire \hidden2|Add3~79 ;
wire \hidden2|Add3~26 ;
wire \hidden2|Add3~27 ;
wire \hidden2|Add3~30 ;
wire \hidden2|Add3~31 ;
wire \hidden2|Add3~34 ;
wire \hidden2|Add3~35 ;
wire \hidden2|Add3~38 ;
wire \hidden2|Add3~39 ;
wire \hidden2|Add3~42 ;
wire \hidden2|Add3~43 ;
wire \hidden2|Add3~17_sumout ;
wire \hidden2|Add3~41_sumout ;
wire \hidden2|Mult0~668 ;
wire \hidden2|Mult0~667 ;
wire \hidden2|Add3~37_sumout ;
wire \hidden2|Mult0~666 ;
wire \hidden2|Add3~33_sumout ;
wire \hidden2|Mult0~665 ;
wire \hidden2|Add3~29_sumout ;
wire \hidden2|Mult0~664 ;
wire \hidden2|Add3~25_sumout ;
wire \hidden2|Add3~77_sumout ;
wire \hidden2|Mult0~663 ;
wire \hidden2|Mult0~662 ;
wire \hidden2|Add3~73_sumout ;
wire \hidden2|Add3~69_sumout ;
wire \hidden2|Mult0~661 ;
wire \hidden2|Mult0~660 ;
wire \hidden2|Add3~65_sumout ;
wire \hidden2|Add3~61_sumout ;
wire \hidden2|Mult0~659 ;
wire \hidden2|Add3~21_sumout ;
wire \hidden2|Mult0~658 ;
wire \hidden2|Add3~57_sumout ;
wire \hidden2|Mult0~657 ;
wire \hidden2|Add3~53_sumout ;
wire \hidden2|Mult0~mult_hlmac_resulta ;
wire \hidden2|Add3~49_sumout ;
wire \hidden2|Add3~45_sumout ;
wire \hidden2|Add1~2 ;
wire \hidden2|Add1~34 ;
wire \hidden2|Add1~38 ;
wire \hidden2|Add1~42 ;
wire \hidden2|Add1~46 ;
wire \hidden2|Add1~10 ;
wire \hidden2|Add1~50 ;
wire \hidden2|Add1~54 ;
wire \hidden2|Add1~58 ;
wire \hidden2|Add1~62 ;
wire \hidden2|Add1~66 ;
wire \hidden2|Add1~14 ;
wire \hidden2|Add1~18 ;
wire \hidden2|Add1~22 ;
wire \hidden2|Add1~26 ;
wire \hidden2|Add1~30 ;
wire \hidden2|Add1~5_sumout ;
wire \hidden2|sum[31]~0_combout ;
wire \hidden2|sumAdress~0_combout ;
wire \hidden2|Add1~13_sumout ;
wire \hidden2|Add1~9_sumout ;
wire \hidden2|Add1~29_sumout ;
wire \hidden2|Add1~17_sumout ;
wire \hidden2|Add1~25_sumout ;
wire \hidden2|Add1~21_sumout ;
wire \hidden2|LessThan0~0_combout ;
wire \hidden2|Add1~65_sumout ;
wire \hidden2|Add1~61_sumout ;
wire \hidden2|Add1~57_sumout ;
wire \hidden2|Add1~53_sumout ;
wire \hidden2|Add1~49_sumout ;
wire \hidden2|LessThan0~2_combout ;
wire \hidden2|Add1~33_sumout ;
wire \hidden2|Add1~37_sumout ;
wire \hidden2|Add1~41_sumout ;
wire \hidden2|Add1~45_sumout ;
wire \hidden2|LessThan0~1_combout ;
wire \hidden2|LessThan0~3_combout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \hidden2|LessThan1~2_combout ;
wire \hidden2|Add3~1_sumout ;
wire \hidden2|LessThan1~1_combout ;
wire \hidden2|LessThan1~0_combout ;
wire \hidden2|sumAdress~1_combout ;
wire \hidden2|Add3~5_sumout ;
wire \hidden2|sumAdress~2_combout ;
wire \hidden2|Add3~9_sumout ;
wire \hidden2|sumAdress~3_combout ;
wire \hidden2|Add1~69_sumout ;
wire \hidden2|sumAdress~4_combout ;
wire \hidden2|Add1~73_sumout ;
wire \hidden2|sumAdress~5_combout ;
wire \hidden2|Add1~77_sumout ;
wire \hidden2|sumAdress~6_combout ;
wire \hidden2|Add1~81_sumout ;
wire \hidden2|sumAdress~7_combout ;
wire \hidden2|Add1~85_sumout ;
wire \hidden2|sumAdress~8_combout ;
wire \hidden2|Add1~89_sumout ;
wire \hidden2|sumAdress~9_combout ;
wire \hidden2|Add1~93_sumout ;
wire \hidden2|sumAdress~10_combout ;
wire \hidden2|Add1~97_sumout ;
wire \hidden2|sumAdress~11_combout ;
wire \hidden2|Add1~101_sumout ;
wire \hidden2|sumAdress~12_combout ;
wire \hidden2|sumAdress[13]~DUPLICATE_q ;
wire \hidden2|Add1~105_sumout ;
wire \hidden2|sumAdress~13_combout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \output0|Add1~38 ;
wire \output0|Add1~14 ;
wire \output0|Add1~2 ;
wire \output0|Add1~6 ;
wire \output0|Add1~10 ;
wire \output0|Add1~18 ;
wire \output0|Add1~22 ;
wire \output0|Add1~42 ;
wire \output0|Add1~30 ;
wire \output0|Add1~26 ;
wire \output0|Add1~33_sumout ;
wire \output0|Add1~25_sumout ;
wire \output0|Add1~29_sumout ;
wire \output0|Add1~41_sumout ;
wire \output0|Add1~21_sumout ;
wire \output0|Add1~17_sumout ;
wire \output0|Add1~9_sumout ;
wire \output0|Add1~5_sumout ;
wire \output0|Add1~1_sumout ;
wire \output0|Add1~13_sumout ;
wire \output0|Add1~37_sumout ;
wire \output0|Add2~14 ;
wire \output0|Add2~18 ;
wire \output0|Add2~22 ;
wire \output0|Add2~26 ;
wire \output0|Add2~30 ;
wire \output0|Add2~34 ;
wire \output0|Add2~38 ;
wire \output0|Add2~42 ;
wire \output0|Add2~2 ;
wire \output0|Add2~10 ;
wire \output0|Add2~5_sumout ;
wire \hidden1|Mult1~26 ;
wire \hidden1|Mult1~27 ;
wire \hidden1|Mult1~28 ;
wire \hidden1|Mult1~29 ;
wire \hidden1|Mult1~30 ;
wire \hidden1|Mult1~31 ;
wire \hidden1|Mult1~32 ;
wire \hidden1|Mult1~33 ;
wire \hidden1|Mult1~34 ;
wire \hidden1|Mult1~35 ;
wire \hidden1|Mult1~669 ;
wire \hidden1|Mult0~26 ;
wire \hidden1|Mult0~27 ;
wire \hidden1|Mult0~28 ;
wire \hidden1|Mult0~29 ;
wire \hidden1|Mult0~30 ;
wire \hidden1|Mult0~31 ;
wire \hidden1|Mult0~32 ;
wire \hidden1|Mult0~33 ;
wire \hidden1|Mult0~34 ;
wire \hidden1|Mult0~35 ;
wire \hidden1|Mult0~669 ;
wire \hidden1|Mult0~8_resulta ;
wire \hidden1|Add4~126 ;
wire \hidden1|Add4~127 ;
wire \hidden1|Add4~122 ;
wire \hidden1|Add4~123 ;
wire \hidden1|Add4~70 ;
wire \hidden1|Add4~71 ;
wire \hidden1|Add4~74 ;
wire \hidden1|Add4~75 ;
wire \hidden1|Add4~78 ;
wire \hidden1|Add4~79 ;
wire \hidden1|Add4~82 ;
wire \hidden1|Add4~83 ;
wire \hidden1|Add4~86 ;
wire \hidden1|Add4~87 ;
wire \hidden1|Add4~90 ;
wire \hidden1|Add4~91 ;
wire \hidden1|Add4~94 ;
wire \hidden1|Add4~95 ;
wire \hidden1|Add4~98 ;
wire \hidden1|Add4~99 ;
wire \hidden1|Add4~102 ;
wire \hidden1|Add4~103 ;
wire \hidden1|Add4~106 ;
wire \hidden1|Add4~107 ;
wire \hidden1|Add4~110 ;
wire \hidden1|Add4~111 ;
wire \hidden1|Add4~114 ;
wire \hidden1|Add4~115 ;
wire \hidden1|Add4~118 ;
wire \hidden1|Add4~119 ;
wire \hidden1|Add4~2 ;
wire \hidden1|Add4~3 ;
wire \hidden1|Add4~34 ;
wire \hidden1|Add4~35 ;
wire \hidden1|Add4~38 ;
wire \hidden1|Add4~39 ;
wire \hidden1|Add4~42 ;
wire \hidden1|Add4~43 ;
wire \hidden1|Add4~46 ;
wire \hidden1|Add4~47 ;
wire \hidden1|Add4~10 ;
wire \hidden1|Add4~11 ;
wire \hidden1|Add4~50 ;
wire \hidden1|Add4~51 ;
wire \hidden1|Add4~54 ;
wire \hidden1|Add4~55 ;
wire \hidden1|Add4~58 ;
wire \hidden1|Add4~59 ;
wire \hidden1|Add4~62 ;
wire \hidden1|Add4~63 ;
wire \hidden1|Add4~66 ;
wire \hidden1|Add4~67 ;
wire \hidden1|Add4~14 ;
wire \hidden1|Add4~15 ;
wire \hidden1|Add4~18 ;
wire \hidden1|Add4~19 ;
wire \hidden1|Add4~22 ;
wire \hidden1|Add4~23 ;
wire \hidden1|Add4~26 ;
wire \hidden1|Add4~27 ;
wire \hidden1|Add4~30 ;
wire \hidden1|Add4~31 ;
wire \hidden1|Add4~5_sumout ;
wire \hidden1|Add4~29_sumout ;
wire \hidden1|Mult0~668 ;
wire \hidden1|Mult1~668 ;
wire \hidden1|Mult1~667 ;
wire \hidden1|Add4~25_sumout ;
wire \hidden1|Mult0~667 ;
wire \hidden1|Mult1~666 ;
wire \hidden1|Mult0~666 ;
wire \hidden1|Add4~21_sumout ;
wire \hidden1|Mult0~665 ;
wire \hidden1|Add4~17_sumout ;
wire \hidden1|Mult1~665 ;
wire \hidden1|Mult0~664 ;
wire \hidden1|Mult1~664 ;
wire \hidden1|Add4~13_sumout ;
wire \hidden1|Mult1~663 ;
wire \hidden1|Add4~65_sumout ;
wire \hidden1|Mult0~663 ;
wire \hidden1|Mult1~662 ;
wire \hidden1|Add4~61_sumout ;
wire \hidden1|Mult0~662 ;
wire \hidden1|Mult1~661 ;
wire \hidden1|Mult0~661 ;
wire \hidden1|Add4~57_sumout ;
wire \hidden1|Mult0~660 ;
wire \hidden1|Add4~53_sumout ;
wire \hidden1|Mult1~660 ;
wire \hidden1|Mult0~659 ;
wire \hidden1|Mult1~659 ;
wire \hidden1|Add4~49_sumout ;
wire \hidden1|Mult1~658 ;
wire \hidden1|Mult0~658 ;
wire \hidden1|Add4~9_sumout ;
wire \hidden1|Mult0~657 ;
wire \hidden1|Add4~45_sumout ;
wire \hidden1|Mult1~657 ;
wire \hidden1|Mult0~mult_hlmac_resulta ;
wire \hidden1|Add4~41_sumout ;
wire \hidden1|Mult1~mult_hlmac_resulta ;
wire \hidden1|Mult1~25 ;
wire \hidden1|Add4~37_sumout ;
wire \hidden1|Mult0~25 ;
wire \hidden1|Mult0~24 ;
wire \hidden1|Mult1~24 ;
wire \hidden1|Add4~33_sumout ;
wire \hidden1|Mult1~23 ;
wire \hidden1|Mult0~23 ;
wire \hidden1|Add4~1_sumout ;
wire \hidden1|Mult0~22 ;
wire \hidden1|Mult1~22 ;
wire \hidden1|Add4~117_sumout ;
wire \hidden1|Mult1~21 ;
wire \hidden1|Add4~113_sumout ;
wire \hidden1|Mult0~21 ;
wire \hidden1|Mult1~20 ;
wire \hidden1|Mult0~20 ;
wire \hidden1|Add4~109_sumout ;
wire \hidden1|Mult0~19 ;
wire \hidden1|Mult1~19 ;
wire \hidden1|Add4~105_sumout ;
wire \hidden1|Mult0~18 ;
wire \hidden1|Mult1~18 ;
wire \hidden1|Add4~101_sumout ;
wire \hidden1|Mult1~17 ;
wire \hidden1|Mult0~17 ;
wire \hidden1|Add4~97_sumout ;
wire \hidden1|Add4~93_sumout ;
wire \hidden1|Mult0~16 ;
wire \hidden1|Mult1~16 ;
wire \hidden1|Add4~89_sumout ;
wire \hidden1|Mult1~15 ;
wire \hidden1|Mult0~15 ;
wire \hidden1|Add4~85_sumout ;
wire \hidden1|Mult0~14 ;
wire \hidden1|Mult1~14 ;
wire \hidden1|Mult1~13 ;
wire \hidden1|Mult0~13 ;
wire \hidden1|Add4~81_sumout ;
wire \hidden1|Add4~77_sumout ;
wire \hidden1|Mult1~12 ;
wire \hidden1|Mult0~12 ;
wire \hidden1|Mult0~11 ;
wire \hidden1|Mult1~11 ;
wire \hidden1|Add4~73_sumout ;
wire \hidden1|Mult1~10 ;
wire \hidden1|Mult0~10 ;
wire \hidden1|Add4~69_sumout ;
wire \hidden1|Mult1~9 ;
wire \hidden1|Mult0~9 ;
wire \hidden1|Add4~121_sumout ;
wire \hidden1|Mult1~8_resulta ;
wire \hidden1|Add4~125_sumout ;
wire \hidden1|Add2~126_cout ;
wire \hidden1|Add2~127 ;
wire \hidden1|Add2~122_cout ;
wire \hidden1|Add2~123 ;
wire \hidden1|Add2~70 ;
wire \hidden1|Add2~71 ;
wire \hidden1|Add2~74 ;
wire \hidden1|Add2~75 ;
wire \hidden1|Add2~78 ;
wire \hidden1|Add2~79 ;
wire \hidden1|Add2~82 ;
wire \hidden1|Add2~83 ;
wire \hidden1|Add2~86 ;
wire \hidden1|Add2~87 ;
wire \hidden1|Add2~90 ;
wire \hidden1|Add2~91 ;
wire \hidden1|Add2~94 ;
wire \hidden1|Add2~95 ;
wire \hidden1|Add2~98 ;
wire \hidden1|Add2~99 ;
wire \hidden1|Add2~102 ;
wire \hidden1|Add2~103 ;
wire \hidden1|Add2~106 ;
wire \hidden1|Add2~107 ;
wire \hidden1|Add2~110 ;
wire \hidden1|Add2~111 ;
wire \hidden1|Add2~114 ;
wire \hidden1|Add2~115 ;
wire \hidden1|Add2~118 ;
wire \hidden1|Add2~119 ;
wire \hidden1|Add2~2 ;
wire \hidden1|Add2~3 ;
wire \hidden1|Add2~34 ;
wire \hidden1|Add2~35 ;
wire \hidden1|Add2~38 ;
wire \hidden1|Add2~39 ;
wire \hidden1|Add2~42 ;
wire \hidden1|Add2~43 ;
wire \hidden1|Add2~46 ;
wire \hidden1|Add2~47 ;
wire \hidden1|Add2~10 ;
wire \hidden1|Add2~11 ;
wire \hidden1|Add2~50 ;
wire \hidden1|Add2~51 ;
wire \hidden1|Add2~54 ;
wire \hidden1|Add2~55 ;
wire \hidden1|Add2~58 ;
wire \hidden1|Add2~59 ;
wire \hidden1|Add2~62 ;
wire \hidden1|Add2~63 ;
wire \hidden1|Add2~66 ;
wire \hidden1|Add2~67 ;
wire \hidden1|Add2~14 ;
wire \hidden1|Add2~15 ;
wire \hidden1|Add2~18 ;
wire \hidden1|Add2~19 ;
wire \hidden1|Add2~22 ;
wire \hidden1|Add2~23 ;
wire \hidden1|Add2~26 ;
wire \hidden1|Add2~27 ;
wire \hidden1|Add2~30 ;
wire \hidden1|Add2~31 ;
wire \hidden1|Add2~5_sumout ;
wire \hidden1|sum[31]~0_combout ;
wire \hidden1|Add2~1_sumout ;
wire \hidden1|sum[15]~DUPLICATE_q ;
wire \hidden1|sumAdress~0_combout ;
wire \hidden1|Add2~41_sumout ;
wire \hidden1|sum[18]~DUPLICATE_q ;
wire \hidden1|Add2~37_sumout ;
wire \hidden1|Add2~33_sumout ;
wire \hidden1|Add2~45_sumout ;
wire \hidden1|LessThan0~1_combout ;
wire \hidden1|Add2~13_sumout ;
wire \hidden1|Add2~9_sumout ;
wire \hidden1|Add2~53_sumout ;
wire \hidden1|Add2~57_sumout ;
wire \hidden1|Add2~65_sumout ;
wire \hidden1|Add2~49_sumout ;
wire \hidden1|Add2~61_sumout ;
wire \hidden1|LessThan0~2_combout ;
wire \hidden1|Add2~29_sumout ;
wire \hidden1|Add2~17_sumout ;
wire \hidden1|Add2~21_sumout ;
wire \hidden1|Add2~25_sumout ;
wire \hidden1|LessThan0~0_combout ;
wire \hidden1|LessThan0~3_combout ;
wire \hidden1|LessThan1~1_combout ;
wire \hidden1|LessThan1~0_combout ;
wire \hidden1|LessThan1~2_combout ;
wire \hidden1|Add2~69_sumout ;
wire \hidden1|sumAdress~1_combout ;
wire \hidden1|Add2~73_sumout ;
wire \hidden1|sumAdress~2_combout ;
wire \hidden1|Add2~77_sumout ;
wire \hidden1|sumAdress~3_combout ;
wire \hidden1|Add2~81_sumout ;
wire \hidden1|sumAdress~4_combout ;
wire \hidden1|Add2~85_sumout ;
wire \hidden1|sumAdress~5_combout ;
wire \hidden1|Add2~89_sumout ;
wire \hidden1|sumAdress~6_combout ;
wire \hidden1|Add2~93_sumout ;
wire \hidden1|sumAdress~7_combout ;
wire \hidden1|Add2~97_sumout ;
wire \hidden1|sumAdress~8_combout ;
wire \hidden1|Add2~101_sumout ;
wire \hidden1|sumAdress~9_combout ;
wire \hidden1|Add2~105_sumout ;
wire \hidden1|sumAdress~10_combout ;
wire \hidden1|Add2~109_sumout ;
wire \hidden1|sumAdress~11_combout ;
wire \hidden1|Add2~113_sumout ;
wire \hidden1|sumAdress~12_combout ;
wire \hidden1|Add2~117_sumout ;
wire \hidden1|sumAdress~13_combout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \output0|Mult1~26 ;
wire \output0|Mult1~27 ;
wire \output0|Mult1~28 ;
wire \output0|Mult1~29 ;
wire \output0|Mult1~30 ;
wire \output0|Mult1~31 ;
wire \output0|Mult1~32 ;
wire \output0|Mult1~33 ;
wire \output0|Mult1~34 ;
wire \output0|Mult1~670 ;
wire \hidden0|Mult2~23 ;
wire \hidden0|Mult1~23 ;
wire \hidden0|Mult2~22 ;
wire \hidden0|Mult1~22 ;
wire \hidden0|Mult1~21 ;
wire \hidden0|Mult2~21 ;
wire \hidden0|Mult2~20 ;
wire \hidden0|Mult1~20 ;
wire \hidden0|Mult2~19 ;
wire \hidden0|Mult1~19 ;
wire \hidden0|Mult2~18 ;
wire \hidden0|Mult1~18 ;
wire \hidden0|Mult1~17 ;
wire \hidden0|Mult2~17 ;
wire \hidden0|Mult1~16 ;
wire \hidden0|Mult2~16 ;
wire \hidden0|Mult2~15 ;
wire \hidden0|Mult1~15 ;
wire \hidden0|Mult2~14 ;
wire \hidden0|Mult1~14 ;
wire \hidden0|Mult2~13 ;
wire \hidden0|Mult1~13 ;
wire \hidden0|Mult2~12 ;
wire \hidden0|Mult1~12 ;
wire \hidden0|Mult1~11 ;
wire \hidden0|Mult2~11 ;
wire \hidden0|Mult1~10 ;
wire \hidden0|Mult2~10 ;
wire \hidden0|Mult1~9 ;
wire \hidden0|Mult2~9 ;
wire \hidden0|Mult1~8_resulta ;
wire \hidden0|Mult2~8_resulta ;
wire \hidden0|Add1~126 ;
wire \hidden0|Add1~127 ;
wire \hidden0|Add1~122 ;
wire \hidden0|Add1~123 ;
wire \hidden0|Add1~70 ;
wire \hidden0|Add1~71 ;
wire \hidden0|Add1~74 ;
wire \hidden0|Add1~75 ;
wire \hidden0|Add1~78 ;
wire \hidden0|Add1~79 ;
wire \hidden0|Add1~82 ;
wire \hidden0|Add1~83 ;
wire \hidden0|Add1~86 ;
wire \hidden0|Add1~87 ;
wire \hidden0|Add1~90 ;
wire \hidden0|Add1~91 ;
wire \hidden0|Add1~94 ;
wire \hidden0|Add1~95 ;
wire \hidden0|Add1~98 ;
wire \hidden0|Add1~99 ;
wire \hidden0|Add1~102 ;
wire \hidden0|Add1~103 ;
wire \hidden0|Add1~106 ;
wire \hidden0|Add1~107 ;
wire \hidden0|Add1~110 ;
wire \hidden0|Add1~111 ;
wire \hidden0|Add1~114 ;
wire \hidden0|Add1~115 ;
wire \hidden0|Add1~118 ;
wire \hidden0|Add1~119 ;
wire \hidden0|Add1~1_sumout ;
wire \hidden0|Mult0~23 ;
wire \hidden0|Add1~117_sumout ;
wire \hidden0|Mult0~22 ;
wire \hidden0|Add1~113_sumout ;
wire \hidden0|Mult0~21 ;
wire \hidden0|Add1~109_sumout ;
wire \hidden0|Mult0~20 ;
wire \hidden0|Mult0~19 ;
wire \hidden0|Add1~105_sumout ;
wire \hidden0|Add1~101_sumout ;
wire \hidden0|Mult0~18 ;
wire \hidden0|Mult0~17 ;
wire \hidden0|Add1~97_sumout ;
wire \hidden0|Add1~93_sumout ;
wire \hidden0|Mult0~16 ;
wire \hidden0|Mult0~15 ;
wire \hidden0|Add1~89_sumout ;
wire \hidden0|Add1~85_sumout ;
wire \hidden0|Mult0~14 ;
wire \hidden0|Add1~81_sumout ;
wire \hidden0|Mult0~13 ;
wire \hidden0|Add1~77_sumout ;
wire \hidden0|Mult0~12 ;
wire \hidden0|Add1~73_sumout ;
wire \hidden0|Mult0~11 ;
wire \hidden0|Mult0~10 ;
wire \hidden0|Add1~69_sumout ;
wire \hidden0|Mult0~9 ;
wire \hidden0|Add1~121_sumout ;
wire \hidden0|Add1~125_sumout ;
wire \hidden0|Mult0~8_resulta ;
wire \hidden0|Add0~126_cout ;
wire \hidden0|Add0~122_cout ;
wire \hidden0|Add0~70 ;
wire \hidden0|Add0~74 ;
wire \hidden0|Add0~78 ;
wire \hidden0|Add0~82 ;
wire \hidden0|Add0~86 ;
wire \hidden0|Add0~90 ;
wire \hidden0|Add0~94 ;
wire \hidden0|Add0~98 ;
wire \hidden0|Add0~102 ;
wire \hidden0|Add0~106 ;
wire \hidden0|Add0~110 ;
wire \hidden0|Add0~114 ;
wire \hidden0|Add0~118 ;
wire \hidden0|Add0~1_sumout ;
wire \hidden0|Mult2~26 ;
wire \hidden0|Mult2~27 ;
wire \hidden0|Mult2~28 ;
wire \hidden0|Mult2~29 ;
wire \hidden0|Mult2~30 ;
wire \hidden0|Mult2~31 ;
wire \hidden0|Mult2~32 ;
wire \hidden0|Mult2~33 ;
wire \hidden0|Mult2~671 ;
wire \hidden0|Mult1~26 ;
wire \hidden0|Mult1~27 ;
wire \hidden0|Mult1~28 ;
wire \hidden0|Mult1~29 ;
wire \hidden0|Mult1~30 ;
wire \hidden0|Mult1~31 ;
wire \hidden0|Mult1~32 ;
wire \hidden0|Mult1~672 ;
wire \hidden0|Mult2~670 ;
wire \hidden0|Mult1~671 ;
wire \hidden0|Mult1~670 ;
wire \hidden0|Mult2~669 ;
wire \hidden0|Mult2~668 ;
wire \hidden0|Mult1~669 ;
wire \hidden0|Mult1~668 ;
wire \hidden0|Mult2~667 ;
wire \hidden0|Mult2~666 ;
wire \hidden0|Mult1~667 ;
wire \hidden0|Mult1~666 ;
wire \hidden0|Mult2~665 ;
wire \hidden0|Mult1~665 ;
wire \hidden0|Mult2~664 ;
wire \hidden0|Mult1~664 ;
wire \hidden0|Mult2~663 ;
wire \hidden0|Mult1~663 ;
wire \hidden0|Mult2~662 ;
wire \hidden0|Mult1~662 ;
wire \hidden0|Mult2~661 ;
wire \hidden0|Mult1~661 ;
wire \hidden0|Mult2~660 ;
wire \hidden0|Mult2~659 ;
wire \hidden0|Mult1~660 ;
wire \hidden0|Mult1~mult_hlmac_resulta ;
wire \hidden0|Mult2~mult_hlmac_resulta ;
wire \hidden0|Mult1~25 ;
wire \hidden0|Mult2~25 ;
wire \hidden0|Mult2~24 ;
wire \hidden0|Mult1~24 ;
wire \hidden0|Add1~2 ;
wire \hidden0|Add1~3 ;
wire \hidden0|Add1~34 ;
wire \hidden0|Add1~35 ;
wire \hidden0|Add1~38 ;
wire \hidden0|Add1~39 ;
wire \hidden0|Add1~42 ;
wire \hidden0|Add1~43 ;
wire \hidden0|Add1~46 ;
wire \hidden0|Add1~47 ;
wire \hidden0|Add1~10 ;
wire \hidden0|Add1~11 ;
wire \hidden0|Add1~50 ;
wire \hidden0|Add1~51 ;
wire \hidden0|Add1~54 ;
wire \hidden0|Add1~55 ;
wire \hidden0|Add1~58 ;
wire \hidden0|Add1~59 ;
wire \hidden0|Add1~62 ;
wire \hidden0|Add1~63 ;
wire \hidden0|Add1~66 ;
wire \hidden0|Add1~67 ;
wire \hidden0|Add1~14 ;
wire \hidden0|Add1~15 ;
wire \hidden0|Add1~18 ;
wire \hidden0|Add1~19 ;
wire \hidden0|Add1~22 ;
wire \hidden0|Add1~23 ;
wire \hidden0|Add1~26 ;
wire \hidden0|Add1~27 ;
wire \hidden0|Add1~30 ;
wire \hidden0|Add1~31 ;
wire \hidden0|Add1~5_sumout ;
wire \hidden0|Mult0~26 ;
wire \hidden0|Mult0~27 ;
wire \hidden0|Mult0~28 ;
wire \hidden0|Mult0~29 ;
wire \hidden0|Mult0~30 ;
wire \hidden0|Mult0~31 ;
wire \hidden0|Mult0~673 ;
wire \hidden0|Mult0~672 ;
wire \hidden0|Add1~29_sumout ;
wire \hidden0|Mult0~671 ;
wire \hidden0|Add1~25_sumout ;
wire \hidden0|Add1~21_sumout ;
wire \hidden0|Mult0~670 ;
wire \hidden0|Mult0~669 ;
wire \hidden0|Add1~17_sumout ;
wire \hidden0|Add1~13_sumout ;
wire \hidden0|Mult0~668 ;
wire \hidden0|Add1~65_sumout ;
wire \hidden0|Mult0~667 ;
wire \hidden0|Mult0~666 ;
wire \hidden0|Add1~61_sumout ;
wire \hidden0|Add1~57_sumout ;
wire \hidden0|Mult0~665 ;
wire \hidden0|Mult0~664 ;
wire \hidden0|Add1~53_sumout ;
wire \hidden0|Add1~49_sumout ;
wire \hidden0|Mult0~663 ;
wire \hidden0|Add1~9_sumout ;
wire \hidden0|Mult0~662 ;
wire \hidden0|Add1~45_sumout ;
wire \hidden0|Mult0~661 ;
wire \hidden0|Add1~41_sumout ;
wire \hidden0|Mult0~mult_hlmac_resulta ;
wire \hidden0|Add1~37_sumout ;
wire \hidden0|Mult0~25 ;
wire \hidden0|Mult0~24 ;
wire \hidden0|Add1~33_sumout ;
wire \hidden0|Add0~2 ;
wire \hidden0|Add0~34 ;
wire \hidden0|Add0~38 ;
wire \hidden0|Add0~42 ;
wire \hidden0|Add0~46 ;
wire \hidden0|Add0~10 ;
wire \hidden0|Add0~50 ;
wire \hidden0|Add0~54 ;
wire \hidden0|Add0~58 ;
wire \hidden0|Add0~62 ;
wire \hidden0|Add0~66 ;
wire \hidden0|Add0~14 ;
wire \hidden0|Add0~18 ;
wire \hidden0|Add0~22 ;
wire \hidden0|Add0~26 ;
wire \hidden0|Add0~30 ;
wire \hidden0|Add0~5_sumout ;
wire \hidden0|sum[31]~0_combout ;
wire \hidden0|sumAdress~0_combout ;
wire \hidden0|Add0~21_sumout ;
wire \hidden0|Add0~17_sumout ;
wire \hidden0|Add0~25_sumout ;
wire \hidden0|Add0~29_sumout ;
wire \hidden0|LessThan0~0_combout ;
wire \hidden0|Add0~9_sumout ;
wire \hidden0|Add0~49_sumout ;
wire \hidden0|Add0~61_sumout ;
wire \hidden0|Add0~57_sumout ;
wire \hidden0|Add0~53_sumout ;
wire \hidden0|Add0~65_sumout ;
wire \hidden0|LessThan0~2_combout ;
wire \hidden0|Add0~41_sumout ;
wire \hidden0|Add0~33_sumout ;
wire \hidden0|Add0~45_sumout ;
wire \hidden0|Add0~37_sumout ;
wire \hidden0|LessThan0~1_combout ;
wire \hidden0|Add0~13_sumout ;
wire \hidden0|LessThan0~3_combout ;
wire \hidden0|Add0~69_sumout ;
wire \hidden0|LessThan1~2_combout ;
wire \hidden0|LessThan1~0_combout ;
wire \hidden0|sum[20]~DUPLICATE_q ;
wire \hidden0|LessThan1~1_combout ;
wire \hidden0|sumAdress~1_combout ;
wire \hidden0|Add0~73_sumout ;
wire \hidden0|sumAdress~2_combout ;
wire \hidden0|Add0~77_sumout ;
wire \hidden0|sumAdress~3_combout ;
wire \hidden0|Add0~81_sumout ;
wire \hidden0|sumAdress~4_combout ;
wire \hidden0|Add0~85_sumout ;
wire \hidden0|sumAdress~5_combout ;
wire \hidden0|Add0~89_sumout ;
wire \hidden0|sumAdress~6_combout ;
wire \hidden0|Add0~93_sumout ;
wire \hidden0|sumAdress~7_combout ;
wire \hidden0|Add0~97_sumout ;
wire \hidden0|sumAdress~8_combout ;
wire \hidden0|Add0~101_sumout ;
wire \hidden0|sumAdress~9_combout ;
wire \hidden0|Add0~105_sumout ;
wire \hidden0|sumAdress~10_combout ;
wire \hidden0|Add0~109_sumout ;
wire \hidden0|sumAdress~11_combout ;
wire \hidden0|Add0~113_sumout ;
wire \hidden0|sumAdress~12_combout ;
wire \hidden0|Add0~117_sumout ;
wire \hidden0|sumAdress~13_combout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \output0|Mult0~26 ;
wire \output0|Mult0~27 ;
wire \output0|Mult0~28 ;
wire \output0|Mult0~29 ;
wire \output0|Mult0~30 ;
wire \output0|Mult0~31 ;
wire \output0|Mult0~32 ;
wire \output0|Mult0~672 ;
wire \output0|Mult1~669 ;
wire \output0|Mult0~671 ;
wire \output0|Mult1~668 ;
wire \output0|Mult0~670 ;
wire \output0|Mult0~669 ;
wire \output0|Mult1~667 ;
wire \output0|Mult1~666 ;
wire \output0|Mult0~668 ;
wire \output0|Mult1~665 ;
wire \output0|Mult0~667 ;
wire \output0|Mult0~666 ;
wire \output0|Mult1~664 ;
wire \output0|Mult1~663 ;
wire \output0|Mult0~665 ;
wire \output0|Mult1~662 ;
wire \output0|Mult0~664 ;
wire \output0|Mult1~661 ;
wire \output0|Mult0~663 ;
wire \output0|Mult1~660 ;
wire \output0|Mult0~662 ;
wire \output0|Mult1~659 ;
wire \output0|Mult0~661 ;
wire \output0|Mult0~660 ;
wire \output0|Mult1~658 ;
wire \output0|Mult1~mult_hlmac_resulta ;
wire \output0|Mult0~mult_hlmac_resulta ;
wire \output0|Mult1~25 ;
wire \output0|Mult0~25 ;
wire \output0|Add2~9_sumout ;
wire \output0|Mult0~24 ;
wire \output0|Mult1~24 ;
wire \output0|Mult0~23 ;
wire \output0|Add2~1_sumout ;
wire \output0|Mult1~23 ;
wire \output0|Add2~41_sumout ;
wire \output0|Mult1~22 ;
wire \output0|Mult0~22 ;
wire \output0|Mult0~21 ;
wire \output0|Mult1~21 ;
wire \output0|Add2~37_sumout ;
wire \output0|Add2~33_sumout ;
wire \output0|Mult1~20 ;
wire \output0|Mult0~20 ;
wire \output0|Mult0~19 ;
wire \output0|Mult1~19 ;
wire \output0|Add2~29_sumout ;
wire \output0|Add2~25_sumout ;
wire \output0|Mult1~18 ;
wire \output0|Mult0~18 ;
wire \output0|Add2~21_sumout ;
wire \output0|Mult1~17 ;
wire \output0|Mult0~17 ;
wire \output0|Add2~17_sumout ;
wire \output0|Mult0~16 ;
wire \output0|Mult1~16 ;
wire \output0|Mult1~15 ;
wire \output0|Mult0~15 ;
wire \output0|Add2~13_sumout ;
wire \output0|Mult0~14 ;
wire \output0|Mult1~14 ;
wire \output0|Mult1~13 ;
wire \output0|Mult0~13 ;
wire \output0|Mult1~12 ;
wire \output0|Mult0~12 ;
wire \output0|Mult1~11 ;
wire \output0|Mult0~11 ;
wire \output0|Mult1~10 ;
wire \output0|Mult0~10 ;
wire \output0|Mult1~9 ;
wire \output0|Mult0~9 ;
wire \output0|Mult0~8_resulta ;
wire \output0|Mult1~8_resulta ;
wire \output0|Add0~126_cout ;
wire \output0|Add0~127 ;
wire \output0|Add0~82_cout ;
wire \output0|Add0~83 ;
wire \output0|Add0~2 ;
wire \output0|Add0~3 ;
wire \output0|Add0~6 ;
wire \output0|Add0~7 ;
wire \output0|Add0~10 ;
wire \output0|Add0~11 ;
wire \output0|Add0~86 ;
wire \output0|Add0~87 ;
wire \output0|Add0~90 ;
wire \output0|Add0~91 ;
wire \output0|Add0~94 ;
wire \output0|Add0~95 ;
wire \output0|Add0~98 ;
wire \output0|Add0~99 ;
wire \output0|Add0~102 ;
wire \output0|Add0~103 ;
wire \output0|Add0~106 ;
wire \output0|Add0~107 ;
wire \output0|Add0~110 ;
wire \output0|Add0~111 ;
wire \output0|Add0~114 ;
wire \output0|Add0~115 ;
wire \output0|Add0~118 ;
wire \output0|Add0~119 ;
wire \output0|Add0~122 ;
wire \output0|Add0~123 ;
wire \output0|Add0~14 ;
wire \output0|Add0~15 ;
wire \output0|Add0~46 ;
wire \output0|Add0~47 ;
wire \output0|Add0~50 ;
wire \output0|Add0~51 ;
wire \output0|Add0~54 ;
wire \output0|Add0~55 ;
wire \output0|Add0~58 ;
wire \output0|Add0~59 ;
wire \output0|Add0~22 ;
wire \output0|Add0~23 ;
wire \output0|Add0~62 ;
wire \output0|Add0~63 ;
wire \output0|Add0~66 ;
wire \output0|Add0~67 ;
wire \output0|Add0~70 ;
wire \output0|Add0~71 ;
wire \output0|Add0~74 ;
wire \output0|Add0~75 ;
wire \output0|Add0~78 ;
wire \output0|Add0~79 ;
wire \output0|Add0~26 ;
wire \output0|Add0~27 ;
wire \output0|Add0~30 ;
wire \output0|Add0~31 ;
wire \output0|Add0~34 ;
wire \output0|Add0~35 ;
wire \output0|Add0~38 ;
wire \output0|Add0~39 ;
wire \output0|Add0~42 ;
wire \output0|Add0~43 ;
wire \output0|Add0~17_sumout ;
wire \output0|Add0~41_sumout ;
wire \output0|Add0~37_sumout ;
wire \output0|Add0~33_sumout ;
wire \output0|Add0~29_sumout ;
wire \output0|Add0~25_sumout ;
wire \output0|Add0~77_sumout ;
wire \output0|Add0~73_sumout ;
wire \output0|Add0~69_sumout ;
wire \output0|Add0~65_sumout ;
wire \output0|Add0~61_sumout ;
wire \output0|Add0~21_sumout ;
wire \output0|Add0~57_sumout ;
wire \output0|Add0~53_sumout ;
wire \output0|Add0~49_sumout ;
wire \output0|Add0~45_sumout ;
wire \output0|Add0~13_sumout ;
wire \output0|Add0~121_sumout ;
wire \output0|Add0~117_sumout ;
wire \output0|Add0~113_sumout ;
wire \output0|Add0~109_sumout ;
wire \output0|Add0~105_sumout ;
wire \output0|Add0~101_sumout ;
wire \output0|Add0~97_sumout ;
wire \output0|Add0~93_sumout ;
wire \output0|Add0~89_sumout ;
wire \output0|Add0~85_sumout ;
wire \output0|Add4~70 ;
wire \output0|Add4~74 ;
wire \output0|Add4~78 ;
wire \output0|Add4~82 ;
wire \output0|Add4~86 ;
wire \output0|Add4~90 ;
wire \output0|Add4~94 ;
wire \output0|Add4~98 ;
wire \output0|Add4~102 ;
wire \output0|Add4~106 ;
wire \output0|Add4~2 ;
wire \output0|Add4~34 ;
wire \output0|Add4~38 ;
wire \output0|Add4~42 ;
wire \output0|Add4~46 ;
wire \output0|Add4~10 ;
wire \output0|Add4~50 ;
wire \output0|Add4~54 ;
wire \output0|Add4~58 ;
wire \output0|Add4~62 ;
wire \output0|Add4~66 ;
wire \output0|Add4~14 ;
wire \output0|Add4~18 ;
wire \output0|Add4~22 ;
wire \output0|Add4~26 ;
wire \output0|Add4~30 ;
wire \output0|Add4~5_sumout ;
wire \output0|sum[31]~0_combout ;
wire \output0|Add4~1_sumout ;
wire \output0|sumAdress~0_combout ;
wire \output0|Add4~13_sumout ;
wire \output0|Add4~9_sumout ;
wire \output0|Add4~37_sumout ;
wire \output0|Add4~33_sumout ;
wire \output0|Add4~41_sumout ;
wire \output0|Add4~45_sumout ;
wire \output0|LessThan0~1_combout ;
wire \output0|Add4~61_sumout ;
wire \output0|Add4~53_sumout ;
wire \output0|Add4~65_sumout ;
wire \output0|Add4~57_sumout ;
wire \output0|Add4~49_sumout ;
wire \output0|LessThan0~2_combout ;
wire \output0|Add4~25_sumout ;
wire \output0|Add4~21_sumout ;
wire \output0|Add4~17_sumout ;
wire \output0|Add4~29_sumout ;
wire \output0|LessThan0~0_combout ;
wire \output0|LessThan0~3_combout ;
wire \output0|LessThan1~2_combout ;
wire \output0|Add0~1_sumout ;
wire \output0|LessThan1~1_combout ;
wire \output0|LessThan1~0_combout ;
wire \output0|sumAdress~1_combout ;
wire \output0|Add0~5_sumout ;
wire \output0|sumAdress~2_combout ;
wire \output0|Add0~9_sumout ;
wire \output0|sumAdress~3_combout ;
wire \output0|Add4~69_sumout ;
wire \output0|sumAdress~4_combout ;
wire \output0|Add4~73_sumout ;
wire \output0|sumAdress~5_combout ;
wire \output0|Add4~77_sumout ;
wire \output0|sumAdress~6_combout ;
wire \output0|Add4~81_sumout ;
wire \output0|sumAdress~7_combout ;
wire \output0|Add4~85_sumout ;
wire \output0|sumAdress~8_combout ;
wire \output0|Add4~89_sumout ;
wire \output0|sumAdress~9_combout ;
wire \output0|Add4~93_sumout ;
wire \output0|sumAdress~10_combout ;
wire \output0|Add4~97_sumout ;
wire \output0|sumAdress~11_combout ;
wire \output0|Add4~101_sumout ;
wire \output0|sumAdress~12_combout ;
wire \output0|Add4~105_sumout ;
wire \output0|sumAdress~13_combout ;
wire \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \r_out[0]~reg0_q ;
wire \r_out[1]~reg0feeder_combout ;
wire \r_out[1]~reg0_q ;
wire \r_out[2]~reg0feeder_combout ;
wire \r_out[2]~reg0_q ;
wire \r_out[3]~reg0_q ;
wire \r_out[4]~reg0feeder_combout ;
wire \r_out[4]~reg0_q ;
wire \r_out[5]~reg0feeder_combout ;
wire \r_out[5]~reg0_q ;
wire \r_out[6]~reg0_q ;
wire \r_out[7]~reg0feeder_combout ;
wire \r_out[7]~reg0_q ;
wire \g_out[0]~reg0_q ;
wire \g_out[1]~reg0_q ;
wire \g_out[2]~reg0_q ;
wire \g_out[3]~reg0_q ;
wire \g_out[4]~reg0_q ;
wire \g_out[5]~reg0_q ;
wire \g_out[6]~reg0feeder_combout ;
wire \g_out[6]~reg0_q ;
wire \g_out[7]~reg0feeder_combout ;
wire \g_out[7]~reg0_q ;
wire \b_out[0]~reg0_q ;
wire \b_out[1]~reg0_q ;
wire \b_out[2]~reg0feeder_combout ;
wire \b_out[2]~reg0_q ;
wire \b_out[3]~reg0_q ;
wire \b_out[4]~reg0feeder_combout ;
wire \b_out[4]~reg0_q ;
wire \b_out[5]~reg0feeder_combout ;
wire \b_out[5]~reg0_q ;
wire \b_out[6]~reg0feeder_combout ;
wire \b_out[6]~reg0_q ;
wire \b_out[7]~reg0_q ;
wire [31:0] r_0;
wire [31:0] b_0;
wire [31:0] \hidden1|sum ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|address_reg_a ;
wire [31:0] \hidden0|sum ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a ;
wire [31:0] g_0;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:9] \control|vs_delay ;
wire [15:0] \hidden0|sumAdress ;
wire [7:0] result;
wire [15:0] \output0|sumAdress ;
wire [15:0] \hidden2|sumAdress ;
wire [31:0] \output0|sum ;
wire [1:9] \control|hs_delay ;
wire [15:0] \hidden1|sumAdress ;
wire [1:9] \control|de_delay ;
wire [31:0] \hidden2|sum ;
wire [0:0] \output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|address_reg_a ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \output0|sigmoid|altsyncram_component|auto_generated|address_reg_a ;

wire [0:0] \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \output0|Mult0~8_RESULTA_bus ;
wire [63:0] \output0|Mult1~8_RESULTA_bus ;
wire [63:0] \output0|Mult0~mult_hlmac_RESULTA_bus ;
wire [63:0] \output0|Mult1~mult_hlmac_RESULTA_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \hidden2|Mult0~mult_hlmac_RESULTA_bus ;
wire [63:0] \hidden2|Mult1~8_RESULTA_bus ;
wire [63:0] \hidden2|Mult0~324_RESULTA_bus ;
wire [63:0] \hidden0|Mult0~8_RESULTA_bus ;
wire [63:0] \hidden0|Mult0~mult_hlmac_RESULTA_bus ;
wire [63:0] \hidden1|Mult1~8_RESULTA_bus ;
wire [63:0] \hidden1|Mult0~8_RESULTA_bus ;
wire [63:0] \hidden1|Mult1~mult_hlmac_RESULTA_bus ;
wire [63:0] \hidden1|Mult0~mult_hlmac_RESULTA_bus ;
wire [63:0] \hidden2|Mult1~mult_hlmac_RESULTA_bus ;
wire [63:0] \hidden0|Mult1~8_RESULTA_bus ;
wire [63:0] \hidden0|Mult2~8_RESULTA_bus ;
wire [63:0] \hidden0|Mult1~mult_hlmac_RESULTA_bus ;
wire [63:0] \hidden0|Mult2~mult_hlmac_RESULTA_bus ;

assign \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \output0|Mult0~8_resulta  = \output0|Mult0~8_RESULTA_bus [0];
assign \output0|Mult0~9  = \output0|Mult0~8_RESULTA_bus [1];
assign \output0|Mult0~10  = \output0|Mult0~8_RESULTA_bus [2];
assign \output0|Mult0~11  = \output0|Mult0~8_RESULTA_bus [3];
assign \output0|Mult0~12  = \output0|Mult0~8_RESULTA_bus [4];
assign \output0|Mult0~13  = \output0|Mult0~8_RESULTA_bus [5];
assign \output0|Mult0~14  = \output0|Mult0~8_RESULTA_bus [6];
assign \output0|Mult0~15  = \output0|Mult0~8_RESULTA_bus [7];
assign \output0|Mult0~16  = \output0|Mult0~8_RESULTA_bus [8];
assign \output0|Mult0~17  = \output0|Mult0~8_RESULTA_bus [9];
assign \output0|Mult0~18  = \output0|Mult0~8_RESULTA_bus [10];
assign \output0|Mult0~19  = \output0|Mult0~8_RESULTA_bus [11];
assign \output0|Mult0~20  = \output0|Mult0~8_RESULTA_bus [12];
assign \output0|Mult0~21  = \output0|Mult0~8_RESULTA_bus [13];
assign \output0|Mult0~22  = \output0|Mult0~8_RESULTA_bus [14];
assign \output0|Mult0~23  = \output0|Mult0~8_RESULTA_bus [15];
assign \output0|Mult0~24  = \output0|Mult0~8_RESULTA_bus [16];
assign \output0|Mult0~25  = \output0|Mult0~8_RESULTA_bus [17];
assign \output0|Mult0~26  = \output0|Mult0~8_RESULTA_bus [18];
assign \output0|Mult0~27  = \output0|Mult0~8_RESULTA_bus [19];
assign \output0|Mult0~28  = \output0|Mult0~8_RESULTA_bus [20];
assign \output0|Mult0~29  = \output0|Mult0~8_RESULTA_bus [21];
assign \output0|Mult0~30  = \output0|Mult0~8_RESULTA_bus [22];
assign \output0|Mult0~31  = \output0|Mult0~8_RESULTA_bus [23];
assign \output0|Mult0~32  = \output0|Mult0~8_RESULTA_bus [24];
assign \output0|Mult0~33  = \output0|Mult0~8_RESULTA_bus [25];
assign \output0|Mult0~34  = \output0|Mult0~8_RESULTA_bus [26];
assign \output0|Mult0~35  = \output0|Mult0~8_RESULTA_bus [27];
assign \output0|Mult0~36  = \output0|Mult0~8_RESULTA_bus [28];
assign \output0|Mult0~37  = \output0|Mult0~8_RESULTA_bus [29];
assign \output0|Mult0~38  = \output0|Mult0~8_RESULTA_bus [30];
assign \output0|Mult0~39  = \output0|Mult0~8_RESULTA_bus [31];
assign \output0|Mult0~40  = \output0|Mult0~8_RESULTA_bus [32];
assign \output0|Mult0~41  = \output0|Mult0~8_RESULTA_bus [33];
assign \output0|Mult0~42  = \output0|Mult0~8_RESULTA_bus [34];
assign \output0|Mult0~43  = \output0|Mult0~8_RESULTA_bus [35];
assign \output0|Mult0~44  = \output0|Mult0~8_RESULTA_bus [36];
assign \output0|Mult0~45  = \output0|Mult0~8_RESULTA_bus [37];
assign \output0|Mult0~46  = \output0|Mult0~8_RESULTA_bus [38];
assign \output0|Mult0~47  = \output0|Mult0~8_RESULTA_bus [39];
assign \output0|Mult0~48  = \output0|Mult0~8_RESULTA_bus [40];
assign \output0|Mult0~49  = \output0|Mult0~8_RESULTA_bus [41];
assign \output0|Mult0~50  = \output0|Mult0~8_RESULTA_bus [42];
assign \output0|Mult0~51  = \output0|Mult0~8_RESULTA_bus [43];
assign \output0|Mult0~52  = \output0|Mult0~8_RESULTA_bus [44];
assign \output0|Mult0~53  = \output0|Mult0~8_RESULTA_bus [45];
assign \output0|Mult0~54  = \output0|Mult0~8_RESULTA_bus [46];
assign \output0|Mult0~55  = \output0|Mult0~8_RESULTA_bus [47];
assign \output0|Mult0~56  = \output0|Mult0~8_RESULTA_bus [48];
assign \output0|Mult0~57  = \output0|Mult0~8_RESULTA_bus [49];
assign \output0|Mult0~58  = \output0|Mult0~8_RESULTA_bus [50];
assign \output0|Mult0~59  = \output0|Mult0~8_RESULTA_bus [51];
assign \output0|Mult0~60  = \output0|Mult0~8_RESULTA_bus [52];
assign \output0|Mult0~61  = \output0|Mult0~8_RESULTA_bus [53];
assign \output0|Mult0~62  = \output0|Mult0~8_RESULTA_bus [54];
assign \output0|Mult0~63  = \output0|Mult0~8_RESULTA_bus [55];
assign \output0|Mult0~64  = \output0|Mult0~8_RESULTA_bus [56];
assign \output0|Mult0~65  = \output0|Mult0~8_RESULTA_bus [57];
assign \output0|Mult0~66  = \output0|Mult0~8_RESULTA_bus [58];
assign \output0|Mult0~67  = \output0|Mult0~8_RESULTA_bus [59];
assign \output0|Mult0~68  = \output0|Mult0~8_RESULTA_bus [60];
assign \output0|Mult0~69  = \output0|Mult0~8_RESULTA_bus [61];
assign \output0|Mult0~70  = \output0|Mult0~8_RESULTA_bus [62];
assign \output0|Mult0~71  = \output0|Mult0~8_RESULTA_bus [63];

assign \output0|Mult1~8_resulta  = \output0|Mult1~8_RESULTA_bus [0];
assign \output0|Mult1~9  = \output0|Mult1~8_RESULTA_bus [1];
assign \output0|Mult1~10  = \output0|Mult1~8_RESULTA_bus [2];
assign \output0|Mult1~11  = \output0|Mult1~8_RESULTA_bus [3];
assign \output0|Mult1~12  = \output0|Mult1~8_RESULTA_bus [4];
assign \output0|Mult1~13  = \output0|Mult1~8_RESULTA_bus [5];
assign \output0|Mult1~14  = \output0|Mult1~8_RESULTA_bus [6];
assign \output0|Mult1~15  = \output0|Mult1~8_RESULTA_bus [7];
assign \output0|Mult1~16  = \output0|Mult1~8_RESULTA_bus [8];
assign \output0|Mult1~17  = \output0|Mult1~8_RESULTA_bus [9];
assign \output0|Mult1~18  = \output0|Mult1~8_RESULTA_bus [10];
assign \output0|Mult1~19  = \output0|Mult1~8_RESULTA_bus [11];
assign \output0|Mult1~20  = \output0|Mult1~8_RESULTA_bus [12];
assign \output0|Mult1~21  = \output0|Mult1~8_RESULTA_bus [13];
assign \output0|Mult1~22  = \output0|Mult1~8_RESULTA_bus [14];
assign \output0|Mult1~23  = \output0|Mult1~8_RESULTA_bus [15];
assign \output0|Mult1~24  = \output0|Mult1~8_RESULTA_bus [16];
assign \output0|Mult1~25  = \output0|Mult1~8_RESULTA_bus [17];
assign \output0|Mult1~26  = \output0|Mult1~8_RESULTA_bus [18];
assign \output0|Mult1~27  = \output0|Mult1~8_RESULTA_bus [19];
assign \output0|Mult1~28  = \output0|Mult1~8_RESULTA_bus [20];
assign \output0|Mult1~29  = \output0|Mult1~8_RESULTA_bus [21];
assign \output0|Mult1~30  = \output0|Mult1~8_RESULTA_bus [22];
assign \output0|Mult1~31  = \output0|Mult1~8_RESULTA_bus [23];
assign \output0|Mult1~32  = \output0|Mult1~8_RESULTA_bus [24];
assign \output0|Mult1~33  = \output0|Mult1~8_RESULTA_bus [25];
assign \output0|Mult1~34  = \output0|Mult1~8_RESULTA_bus [26];
assign \output0|Mult1~35  = \output0|Mult1~8_RESULTA_bus [27];
assign \output0|Mult1~36  = \output0|Mult1~8_RESULTA_bus [28];
assign \output0|Mult1~37  = \output0|Mult1~8_RESULTA_bus [29];
assign \output0|Mult1~38  = \output0|Mult1~8_RESULTA_bus [30];
assign \output0|Mult1~39  = \output0|Mult1~8_RESULTA_bus [31];
assign \output0|Mult1~40  = \output0|Mult1~8_RESULTA_bus [32];
assign \output0|Mult1~41  = \output0|Mult1~8_RESULTA_bus [33];
assign \output0|Mult1~42  = \output0|Mult1~8_RESULTA_bus [34];
assign \output0|Mult1~43  = \output0|Mult1~8_RESULTA_bus [35];
assign \output0|Mult1~44  = \output0|Mult1~8_RESULTA_bus [36];
assign \output0|Mult1~45  = \output0|Mult1~8_RESULTA_bus [37];
assign \output0|Mult1~46  = \output0|Mult1~8_RESULTA_bus [38];
assign \output0|Mult1~47  = \output0|Mult1~8_RESULTA_bus [39];
assign \output0|Mult1~48  = \output0|Mult1~8_RESULTA_bus [40];
assign \output0|Mult1~49  = \output0|Mult1~8_RESULTA_bus [41];
assign \output0|Mult1~50  = \output0|Mult1~8_RESULTA_bus [42];
assign \output0|Mult1~51  = \output0|Mult1~8_RESULTA_bus [43];
assign \output0|Mult1~52  = \output0|Mult1~8_RESULTA_bus [44];
assign \output0|Mult1~53  = \output0|Mult1~8_RESULTA_bus [45];
assign \output0|Mult1~54  = \output0|Mult1~8_RESULTA_bus [46];
assign \output0|Mult1~55  = \output0|Mult1~8_RESULTA_bus [47];
assign \output0|Mult1~56  = \output0|Mult1~8_RESULTA_bus [48];
assign \output0|Mult1~57  = \output0|Mult1~8_RESULTA_bus [49];
assign \output0|Mult1~58  = \output0|Mult1~8_RESULTA_bus [50];
assign \output0|Mult1~59  = \output0|Mult1~8_RESULTA_bus [51];
assign \output0|Mult1~60  = \output0|Mult1~8_RESULTA_bus [52];
assign \output0|Mult1~61  = \output0|Mult1~8_RESULTA_bus [53];
assign \output0|Mult1~62  = \output0|Mult1~8_RESULTA_bus [54];
assign \output0|Mult1~63  = \output0|Mult1~8_RESULTA_bus [55];
assign \output0|Mult1~64  = \output0|Mult1~8_RESULTA_bus [56];
assign \output0|Mult1~65  = \output0|Mult1~8_RESULTA_bus [57];
assign \output0|Mult1~66  = \output0|Mult1~8_RESULTA_bus [58];
assign \output0|Mult1~67  = \output0|Mult1~8_RESULTA_bus [59];
assign \output0|Mult1~68  = \output0|Mult1~8_RESULTA_bus [60];
assign \output0|Mult1~69  = \output0|Mult1~8_RESULTA_bus [61];
assign \output0|Mult1~70  = \output0|Mult1~8_RESULTA_bus [62];
assign \output0|Mult1~71  = \output0|Mult1~8_RESULTA_bus [63];

assign \output0|Mult0~mult_hlmac_resulta  = \output0|Mult0~mult_hlmac_RESULTA_bus [0];
assign \output0|Mult0~660  = \output0|Mult0~mult_hlmac_RESULTA_bus [1];
assign \output0|Mult0~661  = \output0|Mult0~mult_hlmac_RESULTA_bus [2];
assign \output0|Mult0~662  = \output0|Mult0~mult_hlmac_RESULTA_bus [3];
assign \output0|Mult0~663  = \output0|Mult0~mult_hlmac_RESULTA_bus [4];
assign \output0|Mult0~664  = \output0|Mult0~mult_hlmac_RESULTA_bus [5];
assign \output0|Mult0~665  = \output0|Mult0~mult_hlmac_RESULTA_bus [6];
assign \output0|Mult0~666  = \output0|Mult0~mult_hlmac_RESULTA_bus [7];
assign \output0|Mult0~667  = \output0|Mult0~mult_hlmac_RESULTA_bus [8];
assign \output0|Mult0~668  = \output0|Mult0~mult_hlmac_RESULTA_bus [9];
assign \output0|Mult0~669  = \output0|Mult0~mult_hlmac_RESULTA_bus [10];
assign \output0|Mult0~670  = \output0|Mult0~mult_hlmac_RESULTA_bus [11];
assign \output0|Mult0~671  = \output0|Mult0~mult_hlmac_RESULTA_bus [12];
assign \output0|Mult0~672  = \output0|Mult0~mult_hlmac_RESULTA_bus [13];
assign \output0|Mult0~673  = \output0|Mult0~mult_hlmac_RESULTA_bus [14];
assign \output0|Mult0~674  = \output0|Mult0~mult_hlmac_RESULTA_bus [15];
assign \output0|Mult0~675  = \output0|Mult0~mult_hlmac_RESULTA_bus [16];
assign \output0|Mult0~676  = \output0|Mult0~mult_hlmac_RESULTA_bus [17];
assign \output0|Mult0~677  = \output0|Mult0~mult_hlmac_RESULTA_bus [18];
assign \output0|Mult0~678  = \output0|Mult0~mult_hlmac_RESULTA_bus [19];
assign \output0|Mult0~679  = \output0|Mult0~mult_hlmac_RESULTA_bus [20];
assign \output0|Mult0~680  = \output0|Mult0~mult_hlmac_RESULTA_bus [21];
assign \output0|Mult0~349  = \output0|Mult0~mult_hlmac_RESULTA_bus [22];
assign \output0|Mult0~350  = \output0|Mult0~mult_hlmac_RESULTA_bus [23];
assign \output0|Mult0~351  = \output0|Mult0~mult_hlmac_RESULTA_bus [24];
assign \output0|Mult0~352  = \output0|Mult0~mult_hlmac_RESULTA_bus [25];
assign \output0|Mult0~353  = \output0|Mult0~mult_hlmac_RESULTA_bus [26];
assign \output0|Mult0~354  = \output0|Mult0~mult_hlmac_RESULTA_bus [27];
assign \output0|Mult0~355  = \output0|Mult0~mult_hlmac_RESULTA_bus [28];
assign \output0|Mult0~356  = \output0|Mult0~mult_hlmac_RESULTA_bus [29];
assign \output0|Mult0~357  = \output0|Mult0~mult_hlmac_RESULTA_bus [30];
assign \output0|Mult0~358  = \output0|Mult0~mult_hlmac_RESULTA_bus [31];
assign \output0|Mult0~359  = \output0|Mult0~mult_hlmac_RESULTA_bus [32];
assign \output0|Mult0~360  = \output0|Mult0~mult_hlmac_RESULTA_bus [33];
assign \output0|Mult0~361  = \output0|Mult0~mult_hlmac_RESULTA_bus [34];
assign \output0|Mult0~362  = \output0|Mult0~mult_hlmac_RESULTA_bus [35];
assign \output0|Mult0~363  = \output0|Mult0~mult_hlmac_RESULTA_bus [36];
assign \output0|Mult0~364  = \output0|Mult0~mult_hlmac_RESULTA_bus [37];
assign \output0|Mult0~365  = \output0|Mult0~mult_hlmac_RESULTA_bus [38];
assign \output0|Mult0~366  = \output0|Mult0~mult_hlmac_RESULTA_bus [39];
assign \output0|Mult0~367  = \output0|Mult0~mult_hlmac_RESULTA_bus [40];
assign \output0|Mult0~368  = \output0|Mult0~mult_hlmac_RESULTA_bus [41];
assign \output0|Mult0~369  = \output0|Mult0~mult_hlmac_RESULTA_bus [42];
assign \output0|Mult0~370  = \output0|Mult0~mult_hlmac_RESULTA_bus [43];
assign \output0|Mult0~371  = \output0|Mult0~mult_hlmac_RESULTA_bus [44];
assign \output0|Mult0~372  = \output0|Mult0~mult_hlmac_RESULTA_bus [45];
assign \output0|Mult0~373  = \output0|Mult0~mult_hlmac_RESULTA_bus [46];
assign \output0|Mult0~374  = \output0|Mult0~mult_hlmac_RESULTA_bus [47];
assign \output0|Mult0~375  = \output0|Mult0~mult_hlmac_RESULTA_bus [48];
assign \output0|Mult0~376  = \output0|Mult0~mult_hlmac_RESULTA_bus [49];
assign \output0|Mult0~377  = \output0|Mult0~mult_hlmac_RESULTA_bus [50];
assign \output0|Mult0~378  = \output0|Mult0~mult_hlmac_RESULTA_bus [51];
assign \output0|Mult0~379  = \output0|Mult0~mult_hlmac_RESULTA_bus [52];
assign \output0|Mult0~380  = \output0|Mult0~mult_hlmac_RESULTA_bus [53];
assign \output0|Mult0~381  = \output0|Mult0~mult_hlmac_RESULTA_bus [54];
assign \output0|Mult0~382  = \output0|Mult0~mult_hlmac_RESULTA_bus [55];
assign \output0|Mult0~383  = \output0|Mult0~mult_hlmac_RESULTA_bus [56];
assign \output0|Mult0~384  = \output0|Mult0~mult_hlmac_RESULTA_bus [57];
assign \output0|Mult0~385  = \output0|Mult0~mult_hlmac_RESULTA_bus [58];
assign \output0|Mult0~386  = \output0|Mult0~mult_hlmac_RESULTA_bus [59];
assign \output0|Mult0~387  = \output0|Mult0~mult_hlmac_RESULTA_bus [60];
assign \output0|Mult0~388  = \output0|Mult0~mult_hlmac_RESULTA_bus [61];
assign \output0|Mult0~389  = \output0|Mult0~mult_hlmac_RESULTA_bus [62];
assign \output0|Mult0~390  = \output0|Mult0~mult_hlmac_RESULTA_bus [63];

assign \output0|Mult1~mult_hlmac_resulta  = \output0|Mult1~mult_hlmac_RESULTA_bus [0];
assign \output0|Mult1~658  = \output0|Mult1~mult_hlmac_RESULTA_bus [1];
assign \output0|Mult1~659  = \output0|Mult1~mult_hlmac_RESULTA_bus [2];
assign \output0|Mult1~660  = \output0|Mult1~mult_hlmac_RESULTA_bus [3];
assign \output0|Mult1~661  = \output0|Mult1~mult_hlmac_RESULTA_bus [4];
assign \output0|Mult1~662  = \output0|Mult1~mult_hlmac_RESULTA_bus [5];
assign \output0|Mult1~663  = \output0|Mult1~mult_hlmac_RESULTA_bus [6];
assign \output0|Mult1~664  = \output0|Mult1~mult_hlmac_RESULTA_bus [7];
assign \output0|Mult1~665  = \output0|Mult1~mult_hlmac_RESULTA_bus [8];
assign \output0|Mult1~666  = \output0|Mult1~mult_hlmac_RESULTA_bus [9];
assign \output0|Mult1~667  = \output0|Mult1~mult_hlmac_RESULTA_bus [10];
assign \output0|Mult1~668  = \output0|Mult1~mult_hlmac_RESULTA_bus [11];
assign \output0|Mult1~669  = \output0|Mult1~mult_hlmac_RESULTA_bus [12];
assign \output0|Mult1~670  = \output0|Mult1~mult_hlmac_RESULTA_bus [13];
assign \output0|Mult1~671  = \output0|Mult1~mult_hlmac_RESULTA_bus [14];
assign \output0|Mult1~672  = \output0|Mult1~mult_hlmac_RESULTA_bus [15];
assign \output0|Mult1~673  = \output0|Mult1~mult_hlmac_RESULTA_bus [16];
assign \output0|Mult1~674  = \output0|Mult1~mult_hlmac_RESULTA_bus [17];
assign \output0|Mult1~675  = \output0|Mult1~mult_hlmac_RESULTA_bus [18];
assign \output0|Mult1~676  = \output0|Mult1~mult_hlmac_RESULTA_bus [19];
assign \output0|Mult1~677  = \output0|Mult1~mult_hlmac_RESULTA_bus [20];
assign \output0|Mult1~678  = \output0|Mult1~mult_hlmac_RESULTA_bus [21];
assign \output0|Mult1~679  = \output0|Mult1~mult_hlmac_RESULTA_bus [22];
assign \output0|Mult1~680  = \output0|Mult1~mult_hlmac_RESULTA_bus [23];
assign \output0|Mult1~349  = \output0|Mult1~mult_hlmac_RESULTA_bus [24];
assign \output0|Mult1~350  = \output0|Mult1~mult_hlmac_RESULTA_bus [25];
assign \output0|Mult1~351  = \output0|Mult1~mult_hlmac_RESULTA_bus [26];
assign \output0|Mult1~352  = \output0|Mult1~mult_hlmac_RESULTA_bus [27];
assign \output0|Mult1~353  = \output0|Mult1~mult_hlmac_RESULTA_bus [28];
assign \output0|Mult1~354  = \output0|Mult1~mult_hlmac_RESULTA_bus [29];
assign \output0|Mult1~355  = \output0|Mult1~mult_hlmac_RESULTA_bus [30];
assign \output0|Mult1~356  = \output0|Mult1~mult_hlmac_RESULTA_bus [31];
assign \output0|Mult1~357  = \output0|Mult1~mult_hlmac_RESULTA_bus [32];
assign \output0|Mult1~358  = \output0|Mult1~mult_hlmac_RESULTA_bus [33];
assign \output0|Mult1~359  = \output0|Mult1~mult_hlmac_RESULTA_bus [34];
assign \output0|Mult1~360  = \output0|Mult1~mult_hlmac_RESULTA_bus [35];
assign \output0|Mult1~361  = \output0|Mult1~mult_hlmac_RESULTA_bus [36];
assign \output0|Mult1~362  = \output0|Mult1~mult_hlmac_RESULTA_bus [37];
assign \output0|Mult1~363  = \output0|Mult1~mult_hlmac_RESULTA_bus [38];
assign \output0|Mult1~364  = \output0|Mult1~mult_hlmac_RESULTA_bus [39];
assign \output0|Mult1~365  = \output0|Mult1~mult_hlmac_RESULTA_bus [40];
assign \output0|Mult1~366  = \output0|Mult1~mult_hlmac_RESULTA_bus [41];
assign \output0|Mult1~367  = \output0|Mult1~mult_hlmac_RESULTA_bus [42];
assign \output0|Mult1~368  = \output0|Mult1~mult_hlmac_RESULTA_bus [43];
assign \output0|Mult1~369  = \output0|Mult1~mult_hlmac_RESULTA_bus [44];
assign \output0|Mult1~370  = \output0|Mult1~mult_hlmac_RESULTA_bus [45];
assign \output0|Mult1~371  = \output0|Mult1~mult_hlmac_RESULTA_bus [46];
assign \output0|Mult1~372  = \output0|Mult1~mult_hlmac_RESULTA_bus [47];
assign \output0|Mult1~373  = \output0|Mult1~mult_hlmac_RESULTA_bus [48];
assign \output0|Mult1~374  = \output0|Mult1~mult_hlmac_RESULTA_bus [49];
assign \output0|Mult1~375  = \output0|Mult1~mult_hlmac_RESULTA_bus [50];
assign \output0|Mult1~376  = \output0|Mult1~mult_hlmac_RESULTA_bus [51];
assign \output0|Mult1~377  = \output0|Mult1~mult_hlmac_RESULTA_bus [52];
assign \output0|Mult1~378  = \output0|Mult1~mult_hlmac_RESULTA_bus [53];
assign \output0|Mult1~379  = \output0|Mult1~mult_hlmac_RESULTA_bus [54];
assign \output0|Mult1~380  = \output0|Mult1~mult_hlmac_RESULTA_bus [55];
assign \output0|Mult1~381  = \output0|Mult1~mult_hlmac_RESULTA_bus [56];
assign \output0|Mult1~382  = \output0|Mult1~mult_hlmac_RESULTA_bus [57];
assign \output0|Mult1~383  = \output0|Mult1~mult_hlmac_RESULTA_bus [58];
assign \output0|Mult1~384  = \output0|Mult1~mult_hlmac_RESULTA_bus [59];
assign \output0|Mult1~385  = \output0|Mult1~mult_hlmac_RESULTA_bus [60];
assign \output0|Mult1~386  = \output0|Mult1~mult_hlmac_RESULTA_bus [61];
assign \output0|Mult1~387  = \output0|Mult1~mult_hlmac_RESULTA_bus [62];
assign \output0|Mult1~388  = \output0|Mult1~mult_hlmac_RESULTA_bus [63];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \hidden2|Mult0~mult_hlmac_resulta  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [0];
assign \hidden2|Mult0~657  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [1];
assign \hidden2|Mult0~658  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [2];
assign \hidden2|Mult0~659  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [3];
assign \hidden2|Mult0~660  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [4];
assign \hidden2|Mult0~661  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [5];
assign \hidden2|Mult0~662  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [6];
assign \hidden2|Mult0~663  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [7];
assign \hidden2|Mult0~664  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [8];
assign \hidden2|Mult0~665  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [9];
assign \hidden2|Mult0~666  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [10];
assign \hidden2|Mult0~667  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [11];
assign \hidden2|Mult0~668  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [12];
assign \hidden2|Mult0~669  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [13];
assign \hidden2|Mult0~670  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [14];
assign \hidden2|Mult0~671  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [15];
assign \hidden2|Mult0~672  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [16];
assign \hidden2|Mult0~673  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [17];
assign \hidden2|Mult0~674  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [18];
assign \hidden2|Mult0~675  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [19];
assign \hidden2|Mult0~676  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [20];
assign \hidden2|Mult0~677  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [21];
assign \hidden2|Mult0~678  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [22];
assign \hidden2|Mult0~679  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [23];
assign \hidden2|Mult0~680  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [24];
assign \hidden2|Mult0~8  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [25];
assign \hidden2|Mult0~9  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [26];
assign \hidden2|Mult0~10  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [27];
assign \hidden2|Mult0~11  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [28];
assign \hidden2|Mult0~12  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [29];
assign \hidden2|Mult0~13  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [30];
assign \hidden2|Mult0~14  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [31];
assign \hidden2|Mult0~15  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [32];
assign \hidden2|Mult0~16  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [33];
assign \hidden2|Mult0~17  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [34];
assign \hidden2|Mult0~18  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [35];
assign \hidden2|Mult0~19  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [36];
assign \hidden2|Mult0~20  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [37];
assign \hidden2|Mult0~21  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [38];
assign \hidden2|Mult0~22  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [39];
assign \hidden2|Mult0~23  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [40];
assign \hidden2|Mult0~24  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [41];
assign \hidden2|Mult0~25  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [42];
assign \hidden2|Mult0~26  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [43];
assign \hidden2|Mult0~27  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [44];
assign \hidden2|Mult0~28  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [45];
assign \hidden2|Mult0~29  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [46];
assign \hidden2|Mult0~30  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [47];
assign \hidden2|Mult0~31  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [48];
assign \hidden2|Mult0~32  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [49];
assign \hidden2|Mult0~33  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [50];
assign \hidden2|Mult0~34  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [51];
assign \hidden2|Mult0~35  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [52];
assign \hidden2|Mult0~36  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [53];
assign \hidden2|Mult0~37  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [54];
assign \hidden2|Mult0~38  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [55];
assign \hidden2|Mult0~39  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [56];
assign \hidden2|Mult0~40  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [57];
assign \hidden2|Mult0~41  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [58];
assign \hidden2|Mult0~42  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [59];
assign \hidden2|Mult0~43  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [60];
assign \hidden2|Mult0~44  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [61];
assign \hidden2|Mult0~45  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [62];
assign \hidden2|Mult0~46  = \hidden2|Mult0~mult_hlmac_RESULTA_bus [63];

assign \hidden2|Mult1~8_resulta  = \hidden2|Mult1~8_RESULTA_bus [0];
assign \hidden2|Mult1~9  = \hidden2|Mult1~8_RESULTA_bus [1];
assign \hidden2|Mult1~10  = \hidden2|Mult1~8_RESULTA_bus [2];
assign \hidden2|Mult1~11  = \hidden2|Mult1~8_RESULTA_bus [3];
assign \hidden2|Mult1~12  = \hidden2|Mult1~8_RESULTA_bus [4];
assign \hidden2|Mult1~13  = \hidden2|Mult1~8_RESULTA_bus [5];
assign \hidden2|Mult1~14  = \hidden2|Mult1~8_RESULTA_bus [6];
assign \hidden2|Mult1~15  = \hidden2|Mult1~8_RESULTA_bus [7];
assign \hidden2|Mult1~16  = \hidden2|Mult1~8_RESULTA_bus [8];
assign \hidden2|Mult1~17  = \hidden2|Mult1~8_RESULTA_bus [9];
assign \hidden2|Mult1~18  = \hidden2|Mult1~8_RESULTA_bus [10];
assign \hidden2|Mult1~19  = \hidden2|Mult1~8_RESULTA_bus [11];
assign \hidden2|Mult1~20  = \hidden2|Mult1~8_RESULTA_bus [12];
assign \hidden2|Mult1~21  = \hidden2|Mult1~8_RESULTA_bus [13];
assign \hidden2|Mult1~22  = \hidden2|Mult1~8_RESULTA_bus [14];
assign \hidden2|Mult1~23  = \hidden2|Mult1~8_RESULTA_bus [15];
assign \hidden2|Mult1~24  = \hidden2|Mult1~8_RESULTA_bus [16];
assign \hidden2|Mult1~25  = \hidden2|Mult1~8_RESULTA_bus [17];
assign \hidden2|Mult1~26  = \hidden2|Mult1~8_RESULTA_bus [18];
assign \hidden2|Mult1~27  = \hidden2|Mult1~8_RESULTA_bus [19];
assign \hidden2|Mult1~28  = \hidden2|Mult1~8_RESULTA_bus [20];
assign \hidden2|Mult1~29  = \hidden2|Mult1~8_RESULTA_bus [21];
assign \hidden2|Mult1~30  = \hidden2|Mult1~8_RESULTA_bus [22];
assign \hidden2|Mult1~31  = \hidden2|Mult1~8_RESULTA_bus [23];
assign \hidden2|Mult1~32  = \hidden2|Mult1~8_RESULTA_bus [24];
assign \hidden2|Mult1~33  = \hidden2|Mult1~8_RESULTA_bus [25];
assign \hidden2|Mult1~34  = \hidden2|Mult1~8_RESULTA_bus [26];
assign \hidden2|Mult1~35  = \hidden2|Mult1~8_RESULTA_bus [27];
assign \hidden2|Mult1~36  = \hidden2|Mult1~8_RESULTA_bus [28];
assign \hidden2|Mult1~37  = \hidden2|Mult1~8_RESULTA_bus [29];
assign \hidden2|Mult1~38  = \hidden2|Mult1~8_RESULTA_bus [30];
assign \hidden2|Mult1~39  = \hidden2|Mult1~8_RESULTA_bus [31];
assign \hidden2|Mult1~40  = \hidden2|Mult1~8_RESULTA_bus [32];
assign \hidden2|Mult1~41  = \hidden2|Mult1~8_RESULTA_bus [33];
assign \hidden2|Mult1~42  = \hidden2|Mult1~8_RESULTA_bus [34];
assign \hidden2|Mult1~43  = \hidden2|Mult1~8_RESULTA_bus [35];
assign \hidden2|Mult1~44  = \hidden2|Mult1~8_RESULTA_bus [36];
assign \hidden2|Mult1~45  = \hidden2|Mult1~8_RESULTA_bus [37];
assign \hidden2|Mult1~46  = \hidden2|Mult1~8_RESULTA_bus [38];
assign \hidden2|Mult1~47  = \hidden2|Mult1~8_RESULTA_bus [39];
assign \hidden2|Mult1~48  = \hidden2|Mult1~8_RESULTA_bus [40];
assign \hidden2|Mult1~49  = \hidden2|Mult1~8_RESULTA_bus [41];
assign \hidden2|Mult1~50  = \hidden2|Mult1~8_RESULTA_bus [42];
assign \hidden2|Mult1~51  = \hidden2|Mult1~8_RESULTA_bus [43];
assign \hidden2|Mult1~52  = \hidden2|Mult1~8_RESULTA_bus [44];
assign \hidden2|Mult1~53  = \hidden2|Mult1~8_RESULTA_bus [45];
assign \hidden2|Mult1~54  = \hidden2|Mult1~8_RESULTA_bus [46];
assign \hidden2|Mult1~55  = \hidden2|Mult1~8_RESULTA_bus [47];
assign \hidden2|Mult1~56  = \hidden2|Mult1~8_RESULTA_bus [48];
assign \hidden2|Mult1~57  = \hidden2|Mult1~8_RESULTA_bus [49];
assign \hidden2|Mult1~58  = \hidden2|Mult1~8_RESULTA_bus [50];
assign \hidden2|Mult1~59  = \hidden2|Mult1~8_RESULTA_bus [51];
assign \hidden2|Mult1~60  = \hidden2|Mult1~8_RESULTA_bus [52];
assign \hidden2|Mult1~61  = \hidden2|Mult1~8_RESULTA_bus [53];
assign \hidden2|Mult1~62  = \hidden2|Mult1~8_RESULTA_bus [54];
assign \hidden2|Mult1~63  = \hidden2|Mult1~8_RESULTA_bus [55];
assign \hidden2|Mult1~64  = \hidden2|Mult1~8_RESULTA_bus [56];
assign \hidden2|Mult1~65  = \hidden2|Mult1~8_RESULTA_bus [57];
assign \hidden2|Mult1~66  = \hidden2|Mult1~8_RESULTA_bus [58];
assign \hidden2|Mult1~67  = \hidden2|Mult1~8_RESULTA_bus [59];
assign \hidden2|Mult1~68  = \hidden2|Mult1~8_RESULTA_bus [60];
assign \hidden2|Mult1~69  = \hidden2|Mult1~8_RESULTA_bus [61];
assign \hidden2|Mult1~70  = \hidden2|Mult1~8_RESULTA_bus [62];
assign \hidden2|Mult1~71  = \hidden2|Mult1~8_RESULTA_bus [63];

assign \hidden2|Mult0~324_resulta  = \hidden2|Mult0~324_RESULTA_bus [0];
assign \hidden2|Mult0~325  = \hidden2|Mult0~324_RESULTA_bus [1];
assign \hidden2|Mult0~326  = \hidden2|Mult0~324_RESULTA_bus [2];
assign \hidden2|Mult0~327  = \hidden2|Mult0~324_RESULTA_bus [3];
assign \hidden2|Mult0~328  = \hidden2|Mult0~324_RESULTA_bus [4];
assign \hidden2|Mult0~329  = \hidden2|Mult0~324_RESULTA_bus [5];
assign \hidden2|Mult0~330  = \hidden2|Mult0~324_RESULTA_bus [6];
assign \hidden2|Mult0~331  = \hidden2|Mult0~324_RESULTA_bus [7];
assign \hidden2|Mult0~332  = \hidden2|Mult0~324_RESULTA_bus [8];
assign \hidden2|Mult0~333  = \hidden2|Mult0~324_RESULTA_bus [9];
assign \hidden2|Mult0~334  = \hidden2|Mult0~324_RESULTA_bus [10];
assign \hidden2|Mult0~335  = \hidden2|Mult0~324_RESULTA_bus [11];
assign \hidden2|Mult0~336  = \hidden2|Mult0~324_RESULTA_bus [12];
assign \hidden2|Mult0~337  = \hidden2|Mult0~324_RESULTA_bus [13];
assign \hidden2|Mult0~338  = \hidden2|Mult0~324_RESULTA_bus [14];
assign \hidden2|Mult0~339  = \hidden2|Mult0~324_RESULTA_bus [15];
assign \hidden2|Mult0~340  = \hidden2|Mult0~324_RESULTA_bus [16];
assign \hidden2|Mult0~341  = \hidden2|Mult0~324_RESULTA_bus [17];
assign \hidden2|Mult0~342  = \hidden2|Mult0~324_RESULTA_bus [18];
assign \hidden2|Mult0~343  = \hidden2|Mult0~324_RESULTA_bus [19];
assign \hidden2|Mult0~344  = \hidden2|Mult0~324_RESULTA_bus [20];
assign \hidden2|Mult0~345  = \hidden2|Mult0~324_RESULTA_bus [21];
assign \hidden2|Mult0~346  = \hidden2|Mult0~324_RESULTA_bus [22];
assign \hidden2|Mult0~347  = \hidden2|Mult0~324_RESULTA_bus [23];
assign \hidden2|Mult0~348  = \hidden2|Mult0~324_RESULTA_bus [24];
assign \hidden2|Mult0~349  = \hidden2|Mult0~324_RESULTA_bus [25];
assign \hidden2|Mult0~350  = \hidden2|Mult0~324_RESULTA_bus [26];
assign \hidden2|Mult0~351  = \hidden2|Mult0~324_RESULTA_bus [27];
assign \hidden2|Mult0~352  = \hidden2|Mult0~324_RESULTA_bus [28];
assign \hidden2|Mult0~353  = \hidden2|Mult0~324_RESULTA_bus [29];
assign \hidden2|Mult0~354  = \hidden2|Mult0~324_RESULTA_bus [30];
assign \hidden2|Mult0~355  = \hidden2|Mult0~324_RESULTA_bus [31];
assign \hidden2|Mult0~356  = \hidden2|Mult0~324_RESULTA_bus [32];
assign \hidden2|Mult0~357  = \hidden2|Mult0~324_RESULTA_bus [33];
assign \hidden2|Mult0~358  = \hidden2|Mult0~324_RESULTA_bus [34];
assign \hidden2|Mult0~359  = \hidden2|Mult0~324_RESULTA_bus [35];
assign \hidden2|Mult0~360  = \hidden2|Mult0~324_RESULTA_bus [36];
assign \hidden2|Mult0~361  = \hidden2|Mult0~324_RESULTA_bus [37];
assign \hidden2|Mult0~362  = \hidden2|Mult0~324_RESULTA_bus [38];
assign \hidden2|Mult0~363  = \hidden2|Mult0~324_RESULTA_bus [39];
assign \hidden2|Mult0~364  = \hidden2|Mult0~324_RESULTA_bus [40];
assign \hidden2|Mult0~365  = \hidden2|Mult0~324_RESULTA_bus [41];
assign \hidden2|Mult0~366  = \hidden2|Mult0~324_RESULTA_bus [42];
assign \hidden2|Mult0~367  = \hidden2|Mult0~324_RESULTA_bus [43];
assign \hidden2|Mult0~368  = \hidden2|Mult0~324_RESULTA_bus [44];
assign \hidden2|Mult0~369  = \hidden2|Mult0~324_RESULTA_bus [45];
assign \hidden2|Mult0~370  = \hidden2|Mult0~324_RESULTA_bus [46];
assign \hidden2|Mult0~371  = \hidden2|Mult0~324_RESULTA_bus [47];
assign \hidden2|Mult0~372  = \hidden2|Mult0~324_RESULTA_bus [48];
assign \hidden2|Mult0~373  = \hidden2|Mult0~324_RESULTA_bus [49];
assign \hidden2|Mult0~374  = \hidden2|Mult0~324_RESULTA_bus [50];
assign \hidden2|Mult0~375  = \hidden2|Mult0~324_RESULTA_bus [51];
assign \hidden2|Mult0~376  = \hidden2|Mult0~324_RESULTA_bus [52];
assign \hidden2|Mult0~377  = \hidden2|Mult0~324_RESULTA_bus [53];
assign \hidden2|Mult0~378  = \hidden2|Mult0~324_RESULTA_bus [54];
assign \hidden2|Mult0~379  = \hidden2|Mult0~324_RESULTA_bus [55];
assign \hidden2|Mult0~380  = \hidden2|Mult0~324_RESULTA_bus [56];
assign \hidden2|Mult0~381  = \hidden2|Mult0~324_RESULTA_bus [57];
assign \hidden2|Mult0~382  = \hidden2|Mult0~324_RESULTA_bus [58];
assign \hidden2|Mult0~383  = \hidden2|Mult0~324_RESULTA_bus [59];
assign \hidden2|Mult0~384  = \hidden2|Mult0~324_RESULTA_bus [60];
assign \hidden2|Mult0~385  = \hidden2|Mult0~324_RESULTA_bus [61];
assign \hidden2|Mult0~386  = \hidden2|Mult0~324_RESULTA_bus [62];
assign \hidden2|Mult0~387  = \hidden2|Mult0~324_RESULTA_bus [63];

assign \hidden0|Mult0~8_resulta  = \hidden0|Mult0~8_RESULTA_bus [0];
assign \hidden0|Mult0~9  = \hidden0|Mult0~8_RESULTA_bus [1];
assign \hidden0|Mult0~10  = \hidden0|Mult0~8_RESULTA_bus [2];
assign \hidden0|Mult0~11  = \hidden0|Mult0~8_RESULTA_bus [3];
assign \hidden0|Mult0~12  = \hidden0|Mult0~8_RESULTA_bus [4];
assign \hidden0|Mult0~13  = \hidden0|Mult0~8_RESULTA_bus [5];
assign \hidden0|Mult0~14  = \hidden0|Mult0~8_RESULTA_bus [6];
assign \hidden0|Mult0~15  = \hidden0|Mult0~8_RESULTA_bus [7];
assign \hidden0|Mult0~16  = \hidden0|Mult0~8_RESULTA_bus [8];
assign \hidden0|Mult0~17  = \hidden0|Mult0~8_RESULTA_bus [9];
assign \hidden0|Mult0~18  = \hidden0|Mult0~8_RESULTA_bus [10];
assign \hidden0|Mult0~19  = \hidden0|Mult0~8_RESULTA_bus [11];
assign \hidden0|Mult0~20  = \hidden0|Mult0~8_RESULTA_bus [12];
assign \hidden0|Mult0~21  = \hidden0|Mult0~8_RESULTA_bus [13];
assign \hidden0|Mult0~22  = \hidden0|Mult0~8_RESULTA_bus [14];
assign \hidden0|Mult0~23  = \hidden0|Mult0~8_RESULTA_bus [15];
assign \hidden0|Mult0~24  = \hidden0|Mult0~8_RESULTA_bus [16];
assign \hidden0|Mult0~25  = \hidden0|Mult0~8_RESULTA_bus [17];
assign \hidden0|Mult0~26  = \hidden0|Mult0~8_RESULTA_bus [18];
assign \hidden0|Mult0~27  = \hidden0|Mult0~8_RESULTA_bus [19];
assign \hidden0|Mult0~28  = \hidden0|Mult0~8_RESULTA_bus [20];
assign \hidden0|Mult0~29  = \hidden0|Mult0~8_RESULTA_bus [21];
assign \hidden0|Mult0~30  = \hidden0|Mult0~8_RESULTA_bus [22];
assign \hidden0|Mult0~31  = \hidden0|Mult0~8_RESULTA_bus [23];
assign \hidden0|Mult0~32  = \hidden0|Mult0~8_RESULTA_bus [24];
assign \hidden0|Mult0~33  = \hidden0|Mult0~8_RESULTA_bus [25];
assign \hidden0|Mult0~34  = \hidden0|Mult0~8_RESULTA_bus [26];
assign \hidden0|Mult0~35  = \hidden0|Mult0~8_RESULTA_bus [27];
assign \hidden0|Mult0~36  = \hidden0|Mult0~8_RESULTA_bus [28];
assign \hidden0|Mult0~37  = \hidden0|Mult0~8_RESULTA_bus [29];
assign \hidden0|Mult0~38  = \hidden0|Mult0~8_RESULTA_bus [30];
assign \hidden0|Mult0~39  = \hidden0|Mult0~8_RESULTA_bus [31];
assign \hidden0|Mult0~40  = \hidden0|Mult0~8_RESULTA_bus [32];
assign \hidden0|Mult0~41  = \hidden0|Mult0~8_RESULTA_bus [33];
assign \hidden0|Mult0~42  = \hidden0|Mult0~8_RESULTA_bus [34];
assign \hidden0|Mult0~43  = \hidden0|Mult0~8_RESULTA_bus [35];
assign \hidden0|Mult0~44  = \hidden0|Mult0~8_RESULTA_bus [36];
assign \hidden0|Mult0~45  = \hidden0|Mult0~8_RESULTA_bus [37];
assign \hidden0|Mult0~46  = \hidden0|Mult0~8_RESULTA_bus [38];
assign \hidden0|Mult0~47  = \hidden0|Mult0~8_RESULTA_bus [39];
assign \hidden0|Mult0~48  = \hidden0|Mult0~8_RESULTA_bus [40];
assign \hidden0|Mult0~49  = \hidden0|Mult0~8_RESULTA_bus [41];
assign \hidden0|Mult0~50  = \hidden0|Mult0~8_RESULTA_bus [42];
assign \hidden0|Mult0~51  = \hidden0|Mult0~8_RESULTA_bus [43];
assign \hidden0|Mult0~52  = \hidden0|Mult0~8_RESULTA_bus [44];
assign \hidden0|Mult0~53  = \hidden0|Mult0~8_RESULTA_bus [45];
assign \hidden0|Mult0~54  = \hidden0|Mult0~8_RESULTA_bus [46];
assign \hidden0|Mult0~55  = \hidden0|Mult0~8_RESULTA_bus [47];
assign \hidden0|Mult0~56  = \hidden0|Mult0~8_RESULTA_bus [48];
assign \hidden0|Mult0~57  = \hidden0|Mult0~8_RESULTA_bus [49];
assign \hidden0|Mult0~58  = \hidden0|Mult0~8_RESULTA_bus [50];
assign \hidden0|Mult0~59  = \hidden0|Mult0~8_RESULTA_bus [51];
assign \hidden0|Mult0~60  = \hidden0|Mult0~8_RESULTA_bus [52];
assign \hidden0|Mult0~61  = \hidden0|Mult0~8_RESULTA_bus [53];
assign \hidden0|Mult0~62  = \hidden0|Mult0~8_RESULTA_bus [54];
assign \hidden0|Mult0~63  = \hidden0|Mult0~8_RESULTA_bus [55];
assign \hidden0|Mult0~64  = \hidden0|Mult0~8_RESULTA_bus [56];
assign \hidden0|Mult0~65  = \hidden0|Mult0~8_RESULTA_bus [57];
assign \hidden0|Mult0~66  = \hidden0|Mult0~8_RESULTA_bus [58];
assign \hidden0|Mult0~67  = \hidden0|Mult0~8_RESULTA_bus [59];
assign \hidden0|Mult0~68  = \hidden0|Mult0~8_RESULTA_bus [60];
assign \hidden0|Mult0~69  = \hidden0|Mult0~8_RESULTA_bus [61];
assign \hidden0|Mult0~70  = \hidden0|Mult0~8_RESULTA_bus [62];
assign \hidden0|Mult0~71  = \hidden0|Mult0~8_RESULTA_bus [63];

assign \hidden0|Mult0~mult_hlmac_resulta  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [0];
assign \hidden0|Mult0~661  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [1];
assign \hidden0|Mult0~662  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [2];
assign \hidden0|Mult0~663  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [3];
assign \hidden0|Mult0~664  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [4];
assign \hidden0|Mult0~665  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [5];
assign \hidden0|Mult0~666  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [6];
assign \hidden0|Mult0~667  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [7];
assign \hidden0|Mult0~668  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [8];
assign \hidden0|Mult0~669  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [9];
assign \hidden0|Mult0~670  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [10];
assign \hidden0|Mult0~671  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [11];
assign \hidden0|Mult0~672  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [12];
assign \hidden0|Mult0~673  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [13];
assign \hidden0|Mult0~674  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [14];
assign \hidden0|Mult0~675  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [15];
assign \hidden0|Mult0~676  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [16];
assign \hidden0|Mult0~677  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [17];
assign \hidden0|Mult0~678  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [18];
assign \hidden0|Mult0~679  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [19];
assign \hidden0|Mult0~680  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [20];
assign \hidden0|Mult0~349  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [21];
assign \hidden0|Mult0~350  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [22];
assign \hidden0|Mult0~351  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [23];
assign \hidden0|Mult0~352  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [24];
assign \hidden0|Mult0~353  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [25];
assign \hidden0|Mult0~354  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [26];
assign \hidden0|Mult0~355  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [27];
assign \hidden0|Mult0~356  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [28];
assign \hidden0|Mult0~357  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [29];
assign \hidden0|Mult0~358  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [30];
assign \hidden0|Mult0~359  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [31];
assign \hidden0|Mult0~360  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [32];
assign \hidden0|Mult0~361  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [33];
assign \hidden0|Mult0~362  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [34];
assign \hidden0|Mult0~363  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [35];
assign \hidden0|Mult0~364  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [36];
assign \hidden0|Mult0~365  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [37];
assign \hidden0|Mult0~366  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [38];
assign \hidden0|Mult0~367  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [39];
assign \hidden0|Mult0~368  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [40];
assign \hidden0|Mult0~369  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [41];
assign \hidden0|Mult0~370  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [42];
assign \hidden0|Mult0~371  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [43];
assign \hidden0|Mult0~372  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [44];
assign \hidden0|Mult0~373  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [45];
assign \hidden0|Mult0~374  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [46];
assign \hidden0|Mult0~375  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [47];
assign \hidden0|Mult0~376  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [48];
assign \hidden0|Mult0~377  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [49];
assign \hidden0|Mult0~378  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [50];
assign \hidden0|Mult0~379  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [51];
assign \hidden0|Mult0~380  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [52];
assign \hidden0|Mult0~381  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [53];
assign \hidden0|Mult0~382  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [54];
assign \hidden0|Mult0~383  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [55];
assign \hidden0|Mult0~384  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [56];
assign \hidden0|Mult0~385  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [57];
assign \hidden0|Mult0~386  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [58];
assign \hidden0|Mult0~387  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [59];
assign \hidden0|Mult0~388  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [60];
assign \hidden0|Mult0~389  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [61];
assign \hidden0|Mult0~390  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [62];
assign \hidden0|Mult0~391  = \hidden0|Mult0~mult_hlmac_RESULTA_bus [63];

assign \hidden1|Mult1~8_resulta  = \hidden1|Mult1~8_RESULTA_bus [0];
assign \hidden1|Mult1~9  = \hidden1|Mult1~8_RESULTA_bus [1];
assign \hidden1|Mult1~10  = \hidden1|Mult1~8_RESULTA_bus [2];
assign \hidden1|Mult1~11  = \hidden1|Mult1~8_RESULTA_bus [3];
assign \hidden1|Mult1~12  = \hidden1|Mult1~8_RESULTA_bus [4];
assign \hidden1|Mult1~13  = \hidden1|Mult1~8_RESULTA_bus [5];
assign \hidden1|Mult1~14  = \hidden1|Mult1~8_RESULTA_bus [6];
assign \hidden1|Mult1~15  = \hidden1|Mult1~8_RESULTA_bus [7];
assign \hidden1|Mult1~16  = \hidden1|Mult1~8_RESULTA_bus [8];
assign \hidden1|Mult1~17  = \hidden1|Mult1~8_RESULTA_bus [9];
assign \hidden1|Mult1~18  = \hidden1|Mult1~8_RESULTA_bus [10];
assign \hidden1|Mult1~19  = \hidden1|Mult1~8_RESULTA_bus [11];
assign \hidden1|Mult1~20  = \hidden1|Mult1~8_RESULTA_bus [12];
assign \hidden1|Mult1~21  = \hidden1|Mult1~8_RESULTA_bus [13];
assign \hidden1|Mult1~22  = \hidden1|Mult1~8_RESULTA_bus [14];
assign \hidden1|Mult1~23  = \hidden1|Mult1~8_RESULTA_bus [15];
assign \hidden1|Mult1~24  = \hidden1|Mult1~8_RESULTA_bus [16];
assign \hidden1|Mult1~25  = \hidden1|Mult1~8_RESULTA_bus [17];
assign \hidden1|Mult1~26  = \hidden1|Mult1~8_RESULTA_bus [18];
assign \hidden1|Mult1~27  = \hidden1|Mult1~8_RESULTA_bus [19];
assign \hidden1|Mult1~28  = \hidden1|Mult1~8_RESULTA_bus [20];
assign \hidden1|Mult1~29  = \hidden1|Mult1~8_RESULTA_bus [21];
assign \hidden1|Mult1~30  = \hidden1|Mult1~8_RESULTA_bus [22];
assign \hidden1|Mult1~31  = \hidden1|Mult1~8_RESULTA_bus [23];
assign \hidden1|Mult1~32  = \hidden1|Mult1~8_RESULTA_bus [24];
assign \hidden1|Mult1~33  = \hidden1|Mult1~8_RESULTA_bus [25];
assign \hidden1|Mult1~34  = \hidden1|Mult1~8_RESULTA_bus [26];
assign \hidden1|Mult1~35  = \hidden1|Mult1~8_RESULTA_bus [27];
assign \hidden1|Mult1~36  = \hidden1|Mult1~8_RESULTA_bus [28];
assign \hidden1|Mult1~37  = \hidden1|Mult1~8_RESULTA_bus [29];
assign \hidden1|Mult1~38  = \hidden1|Mult1~8_RESULTA_bus [30];
assign \hidden1|Mult1~39  = \hidden1|Mult1~8_RESULTA_bus [31];
assign \hidden1|Mult1~40  = \hidden1|Mult1~8_RESULTA_bus [32];
assign \hidden1|Mult1~41  = \hidden1|Mult1~8_RESULTA_bus [33];
assign \hidden1|Mult1~42  = \hidden1|Mult1~8_RESULTA_bus [34];
assign \hidden1|Mult1~43  = \hidden1|Mult1~8_RESULTA_bus [35];
assign \hidden1|Mult1~44  = \hidden1|Mult1~8_RESULTA_bus [36];
assign \hidden1|Mult1~45  = \hidden1|Mult1~8_RESULTA_bus [37];
assign \hidden1|Mult1~46  = \hidden1|Mult1~8_RESULTA_bus [38];
assign \hidden1|Mult1~47  = \hidden1|Mult1~8_RESULTA_bus [39];
assign \hidden1|Mult1~48  = \hidden1|Mult1~8_RESULTA_bus [40];
assign \hidden1|Mult1~49  = \hidden1|Mult1~8_RESULTA_bus [41];
assign \hidden1|Mult1~50  = \hidden1|Mult1~8_RESULTA_bus [42];
assign \hidden1|Mult1~51  = \hidden1|Mult1~8_RESULTA_bus [43];
assign \hidden1|Mult1~52  = \hidden1|Mult1~8_RESULTA_bus [44];
assign \hidden1|Mult1~53  = \hidden1|Mult1~8_RESULTA_bus [45];
assign \hidden1|Mult1~54  = \hidden1|Mult1~8_RESULTA_bus [46];
assign \hidden1|Mult1~55  = \hidden1|Mult1~8_RESULTA_bus [47];
assign \hidden1|Mult1~56  = \hidden1|Mult1~8_RESULTA_bus [48];
assign \hidden1|Mult1~57  = \hidden1|Mult1~8_RESULTA_bus [49];
assign \hidden1|Mult1~58  = \hidden1|Mult1~8_RESULTA_bus [50];
assign \hidden1|Mult1~59  = \hidden1|Mult1~8_RESULTA_bus [51];
assign \hidden1|Mult1~60  = \hidden1|Mult1~8_RESULTA_bus [52];
assign \hidden1|Mult1~61  = \hidden1|Mult1~8_RESULTA_bus [53];
assign \hidden1|Mult1~62  = \hidden1|Mult1~8_RESULTA_bus [54];
assign \hidden1|Mult1~63  = \hidden1|Mult1~8_RESULTA_bus [55];
assign \hidden1|Mult1~64  = \hidden1|Mult1~8_RESULTA_bus [56];
assign \hidden1|Mult1~65  = \hidden1|Mult1~8_RESULTA_bus [57];
assign \hidden1|Mult1~66  = \hidden1|Mult1~8_RESULTA_bus [58];
assign \hidden1|Mult1~67  = \hidden1|Mult1~8_RESULTA_bus [59];
assign \hidden1|Mult1~68  = \hidden1|Mult1~8_RESULTA_bus [60];
assign \hidden1|Mult1~69  = \hidden1|Mult1~8_RESULTA_bus [61];
assign \hidden1|Mult1~70  = \hidden1|Mult1~8_RESULTA_bus [62];
assign \hidden1|Mult1~71  = \hidden1|Mult1~8_RESULTA_bus [63];

assign \hidden1|Mult0~8_resulta  = \hidden1|Mult0~8_RESULTA_bus [0];
assign \hidden1|Mult0~9  = \hidden1|Mult0~8_RESULTA_bus [1];
assign \hidden1|Mult0~10  = \hidden1|Mult0~8_RESULTA_bus [2];
assign \hidden1|Mult0~11  = \hidden1|Mult0~8_RESULTA_bus [3];
assign \hidden1|Mult0~12  = \hidden1|Mult0~8_RESULTA_bus [4];
assign \hidden1|Mult0~13  = \hidden1|Mult0~8_RESULTA_bus [5];
assign \hidden1|Mult0~14  = \hidden1|Mult0~8_RESULTA_bus [6];
assign \hidden1|Mult0~15  = \hidden1|Mult0~8_RESULTA_bus [7];
assign \hidden1|Mult0~16  = \hidden1|Mult0~8_RESULTA_bus [8];
assign \hidden1|Mult0~17  = \hidden1|Mult0~8_RESULTA_bus [9];
assign \hidden1|Mult0~18  = \hidden1|Mult0~8_RESULTA_bus [10];
assign \hidden1|Mult0~19  = \hidden1|Mult0~8_RESULTA_bus [11];
assign \hidden1|Mult0~20  = \hidden1|Mult0~8_RESULTA_bus [12];
assign \hidden1|Mult0~21  = \hidden1|Mult0~8_RESULTA_bus [13];
assign \hidden1|Mult0~22  = \hidden1|Mult0~8_RESULTA_bus [14];
assign \hidden1|Mult0~23  = \hidden1|Mult0~8_RESULTA_bus [15];
assign \hidden1|Mult0~24  = \hidden1|Mult0~8_RESULTA_bus [16];
assign \hidden1|Mult0~25  = \hidden1|Mult0~8_RESULTA_bus [17];
assign \hidden1|Mult0~26  = \hidden1|Mult0~8_RESULTA_bus [18];
assign \hidden1|Mult0~27  = \hidden1|Mult0~8_RESULTA_bus [19];
assign \hidden1|Mult0~28  = \hidden1|Mult0~8_RESULTA_bus [20];
assign \hidden1|Mult0~29  = \hidden1|Mult0~8_RESULTA_bus [21];
assign \hidden1|Mult0~30  = \hidden1|Mult0~8_RESULTA_bus [22];
assign \hidden1|Mult0~31  = \hidden1|Mult0~8_RESULTA_bus [23];
assign \hidden1|Mult0~32  = \hidden1|Mult0~8_RESULTA_bus [24];
assign \hidden1|Mult0~33  = \hidden1|Mult0~8_RESULTA_bus [25];
assign \hidden1|Mult0~34  = \hidden1|Mult0~8_RESULTA_bus [26];
assign \hidden1|Mult0~35  = \hidden1|Mult0~8_RESULTA_bus [27];
assign \hidden1|Mult0~36  = \hidden1|Mult0~8_RESULTA_bus [28];
assign \hidden1|Mult0~37  = \hidden1|Mult0~8_RESULTA_bus [29];
assign \hidden1|Mult0~38  = \hidden1|Mult0~8_RESULTA_bus [30];
assign \hidden1|Mult0~39  = \hidden1|Mult0~8_RESULTA_bus [31];
assign \hidden1|Mult0~40  = \hidden1|Mult0~8_RESULTA_bus [32];
assign \hidden1|Mult0~41  = \hidden1|Mult0~8_RESULTA_bus [33];
assign \hidden1|Mult0~42  = \hidden1|Mult0~8_RESULTA_bus [34];
assign \hidden1|Mult0~43  = \hidden1|Mult0~8_RESULTA_bus [35];
assign \hidden1|Mult0~44  = \hidden1|Mult0~8_RESULTA_bus [36];
assign \hidden1|Mult0~45  = \hidden1|Mult0~8_RESULTA_bus [37];
assign \hidden1|Mult0~46  = \hidden1|Mult0~8_RESULTA_bus [38];
assign \hidden1|Mult0~47  = \hidden1|Mult0~8_RESULTA_bus [39];
assign \hidden1|Mult0~48  = \hidden1|Mult0~8_RESULTA_bus [40];
assign \hidden1|Mult0~49  = \hidden1|Mult0~8_RESULTA_bus [41];
assign \hidden1|Mult0~50  = \hidden1|Mult0~8_RESULTA_bus [42];
assign \hidden1|Mult0~51  = \hidden1|Mult0~8_RESULTA_bus [43];
assign \hidden1|Mult0~52  = \hidden1|Mult0~8_RESULTA_bus [44];
assign \hidden1|Mult0~53  = \hidden1|Mult0~8_RESULTA_bus [45];
assign \hidden1|Mult0~54  = \hidden1|Mult0~8_RESULTA_bus [46];
assign \hidden1|Mult0~55  = \hidden1|Mult0~8_RESULTA_bus [47];
assign \hidden1|Mult0~56  = \hidden1|Mult0~8_RESULTA_bus [48];
assign \hidden1|Mult0~57  = \hidden1|Mult0~8_RESULTA_bus [49];
assign \hidden1|Mult0~58  = \hidden1|Mult0~8_RESULTA_bus [50];
assign \hidden1|Mult0~59  = \hidden1|Mult0~8_RESULTA_bus [51];
assign \hidden1|Mult0~60  = \hidden1|Mult0~8_RESULTA_bus [52];
assign \hidden1|Mult0~61  = \hidden1|Mult0~8_RESULTA_bus [53];
assign \hidden1|Mult0~62  = \hidden1|Mult0~8_RESULTA_bus [54];
assign \hidden1|Mult0~63  = \hidden1|Mult0~8_RESULTA_bus [55];
assign \hidden1|Mult0~64  = \hidden1|Mult0~8_RESULTA_bus [56];
assign \hidden1|Mult0~65  = \hidden1|Mult0~8_RESULTA_bus [57];
assign \hidden1|Mult0~66  = \hidden1|Mult0~8_RESULTA_bus [58];
assign \hidden1|Mult0~67  = \hidden1|Mult0~8_RESULTA_bus [59];
assign \hidden1|Mult0~68  = \hidden1|Mult0~8_RESULTA_bus [60];
assign \hidden1|Mult0~69  = \hidden1|Mult0~8_RESULTA_bus [61];
assign \hidden1|Mult0~70  = \hidden1|Mult0~8_RESULTA_bus [62];
assign \hidden1|Mult0~71  = \hidden1|Mult0~8_RESULTA_bus [63];

assign \hidden1|Mult1~mult_hlmac_resulta  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [0];
assign \hidden1|Mult1~657  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [1];
assign \hidden1|Mult1~658  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [2];
assign \hidden1|Mult1~659  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [3];
assign \hidden1|Mult1~660  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [4];
assign \hidden1|Mult1~661  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [5];
assign \hidden1|Mult1~662  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [6];
assign \hidden1|Mult1~663  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [7];
assign \hidden1|Mult1~664  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [8];
assign \hidden1|Mult1~665  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [9];
assign \hidden1|Mult1~666  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [10];
assign \hidden1|Mult1~667  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [11];
assign \hidden1|Mult1~668  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [12];
assign \hidden1|Mult1~669  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [13];
assign \hidden1|Mult1~670  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [14];
assign \hidden1|Mult1~671  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [15];
assign \hidden1|Mult1~672  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [16];
assign \hidden1|Mult1~673  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [17];
assign \hidden1|Mult1~674  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [18];
assign \hidden1|Mult1~675  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [19];
assign \hidden1|Mult1~676  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [20];
assign \hidden1|Mult1~677  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [21];
assign \hidden1|Mult1~678  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [22];
assign \hidden1|Mult1~679  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [23];
assign \hidden1|Mult1~680  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [24];
assign \hidden1|Mult1~349  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [25];
assign \hidden1|Mult1~350  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [26];
assign \hidden1|Mult1~351  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [27];
assign \hidden1|Mult1~352  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [28];
assign \hidden1|Mult1~353  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [29];
assign \hidden1|Mult1~354  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [30];
assign \hidden1|Mult1~355  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [31];
assign \hidden1|Mult1~356  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [32];
assign \hidden1|Mult1~357  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [33];
assign \hidden1|Mult1~358  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [34];
assign \hidden1|Mult1~359  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [35];
assign \hidden1|Mult1~360  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [36];
assign \hidden1|Mult1~361  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [37];
assign \hidden1|Mult1~362  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [38];
assign \hidden1|Mult1~363  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [39];
assign \hidden1|Mult1~364  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [40];
assign \hidden1|Mult1~365  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [41];
assign \hidden1|Mult1~366  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [42];
assign \hidden1|Mult1~367  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [43];
assign \hidden1|Mult1~368  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [44];
assign \hidden1|Mult1~369  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [45];
assign \hidden1|Mult1~370  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [46];
assign \hidden1|Mult1~371  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [47];
assign \hidden1|Mult1~372  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [48];
assign \hidden1|Mult1~373  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [49];
assign \hidden1|Mult1~374  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [50];
assign \hidden1|Mult1~375  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [51];
assign \hidden1|Mult1~376  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [52];
assign \hidden1|Mult1~377  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [53];
assign \hidden1|Mult1~378  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [54];
assign \hidden1|Mult1~379  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [55];
assign \hidden1|Mult1~380  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [56];
assign \hidden1|Mult1~381  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [57];
assign \hidden1|Mult1~382  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [58];
assign \hidden1|Mult1~383  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [59];
assign \hidden1|Mult1~384  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [60];
assign \hidden1|Mult1~385  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [61];
assign \hidden1|Mult1~386  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [62];
assign \hidden1|Mult1~387  = \hidden1|Mult1~mult_hlmac_RESULTA_bus [63];

assign \hidden1|Mult0~mult_hlmac_resulta  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [0];
assign \hidden1|Mult0~657  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [1];
assign \hidden1|Mult0~658  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [2];
assign \hidden1|Mult0~659  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [3];
assign \hidden1|Mult0~660  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [4];
assign \hidden1|Mult0~661  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [5];
assign \hidden1|Mult0~662  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [6];
assign \hidden1|Mult0~663  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [7];
assign \hidden1|Mult0~664  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [8];
assign \hidden1|Mult0~665  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [9];
assign \hidden1|Mult0~666  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [10];
assign \hidden1|Mult0~667  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [11];
assign \hidden1|Mult0~668  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [12];
assign \hidden1|Mult0~669  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [13];
assign \hidden1|Mult0~670  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [14];
assign \hidden1|Mult0~671  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [15];
assign \hidden1|Mult0~672  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [16];
assign \hidden1|Mult0~673  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [17];
assign \hidden1|Mult0~674  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [18];
assign \hidden1|Mult0~675  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [19];
assign \hidden1|Mult0~676  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [20];
assign \hidden1|Mult0~677  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [21];
assign \hidden1|Mult0~678  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [22];
assign \hidden1|Mult0~679  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [23];
assign \hidden1|Mult0~680  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [24];
assign \hidden1|Mult0~349  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [25];
assign \hidden1|Mult0~350  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [26];
assign \hidden1|Mult0~351  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [27];
assign \hidden1|Mult0~352  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [28];
assign \hidden1|Mult0~353  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [29];
assign \hidden1|Mult0~354  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [30];
assign \hidden1|Mult0~355  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [31];
assign \hidden1|Mult0~356  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [32];
assign \hidden1|Mult0~357  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [33];
assign \hidden1|Mult0~358  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [34];
assign \hidden1|Mult0~359  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [35];
assign \hidden1|Mult0~360  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [36];
assign \hidden1|Mult0~361  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [37];
assign \hidden1|Mult0~362  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [38];
assign \hidden1|Mult0~363  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [39];
assign \hidden1|Mult0~364  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [40];
assign \hidden1|Mult0~365  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [41];
assign \hidden1|Mult0~366  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [42];
assign \hidden1|Mult0~367  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [43];
assign \hidden1|Mult0~368  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [44];
assign \hidden1|Mult0~369  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [45];
assign \hidden1|Mult0~370  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [46];
assign \hidden1|Mult0~371  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [47];
assign \hidden1|Mult0~372  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [48];
assign \hidden1|Mult0~373  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [49];
assign \hidden1|Mult0~374  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [50];
assign \hidden1|Mult0~375  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [51];
assign \hidden1|Mult0~376  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [52];
assign \hidden1|Mult0~377  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [53];
assign \hidden1|Mult0~378  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [54];
assign \hidden1|Mult0~379  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [55];
assign \hidden1|Mult0~380  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [56];
assign \hidden1|Mult0~381  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [57];
assign \hidden1|Mult0~382  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [58];
assign \hidden1|Mult0~383  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [59];
assign \hidden1|Mult0~384  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [60];
assign \hidden1|Mult0~385  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [61];
assign \hidden1|Mult0~386  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [62];
assign \hidden1|Mult0~387  = \hidden1|Mult0~mult_hlmac_RESULTA_bus [63];

assign \hidden2|Mult1~mult_hlmac_resulta  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [0];
assign \hidden2|Mult1~657  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [1];
assign \hidden2|Mult1~658  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [2];
assign \hidden2|Mult1~659  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [3];
assign \hidden2|Mult1~660  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [4];
assign \hidden2|Mult1~661  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [5];
assign \hidden2|Mult1~662  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [6];
assign \hidden2|Mult1~663  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [7];
assign \hidden2|Mult1~664  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [8];
assign \hidden2|Mult1~665  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [9];
assign \hidden2|Mult1~666  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [10];
assign \hidden2|Mult1~667  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [11];
assign \hidden2|Mult1~668  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [12];
assign \hidden2|Mult1~669  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [13];
assign \hidden2|Mult1~670  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [14];
assign \hidden2|Mult1~671  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [15];
assign \hidden2|Mult1~672  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [16];
assign \hidden2|Mult1~673  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [17];
assign \hidden2|Mult1~674  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [18];
assign \hidden2|Mult1~675  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [19];
assign \hidden2|Mult1~676  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [20];
assign \hidden2|Mult1~677  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [21];
assign \hidden2|Mult1~678  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [22];
assign \hidden2|Mult1~679  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [23];
assign \hidden2|Mult1~680  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [24];
assign \hidden2|Mult1~349  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [25];
assign \hidden2|Mult1~350  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [26];
assign \hidden2|Mult1~351  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [27];
assign \hidden2|Mult1~352  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [28];
assign \hidden2|Mult1~353  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [29];
assign \hidden2|Mult1~354  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [30];
assign \hidden2|Mult1~355  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [31];
assign \hidden2|Mult1~356  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [32];
assign \hidden2|Mult1~357  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [33];
assign \hidden2|Mult1~358  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [34];
assign \hidden2|Mult1~359  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [35];
assign \hidden2|Mult1~360  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [36];
assign \hidden2|Mult1~361  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [37];
assign \hidden2|Mult1~362  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [38];
assign \hidden2|Mult1~363  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [39];
assign \hidden2|Mult1~364  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [40];
assign \hidden2|Mult1~365  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [41];
assign \hidden2|Mult1~366  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [42];
assign \hidden2|Mult1~367  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [43];
assign \hidden2|Mult1~368  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [44];
assign \hidden2|Mult1~369  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [45];
assign \hidden2|Mult1~370  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [46];
assign \hidden2|Mult1~371  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [47];
assign \hidden2|Mult1~372  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [48];
assign \hidden2|Mult1~373  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [49];
assign \hidden2|Mult1~374  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [50];
assign \hidden2|Mult1~375  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [51];
assign \hidden2|Mult1~376  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [52];
assign \hidden2|Mult1~377  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [53];
assign \hidden2|Mult1~378  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [54];
assign \hidden2|Mult1~379  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [55];
assign \hidden2|Mult1~380  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [56];
assign \hidden2|Mult1~381  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [57];
assign \hidden2|Mult1~382  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [58];
assign \hidden2|Mult1~383  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [59];
assign \hidden2|Mult1~384  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [60];
assign \hidden2|Mult1~385  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [61];
assign \hidden2|Mult1~386  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [62];
assign \hidden2|Mult1~387  = \hidden2|Mult1~mult_hlmac_RESULTA_bus [63];

assign \hidden0|Mult1~8_resulta  = \hidden0|Mult1~8_RESULTA_bus [0];
assign \hidden0|Mult1~9  = \hidden0|Mult1~8_RESULTA_bus [1];
assign \hidden0|Mult1~10  = \hidden0|Mult1~8_RESULTA_bus [2];
assign \hidden0|Mult1~11  = \hidden0|Mult1~8_RESULTA_bus [3];
assign \hidden0|Mult1~12  = \hidden0|Mult1~8_RESULTA_bus [4];
assign \hidden0|Mult1~13  = \hidden0|Mult1~8_RESULTA_bus [5];
assign \hidden0|Mult1~14  = \hidden0|Mult1~8_RESULTA_bus [6];
assign \hidden0|Mult1~15  = \hidden0|Mult1~8_RESULTA_bus [7];
assign \hidden0|Mult1~16  = \hidden0|Mult1~8_RESULTA_bus [8];
assign \hidden0|Mult1~17  = \hidden0|Mult1~8_RESULTA_bus [9];
assign \hidden0|Mult1~18  = \hidden0|Mult1~8_RESULTA_bus [10];
assign \hidden0|Mult1~19  = \hidden0|Mult1~8_RESULTA_bus [11];
assign \hidden0|Mult1~20  = \hidden0|Mult1~8_RESULTA_bus [12];
assign \hidden0|Mult1~21  = \hidden0|Mult1~8_RESULTA_bus [13];
assign \hidden0|Mult1~22  = \hidden0|Mult1~8_RESULTA_bus [14];
assign \hidden0|Mult1~23  = \hidden0|Mult1~8_RESULTA_bus [15];
assign \hidden0|Mult1~24  = \hidden0|Mult1~8_RESULTA_bus [16];
assign \hidden0|Mult1~25  = \hidden0|Mult1~8_RESULTA_bus [17];
assign \hidden0|Mult1~26  = \hidden0|Mult1~8_RESULTA_bus [18];
assign \hidden0|Mult1~27  = \hidden0|Mult1~8_RESULTA_bus [19];
assign \hidden0|Mult1~28  = \hidden0|Mult1~8_RESULTA_bus [20];
assign \hidden0|Mult1~29  = \hidden0|Mult1~8_RESULTA_bus [21];
assign \hidden0|Mult1~30  = \hidden0|Mult1~8_RESULTA_bus [22];
assign \hidden0|Mult1~31  = \hidden0|Mult1~8_RESULTA_bus [23];
assign \hidden0|Mult1~32  = \hidden0|Mult1~8_RESULTA_bus [24];
assign \hidden0|Mult1~33  = \hidden0|Mult1~8_RESULTA_bus [25];
assign \hidden0|Mult1~34  = \hidden0|Mult1~8_RESULTA_bus [26];
assign \hidden0|Mult1~35  = \hidden0|Mult1~8_RESULTA_bus [27];
assign \hidden0|Mult1~36  = \hidden0|Mult1~8_RESULTA_bus [28];
assign \hidden0|Mult1~37  = \hidden0|Mult1~8_RESULTA_bus [29];
assign \hidden0|Mult1~38  = \hidden0|Mult1~8_RESULTA_bus [30];
assign \hidden0|Mult1~39  = \hidden0|Mult1~8_RESULTA_bus [31];
assign \hidden0|Mult1~40  = \hidden0|Mult1~8_RESULTA_bus [32];
assign \hidden0|Mult1~41  = \hidden0|Mult1~8_RESULTA_bus [33];
assign \hidden0|Mult1~42  = \hidden0|Mult1~8_RESULTA_bus [34];
assign \hidden0|Mult1~43  = \hidden0|Mult1~8_RESULTA_bus [35];
assign \hidden0|Mult1~44  = \hidden0|Mult1~8_RESULTA_bus [36];
assign \hidden0|Mult1~45  = \hidden0|Mult1~8_RESULTA_bus [37];
assign \hidden0|Mult1~46  = \hidden0|Mult1~8_RESULTA_bus [38];
assign \hidden0|Mult1~47  = \hidden0|Mult1~8_RESULTA_bus [39];
assign \hidden0|Mult1~48  = \hidden0|Mult1~8_RESULTA_bus [40];
assign \hidden0|Mult1~49  = \hidden0|Mult1~8_RESULTA_bus [41];
assign \hidden0|Mult1~50  = \hidden0|Mult1~8_RESULTA_bus [42];
assign \hidden0|Mult1~51  = \hidden0|Mult1~8_RESULTA_bus [43];
assign \hidden0|Mult1~52  = \hidden0|Mult1~8_RESULTA_bus [44];
assign \hidden0|Mult1~53  = \hidden0|Mult1~8_RESULTA_bus [45];
assign \hidden0|Mult1~54  = \hidden0|Mult1~8_RESULTA_bus [46];
assign \hidden0|Mult1~55  = \hidden0|Mult1~8_RESULTA_bus [47];
assign \hidden0|Mult1~56  = \hidden0|Mult1~8_RESULTA_bus [48];
assign \hidden0|Mult1~57  = \hidden0|Mult1~8_RESULTA_bus [49];
assign \hidden0|Mult1~58  = \hidden0|Mult1~8_RESULTA_bus [50];
assign \hidden0|Mult1~59  = \hidden0|Mult1~8_RESULTA_bus [51];
assign \hidden0|Mult1~60  = \hidden0|Mult1~8_RESULTA_bus [52];
assign \hidden0|Mult1~61  = \hidden0|Mult1~8_RESULTA_bus [53];
assign \hidden0|Mult1~62  = \hidden0|Mult1~8_RESULTA_bus [54];
assign \hidden0|Mult1~63  = \hidden0|Mult1~8_RESULTA_bus [55];
assign \hidden0|Mult1~64  = \hidden0|Mult1~8_RESULTA_bus [56];
assign \hidden0|Mult1~65  = \hidden0|Mult1~8_RESULTA_bus [57];
assign \hidden0|Mult1~66  = \hidden0|Mult1~8_RESULTA_bus [58];
assign \hidden0|Mult1~67  = \hidden0|Mult1~8_RESULTA_bus [59];
assign \hidden0|Mult1~68  = \hidden0|Mult1~8_RESULTA_bus [60];
assign \hidden0|Mult1~69  = \hidden0|Mult1~8_RESULTA_bus [61];
assign \hidden0|Mult1~70  = \hidden0|Mult1~8_RESULTA_bus [62];
assign \hidden0|Mult1~71  = \hidden0|Mult1~8_RESULTA_bus [63];

assign \hidden0|Mult2~8_resulta  = \hidden0|Mult2~8_RESULTA_bus [0];
assign \hidden0|Mult2~9  = \hidden0|Mult2~8_RESULTA_bus [1];
assign \hidden0|Mult2~10  = \hidden0|Mult2~8_RESULTA_bus [2];
assign \hidden0|Mult2~11  = \hidden0|Mult2~8_RESULTA_bus [3];
assign \hidden0|Mult2~12  = \hidden0|Mult2~8_RESULTA_bus [4];
assign \hidden0|Mult2~13  = \hidden0|Mult2~8_RESULTA_bus [5];
assign \hidden0|Mult2~14  = \hidden0|Mult2~8_RESULTA_bus [6];
assign \hidden0|Mult2~15  = \hidden0|Mult2~8_RESULTA_bus [7];
assign \hidden0|Mult2~16  = \hidden0|Mult2~8_RESULTA_bus [8];
assign \hidden0|Mult2~17  = \hidden0|Mult2~8_RESULTA_bus [9];
assign \hidden0|Mult2~18  = \hidden0|Mult2~8_RESULTA_bus [10];
assign \hidden0|Mult2~19  = \hidden0|Mult2~8_RESULTA_bus [11];
assign \hidden0|Mult2~20  = \hidden0|Mult2~8_RESULTA_bus [12];
assign \hidden0|Mult2~21  = \hidden0|Mult2~8_RESULTA_bus [13];
assign \hidden0|Mult2~22  = \hidden0|Mult2~8_RESULTA_bus [14];
assign \hidden0|Mult2~23  = \hidden0|Mult2~8_RESULTA_bus [15];
assign \hidden0|Mult2~24  = \hidden0|Mult2~8_RESULTA_bus [16];
assign \hidden0|Mult2~25  = \hidden0|Mult2~8_RESULTA_bus [17];
assign \hidden0|Mult2~26  = \hidden0|Mult2~8_RESULTA_bus [18];
assign \hidden0|Mult2~27  = \hidden0|Mult2~8_RESULTA_bus [19];
assign \hidden0|Mult2~28  = \hidden0|Mult2~8_RESULTA_bus [20];
assign \hidden0|Mult2~29  = \hidden0|Mult2~8_RESULTA_bus [21];
assign \hidden0|Mult2~30  = \hidden0|Mult2~8_RESULTA_bus [22];
assign \hidden0|Mult2~31  = \hidden0|Mult2~8_RESULTA_bus [23];
assign \hidden0|Mult2~32  = \hidden0|Mult2~8_RESULTA_bus [24];
assign \hidden0|Mult2~33  = \hidden0|Mult2~8_RESULTA_bus [25];
assign \hidden0|Mult2~34  = \hidden0|Mult2~8_RESULTA_bus [26];
assign \hidden0|Mult2~35  = \hidden0|Mult2~8_RESULTA_bus [27];
assign \hidden0|Mult2~36  = \hidden0|Mult2~8_RESULTA_bus [28];
assign \hidden0|Mult2~37  = \hidden0|Mult2~8_RESULTA_bus [29];
assign \hidden0|Mult2~38  = \hidden0|Mult2~8_RESULTA_bus [30];
assign \hidden0|Mult2~39  = \hidden0|Mult2~8_RESULTA_bus [31];
assign \hidden0|Mult2~40  = \hidden0|Mult2~8_RESULTA_bus [32];
assign \hidden0|Mult2~41  = \hidden0|Mult2~8_RESULTA_bus [33];
assign \hidden0|Mult2~42  = \hidden0|Mult2~8_RESULTA_bus [34];
assign \hidden0|Mult2~43  = \hidden0|Mult2~8_RESULTA_bus [35];
assign \hidden0|Mult2~44  = \hidden0|Mult2~8_RESULTA_bus [36];
assign \hidden0|Mult2~45  = \hidden0|Mult2~8_RESULTA_bus [37];
assign \hidden0|Mult2~46  = \hidden0|Mult2~8_RESULTA_bus [38];
assign \hidden0|Mult2~47  = \hidden0|Mult2~8_RESULTA_bus [39];
assign \hidden0|Mult2~48  = \hidden0|Mult2~8_RESULTA_bus [40];
assign \hidden0|Mult2~49  = \hidden0|Mult2~8_RESULTA_bus [41];
assign \hidden0|Mult2~50  = \hidden0|Mult2~8_RESULTA_bus [42];
assign \hidden0|Mult2~51  = \hidden0|Mult2~8_RESULTA_bus [43];
assign \hidden0|Mult2~52  = \hidden0|Mult2~8_RESULTA_bus [44];
assign \hidden0|Mult2~53  = \hidden0|Mult2~8_RESULTA_bus [45];
assign \hidden0|Mult2~54  = \hidden0|Mult2~8_RESULTA_bus [46];
assign \hidden0|Mult2~55  = \hidden0|Mult2~8_RESULTA_bus [47];
assign \hidden0|Mult2~56  = \hidden0|Mult2~8_RESULTA_bus [48];
assign \hidden0|Mult2~57  = \hidden0|Mult2~8_RESULTA_bus [49];
assign \hidden0|Mult2~58  = \hidden0|Mult2~8_RESULTA_bus [50];
assign \hidden0|Mult2~59  = \hidden0|Mult2~8_RESULTA_bus [51];
assign \hidden0|Mult2~60  = \hidden0|Mult2~8_RESULTA_bus [52];
assign \hidden0|Mult2~61  = \hidden0|Mult2~8_RESULTA_bus [53];
assign \hidden0|Mult2~62  = \hidden0|Mult2~8_RESULTA_bus [54];
assign \hidden0|Mult2~63  = \hidden0|Mult2~8_RESULTA_bus [55];
assign \hidden0|Mult2~64  = \hidden0|Mult2~8_RESULTA_bus [56];
assign \hidden0|Mult2~65  = \hidden0|Mult2~8_RESULTA_bus [57];
assign \hidden0|Mult2~66  = \hidden0|Mult2~8_RESULTA_bus [58];
assign \hidden0|Mult2~67  = \hidden0|Mult2~8_RESULTA_bus [59];
assign \hidden0|Mult2~68  = \hidden0|Mult2~8_RESULTA_bus [60];
assign \hidden0|Mult2~69  = \hidden0|Mult2~8_RESULTA_bus [61];
assign \hidden0|Mult2~70  = \hidden0|Mult2~8_RESULTA_bus [62];
assign \hidden0|Mult2~71  = \hidden0|Mult2~8_RESULTA_bus [63];

assign \hidden0|Mult1~mult_hlmac_resulta  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [0];
assign \hidden0|Mult1~660  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [1];
assign \hidden0|Mult1~661  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [2];
assign \hidden0|Mult1~662  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [3];
assign \hidden0|Mult1~663  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [4];
assign \hidden0|Mult1~664  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [5];
assign \hidden0|Mult1~665  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [6];
assign \hidden0|Mult1~666  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [7];
assign \hidden0|Mult1~667  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [8];
assign \hidden0|Mult1~668  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [9];
assign \hidden0|Mult1~669  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [10];
assign \hidden0|Mult1~670  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [11];
assign \hidden0|Mult1~671  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [12];
assign \hidden0|Mult1~672  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [13];
assign \hidden0|Mult1~673  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [14];
assign \hidden0|Mult1~674  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [15];
assign \hidden0|Mult1~675  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [16];
assign \hidden0|Mult1~676  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [17];
assign \hidden0|Mult1~677  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [18];
assign \hidden0|Mult1~678  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [19];
assign \hidden0|Mult1~679  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [20];
assign \hidden0|Mult1~680  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [21];
assign \hidden0|Mult1~349  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [22];
assign \hidden0|Mult1~350  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [23];
assign \hidden0|Mult1~351  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [24];
assign \hidden0|Mult1~352  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [25];
assign \hidden0|Mult1~353  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [26];
assign \hidden0|Mult1~354  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [27];
assign \hidden0|Mult1~355  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [28];
assign \hidden0|Mult1~356  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [29];
assign \hidden0|Mult1~357  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [30];
assign \hidden0|Mult1~358  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [31];
assign \hidden0|Mult1~359  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [32];
assign \hidden0|Mult1~360  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [33];
assign \hidden0|Mult1~361  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [34];
assign \hidden0|Mult1~362  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [35];
assign \hidden0|Mult1~363  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [36];
assign \hidden0|Mult1~364  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [37];
assign \hidden0|Mult1~365  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [38];
assign \hidden0|Mult1~366  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [39];
assign \hidden0|Mult1~367  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [40];
assign \hidden0|Mult1~368  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [41];
assign \hidden0|Mult1~369  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [42];
assign \hidden0|Mult1~370  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [43];
assign \hidden0|Mult1~371  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [44];
assign \hidden0|Mult1~372  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [45];
assign \hidden0|Mult1~373  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [46];
assign \hidden0|Mult1~374  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [47];
assign \hidden0|Mult1~375  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [48];
assign \hidden0|Mult1~376  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [49];
assign \hidden0|Mult1~377  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [50];
assign \hidden0|Mult1~378  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [51];
assign \hidden0|Mult1~379  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [52];
assign \hidden0|Mult1~380  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [53];
assign \hidden0|Mult1~381  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [54];
assign \hidden0|Mult1~382  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [55];
assign \hidden0|Mult1~383  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [56];
assign \hidden0|Mult1~384  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [57];
assign \hidden0|Mult1~385  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [58];
assign \hidden0|Mult1~386  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [59];
assign \hidden0|Mult1~387  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [60];
assign \hidden0|Mult1~388  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [61];
assign \hidden0|Mult1~389  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [62];
assign \hidden0|Mult1~390  = \hidden0|Mult1~mult_hlmac_RESULTA_bus [63];

assign \hidden0|Mult2~mult_hlmac_resulta  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [0];
assign \hidden0|Mult2~659  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [1];
assign \hidden0|Mult2~660  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [2];
assign \hidden0|Mult2~661  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [3];
assign \hidden0|Mult2~662  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [4];
assign \hidden0|Mult2~663  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [5];
assign \hidden0|Mult2~664  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [6];
assign \hidden0|Mult2~665  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [7];
assign \hidden0|Mult2~666  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [8];
assign \hidden0|Mult2~667  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [9];
assign \hidden0|Mult2~668  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [10];
assign \hidden0|Mult2~669  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [11];
assign \hidden0|Mult2~670  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [12];
assign \hidden0|Mult2~671  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [13];
assign \hidden0|Mult2~672  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [14];
assign \hidden0|Mult2~673  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [15];
assign \hidden0|Mult2~674  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [16];
assign \hidden0|Mult2~675  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [17];
assign \hidden0|Mult2~676  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [18];
assign \hidden0|Mult2~677  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [19];
assign \hidden0|Mult2~678  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [20];
assign \hidden0|Mult2~679  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [21];
assign \hidden0|Mult2~680  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [22];
assign \hidden0|Mult2~349  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [23];
assign \hidden0|Mult2~350  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [24];
assign \hidden0|Mult2~351  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [25];
assign \hidden0|Mult2~352  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [26];
assign \hidden0|Mult2~353  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [27];
assign \hidden0|Mult2~354  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [28];
assign \hidden0|Mult2~355  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [29];
assign \hidden0|Mult2~356  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [30];
assign \hidden0|Mult2~357  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [31];
assign \hidden0|Mult2~358  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [32];
assign \hidden0|Mult2~359  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [33];
assign \hidden0|Mult2~360  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [34];
assign \hidden0|Mult2~361  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [35];
assign \hidden0|Mult2~362  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [36];
assign \hidden0|Mult2~363  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [37];
assign \hidden0|Mult2~364  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [38];
assign \hidden0|Mult2~365  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [39];
assign \hidden0|Mult2~366  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [40];
assign \hidden0|Mult2~367  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [41];
assign \hidden0|Mult2~368  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [42];
assign \hidden0|Mult2~369  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [43];
assign \hidden0|Mult2~370  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [44];
assign \hidden0|Mult2~371  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [45];
assign \hidden0|Mult2~372  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [46];
assign \hidden0|Mult2~373  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [47];
assign \hidden0|Mult2~374  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [48];
assign \hidden0|Mult2~375  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [49];
assign \hidden0|Mult2~376  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [50];
assign \hidden0|Mult2~377  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [51];
assign \hidden0|Mult2~378  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [52];
assign \hidden0|Mult2~379  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [53];
assign \hidden0|Mult2~380  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [54];
assign \hidden0|Mult2~381  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [55];
assign \hidden0|Mult2~382  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [56];
assign \hidden0|Mult2~383  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [57];
assign \hidden0|Mult2~384  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [58];
assign \hidden0|Mult2~385  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [59];
assign \hidden0|Mult2~386  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [60];
assign \hidden0|Mult2~387  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [61];
assign \hidden0|Mult2~388  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [62];
assign \hidden0|Mult2~389  = \hidden0|Mult2~mult_hlmac_RESULTA_bus [63];

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \vs_out~output (
	.i(\vs_out~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vs_out),
	.obar());
// synopsys translate_off
defparam \vs_out~output .bus_hold = "false";
defparam \vs_out~output .open_drain_output = "false";
defparam \vs_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \hs_out~output (
	.i(\hs_out~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hs_out),
	.obar());
// synopsys translate_off
defparam \hs_out~output .bus_hold = "false";
defparam \hs_out~output .open_drain_output = "false";
defparam \hs_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \de_out~output (
	.i(\de_out~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(de_out),
	.obar());
// synopsys translate_off
defparam \de_out~output .bus_hold = "false";
defparam \de_out~output .open_drain_output = "false";
defparam \de_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \r_out[0]~output (
	.i(\r_out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r_out[0]),
	.obar());
// synopsys translate_off
defparam \r_out[0]~output .bus_hold = "false";
defparam \r_out[0]~output .open_drain_output = "false";
defparam \r_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \r_out[1]~output (
	.i(\r_out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r_out[1]),
	.obar());
// synopsys translate_off
defparam \r_out[1]~output .bus_hold = "false";
defparam \r_out[1]~output .open_drain_output = "false";
defparam \r_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \r_out[2]~output (
	.i(\r_out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r_out[2]),
	.obar());
// synopsys translate_off
defparam \r_out[2]~output .bus_hold = "false";
defparam \r_out[2]~output .open_drain_output = "false";
defparam \r_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \r_out[3]~output (
	.i(\r_out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r_out[3]),
	.obar());
// synopsys translate_off
defparam \r_out[3]~output .bus_hold = "false";
defparam \r_out[3]~output .open_drain_output = "false";
defparam \r_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \r_out[4]~output (
	.i(\r_out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r_out[4]),
	.obar());
// synopsys translate_off
defparam \r_out[4]~output .bus_hold = "false";
defparam \r_out[4]~output .open_drain_output = "false";
defparam \r_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \r_out[5]~output (
	.i(\r_out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r_out[5]),
	.obar());
// synopsys translate_off
defparam \r_out[5]~output .bus_hold = "false";
defparam \r_out[5]~output .open_drain_output = "false";
defparam \r_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \r_out[6]~output (
	.i(\r_out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r_out[6]),
	.obar());
// synopsys translate_off
defparam \r_out[6]~output .bus_hold = "false";
defparam \r_out[6]~output .open_drain_output = "false";
defparam \r_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \r_out[7]~output (
	.i(\r_out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r_out[7]),
	.obar());
// synopsys translate_off
defparam \r_out[7]~output .bus_hold = "false";
defparam \r_out[7]~output .open_drain_output = "false";
defparam \r_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \g_out[0]~output (
	.i(\g_out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g_out[0]),
	.obar());
// synopsys translate_off
defparam \g_out[0]~output .bus_hold = "false";
defparam \g_out[0]~output .open_drain_output = "false";
defparam \g_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \g_out[1]~output (
	.i(\g_out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g_out[1]),
	.obar());
// synopsys translate_off
defparam \g_out[1]~output .bus_hold = "false";
defparam \g_out[1]~output .open_drain_output = "false";
defparam \g_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \g_out[2]~output (
	.i(\g_out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g_out[2]),
	.obar());
// synopsys translate_off
defparam \g_out[2]~output .bus_hold = "false";
defparam \g_out[2]~output .open_drain_output = "false";
defparam \g_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \g_out[3]~output (
	.i(\g_out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g_out[3]),
	.obar());
// synopsys translate_off
defparam \g_out[3]~output .bus_hold = "false";
defparam \g_out[3]~output .open_drain_output = "false";
defparam \g_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \g_out[4]~output (
	.i(\g_out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g_out[4]),
	.obar());
// synopsys translate_off
defparam \g_out[4]~output .bus_hold = "false";
defparam \g_out[4]~output .open_drain_output = "false";
defparam \g_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \g_out[5]~output (
	.i(\g_out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g_out[5]),
	.obar());
// synopsys translate_off
defparam \g_out[5]~output .bus_hold = "false";
defparam \g_out[5]~output .open_drain_output = "false";
defparam \g_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \g_out[6]~output (
	.i(\g_out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g_out[6]),
	.obar());
// synopsys translate_off
defparam \g_out[6]~output .bus_hold = "false";
defparam \g_out[6]~output .open_drain_output = "false";
defparam \g_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \g_out[7]~output (
	.i(\g_out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g_out[7]),
	.obar());
// synopsys translate_off
defparam \g_out[7]~output .bus_hold = "false";
defparam \g_out[7]~output .open_drain_output = "false";
defparam \g_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \b_out[0]~output (
	.i(\b_out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b_out[0]),
	.obar());
// synopsys translate_off
defparam \b_out[0]~output .bus_hold = "false";
defparam \b_out[0]~output .open_drain_output = "false";
defparam \b_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \b_out[1]~output (
	.i(\b_out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b_out[1]),
	.obar());
// synopsys translate_off
defparam \b_out[1]~output .bus_hold = "false";
defparam \b_out[1]~output .open_drain_output = "false";
defparam \b_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \b_out[2]~output (
	.i(\b_out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b_out[2]),
	.obar());
// synopsys translate_off
defparam \b_out[2]~output .bus_hold = "false";
defparam \b_out[2]~output .open_drain_output = "false";
defparam \b_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \b_out[3]~output (
	.i(\b_out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b_out[3]),
	.obar());
// synopsys translate_off
defparam \b_out[3]~output .bus_hold = "false";
defparam \b_out[3]~output .open_drain_output = "false";
defparam \b_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \b_out[4]~output (
	.i(\b_out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b_out[4]),
	.obar());
// synopsys translate_off
defparam \b_out[4]~output .bus_hold = "false";
defparam \b_out[4]~output .open_drain_output = "false";
defparam \b_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \b_out[5]~output (
	.i(\b_out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b_out[5]),
	.obar());
// synopsys translate_off
defparam \b_out[5]~output .bus_hold = "false";
defparam \b_out[5]~output .open_drain_output = "false";
defparam \b_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \b_out[6]~output (
	.i(\b_out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b_out[6]),
	.obar());
// synopsys translate_off
defparam \b_out[6]~output .bus_hold = "false";
defparam \b_out[6]~output .open_drain_output = "false";
defparam \b_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \b_out[7]~output (
	.i(\b_out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b_out[7]),
	.obar());
// synopsys translate_off
defparam \b_out[7]~output .bus_hold = "false";
defparam \b_out[7]~output .open_drain_output = "false";
defparam \b_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \clk_o~output (
	.i(\clk~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_o),
	.obar());
// synopsys translate_off
defparam \clk_o~output .bus_hold = "false";
defparam \clk_o~output .open_drain_output = "false";
defparam \clk_o~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \led[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
defparam \led[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \led[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
defparam \led[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \led[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
defparam \led[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \vs_in~input (
	.i(vs_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\vs_in~input_o ));
// synopsys translate_off
defparam \vs_in~input .bus_hold = "false";
defparam \vs_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y1_N19
dffeas vs_0(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vs_in~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vs_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam vs_0.is_wysiwyg = "true";
defparam vs_0.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N57
cyclonev_lcell_comb \control|vs_delay[1]~feeder (
// Equation(s):
// \control|vs_delay[1]~feeder_combout  = ( \vs_0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vs_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|vs_delay[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|vs_delay[1]~feeder .extended_lut = "off";
defparam \control|vs_delay[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|vs_delay[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N58
dffeas \control|vs_delay[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|vs_delay[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vs_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vs_delay[1] .is_wysiwyg = "true";
defparam \control|vs_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N3
cyclonev_lcell_comb \control|vs_delay[2]~feeder (
// Equation(s):
// \control|vs_delay[2]~feeder_combout  = ( \control|vs_delay [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|vs_delay [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|vs_delay[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|vs_delay[2]~feeder .extended_lut = "off";
defparam \control|vs_delay[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|vs_delay[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N5
dffeas \control|vs_delay[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|vs_delay[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vs_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vs_delay[2] .is_wysiwyg = "true";
defparam \control|vs_delay[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N11
dffeas \control|vs_delay[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|vs_delay [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vs_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vs_delay[3] .is_wysiwyg = "true";
defparam \control|vs_delay[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N25
dffeas \control|vs_delay[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|vs_delay [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vs_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vs_delay[4] .is_wysiwyg = "true";
defparam \control|vs_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N51
cyclonev_lcell_comb \control|vs_delay[5]~feeder (
// Equation(s):
// \control|vs_delay[5]~feeder_combout  = ( \control|vs_delay [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|vs_delay [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|vs_delay[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|vs_delay[5]~feeder .extended_lut = "off";
defparam \control|vs_delay[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|vs_delay[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N53
dffeas \control|vs_delay[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|vs_delay[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vs_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vs_delay[5] .is_wysiwyg = "true";
defparam \control|vs_delay[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N44
dffeas \control|vs_delay[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|vs_delay [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vs_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vs_delay[6] .is_wysiwyg = "true";
defparam \control|vs_delay[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N13
dffeas \control|vs_delay[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|vs_delay [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vs_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vs_delay[7] .is_wysiwyg = "true";
defparam \control|vs_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N39
cyclonev_lcell_comb \control|vs_delay[8]~feeder (
// Equation(s):
// \control|vs_delay[8]~feeder_combout  = ( \control|vs_delay [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|vs_delay [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|vs_delay[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|vs_delay[8]~feeder .extended_lut = "off";
defparam \control|vs_delay[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|vs_delay[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N41
dffeas \control|vs_delay[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|vs_delay[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vs_delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vs_delay[8] .is_wysiwyg = "true";
defparam \control|vs_delay[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N31
dffeas \control|vs_delay[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|vs_delay [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vs_delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vs_delay[9] .is_wysiwyg = "true";
defparam \control|vs_delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N21
cyclonev_lcell_comb \vs_out~reg0feeder (
// Equation(s):
// \vs_out~reg0feeder_combout  = ( \control|vs_delay [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|vs_delay [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vs_out~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vs_out~reg0feeder .extended_lut = "off";
defparam \vs_out~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vs_out~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N22
dffeas \vs_out~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vs_out~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vs_out~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vs_out~reg0 .is_wysiwyg = "true";
defparam \vs_out~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \hs_in~input (
	.i(hs_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hs_in~input_o ));
// synopsys translate_off
defparam \hs_in~input .bus_hold = "false";
defparam \hs_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N6
cyclonev_lcell_comb \hs_0~feeder (
// Equation(s):
// \hs_0~feeder_combout  = ( \hs_in~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hs_in~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hs_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hs_0~feeder .extended_lut = "off";
defparam \hs_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hs_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N8
dffeas hs_0(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hs_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hs_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam hs_0.is_wysiwyg = "true";
defparam hs_0.power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N44
dffeas \control|hs_delay[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\hs_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hs_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hs_delay[1] .is_wysiwyg = "true";
defparam \control|hs_delay[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N32
dffeas \control|hs_delay[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|hs_delay [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hs_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hs_delay[2] .is_wysiwyg = "true";
defparam \control|hs_delay[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N22
dffeas \control|hs_delay[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|hs_delay [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hs_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hs_delay[3] .is_wysiwyg = "true";
defparam \control|hs_delay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N57
cyclonev_lcell_comb \control|hs_delay[4]~feeder (
// Equation(s):
// \control|hs_delay[4]~feeder_combout  = ( \control|hs_delay [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|hs_delay [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|hs_delay[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|hs_delay[4]~feeder .extended_lut = "off";
defparam \control|hs_delay[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|hs_delay[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N59
dffeas \control|hs_delay[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|hs_delay[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hs_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hs_delay[4] .is_wysiwyg = "true";
defparam \control|hs_delay[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N41
dffeas \control|hs_delay[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|hs_delay [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hs_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hs_delay[5] .is_wysiwyg = "true";
defparam \control|hs_delay[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N25
dffeas \control|hs_delay[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|hs_delay [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hs_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hs_delay[6] .is_wysiwyg = "true";
defparam \control|hs_delay[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N51
cyclonev_lcell_comb \control|hs_delay[7]~feeder (
// Equation(s):
// \control|hs_delay[7]~feeder_combout  = ( \control|hs_delay [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|hs_delay [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|hs_delay[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|hs_delay[7]~feeder .extended_lut = "off";
defparam \control|hs_delay[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|hs_delay[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N53
dffeas \control|hs_delay[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|hs_delay[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hs_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hs_delay[7] .is_wysiwyg = "true";
defparam \control|hs_delay[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N14
dffeas \control|hs_delay[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|hs_delay [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hs_delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hs_delay[8] .is_wysiwyg = "true";
defparam \control|hs_delay[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N5
dffeas \control|hs_delay[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|hs_delay [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hs_delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hs_delay[9] .is_wysiwyg = "true";
defparam \control|hs_delay[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N55
dffeas \hs_out~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|hs_delay [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hs_out~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hs_out~reg0 .is_wysiwyg = "true";
defparam \hs_out~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \de_in~input (
	.i(de_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\de_in~input_o ));
// synopsys translate_off
defparam \de_in~input .bus_hold = "false";
defparam \de_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y1_N8
dffeas de_0(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_in~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam de_0.is_wysiwyg = "true";
defparam de_0.power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N5
dffeas \control|de_delay[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\de_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|de_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|de_delay[1] .is_wysiwyg = "true";
defparam \control|de_delay[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N19
dffeas \control|de_delay[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|de_delay [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|de_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|de_delay[2] .is_wysiwyg = "true";
defparam \control|de_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N39
cyclonev_lcell_comb \control|de_delay[3]~feeder (
// Equation(s):
// \control|de_delay[3]~feeder_combout  = ( \control|de_delay [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|de_delay [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|de_delay[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|de_delay[3]~feeder .extended_lut = "off";
defparam \control|de_delay[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|de_delay[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N41
dffeas \control|de_delay[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|de_delay[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|de_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|de_delay[3] .is_wysiwyg = "true";
defparam \control|de_delay[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N31
dffeas \control|de_delay[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|de_delay [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|de_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|de_delay[4] .is_wysiwyg = "true";
defparam \control|de_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N15
cyclonev_lcell_comb \control|de_delay[5]~feeder (
// Equation(s):
// \control|de_delay[5]~feeder_combout  = ( \control|de_delay [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|de_delay [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|de_delay[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|de_delay[5]~feeder .extended_lut = "off";
defparam \control|de_delay[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|de_delay[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N17
dffeas \control|de_delay[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|de_delay[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|de_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|de_delay[5] .is_wysiwyg = "true";
defparam \control|de_delay[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N44
dffeas \control|de_delay[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|de_delay [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|de_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|de_delay[6] .is_wysiwyg = "true";
defparam \control|de_delay[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N53
dffeas \control|de_delay[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|de_delay [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|de_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|de_delay[7] .is_wysiwyg = "true";
defparam \control|de_delay[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N56
dffeas \control|de_delay[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|de_delay [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|de_delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|de_delay[8] .is_wysiwyg = "true";
defparam \control|de_delay[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N25
dffeas \control|de_delay[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|de_delay [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|de_delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|de_delay[9] .is_wysiwyg = "true";
defparam \control|de_delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N27
cyclonev_lcell_comb \de_out~reg0feeder (
// Equation(s):
// \de_out~reg0feeder_combout  = ( \control|de_delay [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|de_delay [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\de_out~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \de_out~reg0feeder .extended_lut = "off";
defparam \de_out~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \de_out~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N29
dffeas \de_out~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\de_out~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\de_out~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \de_out~reg0 .is_wysiwyg = "true";
defparam \de_out~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \r_in[0]~input (
	.i(r_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_in[0]~input_o ));
// synopsys translate_off
defparam \r_in[0]~input .bus_hold = "false";
defparam \r_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N15
cyclonev_lcell_comb \r_0[0]~0 (
// Equation(s):
// \r_0[0]~0_combout  = ( !\r_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\r_in[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_0[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_0[0]~0 .extended_lut = "off";
defparam \r_0[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \r_0[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N35
dffeas \r_0[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_0[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_0[0] .is_wysiwyg = "true";
defparam \r_0[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \r_in[1]~input (
	.i(r_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_in[1]~input_o ));
// synopsys translate_off
defparam \r_in[1]~input .bus_hold = "false";
defparam \r_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N51
cyclonev_lcell_comb \r_0[1]~feeder (
// Equation(s):
// \r_0[1]~feeder_combout  = ( \r_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_0[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_0[1]~feeder .extended_lut = "off";
defparam \r_0[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_0[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N53
dffeas \r_0[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_0[1] .is_wysiwyg = "true";
defparam \r_0[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \r_in[2]~input (
	.i(r_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_in[2]~input_o ));
// synopsys translate_off
defparam \r_in[2]~input .bus_hold = "false";
defparam \r_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N9
cyclonev_lcell_comb \r_0[2]~feeder (
// Equation(s):
// \r_0[2]~feeder_combout  = ( \r_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_0[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_0[2]~feeder .extended_lut = "off";
defparam \r_0[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_0[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N11
dffeas \r_0[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_0[2] .is_wysiwyg = "true";
defparam \r_0[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \r_in[3]~input (
	.i(r_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_in[3]~input_o ));
// synopsys translate_off
defparam \r_in[3]~input .bus_hold = "false";
defparam \r_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N39
cyclonev_lcell_comb \r_0[3]~feeder (
// Equation(s):
// \r_0[3]~feeder_combout  = ( \r_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_0[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_0[3]~feeder .extended_lut = "off";
defparam \r_0[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_0[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N41
dffeas \r_0[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_0[3] .is_wysiwyg = "true";
defparam \r_0[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \r_in[4]~input (
	.i(r_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_in[4]~input_o ));
// synopsys translate_off
defparam \r_in[4]~input .bus_hold = "false";
defparam \r_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y10_N59
dffeas \r_0[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_0[4] .is_wysiwyg = "true";
defparam \r_0[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \r_in[5]~input (
	.i(r_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_in[5]~input_o ));
// synopsys translate_off
defparam \r_in[5]~input .bus_hold = "false";
defparam \r_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y8_N35
dffeas \r_0[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_0[5]),
	.prn(vcc));
// synopsys translate_off
defparam \r_0[5] .is_wysiwyg = "true";
defparam \r_0[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \r_in[6]~input (
	.i(r_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_in[6]~input_o ));
// synopsys translate_off
defparam \r_in[6]~input .bus_hold = "false";
defparam \r_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N24
cyclonev_lcell_comb \r_0[6]~feeder (
// Equation(s):
// \r_0[6]~feeder_combout  = ( \r_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_0[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_0[6]~feeder .extended_lut = "off";
defparam \r_0[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_0[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N26
dffeas \r_0[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_0[6]),
	.prn(vcc));
// synopsys translate_off
defparam \r_0[6] .is_wysiwyg = "true";
defparam \r_0[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \r_in[7]~input (
	.i(r_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_in[7]~input_o ));
// synopsys translate_off
defparam \r_in[7]~input .bus_hold = "false";
defparam \r_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N24
cyclonev_lcell_comb \r_0[7]~feeder (
// Equation(s):
// \r_0[7]~feeder_combout  = ( \r_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_0[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_0[7]~feeder .extended_lut = "off";
defparam \r_0[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_0[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N26
dffeas \r_0[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_0[7]),
	.prn(vcc));
// synopsys translate_off
defparam \r_0[7] .is_wysiwyg = "true";
defparam \r_0[7] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y2_N0
cyclonev_mac \hidden2|Mult0~324 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,vcc,gnd,gnd,gnd,vcc,vcc,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,r_0[7],r_0[6],r_0[5],r_0[4],r_0[3],r_0[2],r_0[1],!r_0[0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden2|Mult0~324_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden2|Mult0~324 .accumulate_clock = "none";
defparam \hidden2|Mult0~324 .ax_clock = "none";
defparam \hidden2|Mult0~324 .ax_width = 18;
defparam \hidden2|Mult0~324 .ay_scan_in_clock = "none";
defparam \hidden2|Mult0~324 .ay_scan_in_width = 17;
defparam \hidden2|Mult0~324 .ay_use_scan_in = "false";
defparam \hidden2|Mult0~324 .az_clock = "none";
defparam \hidden2|Mult0~324 .bx_clock = "none";
defparam \hidden2|Mult0~324 .by_clock = "none";
defparam \hidden2|Mult0~324 .by_use_scan_in = "false";
defparam \hidden2|Mult0~324 .bz_clock = "none";
defparam \hidden2|Mult0~324 .coef_a_0 = 0;
defparam \hidden2|Mult0~324 .coef_a_1 = 0;
defparam \hidden2|Mult0~324 .coef_a_2 = 0;
defparam \hidden2|Mult0~324 .coef_a_3 = 0;
defparam \hidden2|Mult0~324 .coef_a_4 = 0;
defparam \hidden2|Mult0~324 .coef_a_5 = 0;
defparam \hidden2|Mult0~324 .coef_a_6 = 0;
defparam \hidden2|Mult0~324 .coef_a_7 = 0;
defparam \hidden2|Mult0~324 .coef_b_0 = 0;
defparam \hidden2|Mult0~324 .coef_b_1 = 0;
defparam \hidden2|Mult0~324 .coef_b_2 = 0;
defparam \hidden2|Mult0~324 .coef_b_3 = 0;
defparam \hidden2|Mult0~324 .coef_b_4 = 0;
defparam \hidden2|Mult0~324 .coef_b_5 = 0;
defparam \hidden2|Mult0~324 .coef_b_6 = 0;
defparam \hidden2|Mult0~324 .coef_b_7 = 0;
defparam \hidden2|Mult0~324 .coef_sel_a_clock = "none";
defparam \hidden2|Mult0~324 .coef_sel_b_clock = "none";
defparam \hidden2|Mult0~324 .delay_scan_out_ay = "false";
defparam \hidden2|Mult0~324 .delay_scan_out_by = "false";
defparam \hidden2|Mult0~324 .enable_double_accum = "false";
defparam \hidden2|Mult0~324 .load_const_clock = "none";
defparam \hidden2|Mult0~324 .load_const_value = 0;
defparam \hidden2|Mult0~324 .mode_sub_location = 0;
defparam \hidden2|Mult0~324 .negate_clock = "none";
defparam \hidden2|Mult0~324 .operand_source_max = "input";
defparam \hidden2|Mult0~324 .operand_source_may = "input";
defparam \hidden2|Mult0~324 .operand_source_mbx = "input";
defparam \hidden2|Mult0~324 .operand_source_mby = "input";
defparam \hidden2|Mult0~324 .operation_mode = "m18x18_full";
defparam \hidden2|Mult0~324 .output_clock = "none";
defparam \hidden2|Mult0~324 .preadder_subtract_a = "false";
defparam \hidden2|Mult0~324 .preadder_subtract_b = "false";
defparam \hidden2|Mult0~324 .result_a_width = 64;
defparam \hidden2|Mult0~324 .signed_max = "true";
defparam \hidden2|Mult0~324 .signed_may = "false";
defparam \hidden2|Mult0~324 .signed_mbx = "false";
defparam \hidden2|Mult0~324 .signed_mby = "false";
defparam \hidden2|Mult0~324 .sub_clock = "none";
defparam \hidden2|Mult0~324 .use_chainadder = "false";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \b_in[0]~input (
	.i(b_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b_in[0]~input_o ));
// synopsys translate_off
defparam \b_in[0]~input .bus_hold = "false";
defparam \b_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N51
cyclonev_lcell_comb \b_0[0]~0 (
// Equation(s):
// \b_0[0]~0_combout  = ( !\b_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b_in[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_0[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_0[0]~0 .extended_lut = "off";
defparam \b_0[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \b_0[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N53
dffeas \b_0[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\b_0[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b_0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \b_0[0] .is_wysiwyg = "true";
defparam \b_0[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \b_in[1]~input (
	.i(b_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b_in[1]~input_o ));
// synopsys translate_off
defparam \b_in[1]~input .bus_hold = "false";
defparam \b_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N42
cyclonev_lcell_comb \b_0[1]~feeder (
// Equation(s):
// \b_0[1]~feeder_combout  = ( \b_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_0[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_0[1]~feeder .extended_lut = "off";
defparam \b_0[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b_0[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N44
dffeas \b_0[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\b_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b_0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \b_0[1] .is_wysiwyg = "true";
defparam \b_0[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \b_in[2]~input (
	.i(b_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b_in[2]~input_o ));
// synopsys translate_off
defparam \b_in[2]~input .bus_hold = "false";
defparam \b_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N24
cyclonev_lcell_comb \b_0[2]~feeder (
// Equation(s):
// \b_0[2]~feeder_combout  = ( \b_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_0[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_0[2]~feeder .extended_lut = "off";
defparam \b_0[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b_0[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N26
dffeas \b_0[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\b_0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b_0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \b_0[2] .is_wysiwyg = "true";
defparam \b_0[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \b_in[3]~input (
	.i(b_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b_in[3]~input_o ));
// synopsys translate_off
defparam \b_in[3]~input .bus_hold = "false";
defparam \b_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y6_N32
dffeas \b_0[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b_0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \b_0[3] .is_wysiwyg = "true";
defparam \b_0[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \b_in[4]~input (
	.i(b_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b_in[4]~input_o ));
// synopsys translate_off
defparam \b_in[4]~input .bus_hold = "false";
defparam \b_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N3
cyclonev_lcell_comb \b_0[4]~feeder (
// Equation(s):
// \b_0[4]~feeder_combout  = ( \b_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_0[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_0[4]~feeder .extended_lut = "off";
defparam \b_0[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b_0[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \b_0[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\b_0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b_0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \b_0[4] .is_wysiwyg = "true";
defparam \b_0[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \b_in[5]~input (
	.i(b_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b_in[5]~input_o ));
// synopsys translate_off
defparam \b_in[5]~input .bus_hold = "false";
defparam \b_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y6_N20
dffeas \b_0[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b_0[5]),
	.prn(vcc));
// synopsys translate_off
defparam \b_0[5] .is_wysiwyg = "true";
defparam \b_0[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \b_in[6]~input (
	.i(b_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b_in[6]~input_o ));
// synopsys translate_off
defparam \b_in[6]~input .bus_hold = "false";
defparam \b_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y6_N41
dffeas \b_0[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b_0[6]),
	.prn(vcc));
// synopsys translate_off
defparam \b_0[6] .is_wysiwyg = "true";
defparam \b_0[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \b_in[7]~input (
	.i(b_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b_in[7]~input_o ));
// synopsys translate_off
defparam \b_in[7]~input .bus_hold = "false";
defparam \b_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N54
cyclonev_lcell_comb \b_0[7]~feeder (
// Equation(s):
// \b_0[7]~feeder_combout  = ( \b_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_0[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_0[7]~feeder .extended_lut = "off";
defparam \b_0[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b_0[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N56
dffeas \b_0[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\b_0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b_0[7]),
	.prn(vcc));
// synopsys translate_off
defparam \b_0[7] .is_wysiwyg = "true";
defparam \b_0[7] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y6_N0
cyclonev_mac \hidden2|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,b_0[7],b_0[6],b_0[5],b_0[4],b_0[3],b_0[2],b_0[1],!b_0[0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden2|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden2|Mult1~8 .accumulate_clock = "none";
defparam \hidden2|Mult1~8 .ax_clock = "none";
defparam \hidden2|Mult1~8 .ax_width = 9;
defparam \hidden2|Mult1~8 .ay_scan_in_clock = "none";
defparam \hidden2|Mult1~8 .ay_scan_in_width = 17;
defparam \hidden2|Mult1~8 .ay_use_scan_in = "false";
defparam \hidden2|Mult1~8 .az_clock = "none";
defparam \hidden2|Mult1~8 .bx_clock = "none";
defparam \hidden2|Mult1~8 .by_clock = "none";
defparam \hidden2|Mult1~8 .by_use_scan_in = "false";
defparam \hidden2|Mult1~8 .bz_clock = "none";
defparam \hidden2|Mult1~8 .coef_a_0 = 0;
defparam \hidden2|Mult1~8 .coef_a_1 = 0;
defparam \hidden2|Mult1~8 .coef_a_2 = 0;
defparam \hidden2|Mult1~8 .coef_a_3 = 0;
defparam \hidden2|Mult1~8 .coef_a_4 = 0;
defparam \hidden2|Mult1~8 .coef_a_5 = 0;
defparam \hidden2|Mult1~8 .coef_a_6 = 0;
defparam \hidden2|Mult1~8 .coef_a_7 = 0;
defparam \hidden2|Mult1~8 .coef_b_0 = 0;
defparam \hidden2|Mult1~8 .coef_b_1 = 0;
defparam \hidden2|Mult1~8 .coef_b_2 = 0;
defparam \hidden2|Mult1~8 .coef_b_3 = 0;
defparam \hidden2|Mult1~8 .coef_b_4 = 0;
defparam \hidden2|Mult1~8 .coef_b_5 = 0;
defparam \hidden2|Mult1~8 .coef_b_6 = 0;
defparam \hidden2|Mult1~8 .coef_b_7 = 0;
defparam \hidden2|Mult1~8 .coef_sel_a_clock = "none";
defparam \hidden2|Mult1~8 .coef_sel_b_clock = "none";
defparam \hidden2|Mult1~8 .delay_scan_out_ay = "false";
defparam \hidden2|Mult1~8 .delay_scan_out_by = "false";
defparam \hidden2|Mult1~8 .enable_double_accum = "false";
defparam \hidden2|Mult1~8 .load_const_clock = "none";
defparam \hidden2|Mult1~8 .load_const_value = 0;
defparam \hidden2|Mult1~8 .mode_sub_location = 0;
defparam \hidden2|Mult1~8 .negate_clock = "none";
defparam \hidden2|Mult1~8 .operand_source_max = "input";
defparam \hidden2|Mult1~8 .operand_source_may = "input";
defparam \hidden2|Mult1~8 .operand_source_mbx = "input";
defparam \hidden2|Mult1~8 .operand_source_mby = "input";
defparam \hidden2|Mult1~8 .operation_mode = "m18x18_full";
defparam \hidden2|Mult1~8 .output_clock = "none";
defparam \hidden2|Mult1~8 .preadder_subtract_a = "false";
defparam \hidden2|Mult1~8 .preadder_subtract_b = "false";
defparam \hidden2|Mult1~8 .result_a_width = 64;
defparam \hidden2|Mult1~8 .signed_max = "false";
defparam \hidden2|Mult1~8 .signed_may = "false";
defparam \hidden2|Mult1~8 .signed_mbx = "false";
defparam \hidden2|Mult1~8 .signed_mby = "false";
defparam \hidden2|Mult1~8 .sub_clock = "none";
defparam \hidden2|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N0
cyclonev_lcell_comb \hidden2|Add3~126 (
// Equation(s):
// \hidden2|Add3~126_cout  = CARRY(( !\hidden2|Mult1~8_resulta  $ (\hidden2|Mult0~324_resulta ) ) + ( !VCC ) + ( !VCC ))
// \hidden2|Add3~127  = SHARE((\hidden2|Mult0~324_resulta ) # (\hidden2|Mult1~8_resulta ))

	.dataa(gnd),
	.datab(!\hidden2|Mult1~8_resulta ),
	.datac(gnd),
	.datad(!\hidden2|Mult0~324_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hidden2|Add3~126_cout ),
	.shareout(\hidden2|Add3~127 ));
// synopsys translate_off
defparam \hidden2|Add3~126 .extended_lut = "off";
defparam \hidden2|Add3~126 .lut_mask = 64'h000033FF0000CC33;
defparam \hidden2|Add3~126 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N3
cyclonev_lcell_comb \hidden2|Add3~82 (
// Equation(s):
// \hidden2|Add3~82_cout  = CARRY(( !\hidden2|Mult1~9  $ (!\hidden2|Mult0~325 ) ) + ( \hidden2|Add3~127  ) + ( \hidden2|Add3~126_cout  ))
// \hidden2|Add3~83  = SHARE((\hidden2|Mult1~9  & \hidden2|Mult0~325 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult1~9 ),
	.datad(!\hidden2|Mult0~325 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~126_cout ),
	.sharein(\hidden2|Add3~127 ),
	.combout(),
	.sumout(),
	.cout(\hidden2|Add3~82_cout ),
	.shareout(\hidden2|Add3~83 ));
// synopsys translate_off
defparam \hidden2|Add3~82 .extended_lut = "off";
defparam \hidden2|Add3~82 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden2|Add3~82 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N6
cyclonev_lcell_comb \hidden2|Add3~1 (
// Equation(s):
// \hidden2|Add3~1_sumout  = SUM(( !\hidden2|Mult1~10  $ (!\hidden2|Mult0~326 ) ) + ( \hidden2|Add3~83  ) + ( \hidden2|Add3~82_cout  ))
// \hidden2|Add3~2  = CARRY(( !\hidden2|Mult1~10  $ (!\hidden2|Mult0~326 ) ) + ( \hidden2|Add3~83  ) + ( \hidden2|Add3~82_cout  ))
// \hidden2|Add3~3  = SHARE((\hidden2|Mult1~10  & \hidden2|Mult0~326 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult1~10 ),
	.datad(!\hidden2|Mult0~326 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~82_cout ),
	.sharein(\hidden2|Add3~83 ),
	.combout(),
	.sumout(\hidden2|Add3~1_sumout ),
	.cout(\hidden2|Add3~2 ),
	.shareout(\hidden2|Add3~3 ));
// synopsys translate_off
defparam \hidden2|Add3~1 .extended_lut = "off";
defparam \hidden2|Add3~1 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden2|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N9
cyclonev_lcell_comb \hidden2|Add3~5 (
// Equation(s):
// \hidden2|Add3~5_sumout  = SUM(( !\hidden2|Mult1~11  $ (!\hidden2|Mult0~327 ) ) + ( \hidden2|Add3~3  ) + ( \hidden2|Add3~2  ))
// \hidden2|Add3~6  = CARRY(( !\hidden2|Mult1~11  $ (!\hidden2|Mult0~327 ) ) + ( \hidden2|Add3~3  ) + ( \hidden2|Add3~2  ))
// \hidden2|Add3~7  = SHARE((\hidden2|Mult1~11  & \hidden2|Mult0~327 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult1~11 ),
	.datad(!\hidden2|Mult0~327 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~2 ),
	.sharein(\hidden2|Add3~3 ),
	.combout(),
	.sumout(\hidden2|Add3~5_sumout ),
	.cout(\hidden2|Add3~6 ),
	.shareout(\hidden2|Add3~7 ));
// synopsys translate_off
defparam \hidden2|Add3~5 .extended_lut = "off";
defparam \hidden2|Add3~5 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden2|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N12
cyclonev_lcell_comb \hidden2|Add3~9 (
// Equation(s):
// \hidden2|Add3~9_sumout  = SUM(( !\hidden2|Mult0~328  $ (!\hidden2|Mult1~12 ) ) + ( \hidden2|Add3~7  ) + ( \hidden2|Add3~6  ))
// \hidden2|Add3~10  = CARRY(( !\hidden2|Mult0~328  $ (!\hidden2|Mult1~12 ) ) + ( \hidden2|Add3~7  ) + ( \hidden2|Add3~6  ))
// \hidden2|Add3~11  = SHARE((\hidden2|Mult0~328  & \hidden2|Mult1~12 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult0~328 ),
	.datad(!\hidden2|Mult1~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~6 ),
	.sharein(\hidden2|Add3~7 ),
	.combout(),
	.sumout(\hidden2|Add3~9_sumout ),
	.cout(\hidden2|Add3~10 ),
	.shareout(\hidden2|Add3~11 ));
// synopsys translate_off
defparam \hidden2|Add3~9 .extended_lut = "off";
defparam \hidden2|Add3~9 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden2|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N15
cyclonev_lcell_comb \hidden2|Add3~85 (
// Equation(s):
// \hidden2|Add3~85_sumout  = SUM(( !\hidden2|Mult0~329  $ (\hidden2|Mult1~13 ) ) + ( \hidden2|Add3~11  ) + ( \hidden2|Add3~10  ))
// \hidden2|Add3~86  = CARRY(( !\hidden2|Mult0~329  $ (\hidden2|Mult1~13 ) ) + ( \hidden2|Add3~11  ) + ( \hidden2|Add3~10  ))
// \hidden2|Add3~87  = SHARE((\hidden2|Mult1~13 ) # (\hidden2|Mult0~329 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult0~329 ),
	.datad(!\hidden2|Mult1~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~10 ),
	.sharein(\hidden2|Add3~11 ),
	.combout(),
	.sumout(\hidden2|Add3~85_sumout ),
	.cout(\hidden2|Add3~86 ),
	.shareout(\hidden2|Add3~87 ));
// synopsys translate_off
defparam \hidden2|Add3~85 .extended_lut = "off";
defparam \hidden2|Add3~85 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden2|Add3~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N18
cyclonev_lcell_comb \hidden2|Add3~89 (
// Equation(s):
// \hidden2|Add3~89_sumout  = SUM(( !\hidden2|Mult1~14  $ (!\hidden2|Mult0~330 ) ) + ( \hidden2|Add3~87  ) + ( \hidden2|Add3~86  ))
// \hidden2|Add3~90  = CARRY(( !\hidden2|Mult1~14  $ (!\hidden2|Mult0~330 ) ) + ( \hidden2|Add3~87  ) + ( \hidden2|Add3~86  ))
// \hidden2|Add3~91  = SHARE((\hidden2|Mult1~14  & \hidden2|Mult0~330 ))

	.dataa(gnd),
	.datab(!\hidden2|Mult1~14 ),
	.datac(gnd),
	.datad(!\hidden2|Mult0~330 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~86 ),
	.sharein(\hidden2|Add3~87 ),
	.combout(),
	.sumout(\hidden2|Add3~89_sumout ),
	.cout(\hidden2|Add3~90 ),
	.shareout(\hidden2|Add3~91 ));
// synopsys translate_off
defparam \hidden2|Add3~89 .extended_lut = "off";
defparam \hidden2|Add3~89 .lut_mask = 64'h00000033000033CC;
defparam \hidden2|Add3~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N21
cyclonev_lcell_comb \hidden2|Add3~93 (
// Equation(s):
// \hidden2|Add3~93_sumout  = SUM(( !\hidden2|Mult1~15  $ (\hidden2|Mult0~331 ) ) + ( \hidden2|Add3~91  ) + ( \hidden2|Add3~90  ))
// \hidden2|Add3~94  = CARRY(( !\hidden2|Mult1~15  $ (\hidden2|Mult0~331 ) ) + ( \hidden2|Add3~91  ) + ( \hidden2|Add3~90  ))
// \hidden2|Add3~95  = SHARE((\hidden2|Mult0~331 ) # (\hidden2|Mult1~15 ))

	.dataa(!\hidden2|Mult1~15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult0~331 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~90 ),
	.sharein(\hidden2|Add3~91 ),
	.combout(),
	.sumout(\hidden2|Add3~93_sumout ),
	.cout(\hidden2|Add3~94 ),
	.shareout(\hidden2|Add3~95 ));
// synopsys translate_off
defparam \hidden2|Add3~93 .extended_lut = "off";
defparam \hidden2|Add3~93 .lut_mask = 64'h000055FF0000AA55;
defparam \hidden2|Add3~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N24
cyclonev_lcell_comb \hidden2|Add3~97 (
// Equation(s):
// \hidden2|Add3~97_sumout  = SUM(( !\hidden2|Mult0~332  $ (\hidden2|Mult1~16 ) ) + ( \hidden2|Add3~95  ) + ( \hidden2|Add3~94  ))
// \hidden2|Add3~98  = CARRY(( !\hidden2|Mult0~332  $ (\hidden2|Mult1~16 ) ) + ( \hidden2|Add3~95  ) + ( \hidden2|Add3~94  ))
// \hidden2|Add3~99  = SHARE((\hidden2|Mult1~16 ) # (\hidden2|Mult0~332 ))

	.dataa(!\hidden2|Mult0~332 ),
	.datab(gnd),
	.datac(!\hidden2|Mult1~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~94 ),
	.sharein(\hidden2|Add3~95 ),
	.combout(),
	.sumout(\hidden2|Add3~97_sumout ),
	.cout(\hidden2|Add3~98 ),
	.shareout(\hidden2|Add3~99 ));
// synopsys translate_off
defparam \hidden2|Add3~97 .extended_lut = "off";
defparam \hidden2|Add3~97 .lut_mask = 64'h00005F5F0000A5A5;
defparam \hidden2|Add3~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N27
cyclonev_lcell_comb \hidden2|Add3~101 (
// Equation(s):
// \hidden2|Add3~101_sumout  = SUM(( !\hidden2|Mult0~333  $ (!\hidden2|Mult1~17 ) ) + ( \hidden2|Add3~99  ) + ( \hidden2|Add3~98  ))
// \hidden2|Add3~102  = CARRY(( !\hidden2|Mult0~333  $ (!\hidden2|Mult1~17 ) ) + ( \hidden2|Add3~99  ) + ( \hidden2|Add3~98  ))
// \hidden2|Add3~103  = SHARE((\hidden2|Mult0~333  & \hidden2|Mult1~17 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult0~333 ),
	.datad(!\hidden2|Mult1~17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~98 ),
	.sharein(\hidden2|Add3~99 ),
	.combout(),
	.sumout(\hidden2|Add3~101_sumout ),
	.cout(\hidden2|Add3~102 ),
	.shareout(\hidden2|Add3~103 ));
// synopsys translate_off
defparam \hidden2|Add3~101 .extended_lut = "off";
defparam \hidden2|Add3~101 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden2|Add3~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N30
cyclonev_lcell_comb \hidden2|Add3~105 (
// Equation(s):
// \hidden2|Add3~105_sumout  = SUM(( !\hidden2|Mult1~18  $ (!\hidden2|Mult0~334 ) ) + ( \hidden2|Add3~103  ) + ( \hidden2|Add3~102  ))
// \hidden2|Add3~106  = CARRY(( !\hidden2|Mult1~18  $ (!\hidden2|Mult0~334 ) ) + ( \hidden2|Add3~103  ) + ( \hidden2|Add3~102  ))
// \hidden2|Add3~107  = SHARE((\hidden2|Mult1~18  & \hidden2|Mult0~334 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult1~18 ),
	.datad(!\hidden2|Mult0~334 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~102 ),
	.sharein(\hidden2|Add3~103 ),
	.combout(),
	.sumout(\hidden2|Add3~105_sumout ),
	.cout(\hidden2|Add3~106 ),
	.shareout(\hidden2|Add3~107 ));
// synopsys translate_off
defparam \hidden2|Add3~105 .extended_lut = "off";
defparam \hidden2|Add3~105 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden2|Add3~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N33
cyclonev_lcell_comb \hidden2|Add3~109 (
// Equation(s):
// \hidden2|Add3~109_sumout  = SUM(( !\hidden2|Mult1~19  $ (!\hidden2|Mult0~335 ) ) + ( \hidden2|Add3~107  ) + ( \hidden2|Add3~106  ))
// \hidden2|Add3~110  = CARRY(( !\hidden2|Mult1~19  $ (!\hidden2|Mult0~335 ) ) + ( \hidden2|Add3~107  ) + ( \hidden2|Add3~106  ))
// \hidden2|Add3~111  = SHARE((\hidden2|Mult1~19  & \hidden2|Mult0~335 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult1~19 ),
	.datad(!\hidden2|Mult0~335 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~106 ),
	.sharein(\hidden2|Add3~107 ),
	.combout(),
	.sumout(\hidden2|Add3~109_sumout ),
	.cout(\hidden2|Add3~110 ),
	.shareout(\hidden2|Add3~111 ));
// synopsys translate_off
defparam \hidden2|Add3~109 .extended_lut = "off";
defparam \hidden2|Add3~109 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden2|Add3~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N36
cyclonev_lcell_comb \hidden2|Add3~113 (
// Equation(s):
// \hidden2|Add3~113_sumout  = SUM(( !\hidden2|Mult1~20  $ (\hidden2|Mult0~336 ) ) + ( \hidden2|Add3~111  ) + ( \hidden2|Add3~110  ))
// \hidden2|Add3~114  = CARRY(( !\hidden2|Mult1~20  $ (\hidden2|Mult0~336 ) ) + ( \hidden2|Add3~111  ) + ( \hidden2|Add3~110  ))
// \hidden2|Add3~115  = SHARE((\hidden2|Mult0~336 ) # (\hidden2|Mult1~20 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult1~20 ),
	.datad(!\hidden2|Mult0~336 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~110 ),
	.sharein(\hidden2|Add3~111 ),
	.combout(),
	.sumout(\hidden2|Add3~113_sumout ),
	.cout(\hidden2|Add3~114 ),
	.shareout(\hidden2|Add3~115 ));
// synopsys translate_off
defparam \hidden2|Add3~113 .extended_lut = "off";
defparam \hidden2|Add3~113 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden2|Add3~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N39
cyclonev_lcell_comb \hidden2|Add3~117 (
// Equation(s):
// \hidden2|Add3~117_sumout  = SUM(( !\hidden2|Mult0~337  $ (!\hidden2|Mult1~21 ) ) + ( \hidden2|Add3~115  ) + ( \hidden2|Add3~114  ))
// \hidden2|Add3~118  = CARRY(( !\hidden2|Mult0~337  $ (!\hidden2|Mult1~21 ) ) + ( \hidden2|Add3~115  ) + ( \hidden2|Add3~114  ))
// \hidden2|Add3~119  = SHARE((\hidden2|Mult0~337  & \hidden2|Mult1~21 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult0~337 ),
	.datad(!\hidden2|Mult1~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~114 ),
	.sharein(\hidden2|Add3~115 ),
	.combout(),
	.sumout(\hidden2|Add3~117_sumout ),
	.cout(\hidden2|Add3~118 ),
	.shareout(\hidden2|Add3~119 ));
// synopsys translate_off
defparam \hidden2|Add3~117 .extended_lut = "off";
defparam \hidden2|Add3~117 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden2|Add3~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N42
cyclonev_lcell_comb \hidden2|Add3~121 (
// Equation(s):
// \hidden2|Add3~121_sumout  = SUM(( !\hidden2|Mult1~22  $ (!\hidden2|Mult0~338 ) ) + ( \hidden2|Add3~119  ) + ( \hidden2|Add3~118  ))
// \hidden2|Add3~122  = CARRY(( !\hidden2|Mult1~22  $ (!\hidden2|Mult0~338 ) ) + ( \hidden2|Add3~119  ) + ( \hidden2|Add3~118  ))
// \hidden2|Add3~123  = SHARE((\hidden2|Mult1~22  & \hidden2|Mult0~338 ))

	.dataa(gnd),
	.datab(!\hidden2|Mult1~22 ),
	.datac(!\hidden2|Mult0~338 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~118 ),
	.sharein(\hidden2|Add3~119 ),
	.combout(),
	.sumout(\hidden2|Add3~121_sumout ),
	.cout(\hidden2|Add3~122 ),
	.shareout(\hidden2|Add3~123 ));
// synopsys translate_off
defparam \hidden2|Add3~121 .extended_lut = "off";
defparam \hidden2|Add3~121 .lut_mask = 64'h0000030300003C3C;
defparam \hidden2|Add3~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N45
cyclonev_lcell_comb \hidden2|Add3~13 (
// Equation(s):
// \hidden2|Add3~13_sumout  = SUM(( !\hidden2|Mult0~339  $ (!\hidden2|Mult1~23 ) ) + ( \hidden2|Add3~123  ) + ( \hidden2|Add3~122  ))
// \hidden2|Add3~14  = CARRY(( !\hidden2|Mult0~339  $ (!\hidden2|Mult1~23 ) ) + ( \hidden2|Add3~123  ) + ( \hidden2|Add3~122  ))
// \hidden2|Add3~15  = SHARE((\hidden2|Mult0~339  & \hidden2|Mult1~23 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult0~339 ),
	.datad(!\hidden2|Mult1~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~122 ),
	.sharein(\hidden2|Add3~123 ),
	.combout(),
	.sumout(\hidden2|Add3~13_sumout ),
	.cout(\hidden2|Add3~14 ),
	.shareout(\hidden2|Add3~15 ));
// synopsys translate_off
defparam \hidden2|Add3~13 .extended_lut = "off";
defparam \hidden2|Add3~13 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden2|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \g_in[7]~input (
	.i(g_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\g_in[7]~input_o ));
// synopsys translate_off
defparam \g_in[7]~input .bus_hold = "false";
defparam \g_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y12_N56
dffeas \g_0[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\g_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g_0[7]),
	.prn(vcc));
// synopsys translate_off
defparam \g_0[7] .is_wysiwyg = "true";
defparam \g_0[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \g_in[6]~input (
	.i(g_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\g_in[6]~input_o ));
// synopsys translate_off
defparam \g_in[6]~input .bus_hold = "false";
defparam \g_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \g_0[6]~feeder (
// Equation(s):
// \g_0[6]~feeder_combout  = ( \g_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\g_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g_0[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g_0[6]~feeder .extended_lut = "off";
defparam \g_0[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \g_0[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N38
dffeas \g_0[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\g_0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g_0[6]),
	.prn(vcc));
// synopsys translate_off
defparam \g_0[6] .is_wysiwyg = "true";
defparam \g_0[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \g_in[5]~input (
	.i(g_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\g_in[5]~input_o ));
// synopsys translate_off
defparam \g_in[5]~input .bus_hold = "false";
defparam \g_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y12_N35
dffeas \g_0[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\g_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g_0[5]),
	.prn(vcc));
// synopsys translate_off
defparam \g_0[5] .is_wysiwyg = "true";
defparam \g_0[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \g_in[4]~input (
	.i(g_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\g_in[4]~input_o ));
// synopsys translate_off
defparam \g_in[4]~input .bus_hold = "false";
defparam \g_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y12_N53
dffeas \g_0[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\g_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g_0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \g_0[4] .is_wysiwyg = "true";
defparam \g_0[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \g_in[3]~input (
	.i(g_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\g_in[3]~input_o ));
// synopsys translate_off
defparam \g_in[3]~input .bus_hold = "false";
defparam \g_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N21
cyclonev_lcell_comb \g_0[3]~feeder (
// Equation(s):
// \g_0[3]~feeder_combout  = ( \g_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\g_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g_0[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g_0[3]~feeder .extended_lut = "off";
defparam \g_0[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \g_0[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \g_0[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\g_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g_0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \g_0[3] .is_wysiwyg = "true";
defparam \g_0[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \g_in[2]~input (
	.i(g_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\g_in[2]~input_o ));
// synopsys translate_off
defparam \g_in[2]~input .bus_hold = "false";
defparam \g_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \g_0[2]~feeder (
// Equation(s):
// \g_0[2]~feeder_combout  = ( \g_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\g_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g_0[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g_0[2]~feeder .extended_lut = "off";
defparam \g_0[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \g_0[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \g_0[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\g_0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g_0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \g_0[2] .is_wysiwyg = "true";
defparam \g_0[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \g_in[1]~input (
	.i(g_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\g_in[1]~input_o ));
// synopsys translate_off
defparam \g_in[1]~input .bus_hold = "false";
defparam \g_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \g_0[1]~feeder (
// Equation(s):
// \g_0[1]~feeder_combout  = ( \g_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\g_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g_0[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g_0[1]~feeder .extended_lut = "off";
defparam \g_0[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \g_0[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N47
dffeas \g_0[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\g_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g_0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \g_0[1] .is_wysiwyg = "true";
defparam \g_0[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \g_in[0]~input (
	.i(g_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\g_in[0]~input_o ));
// synopsys translate_off
defparam \g_in[0]~input .bus_hold = "false";
defparam \g_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \g_0[0]~0 (
// Equation(s):
// \g_0[0]~0_combout  = ( !\g_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\g_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g_0[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g_0[0]~0 .extended_lut = "off";
defparam \g_0[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \g_0[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N17
dffeas \g_0[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\g_0[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(g_0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \g_0[0] .is_wysiwyg = "true";
defparam \g_0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \hidden2|Add0~1 (
// Equation(s):
// \hidden2|Add0~1_sumout  = SUM(( g_0[1] ) + ( !g_0[0] ) + ( !VCC ))
// \hidden2|Add0~2  = CARRY(( g_0[1] ) + ( !g_0[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[0]),
	.datad(!g_0[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add0~1_sumout ),
	.cout(\hidden2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add0~1 .extended_lut = "off";
defparam \hidden2|Add0~1 .lut_mask = 64'h00000F0F000000FF;
defparam \hidden2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \hidden2|Add0~5 (
// Equation(s):
// \hidden2|Add0~5_sumout  = SUM(( g_0[1] ) + ( g_0[2] ) + ( \hidden2|Add0~2  ))
// \hidden2|Add0~6  = CARRY(( g_0[1] ) + ( g_0[2] ) + ( \hidden2|Add0~2  ))

	.dataa(!g_0[1]),
	.datab(gnd),
	.datac(!g_0[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add0~5_sumout ),
	.cout(\hidden2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add0~5 .extended_lut = "off";
defparam \hidden2|Add0~5 .lut_mask = 64'h0000F0F000005555;
defparam \hidden2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \hidden2|Add0~9 (
// Equation(s):
// \hidden2|Add0~9_sumout  = SUM(( g_0[2] ) + ( g_0[3] ) + ( \hidden2|Add0~6  ))
// \hidden2|Add0~10  = CARRY(( g_0[2] ) + ( g_0[3] ) + ( \hidden2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[3]),
	.datad(!g_0[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add0~9_sumout ),
	.cout(\hidden2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add0~9 .extended_lut = "off";
defparam \hidden2|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N9
cyclonev_lcell_comb \hidden2|Add0~13 (
// Equation(s):
// \hidden2|Add0~13_sumout  = SUM(( g_0[3] ) + ( g_0[4] ) + ( \hidden2|Add0~10  ))
// \hidden2|Add0~14  = CARRY(( g_0[3] ) + ( g_0[4] ) + ( \hidden2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[4]),
	.datad(!g_0[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add0~13_sumout ),
	.cout(\hidden2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add0~13 .extended_lut = "off";
defparam \hidden2|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \hidden2|Add0~17 (
// Equation(s):
// \hidden2|Add0~17_sumout  = SUM(( g_0[5] ) + ( g_0[4] ) + ( \hidden2|Add0~14  ))
// \hidden2|Add0~18  = CARRY(( g_0[5] ) + ( g_0[4] ) + ( \hidden2|Add0~14  ))

	.dataa(gnd),
	.datab(!g_0[4]),
	.datac(!g_0[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add0~17_sumout ),
	.cout(\hidden2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add0~17 .extended_lut = "off";
defparam \hidden2|Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \hidden2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N15
cyclonev_lcell_comb \hidden2|Add0~21 (
// Equation(s):
// \hidden2|Add0~21_sumout  = SUM(( g_0[5] ) + ( g_0[6] ) + ( \hidden2|Add0~18  ))
// \hidden2|Add0~22  = CARRY(( g_0[5] ) + ( g_0[6] ) + ( \hidden2|Add0~18  ))

	.dataa(!g_0[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!g_0[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add0~21_sumout ),
	.cout(\hidden2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add0~21 .extended_lut = "off";
defparam \hidden2|Add0~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \hidden2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \hidden2|Add0~25 (
// Equation(s):
// \hidden2|Add0~25_sumout  = SUM(( g_0[6] ) + ( g_0[7] ) + ( \hidden2|Add0~22  ))
// \hidden2|Add0~26  = CARRY(( g_0[6] ) + ( g_0[7] ) + ( \hidden2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!g_0[7]),
	.datag(gnd),
	.cin(\hidden2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add0~25_sumout ),
	.cout(\hidden2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add0~25 .extended_lut = "off";
defparam \hidden2|Add0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \hidden2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N21
cyclonev_lcell_comb \hidden2|Add0~29 (
// Equation(s):
// \hidden2|Add0~29_sumout  = SUM(( g_0[7] ) + ( GND ) + ( \hidden2|Add0~26  ))
// \hidden2|Add0~30  = CARRY(( g_0[7] ) + ( GND ) + ( \hidden2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add0~29_sumout ),
	.cout(\hidden2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add0~29 .extended_lut = "off";
defparam \hidden2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hidden2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \hidden2|Add0~33 (
// Equation(s):
// \hidden2|Add0~33_sumout  = SUM(( GND ) + ( GND ) + ( \hidden2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add0~33 .extended_lut = "off";
defparam \hidden2|Add0~33 .lut_mask = 64'h0000FFFF00000000;
defparam \hidden2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \hidden2|Add1~69 (
// Equation(s):
// \hidden2|Add1~69_sumout  = SUM(( \hidden2|Add3~85_sumout  ) + ( !g_0[0] ) + ( !VCC ))
// \hidden2|Add1~70  = CARRY(( \hidden2|Add3~85_sumout  ) + ( !g_0[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\hidden2|Add3~85_sumout ),
	.datac(!g_0[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~69_sumout ),
	.cout(\hidden2|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~69 .extended_lut = "off";
defparam \hidden2|Add1~69 .lut_mask = 64'h00000F0F00003333;
defparam \hidden2|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \hidden2|Add1~73 (
// Equation(s):
// \hidden2|Add1~73_sumout  = SUM(( \hidden2|Add0~1_sumout  ) + ( \hidden2|Add3~89_sumout  ) + ( \hidden2|Add1~70  ))
// \hidden2|Add1~74  = CARRY(( \hidden2|Add0~1_sumout  ) + ( \hidden2|Add3~89_sumout  ) + ( \hidden2|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Add3~89_sumout ),
	.datad(!\hidden2|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~73_sumout ),
	.cout(\hidden2|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~73 .extended_lut = "off";
defparam \hidden2|Add1~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \hidden2|Add1~77 (
// Equation(s):
// \hidden2|Add1~77_sumout  = SUM(( \hidden2|Add0~5_sumout  ) + ( \hidden2|Add3~93_sumout  ) + ( \hidden2|Add1~74  ))
// \hidden2|Add1~78  = CARRY(( \hidden2|Add0~5_sumout  ) + ( \hidden2|Add3~93_sumout  ) + ( \hidden2|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Add3~93_sumout ),
	.datad(!\hidden2|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~77_sumout ),
	.cout(\hidden2|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~77 .extended_lut = "off";
defparam \hidden2|Add1~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N39
cyclonev_lcell_comb \hidden2|Add1~81 (
// Equation(s):
// \hidden2|Add1~81_sumout  = SUM(( \hidden2|Add3~97_sumout  ) + ( \hidden2|Add0~9_sumout  ) + ( \hidden2|Add1~78  ))
// \hidden2|Add1~82  = CARRY(( \hidden2|Add3~97_sumout  ) + ( \hidden2|Add0~9_sumout  ) + ( \hidden2|Add1~78  ))

	.dataa(gnd),
	.datab(!\hidden2|Add0~9_sumout ),
	.datac(!\hidden2|Add3~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~81_sumout ),
	.cout(\hidden2|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~81 .extended_lut = "off";
defparam \hidden2|Add1~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \hidden2|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \hidden2|Add1~85 (
// Equation(s):
// \hidden2|Add1~85_sumout  = SUM(( \hidden2|Add3~101_sumout  ) + ( \hidden2|Add0~13_sumout  ) + ( \hidden2|Add1~82  ))
// \hidden2|Add1~86  = CARRY(( \hidden2|Add3~101_sumout  ) + ( \hidden2|Add0~13_sumout  ) + ( \hidden2|Add1~82  ))

	.dataa(gnd),
	.datab(!\hidden2|Add0~13_sumout ),
	.datac(gnd),
	.datad(!\hidden2|Add3~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~85_sumout ),
	.cout(\hidden2|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~85 .extended_lut = "off";
defparam \hidden2|Add1~85 .lut_mask = 64'h0000CCCC000000FF;
defparam \hidden2|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N45
cyclonev_lcell_comb \hidden2|Add1~89 (
// Equation(s):
// \hidden2|Add1~89_sumout  = SUM(( \hidden2|Add3~105_sumout  ) + ( \hidden2|Add0~17_sumout  ) + ( \hidden2|Add1~86  ))
// \hidden2|Add1~90  = CARRY(( \hidden2|Add3~105_sumout  ) + ( \hidden2|Add0~17_sumout  ) + ( \hidden2|Add1~86  ))

	.dataa(!\hidden2|Add3~105_sumout ),
	.datab(gnd),
	.datac(!\hidden2|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~89_sumout ),
	.cout(\hidden2|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~89 .extended_lut = "off";
defparam \hidden2|Add1~89 .lut_mask = 64'h0000F0F000005555;
defparam \hidden2|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \hidden2|Add1~93 (
// Equation(s):
// \hidden2|Add1~93_sumout  = SUM(( \hidden2|Add3~109_sumout  ) + ( \hidden2|Add0~21_sumout  ) + ( \hidden2|Add1~90  ))
// \hidden2|Add1~94  = CARRY(( \hidden2|Add3~109_sumout  ) + ( \hidden2|Add0~21_sumout  ) + ( \hidden2|Add1~90  ))

	.dataa(gnd),
	.datab(!\hidden2|Add0~21_sumout ),
	.datac(gnd),
	.datad(!\hidden2|Add3~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~93_sumout ),
	.cout(\hidden2|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~93 .extended_lut = "off";
defparam \hidden2|Add1~93 .lut_mask = 64'h0000CCCC000000FF;
defparam \hidden2|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N51
cyclonev_lcell_comb \hidden2|Add1~97 (
// Equation(s):
// \hidden2|Add1~97_sumout  = SUM(( \hidden2|Add3~113_sumout  ) + ( \hidden2|Add0~25_sumout  ) + ( \hidden2|Add1~94  ))
// \hidden2|Add1~98  = CARRY(( \hidden2|Add3~113_sumout  ) + ( \hidden2|Add0~25_sumout  ) + ( \hidden2|Add1~94  ))

	.dataa(!\hidden2|Add3~113_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden2|Add0~25_sumout ),
	.datag(gnd),
	.cin(\hidden2|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~97_sumout ),
	.cout(\hidden2|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~97 .extended_lut = "off";
defparam \hidden2|Add1~97 .lut_mask = 64'h0000FF0000005555;
defparam \hidden2|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \hidden2|Add1~101 (
// Equation(s):
// \hidden2|Add1~101_sumout  = SUM(( \hidden2|Add0~29_sumout  ) + ( \hidden2|Add3~117_sumout  ) + ( \hidden2|Add1~98  ))
// \hidden2|Add1~102  = CARRY(( \hidden2|Add0~29_sumout  ) + ( \hidden2|Add3~117_sumout  ) + ( \hidden2|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Add3~117_sumout ),
	.datad(!\hidden2|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~101_sumout ),
	.cout(\hidden2|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~101 .extended_lut = "off";
defparam \hidden2|Add1~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N57
cyclonev_lcell_comb \hidden2|Add1~105 (
// Equation(s):
// \hidden2|Add1~105_sumout  = SUM(( \hidden2|Add3~121_sumout  ) + ( \hidden2|Add0~33_sumout  ) + ( \hidden2|Add1~102  ))
// \hidden2|Add1~106  = CARRY(( \hidden2|Add3~121_sumout  ) + ( \hidden2|Add0~33_sumout  ) + ( \hidden2|Add1~102  ))

	.dataa(!\hidden2|Add0~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Add3~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~105_sumout ),
	.cout(\hidden2|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~105 .extended_lut = "off";
defparam \hidden2|Add1~105 .lut_mask = 64'h0000AAAA000000FF;
defparam \hidden2|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \hidden2|Add1~1 (
// Equation(s):
// \hidden2|Add1~1_sumout  = SUM(( \hidden2|Add3~13_sumout  ) + ( GND ) + ( \hidden2|Add1~106  ))
// \hidden2|Add1~2  = CARRY(( \hidden2|Add3~13_sumout  ) + ( GND ) + ( \hidden2|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~1_sumout ),
	.cout(\hidden2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~1 .extended_lut = "off";
defparam \hidden2|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hidden2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N2
dffeas \hidden2|sum[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[15] .is_wysiwyg = "true";
defparam \hidden2|sum[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N51
cyclonev_lcell_comb \b_0[31]~feeder (
// Equation(s):
// \b_0[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_0[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_0[31]~feeder .extended_lut = "off";
defparam \b_0[31]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \b_0[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N53
dffeas \b_0[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\b_0[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(b_0[31]),
	.prn(vcc));
// synopsys translate_off
defparam \b_0[31] .is_wysiwyg = "true";
defparam \b_0[31] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y4_N0
cyclonev_mac \hidden2|Mult0~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,vcc,gnd,gnd,gnd,vcc,vcc,vcc}),
	.ay({!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,
\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 }),
	.by({\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~351 ,\hidden2|Mult0~350 ,\hidden2|Mult0~349 ,\hidden2|Mult0~348 ,\hidden2|Mult0~347 ,
\hidden2|Mult0~346 ,\hidden2|Mult0~345 ,\hidden2|Mult0~344 ,\hidden2|Mult0~343 ,\hidden2|Mult0~342 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden2|Mult0~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden2|Mult0~mult_hlmac .accumulate_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .ax_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .ax_width = 18;
defparam \hidden2|Mult0~mult_hlmac .ay_scan_in_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .ay_scan_in_width = 19;
defparam \hidden2|Mult0~mult_hlmac .ay_use_scan_in = "false";
defparam \hidden2|Mult0~mult_hlmac .az_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .bx_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .bx_width = 18;
defparam \hidden2|Mult0~mult_hlmac .by_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .by_use_scan_in = "false";
defparam \hidden2|Mult0~mult_hlmac .by_width = 18;
defparam \hidden2|Mult0~mult_hlmac .bz_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .coef_a_0 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_a_1 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_a_2 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_a_3 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_a_4 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_a_5 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_a_6 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_a_7 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_b_0 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_b_1 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_b_2 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_b_3 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_b_4 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_b_5 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_b_6 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_b_7 = 0;
defparam \hidden2|Mult0~mult_hlmac .coef_sel_a_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .coef_sel_b_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .delay_scan_out_ay = "false";
defparam \hidden2|Mult0~mult_hlmac .delay_scan_out_by = "false";
defparam \hidden2|Mult0~mult_hlmac .enable_double_accum = "false";
defparam \hidden2|Mult0~mult_hlmac .load_const_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .load_const_value = 0;
defparam \hidden2|Mult0~mult_hlmac .mode_sub_location = 0;
defparam \hidden2|Mult0~mult_hlmac .negate_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .operand_source_max = "input";
defparam \hidden2|Mult0~mult_hlmac .operand_source_may = "input";
defparam \hidden2|Mult0~mult_hlmac .operand_source_mbx = "input";
defparam \hidden2|Mult0~mult_hlmac .operand_source_mby = "input";
defparam \hidden2|Mult0~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \hidden2|Mult0~mult_hlmac .output_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .preadder_subtract_a = "false";
defparam \hidden2|Mult0~mult_hlmac .preadder_subtract_b = "false";
defparam \hidden2|Mult0~mult_hlmac .result_a_width = 64;
defparam \hidden2|Mult0~mult_hlmac .signed_max = "true";
defparam \hidden2|Mult0~mult_hlmac .signed_may = "true";
defparam \hidden2|Mult0~mult_hlmac .signed_mbx = "true";
defparam \hidden2|Mult0~mult_hlmac .signed_mby = "false";
defparam \hidden2|Mult0~mult_hlmac .sub_clock = "none";
defparam \hidden2|Mult0~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y4_N0
cyclonev_mac \hidden2|Mult1~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd,vcc}),
	.ay({!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\hidden2|Mult1~35 ,\hidden2|Mult1~34 ,\hidden2|Mult1~33 ,\hidden2|Mult1~32 ,\hidden2|Mult1~31 ,\hidden2|Mult1~30 ,\hidden2|Mult1~29 ,\hidden2|Mult1~28 ,\hidden2|Mult1~27 ,\hidden2|Mult1~26 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden2|Mult1~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden2|Mult1~mult_hlmac .accumulate_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .ax_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .ax_width = 9;
defparam \hidden2|Mult1~mult_hlmac .ay_scan_in_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .ay_scan_in_width = 19;
defparam \hidden2|Mult1~mult_hlmac .ay_use_scan_in = "false";
defparam \hidden2|Mult1~mult_hlmac .az_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .bx_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .bx_width = 7;
defparam \hidden2|Mult1~mult_hlmac .by_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .by_use_scan_in = "false";
defparam \hidden2|Mult1~mult_hlmac .by_width = 18;
defparam \hidden2|Mult1~mult_hlmac .bz_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .coef_a_0 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_a_1 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_a_2 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_a_3 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_a_4 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_a_5 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_a_6 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_a_7 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_b_0 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_b_1 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_b_2 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_b_3 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_b_4 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_b_5 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_b_6 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_b_7 = 0;
defparam \hidden2|Mult1~mult_hlmac .coef_sel_a_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .coef_sel_b_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .delay_scan_out_ay = "false";
defparam \hidden2|Mult1~mult_hlmac .delay_scan_out_by = "false";
defparam \hidden2|Mult1~mult_hlmac .enable_double_accum = "false";
defparam \hidden2|Mult1~mult_hlmac .load_const_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .load_const_value = 0;
defparam \hidden2|Mult1~mult_hlmac .mode_sub_location = 0;
defparam \hidden2|Mult1~mult_hlmac .negate_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .operand_source_max = "input";
defparam \hidden2|Mult1~mult_hlmac .operand_source_may = "input";
defparam \hidden2|Mult1~mult_hlmac .operand_source_mbx = "input";
defparam \hidden2|Mult1~mult_hlmac .operand_source_mby = "input";
defparam \hidden2|Mult1~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \hidden2|Mult1~mult_hlmac .output_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .preadder_subtract_a = "false";
defparam \hidden2|Mult1~mult_hlmac .preadder_subtract_b = "false";
defparam \hidden2|Mult1~mult_hlmac .result_a_width = 64;
defparam \hidden2|Mult1~mult_hlmac .signed_max = "false";
defparam \hidden2|Mult1~mult_hlmac .signed_may = "true";
defparam \hidden2|Mult1~mult_hlmac .signed_mbx = "false";
defparam \hidden2|Mult1~mult_hlmac .signed_mby = "false";
defparam \hidden2|Mult1~mult_hlmac .sub_clock = "none";
defparam \hidden2|Mult1~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N48
cyclonev_lcell_comb \hidden2|Add3~45 (
// Equation(s):
// \hidden2|Add3~45_sumout  = SUM(( !\hidden2|Mult1~24  $ (!\hidden2|Mult0~340 ) ) + ( \hidden2|Add3~15  ) + ( \hidden2|Add3~14  ))
// \hidden2|Add3~46  = CARRY(( !\hidden2|Mult1~24  $ (!\hidden2|Mult0~340 ) ) + ( \hidden2|Add3~15  ) + ( \hidden2|Add3~14  ))
// \hidden2|Add3~47  = SHARE((\hidden2|Mult1~24  & \hidden2|Mult0~340 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult1~24 ),
	.datad(!\hidden2|Mult0~340 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~14 ),
	.sharein(\hidden2|Add3~15 ),
	.combout(),
	.sumout(\hidden2|Add3~45_sumout ),
	.cout(\hidden2|Add3~46 ),
	.shareout(\hidden2|Add3~47 ));
// synopsys translate_off
defparam \hidden2|Add3~45 .extended_lut = "off";
defparam \hidden2|Add3~45 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden2|Add3~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N51
cyclonev_lcell_comb \hidden2|Add3~49 (
// Equation(s):
// \hidden2|Add3~49_sumout  = SUM(( !\hidden2|Mult1~25  $ (!\hidden2|Mult0~341 ) ) + ( \hidden2|Add3~47  ) + ( \hidden2|Add3~46  ))
// \hidden2|Add3~50  = CARRY(( !\hidden2|Mult1~25  $ (!\hidden2|Mult0~341 ) ) + ( \hidden2|Add3~47  ) + ( \hidden2|Add3~46  ))
// \hidden2|Add3~51  = SHARE((\hidden2|Mult1~25  & \hidden2|Mult0~341 ))

	.dataa(!\hidden2|Mult1~25 ),
	.datab(gnd),
	.datac(!\hidden2|Mult0~341 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~46 ),
	.sharein(\hidden2|Add3~47 ),
	.combout(),
	.sumout(\hidden2|Add3~49_sumout ),
	.cout(\hidden2|Add3~50 ),
	.shareout(\hidden2|Add3~51 ));
// synopsys translate_off
defparam \hidden2|Add3~49 .extended_lut = "off";
defparam \hidden2|Add3~49 .lut_mask = 64'h0000050500005A5A;
defparam \hidden2|Add3~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N54
cyclonev_lcell_comb \hidden2|Add3~53 (
// Equation(s):
// \hidden2|Add3~53_sumout  = SUM(( \hidden2|Mult1~mult_hlmac_resulta  ) + ( \hidden2|Add3~51  ) + ( \hidden2|Add3~50  ))
// \hidden2|Add3~54  = CARRY(( \hidden2|Mult1~mult_hlmac_resulta  ) + ( \hidden2|Add3~51  ) + ( \hidden2|Add3~50  ))
// \hidden2|Add3~55  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult1~mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~50 ),
	.sharein(\hidden2|Add3~51 ),
	.combout(),
	.sumout(\hidden2|Add3~53_sumout ),
	.cout(\hidden2|Add3~54 ),
	.shareout(\hidden2|Add3~55 ));
// synopsys translate_off
defparam \hidden2|Add3~53 .extended_lut = "off";
defparam \hidden2|Add3~53 .lut_mask = 64'h00000000000000FF;
defparam \hidden2|Add3~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N57
cyclonev_lcell_comb \hidden2|Add3~57 (
// Equation(s):
// \hidden2|Add3~57_sumout  = SUM(( \hidden2|Mult1~657  ) + ( \hidden2|Add3~55  ) + ( \hidden2|Add3~54  ))
// \hidden2|Add3~58  = CARRY(( \hidden2|Mult1~657  ) + ( \hidden2|Add3~55  ) + ( \hidden2|Add3~54  ))
// \hidden2|Add3~59  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult1~657 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~54 ),
	.sharein(\hidden2|Add3~55 ),
	.combout(),
	.sumout(\hidden2|Add3~57_sumout ),
	.cout(\hidden2|Add3~58 ),
	.shareout(\hidden2|Add3~59 ));
// synopsys translate_off
defparam \hidden2|Add3~57 .extended_lut = "off";
defparam \hidden2|Add3~57 .lut_mask = 64'h00000000000000FF;
defparam \hidden2|Add3~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \hidden2|Add3~21 (
// Equation(s):
// \hidden2|Add3~21_sumout  = SUM(( \hidden2|Mult1~658  ) + ( \hidden2|Add3~59  ) + ( \hidden2|Add3~58  ))
// \hidden2|Add3~22  = CARRY(( \hidden2|Mult1~658  ) + ( \hidden2|Add3~59  ) + ( \hidden2|Add3~58  ))
// \hidden2|Add3~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult1~658 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~58 ),
	.sharein(\hidden2|Add3~59 ),
	.combout(),
	.sumout(\hidden2|Add3~21_sumout ),
	.cout(\hidden2|Add3~22 ),
	.shareout(\hidden2|Add3~23 ));
// synopsys translate_off
defparam \hidden2|Add3~21 .extended_lut = "off";
defparam \hidden2|Add3~21 .lut_mask = 64'h00000000000000FF;
defparam \hidden2|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \hidden2|Add3~61 (
// Equation(s):
// \hidden2|Add3~61_sumout  = SUM(( \hidden2|Mult1~659  ) + ( \hidden2|Add3~23  ) + ( \hidden2|Add3~22  ))
// \hidden2|Add3~62  = CARRY(( \hidden2|Mult1~659  ) + ( \hidden2|Add3~23  ) + ( \hidden2|Add3~22  ))
// \hidden2|Add3~63  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult1~659 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~22 ),
	.sharein(\hidden2|Add3~23 ),
	.combout(),
	.sumout(\hidden2|Add3~61_sumout ),
	.cout(\hidden2|Add3~62 ),
	.shareout(\hidden2|Add3~63 ));
// synopsys translate_off
defparam \hidden2|Add3~61 .extended_lut = "off";
defparam \hidden2|Add3~61 .lut_mask = 64'h00000000000000FF;
defparam \hidden2|Add3~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \hidden2|Add3~65 (
// Equation(s):
// \hidden2|Add3~65_sumout  = SUM(( \hidden2|Mult1~660  ) + ( \hidden2|Add3~63  ) + ( \hidden2|Add3~62  ))
// \hidden2|Add3~66  = CARRY(( \hidden2|Mult1~660  ) + ( \hidden2|Add3~63  ) + ( \hidden2|Add3~62  ))
// \hidden2|Add3~67  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult1~660 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~62 ),
	.sharein(\hidden2|Add3~63 ),
	.combout(),
	.sumout(\hidden2|Add3~65_sumout ),
	.cout(\hidden2|Add3~66 ),
	.shareout(\hidden2|Add3~67 ));
// synopsys translate_off
defparam \hidden2|Add3~65 .extended_lut = "off";
defparam \hidden2|Add3~65 .lut_mask = 64'h0000000000000F0F;
defparam \hidden2|Add3~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \hidden2|Add3~69 (
// Equation(s):
// \hidden2|Add3~69_sumout  = SUM(( \hidden2|Mult1~661  ) + ( \hidden2|Add3~67  ) + ( \hidden2|Add3~66  ))
// \hidden2|Add3~70  = CARRY(( \hidden2|Mult1~661  ) + ( \hidden2|Add3~67  ) + ( \hidden2|Add3~66  ))
// \hidden2|Add3~71  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult1~661 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~66 ),
	.sharein(\hidden2|Add3~67 ),
	.combout(),
	.sumout(\hidden2|Add3~69_sumout ),
	.cout(\hidden2|Add3~70 ),
	.shareout(\hidden2|Add3~71 ));
// synopsys translate_off
defparam \hidden2|Add3~69 .extended_lut = "off";
defparam \hidden2|Add3~69 .lut_mask = 64'h0000000000000F0F;
defparam \hidden2|Add3~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \hidden2|Add3~73 (
// Equation(s):
// \hidden2|Add3~73_sumout  = SUM(( \hidden2|Mult1~662  ) + ( \hidden2|Add3~71  ) + ( \hidden2|Add3~70  ))
// \hidden2|Add3~74  = CARRY(( \hidden2|Mult1~662  ) + ( \hidden2|Add3~71  ) + ( \hidden2|Add3~70  ))
// \hidden2|Add3~75  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult1~662 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~70 ),
	.sharein(\hidden2|Add3~71 ),
	.combout(),
	.sumout(\hidden2|Add3~73_sumout ),
	.cout(\hidden2|Add3~74 ),
	.shareout(\hidden2|Add3~75 ));
// synopsys translate_off
defparam \hidden2|Add3~73 .extended_lut = "off";
defparam \hidden2|Add3~73 .lut_mask = 64'h0000000000000F0F;
defparam \hidden2|Add3~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \hidden2|Add3~77 (
// Equation(s):
// \hidden2|Add3~77_sumout  = SUM(( \hidden2|Mult1~663  ) + ( \hidden2|Add3~75  ) + ( \hidden2|Add3~74  ))
// \hidden2|Add3~78  = CARRY(( \hidden2|Mult1~663  ) + ( \hidden2|Add3~75  ) + ( \hidden2|Add3~74  ))
// \hidden2|Add3~79  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult1~663 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~74 ),
	.sharein(\hidden2|Add3~75 ),
	.combout(),
	.sumout(\hidden2|Add3~77_sumout ),
	.cout(\hidden2|Add3~78 ),
	.shareout(\hidden2|Add3~79 ));
// synopsys translate_off
defparam \hidden2|Add3~77 .extended_lut = "off";
defparam \hidden2|Add3~77 .lut_mask = 64'h00000000000000FF;
defparam \hidden2|Add3~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \hidden2|Add3~25 (
// Equation(s):
// \hidden2|Add3~25_sumout  = SUM(( \hidden2|Mult1~664  ) + ( \hidden2|Add3~79  ) + ( \hidden2|Add3~78  ))
// \hidden2|Add3~26  = CARRY(( \hidden2|Mult1~664  ) + ( \hidden2|Add3~79  ) + ( \hidden2|Add3~78  ))
// \hidden2|Add3~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult1~664 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~78 ),
	.sharein(\hidden2|Add3~79 ),
	.combout(),
	.sumout(\hidden2|Add3~25_sumout ),
	.cout(\hidden2|Add3~26 ),
	.shareout(\hidden2|Add3~27 ));
// synopsys translate_off
defparam \hidden2|Add3~25 .extended_lut = "off";
defparam \hidden2|Add3~25 .lut_mask = 64'h00000000000000FF;
defparam \hidden2|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \hidden2|Add3~29 (
// Equation(s):
// \hidden2|Add3~29_sumout  = SUM(( \hidden2|Mult1~665  ) + ( \hidden2|Add3~27  ) + ( \hidden2|Add3~26  ))
// \hidden2|Add3~30  = CARRY(( \hidden2|Mult1~665  ) + ( \hidden2|Add3~27  ) + ( \hidden2|Add3~26  ))
// \hidden2|Add3~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult1~665 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~26 ),
	.sharein(\hidden2|Add3~27 ),
	.combout(),
	.sumout(\hidden2|Add3~29_sumout ),
	.cout(\hidden2|Add3~30 ),
	.shareout(\hidden2|Add3~31 ));
// synopsys translate_off
defparam \hidden2|Add3~29 .extended_lut = "off";
defparam \hidden2|Add3~29 .lut_mask = 64'h00000000000000FF;
defparam \hidden2|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \hidden2|Add3~33 (
// Equation(s):
// \hidden2|Add3~33_sumout  = SUM(( \hidden2|Mult1~666  ) + ( \hidden2|Add3~31  ) + ( \hidden2|Add3~30  ))
// \hidden2|Add3~34  = CARRY(( \hidden2|Mult1~666  ) + ( \hidden2|Add3~31  ) + ( \hidden2|Add3~30  ))
// \hidden2|Add3~35  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult1~666 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~30 ),
	.sharein(\hidden2|Add3~31 ),
	.combout(),
	.sumout(\hidden2|Add3~33_sumout ),
	.cout(\hidden2|Add3~34 ),
	.shareout(\hidden2|Add3~35 ));
// synopsys translate_off
defparam \hidden2|Add3~33 .extended_lut = "off";
defparam \hidden2|Add3~33 .lut_mask = 64'h00000000000000FF;
defparam \hidden2|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb \hidden2|Add3~37 (
// Equation(s):
// \hidden2|Add3~37_sumout  = SUM(( \hidden2|Mult1~667  ) + ( \hidden2|Add3~35  ) + ( \hidden2|Add3~34  ))
// \hidden2|Add3~38  = CARRY(( \hidden2|Mult1~667  ) + ( \hidden2|Add3~35  ) + ( \hidden2|Add3~34  ))
// \hidden2|Add3~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult1~667 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~34 ),
	.sharein(\hidden2|Add3~35 ),
	.combout(),
	.sumout(\hidden2|Add3~37_sumout ),
	.cout(\hidden2|Add3~38 ),
	.shareout(\hidden2|Add3~39 ));
// synopsys translate_off
defparam \hidden2|Add3~37 .extended_lut = "off";
defparam \hidden2|Add3~37 .lut_mask = 64'h0000000000000F0F;
defparam \hidden2|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \hidden2|Add3~41 (
// Equation(s):
// \hidden2|Add3~41_sumout  = SUM(( \hidden2|Mult1~668  ) + ( \hidden2|Add3~39  ) + ( \hidden2|Add3~38  ))
// \hidden2|Add3~42  = CARRY(( \hidden2|Mult1~668  ) + ( \hidden2|Add3~39  ) + ( \hidden2|Add3~38  ))
// \hidden2|Add3~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult1~668 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~38 ),
	.sharein(\hidden2|Add3~39 ),
	.combout(),
	.sumout(\hidden2|Add3~41_sumout ),
	.cout(\hidden2|Add3~42 ),
	.shareout(\hidden2|Add3~43 ));
// synopsys translate_off
defparam \hidden2|Add3~41 .extended_lut = "off";
defparam \hidden2|Add3~41 .lut_mask = 64'h00000000000000FF;
defparam \hidden2|Add3~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb \hidden2|Add3~17 (
// Equation(s):
// \hidden2|Add3~17_sumout  = SUM(( \hidden2|Mult1~669  ) + ( \hidden2|Add3~43  ) + ( \hidden2|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult1~669 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add3~42 ),
	.sharein(\hidden2|Add3~43 ),
	.combout(),
	.sumout(\hidden2|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add3~17 .extended_lut = "off";
defparam \hidden2|Add3~17 .lut_mask = 64'h00000000000000FF;
defparam \hidden2|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \hidden2|Add1~33 (
// Equation(s):
// \hidden2|Add1~33_sumout  = SUM(( \hidden2|Add3~45_sumout  ) + ( GND ) + ( \hidden2|Add1~2  ))
// \hidden2|Add1~34  = CARRY(( \hidden2|Add3~45_sumout  ) + ( GND ) + ( \hidden2|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Add3~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~33_sumout ),
	.cout(\hidden2|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~33 .extended_lut = "off";
defparam \hidden2|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \hidden2|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \hidden2|Add1~37 (
// Equation(s):
// \hidden2|Add1~37_sumout  = SUM(( \hidden2|Add3~49_sumout  ) + ( GND ) + ( \hidden2|Add1~34  ))
// \hidden2|Add1~38  = CARRY(( \hidden2|Add3~49_sumout  ) + ( GND ) + ( \hidden2|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Add3~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~37_sumout ),
	.cout(\hidden2|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~37 .extended_lut = "off";
defparam \hidden2|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \hidden2|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \hidden2|Add1~41 (
// Equation(s):
// \hidden2|Add1~41_sumout  = SUM(( \hidden2|Mult0~mult_hlmac_resulta  ) + ( \hidden2|Add3~53_sumout  ) + ( \hidden2|Add1~38  ))
// \hidden2|Add1~42  = CARRY(( \hidden2|Mult0~mult_hlmac_resulta  ) + ( \hidden2|Add3~53_sumout  ) + ( \hidden2|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Add3~53_sumout ),
	.datad(!\hidden2|Mult0~mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~41_sumout ),
	.cout(\hidden2|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~41 .extended_lut = "off";
defparam \hidden2|Add1~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \hidden2|Add1~45 (
// Equation(s):
// \hidden2|Add1~45_sumout  = SUM(( \hidden2|Mult0~657  ) + ( \hidden2|Add3~57_sumout  ) + ( \hidden2|Add1~42  ))
// \hidden2|Add1~46  = CARRY(( \hidden2|Mult0~657  ) + ( \hidden2|Add3~57_sumout  ) + ( \hidden2|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Add3~57_sumout ),
	.datad(!\hidden2|Mult0~657 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~45_sumout ),
	.cout(\hidden2|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~45 .extended_lut = "off";
defparam \hidden2|Add1~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \hidden2|Add1~9 (
// Equation(s):
// \hidden2|Add1~9_sumout  = SUM(( \hidden2|Mult0~658  ) + ( \hidden2|Add3~21_sumout  ) + ( \hidden2|Add1~46  ))
// \hidden2|Add1~10  = CARRY(( \hidden2|Mult0~658  ) + ( \hidden2|Add3~21_sumout  ) + ( \hidden2|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Add3~21_sumout ),
	.datad(!\hidden2|Mult0~658 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~9_sumout ),
	.cout(\hidden2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~9 .extended_lut = "off";
defparam \hidden2|Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \hidden2|Add1~49 (
// Equation(s):
// \hidden2|Add1~49_sumout  = SUM(( \hidden2|Add3~61_sumout  ) + ( \hidden2|Mult0~659  ) + ( \hidden2|Add1~10  ))
// \hidden2|Add1~50  = CARRY(( \hidden2|Add3~61_sumout  ) + ( \hidden2|Mult0~659  ) + ( \hidden2|Add1~10  ))

	.dataa(gnd),
	.datab(!\hidden2|Add3~61_sumout ),
	.datac(!\hidden2|Mult0~659 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~49_sumout ),
	.cout(\hidden2|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~49 .extended_lut = "off";
defparam \hidden2|Add1~49 .lut_mask = 64'h0000F0F000003333;
defparam \hidden2|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \hidden2|Add1~53 (
// Equation(s):
// \hidden2|Add1~53_sumout  = SUM(( \hidden2|Add3~65_sumout  ) + ( \hidden2|Mult0~660  ) + ( \hidden2|Add1~50  ))
// \hidden2|Add1~54  = CARRY(( \hidden2|Add3~65_sumout  ) + ( \hidden2|Mult0~660  ) + ( \hidden2|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult0~660 ),
	.datad(!\hidden2|Add3~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~53_sumout ),
	.cout(\hidden2|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~53 .extended_lut = "off";
defparam \hidden2|Add1~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \hidden2|Add1~57 (
// Equation(s):
// \hidden2|Add1~57_sumout  = SUM(( \hidden2|Add3~69_sumout  ) + ( \hidden2|Mult0~661  ) + ( \hidden2|Add1~54  ))
// \hidden2|Add1~58  = CARRY(( \hidden2|Add3~69_sumout  ) + ( \hidden2|Mult0~661  ) + ( \hidden2|Add1~54  ))

	.dataa(gnd),
	.datab(!\hidden2|Add3~69_sumout ),
	.datac(!\hidden2|Mult0~661 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~57_sumout ),
	.cout(\hidden2|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~57 .extended_lut = "off";
defparam \hidden2|Add1~57 .lut_mask = 64'h0000F0F000003333;
defparam \hidden2|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \hidden2|Add1~61 (
// Equation(s):
// \hidden2|Add1~61_sumout  = SUM(( \hidden2|Add3~73_sumout  ) + ( \hidden2|Mult0~662  ) + ( \hidden2|Add1~58  ))
// \hidden2|Add1~62  = CARRY(( \hidden2|Add3~73_sumout  ) + ( \hidden2|Mult0~662  ) + ( \hidden2|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult0~662 ),
	.datad(!\hidden2|Add3~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~61_sumout ),
	.cout(\hidden2|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~61 .extended_lut = "off";
defparam \hidden2|Add1~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \hidden2|Add1~65 (
// Equation(s):
// \hidden2|Add1~65_sumout  = SUM(( \hidden2|Add3~77_sumout  ) + ( \hidden2|Mult0~663  ) + ( \hidden2|Add1~62  ))
// \hidden2|Add1~66  = CARRY(( \hidden2|Add3~77_sumout  ) + ( \hidden2|Mult0~663  ) + ( \hidden2|Add1~62  ))

	.dataa(gnd),
	.datab(!\hidden2|Add3~77_sumout ),
	.datac(!\hidden2|Mult0~663 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~65_sumout ),
	.cout(\hidden2|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~65 .extended_lut = "off";
defparam \hidden2|Add1~65 .lut_mask = 64'h0000F0F000003333;
defparam \hidden2|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \hidden2|Add1~13 (
// Equation(s):
// \hidden2|Add1~13_sumout  = SUM(( \hidden2|Add3~25_sumout  ) + ( \hidden2|Mult0~664  ) + ( \hidden2|Add1~66  ))
// \hidden2|Add1~14  = CARRY(( \hidden2|Add3~25_sumout  ) + ( \hidden2|Mult0~664  ) + ( \hidden2|Add1~66  ))

	.dataa(!\hidden2|Mult0~664 ),
	.datab(gnd),
	.datac(!\hidden2|Add3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~13_sumout ),
	.cout(\hidden2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~13 .extended_lut = "off";
defparam \hidden2|Add1~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \hidden2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \hidden2|Add1~17 (
// Equation(s):
// \hidden2|Add1~17_sumout  = SUM(( \hidden2|Add3~29_sumout  ) + ( \hidden2|Mult0~665  ) + ( \hidden2|Add1~14  ))
// \hidden2|Add1~18  = CARRY(( \hidden2|Add3~29_sumout  ) + ( \hidden2|Mult0~665  ) + ( \hidden2|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult0~665 ),
	.datad(!\hidden2|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~17_sumout ),
	.cout(\hidden2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~17 .extended_lut = "off";
defparam \hidden2|Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \hidden2|Add1~21 (
// Equation(s):
// \hidden2|Add1~21_sumout  = SUM(( \hidden2|Add3~33_sumout  ) + ( \hidden2|Mult0~666  ) + ( \hidden2|Add1~18  ))
// \hidden2|Add1~22  = CARRY(( \hidden2|Add3~33_sumout  ) + ( \hidden2|Mult0~666  ) + ( \hidden2|Add1~18  ))

	.dataa(gnd),
	.datab(!\hidden2|Mult0~666 ),
	.datac(!\hidden2|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~21_sumout ),
	.cout(\hidden2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~21 .extended_lut = "off";
defparam \hidden2|Add1~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \hidden2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \hidden2|Add1~25 (
// Equation(s):
// \hidden2|Add1~25_sumout  = SUM(( \hidden2|Add3~37_sumout  ) + ( \hidden2|Mult0~667  ) + ( \hidden2|Add1~22  ))
// \hidden2|Add1~26  = CARRY(( \hidden2|Add3~37_sumout  ) + ( \hidden2|Mult0~667  ) + ( \hidden2|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|Mult0~667 ),
	.datad(!\hidden2|Add3~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~25_sumout ),
	.cout(\hidden2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~25 .extended_lut = "off";
defparam \hidden2|Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \hidden2|Add1~29 (
// Equation(s):
// \hidden2|Add1~29_sumout  = SUM(( \hidden2|Mult0~668  ) + ( \hidden2|Add3~41_sumout  ) + ( \hidden2|Add1~26  ))
// \hidden2|Add1~30  = CARRY(( \hidden2|Mult0~668  ) + ( \hidden2|Add3~41_sumout  ) + ( \hidden2|Add1~26  ))

	.dataa(!\hidden2|Add3~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden2|Mult0~668 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~29_sumout ),
	.cout(\hidden2|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~29 .extended_lut = "off";
defparam \hidden2|Add1~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \hidden2|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \hidden2|Add1~5 (
// Equation(s):
// \hidden2|Add1~5_sumout  = SUM(( \hidden2|Add3~17_sumout  ) + ( \hidden2|Mult0~669  ) + ( \hidden2|Add1~30  ))

	.dataa(gnd),
	.datab(!\hidden2|Mult0~669 ),
	.datac(gnd),
	.datad(!\hidden2|Add3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden2|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden2|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|Add1~5 .extended_lut = "off";
defparam \hidden2|Add1~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \hidden2|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \hidden2|sum[31]~0 (
// Equation(s):
// \hidden2|sum[31]~0_combout  = ( !\hidden2|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden2|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sum[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sum[31]~0 .extended_lut = "off";
defparam \hidden2|sum[31]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \hidden2|sum[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N56
dffeas \hidden2|sum[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sum[31]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [31]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[31] .is_wysiwyg = "true";
defparam \hidden2|sum[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \hidden2|sumAdress~0 (
// Equation(s):
// \hidden2|sumAdress~0_combout  = ( \hidden2|sum [31] ) # ( !\hidden2|sum [31] & ( !\hidden2|sum [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden2|sum [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden2|sum [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~0 .extended_lut = "off";
defparam \hidden2|sumAdress~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \hidden2|sumAdress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N34
dffeas \hidden2|sum[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [26]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[26] .is_wysiwyg = "true";
defparam \hidden2|sum[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N16
dffeas \hidden2|sum[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[20] .is_wysiwyg = "true";
defparam \hidden2|sum[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N46
dffeas \hidden2|sum[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [30]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[30] .is_wysiwyg = "true";
defparam \hidden2|sum[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N38
dffeas \hidden2|sum[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [27]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[27] .is_wysiwyg = "true";
defparam \hidden2|sum[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N43
dffeas \hidden2|sum[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [29]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[29] .is_wysiwyg = "true";
defparam \hidden2|sum[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N40
dffeas \hidden2|sum[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [28]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[28] .is_wysiwyg = "true";
defparam \hidden2|sum[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \hidden2|LessThan0~0 (
// Equation(s):
// \hidden2|LessThan0~0_combout  = ( \hidden2|sum [28] & ( (\hidden2|sum [30] & (\hidden2|sum [27] & \hidden2|sum [29])) ) )

	.dataa(!\hidden2|sum [30]),
	.datab(!\hidden2|sum [27]),
	.datac(!\hidden2|sum [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden2|sum [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|LessThan0~0 .extended_lut = "off";
defparam \hidden2|LessThan0~0 .lut_mask = 64'h0000000001010101;
defparam \hidden2|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N31
dffeas \hidden2|sum[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[25] .is_wysiwyg = "true";
defparam \hidden2|sum[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \hidden2|sum[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[24] .is_wysiwyg = "true";
defparam \hidden2|sum[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N25
dffeas \hidden2|sum[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[23] .is_wysiwyg = "true";
defparam \hidden2|sum[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N22
dffeas \hidden2|sum[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[22] .is_wysiwyg = "true";
defparam \hidden2|sum[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N19
dffeas \hidden2|sum[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[21] .is_wysiwyg = "true";
defparam \hidden2|sum[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \hidden2|LessThan0~2 (
// Equation(s):
// \hidden2|LessThan0~2_combout  = ( \hidden2|sum [22] & ( \hidden2|sum [21] & ( (\hidden2|sum [25] & (\hidden2|sum [24] & \hidden2|sum [23])) ) ) )

	.dataa(!\hidden2|sum [25]),
	.datab(!\hidden2|sum [24]),
	.datac(!\hidden2|sum [23]),
	.datad(gnd),
	.datae(!\hidden2|sum [22]),
	.dataf(!\hidden2|sum [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|LessThan0~2 .extended_lut = "off";
defparam \hidden2|LessThan0~2 .lut_mask = 64'h0000000000000101;
defparam \hidden2|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N4
dffeas \hidden2|sum[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[16] .is_wysiwyg = "true";
defparam \hidden2|sum[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N7
dffeas \hidden2|sum[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[17] .is_wysiwyg = "true";
defparam \hidden2|sum[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N10
dffeas \hidden2|sum[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[18] .is_wysiwyg = "true";
defparam \hidden2|sum[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N14
dffeas \hidden2|sum[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[19] .is_wysiwyg = "true";
defparam \hidden2|sum[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N51
cyclonev_lcell_comb \hidden2|LessThan0~1 (
// Equation(s):
// \hidden2|LessThan0~1_combout  = ( \hidden2|sum [18] & ( \hidden2|sum [19] & ( (\hidden2|sum [15] & (\hidden2|sum [16] & \hidden2|sum [17])) ) ) )

	.dataa(!\hidden2|sum [15]),
	.datab(!\hidden2|sum [16]),
	.datac(!\hidden2|sum [17]),
	.datad(gnd),
	.datae(!\hidden2|sum [18]),
	.dataf(!\hidden2|sum [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|LessThan0~1 .extended_lut = "off";
defparam \hidden2|LessThan0~1 .lut_mask = 64'h0000000000000101;
defparam \hidden2|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N15
cyclonev_lcell_comb \hidden2|LessThan0~3 (
// Equation(s):
// \hidden2|LessThan0~3_combout  = ( \hidden2|LessThan0~2_combout  & ( \hidden2|LessThan0~1_combout  & ( (!\hidden2|sum [31] & ((!\hidden2|sum [26]) # ((!\hidden2|sum [20]) # (!\hidden2|LessThan0~0_combout )))) ) ) ) # ( !\hidden2|LessThan0~2_combout  & ( 
// \hidden2|LessThan0~1_combout  & ( !\hidden2|sum [31] ) ) ) # ( \hidden2|LessThan0~2_combout  & ( !\hidden2|LessThan0~1_combout  & ( !\hidden2|sum [31] ) ) ) # ( !\hidden2|LessThan0~2_combout  & ( !\hidden2|LessThan0~1_combout  & ( !\hidden2|sum [31] ) ) )

	.dataa(!\hidden2|sum [31]),
	.datab(!\hidden2|sum [26]),
	.datac(!\hidden2|sum [20]),
	.datad(!\hidden2|LessThan0~0_combout ),
	.datae(!\hidden2|LessThan0~2_combout ),
	.dataf(!\hidden2|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|LessThan0~3 .extended_lut = "off";
defparam \hidden2|LessThan0~3 .lut_mask = 64'hAAAAAAAAAAAAAAA8;
defparam \hidden2|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N13
dffeas \hidden2|sumAdress[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\hidden2|sumAdress~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[15] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N39
cyclonev_lcell_comb \hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \hidden2|sumAdress [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden2|sumAdress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N40
dffeas \hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N38
dffeas \hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \hidden2|LessThan1~2 (
// Equation(s):
// \hidden2|LessThan1~2_combout  = ( !\hidden2|sum [22] & ( !\hidden2|sum [21] & ( (!\hidden2|sum [25] & (!\hidden2|sum [24] & !\hidden2|sum [23])) ) ) )

	.dataa(!\hidden2|sum [25]),
	.datab(gnd),
	.datac(!\hidden2|sum [24]),
	.datad(!\hidden2|sum [23]),
	.datae(!\hidden2|sum [22]),
	.dataf(!\hidden2|sum [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|LessThan1~2 .extended_lut = "off";
defparam \hidden2|LessThan1~2 .lut_mask = 64'hA000000000000000;
defparam \hidden2|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N7
dffeas \hidden2|sum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[2] .is_wysiwyg = "true";
defparam \hidden2|sum[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \hidden2|LessThan1~1 (
// Equation(s):
// \hidden2|LessThan1~1_combout  = ( !\hidden2|sum [18] & ( !\hidden2|sum [16] & ( (!\hidden2|sum [20] & (!\hidden2|sum [19] & (!\hidden2|sum [15] & !\hidden2|sum [17]))) ) ) )

	.dataa(!\hidden2|sum [20]),
	.datab(!\hidden2|sum [19]),
	.datac(!\hidden2|sum [15]),
	.datad(!\hidden2|sum [17]),
	.datae(!\hidden2|sum [18]),
	.dataf(!\hidden2|sum [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|LessThan1~1 .extended_lut = "off";
defparam \hidden2|LessThan1~1 .lut_mask = 64'h8000000000000000;
defparam \hidden2|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \hidden2|LessThan1~0 (
// Equation(s):
// \hidden2|LessThan1~0_combout  = ( !\hidden2|sum [28] & ( (!\hidden2|sum [30] & (!\hidden2|sum [27] & !\hidden2|sum [29])) ) )

	.dataa(!\hidden2|sum [30]),
	.datab(!\hidden2|sum [27]),
	.datac(!\hidden2|sum [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden2|sum [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|LessThan1~0 .extended_lut = "off";
defparam \hidden2|LessThan1~0 .lut_mask = 64'h8080808000000000;
defparam \hidden2|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \hidden2|sumAdress~1 (
// Equation(s):
// \hidden2|sumAdress~1_combout  = ( \hidden2|LessThan1~1_combout  & ( \hidden2|LessThan1~0_combout  & ( ((\hidden2|sum [31] & ((!\hidden2|LessThan1~2_combout ) # (\hidden2|sum [26])))) # (\hidden2|sum [2]) ) ) ) # ( !\hidden2|LessThan1~1_combout  & ( 
// \hidden2|LessThan1~0_combout  & ( (\hidden2|sum [2]) # (\hidden2|sum [31]) ) ) ) # ( \hidden2|LessThan1~1_combout  & ( !\hidden2|LessThan1~0_combout  & ( (\hidden2|sum [2]) # (\hidden2|sum [31]) ) ) ) # ( !\hidden2|LessThan1~1_combout  & ( 
// !\hidden2|LessThan1~0_combout  & ( (\hidden2|sum [2]) # (\hidden2|sum [31]) ) ) )

	.dataa(!\hidden2|LessThan1~2_combout ),
	.datab(!\hidden2|sum [26]),
	.datac(!\hidden2|sum [31]),
	.datad(!\hidden2|sum [2]),
	.datae(!\hidden2|LessThan1~1_combout ),
	.dataf(!\hidden2|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~1 .extended_lut = "off";
defparam \hidden2|sumAdress~1 .lut_mask = 64'h0FFF0FFF0FFF0BFF;
defparam \hidden2|sumAdress~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N19
dffeas \hidden2|sumAdress[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[2] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N10
dffeas \hidden2|sum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[3] .is_wysiwyg = "true";
defparam \hidden2|sum[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N27
cyclonev_lcell_comb \hidden2|sumAdress~2 (
// Equation(s):
// \hidden2|sumAdress~2_combout  = ( \hidden2|LessThan1~2_combout  & ( \hidden2|LessThan1~0_combout  & ( ((\hidden2|sum [31] & ((!\hidden2|LessThan1~1_combout ) # (\hidden2|sum [26])))) # (\hidden2|sum [3]) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( 
// \hidden2|LessThan1~0_combout  & ( (\hidden2|sum [3]) # (\hidden2|sum [31]) ) ) ) # ( \hidden2|LessThan1~2_combout  & ( !\hidden2|LessThan1~0_combout  & ( (\hidden2|sum [3]) # (\hidden2|sum [31]) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( 
// !\hidden2|LessThan1~0_combout  & ( (\hidden2|sum [3]) # (\hidden2|sum [31]) ) ) )

	.dataa(!\hidden2|sum [31]),
	.datab(!\hidden2|sum [3]),
	.datac(!\hidden2|sum [26]),
	.datad(!\hidden2|LessThan1~1_combout ),
	.datae(!\hidden2|LessThan1~2_combout ),
	.dataf(!\hidden2|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~2 .extended_lut = "off";
defparam \hidden2|sumAdress~2 .lut_mask = 64'h7777777777777737;
defparam \hidden2|sumAdress~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N28
dffeas \hidden2|sumAdress[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[3] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N13
dffeas \hidden2|sum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[4] .is_wysiwyg = "true";
defparam \hidden2|sum[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \hidden2|sumAdress~3 (
// Equation(s):
// \hidden2|sumAdress~3_combout  = ( \hidden2|LessThan1~2_combout  & ( \hidden2|LessThan1~0_combout  & ( ((\hidden2|sum [31] & ((!\hidden2|LessThan1~1_combout ) # (\hidden2|sum [26])))) # (\hidden2|sum [4]) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( 
// \hidden2|LessThan1~0_combout  & ( (\hidden2|sum [31]) # (\hidden2|sum [4]) ) ) ) # ( \hidden2|LessThan1~2_combout  & ( !\hidden2|LessThan1~0_combout  & ( (\hidden2|sum [31]) # (\hidden2|sum [4]) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( 
// !\hidden2|LessThan1~0_combout  & ( (\hidden2|sum [31]) # (\hidden2|sum [4]) ) ) )

	.dataa(!\hidden2|LessThan1~1_combout ),
	.datab(!\hidden2|sum [26]),
	.datac(!\hidden2|sum [4]),
	.datad(!\hidden2|sum [31]),
	.datae(!\hidden2|LessThan1~2_combout ),
	.dataf(!\hidden2|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~3 .extended_lut = "off";
defparam \hidden2|sumAdress~3 .lut_mask = 64'h0FFF0FFF0FFF0FBF;
defparam \hidden2|sumAdress~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N7
dffeas \hidden2|sumAdress[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[4] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N31
dffeas \hidden2|sum[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[5] .is_wysiwyg = "true";
defparam \hidden2|sum[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N39
cyclonev_lcell_comb \hidden2|sumAdress~4 (
// Equation(s):
// \hidden2|sumAdress~4_combout  = ( \hidden2|sum [31] & ( \hidden2|LessThan1~0_combout  & ( (!\hidden2|LessThan1~2_combout ) # (((!\hidden2|LessThan1~1_combout ) # (\hidden2|sum [5])) # (\hidden2|sum [26])) ) ) ) # ( !\hidden2|sum [31] & ( 
// \hidden2|LessThan1~0_combout  & ( \hidden2|sum [5] ) ) ) # ( \hidden2|sum [31] & ( !\hidden2|LessThan1~0_combout  ) ) # ( !\hidden2|sum [31] & ( !\hidden2|LessThan1~0_combout  & ( \hidden2|sum [5] ) ) )

	.dataa(!\hidden2|LessThan1~2_combout ),
	.datab(!\hidden2|sum [26]),
	.datac(!\hidden2|sum [5]),
	.datad(!\hidden2|LessThan1~1_combout ),
	.datae(!\hidden2|sum [31]),
	.dataf(!\hidden2|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~4 .extended_lut = "off";
defparam \hidden2|sumAdress~4 .lut_mask = 64'h0F0FFFFF0F0FFFBF;
defparam \hidden2|sumAdress~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N40
dffeas \hidden2|sumAdress[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[5] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N34
dffeas \hidden2|sum[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[6] .is_wysiwyg = "true";
defparam \hidden2|sum[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N30
cyclonev_lcell_comb \hidden2|sumAdress~5 (
// Equation(s):
// \hidden2|sumAdress~5_combout  = ( \hidden2|LessThan1~2_combout  & ( \hidden2|sum [6] ) ) # ( !\hidden2|LessThan1~2_combout  & ( \hidden2|sum [6] ) ) # ( \hidden2|LessThan1~2_combout  & ( !\hidden2|sum [6] & ( (\hidden2|sum [31] & 
// ((!\hidden2|LessThan1~1_combout ) # ((!\hidden2|LessThan1~0_combout ) # (\hidden2|sum [26])))) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( !\hidden2|sum [6] & ( \hidden2|sum [31] ) ) )

	.dataa(!\hidden2|LessThan1~1_combout ),
	.datab(!\hidden2|LessThan1~0_combout ),
	.datac(!\hidden2|sum [31]),
	.datad(!\hidden2|sum [26]),
	.datae(!\hidden2|LessThan1~2_combout ),
	.dataf(!\hidden2|sum [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~5 .extended_lut = "off";
defparam \hidden2|sumAdress~5 .lut_mask = 64'h0F0F0E0FFFFFFFFF;
defparam \hidden2|sumAdress~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N31
dffeas \hidden2|sumAdress[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[6] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \hidden2|sum[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[7] .is_wysiwyg = "true";
defparam \hidden2|sum[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N33
cyclonev_lcell_comb \hidden2|sumAdress~6 (
// Equation(s):
// \hidden2|sumAdress~6_combout  = ( \hidden2|LessThan1~2_combout  & ( \hidden2|sum [7] ) ) # ( !\hidden2|LessThan1~2_combout  & ( \hidden2|sum [7] ) ) # ( \hidden2|LessThan1~2_combout  & ( !\hidden2|sum [7] & ( (\hidden2|sum [31] & 
// ((!\hidden2|LessThan1~1_combout ) # ((!\hidden2|LessThan1~0_combout ) # (\hidden2|sum [26])))) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( !\hidden2|sum [7] & ( \hidden2|sum [31] ) ) )

	.dataa(!\hidden2|LessThan1~1_combout ),
	.datab(!\hidden2|LessThan1~0_combout ),
	.datac(!\hidden2|sum [26]),
	.datad(!\hidden2|sum [31]),
	.datae(!\hidden2|LessThan1~2_combout ),
	.dataf(!\hidden2|sum [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~6 .extended_lut = "off";
defparam \hidden2|sumAdress~6 .lut_mask = 64'h00FF00EFFFFFFFFF;
defparam \hidden2|sumAdress~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N34
dffeas \hidden2|sumAdress[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[7] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N40
dffeas \hidden2|sum[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[8] .is_wysiwyg = "true";
defparam \hidden2|sum[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \hidden2|sumAdress~7 (
// Equation(s):
// \hidden2|sumAdress~7_combout  = ( \hidden2|LessThan1~2_combout  & ( \hidden2|sum [8] ) ) # ( !\hidden2|LessThan1~2_combout  & ( \hidden2|sum [8] ) ) # ( \hidden2|LessThan1~2_combout  & ( !\hidden2|sum [8] & ( (\hidden2|sum [31] & 
// (((!\hidden2|LessThan1~1_combout ) # (!\hidden2|LessThan1~0_combout )) # (\hidden2|sum [26]))) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( !\hidden2|sum [8] & ( \hidden2|sum [31] ) ) )

	.dataa(!\hidden2|sum [31]),
	.datab(!\hidden2|sum [26]),
	.datac(!\hidden2|LessThan1~1_combout ),
	.datad(!\hidden2|LessThan1~0_combout ),
	.datae(!\hidden2|LessThan1~2_combout ),
	.dataf(!\hidden2|sum [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~7 .extended_lut = "off";
defparam \hidden2|sumAdress~7 .lut_mask = 64'h55555551FFFFFFFF;
defparam \hidden2|sumAdress~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N1
dffeas \hidden2|sumAdress[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[8] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N44
dffeas \hidden2|sum[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[9] .is_wysiwyg = "true";
defparam \hidden2|sum[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N3
cyclonev_lcell_comb \hidden2|sumAdress~8 (
// Equation(s):
// \hidden2|sumAdress~8_combout  = ( \hidden2|LessThan1~2_combout  & ( \hidden2|sum [9] ) ) # ( !\hidden2|LessThan1~2_combout  & ( \hidden2|sum [9] ) ) # ( \hidden2|LessThan1~2_combout  & ( !\hidden2|sum [9] & ( (\hidden2|sum [31] & 
// (((!\hidden2|LessThan1~0_combout ) # (!\hidden2|LessThan1~1_combout )) # (\hidden2|sum [26]))) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( !\hidden2|sum [9] & ( \hidden2|sum [31] ) ) )

	.dataa(!\hidden2|sum [31]),
	.datab(!\hidden2|sum [26]),
	.datac(!\hidden2|LessThan1~0_combout ),
	.datad(!\hidden2|LessThan1~1_combout ),
	.datae(!\hidden2|LessThan1~2_combout ),
	.dataf(!\hidden2|sum [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~8 .extended_lut = "off";
defparam \hidden2|sumAdress~8 .lut_mask = 64'h55555551FFFFFFFF;
defparam \hidden2|sumAdress~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N4
dffeas \hidden2|sumAdress[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[9] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N47
dffeas \hidden2|sum[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[10] .is_wysiwyg = "true";
defparam \hidden2|sum[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \hidden2|sumAdress~9 (
// Equation(s):
// \hidden2|sumAdress~9_combout  = ( \hidden2|LessThan1~2_combout  & ( \hidden2|sum [10] ) ) # ( !\hidden2|LessThan1~2_combout  & ( \hidden2|sum [10] ) ) # ( \hidden2|LessThan1~2_combout  & ( !\hidden2|sum [10] & ( (\hidden2|sum [31] & 
// ((!\hidden2|LessThan1~1_combout ) # ((!\hidden2|LessThan1~0_combout ) # (\hidden2|sum [26])))) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( !\hidden2|sum [10] & ( \hidden2|sum [31] ) ) )

	.dataa(!\hidden2|LessThan1~1_combout ),
	.datab(!\hidden2|LessThan1~0_combout ),
	.datac(!\hidden2|sum [31]),
	.datad(!\hidden2|sum [26]),
	.datae(!\hidden2|LessThan1~2_combout ),
	.dataf(!\hidden2|sum [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~9 .extended_lut = "off";
defparam \hidden2|sumAdress~9 .lut_mask = 64'h0F0F0E0FFFFFFFFF;
defparam \hidden2|sumAdress~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N43
dffeas \hidden2|sumAdress[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[10] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N49
dffeas \hidden2|sum[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[11] .is_wysiwyg = "true";
defparam \hidden2|sum[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N45
cyclonev_lcell_comb \hidden2|sumAdress~10 (
// Equation(s):
// \hidden2|sumAdress~10_combout  = ( \hidden2|LessThan1~2_combout  & ( \hidden2|sum [11] ) ) # ( !\hidden2|LessThan1~2_combout  & ( \hidden2|sum [11] ) ) # ( \hidden2|LessThan1~2_combout  & ( !\hidden2|sum [11] & ( (\hidden2|sum [31] & 
// ((!\hidden2|LessThan1~1_combout ) # ((!\hidden2|LessThan1~0_combout ) # (\hidden2|sum [26])))) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( !\hidden2|sum [11] & ( \hidden2|sum [31] ) ) )

	.dataa(!\hidden2|LessThan1~1_combout ),
	.datab(!\hidden2|LessThan1~0_combout ),
	.datac(!\hidden2|sum [26]),
	.datad(!\hidden2|sum [31]),
	.datae(!\hidden2|LessThan1~2_combout ),
	.dataf(!\hidden2|sum [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~10 .extended_lut = "off";
defparam \hidden2|sumAdress~10 .lut_mask = 64'h00FF00EFFFFFFFFF;
defparam \hidden2|sumAdress~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N46
dffeas \hidden2|sumAdress[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[11] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N53
dffeas \hidden2|sum[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[12] .is_wysiwyg = "true";
defparam \hidden2|sum[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \hidden2|sumAdress~11 (
// Equation(s):
// \hidden2|sumAdress~11_combout  = ( \hidden2|LessThan1~2_combout  & ( \hidden2|sum [12] ) ) # ( !\hidden2|LessThan1~2_combout  & ( \hidden2|sum [12] ) ) # ( \hidden2|LessThan1~2_combout  & ( !\hidden2|sum [12] & ( (\hidden2|sum [31] & 
// ((!\hidden2|LessThan1~1_combout ) # ((!\hidden2|LessThan1~0_combout ) # (\hidden2|sum [26])))) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( !\hidden2|sum [12] & ( \hidden2|sum [31] ) ) )

	.dataa(!\hidden2|LessThan1~1_combout ),
	.datab(!\hidden2|sum [26]),
	.datac(!\hidden2|sum [31]),
	.datad(!\hidden2|LessThan1~0_combout ),
	.datae(!\hidden2|LessThan1~2_combout ),
	.dataf(!\hidden2|sum [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~11 .extended_lut = "off";
defparam \hidden2|sumAdress~11 .lut_mask = 64'h0F0F0F0BFFFFFFFF;
defparam \hidden2|sumAdress~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N49
dffeas \hidden2|sumAdress[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[12] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N55
dffeas \hidden2|sum[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[13] .is_wysiwyg = "true";
defparam \hidden2|sum[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N51
cyclonev_lcell_comb \hidden2|sumAdress~12 (
// Equation(s):
// \hidden2|sumAdress~12_combout  = ( \hidden2|LessThan1~2_combout  & ( \hidden2|sum [13] ) ) # ( !\hidden2|LessThan1~2_combout  & ( \hidden2|sum [13] ) ) # ( \hidden2|LessThan1~2_combout  & ( !\hidden2|sum [13] & ( (\hidden2|sum [31] & 
// ((!\hidden2|LessThan1~1_combout ) # ((!\hidden2|LessThan1~0_combout ) # (\hidden2|sum [26])))) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( !\hidden2|sum [13] & ( \hidden2|sum [31] ) ) )

	.dataa(!\hidden2|LessThan1~1_combout ),
	.datab(!\hidden2|sum [26]),
	.datac(!\hidden2|LessThan1~0_combout ),
	.datad(!\hidden2|sum [31]),
	.datae(!\hidden2|LessThan1~2_combout ),
	.dataf(!\hidden2|sum [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~12 .extended_lut = "off";
defparam \hidden2|sumAdress~12 .lut_mask = 64'h00FF00FBFFFFFFFF;
defparam \hidden2|sumAdress~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N53
dffeas \hidden2|sumAdress[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[13]~DUPLICATE .is_wysiwyg = "true";
defparam \hidden2|sumAdress[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N58
dffeas \hidden2|sum[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sum[14] .is_wysiwyg = "true";
defparam \hidden2|sum[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N54
cyclonev_lcell_comb \hidden2|sumAdress~13 (
// Equation(s):
// \hidden2|sumAdress~13_combout  = ( \hidden2|LessThan1~2_combout  & ( \hidden2|sum [31] & ( (((!\hidden2|LessThan1~1_combout ) # (!\hidden2|LessThan1~0_combout )) # (\hidden2|sum [26])) # (\hidden2|sum [14]) ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( 
// \hidden2|sum [31] ) ) # ( \hidden2|LessThan1~2_combout  & ( !\hidden2|sum [31] & ( \hidden2|sum [14] ) ) ) # ( !\hidden2|LessThan1~2_combout  & ( !\hidden2|sum [31] & ( \hidden2|sum [14] ) ) )

	.dataa(!\hidden2|sum [14]),
	.datab(!\hidden2|sum [26]),
	.datac(!\hidden2|LessThan1~1_combout ),
	.datad(!\hidden2|LessThan1~0_combout ),
	.datae(!\hidden2|LessThan1~2_combout ),
	.dataf(!\hidden2|sum [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden2|sumAdress~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden2|sumAdress~13 .extended_lut = "off";
defparam \hidden2|sumAdress~13 .lut_mask = 64'h55555555FFFFFFF7;
defparam \hidden2|sumAdress~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N55
dffeas \hidden2|sumAdress[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[14] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: FF_X30_Y6_N52
dffeas \hidden2|sumAdress[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden2|sumAdress~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden2|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden2|sumAdress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden2|sumAdress[13] .is_wysiwyg = "true";
defparam \hidden2|sumAdress[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress [13],\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress[13]~DUPLICATE_q ,\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],
\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000FFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress [13],\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "80000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF80000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFE000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC000000007FFFFFFFE000000007FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFF000000003FFFFFFFF000000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFF";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden2|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden2|sumAdress [14],\hidden2|sumAdress [13],\hidden2|sumAdress [12],\hidden2|sumAdress [11],\hidden2|sumAdress [10],\hidden2|sumAdress [9],\hidden2|sumAdress [8],\hidden2|sumAdress [7],\hidden2|sumAdress [6],\hidden2|sumAdress [5],\hidden2|sumAdress [4],\hidden2|sumAdress [3],\hidden2|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_14_bit.mif";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFF000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFF000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFC000000003FFFFFF";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FF800000000FFFFFFFFF000000001FFFFFFFFC000000003FFFFFFFF800000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000";
defparam \hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N0
cyclonev_lcell_comb \output0|Add1~37 (
// Equation(s):
// \output0|Add1~37_sumout  = SUM(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout )) ) + ( VCC ) + ( !VCC ))
// \output0|Add1~38  = CARRY(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout )) ) + ( VCC ) + ( !VCC ))

	.dataa(!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add1~37_sumout ),
	.cout(\output0|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add1~37 .extended_lut = "off";
defparam \output0|Add1~37 .lut_mask = 64'h000000000000FA50;
defparam \output0|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N3
cyclonev_lcell_comb \output0|Add1~13 (
// Equation(s):
// \output0|Add1~13_sumout  = SUM(( GND ) + ( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout )) ) + ( \output0|Add1~38  ))
// \output0|Add1~14  = CARRY(( GND ) + ( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout )) ) + ( \output0|Add1~38  ))

	.dataa(!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(\output0|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add1~13_sumout ),
	.cout(\output0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add1~13 .extended_lut = "off";
defparam \output0|Add1~13 .lut_mask = 64'h000005AF00000000;
defparam \output0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N6
cyclonev_lcell_comb \output0|Add1~1 (
// Equation(s):
// \output0|Add1~1_sumout  = SUM(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout )) ) + ( GND ) + ( \output0|Add1~14  ))
// \output0|Add1~2  = CARRY(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout )) ) + ( GND ) + ( \output0|Add1~14  ))

	.dataa(!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add1~1_sumout ),
	.cout(\output0|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add1~1 .extended_lut = "off";
defparam \output0|Add1~1 .lut_mask = 64'h0000FFFF0000FA50;
defparam \output0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N9
cyclonev_lcell_comb \output0|Add1~5 (
// Equation(s):
// \output0|Add1~5_sumout  = SUM(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout )) ) + ( GND ) + ( \output0|Add1~2  ))
// \output0|Add1~6  = CARRY(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout )) ) + ( GND ) + ( \output0|Add1~2  ))

	.dataa(!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add1~5_sumout ),
	.cout(\output0|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add1~5 .extended_lut = "off";
defparam \output0|Add1~5 .lut_mask = 64'h0000FFFF0000FA50;
defparam \output0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N12
cyclonev_lcell_comb \output0|Add1~9 (
// Equation(s):
// \output0|Add1~9_sumout  = SUM(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout )) ) + ( GND ) + ( \output0|Add1~6  ))
// \output0|Add1~10  = CARRY(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout )) ) + ( GND ) + ( \output0|Add1~6  ))

	.dataa(!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add1~9_sumout ),
	.cout(\output0|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add1~9 .extended_lut = "off";
defparam \output0|Add1~9 .lut_mask = 64'h0000FFFF0000FA50;
defparam \output0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N15
cyclonev_lcell_comb \output0|Add1~17 (
// Equation(s):
// \output0|Add1~17_sumout  = SUM(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) + ( GND ) + ( \output0|Add1~10  ))
// \output0|Add1~18  = CARRY(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) + ( GND ) + ( \output0|Add1~10  ))

	.dataa(!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add1~17_sumout ),
	.cout(\output0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add1~17 .extended_lut = "off";
defparam \output0|Add1~17 .lut_mask = 64'h0000FFFF0000D8D8;
defparam \output0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N18
cyclonev_lcell_comb \output0|Add1~21 (
// Equation(s):
// \output0|Add1~21_sumout  = SUM(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout )) ) + ( GND ) + ( \output0|Add1~18  ))
// \output0|Add1~22  = CARRY(( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout )) ) + ( GND ) + ( \output0|Add1~18  ))

	.dataa(!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add1~21_sumout ),
	.cout(\output0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add1~21 .extended_lut = "off";
defparam \output0|Add1~21 .lut_mask = 64'h0000FFFF0000FA50;
defparam \output0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N21
cyclonev_lcell_comb \output0|Add1~41 (
// Equation(s):
// \output0|Add1~41_sumout  = SUM(( GND ) + ( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout )) ) + ( \output0|Add1~22  ))
// \output0|Add1~42  = CARRY(( GND ) + ( (!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout )) ) + ( \output0|Add1~22  ))

	.dataa(!\hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(\output0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add1~41_sumout ),
	.cout(\output0|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add1~41 .extended_lut = "off";
defparam \output0|Add1~41 .lut_mask = 64'h000005AF00000000;
defparam \output0|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N24
cyclonev_lcell_comb \output0|Add1~29 (
// Equation(s):
// \output0|Add1~29_sumout  = SUM(( VCC ) + ( GND ) + ( \output0|Add1~42  ))
// \output0|Add1~30  = CARRY(( VCC ) + ( GND ) + ( \output0|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add1~29_sumout ),
	.cout(\output0|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add1~29 .extended_lut = "off";
defparam \output0|Add1~29 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \output0|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N27
cyclonev_lcell_comb \output0|Add1~25 (
// Equation(s):
// \output0|Add1~25_sumout  = SUM(( VCC ) + ( GND ) + ( \output0|Add1~30  ))
// \output0|Add1~26  = CARRY(( VCC ) + ( GND ) + ( \output0|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add1~25_sumout ),
	.cout(\output0|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add1~25 .extended_lut = "off";
defparam \output0|Add1~25 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \output0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N30
cyclonev_lcell_comb \output0|Add1~33 (
// Equation(s):
// \output0|Add1~33_sumout  = SUM(( VCC ) + ( GND ) + ( \output0|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|Add1~33 .extended_lut = "off";
defparam \output0|Add1~33 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \output0|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N0
cyclonev_lcell_comb \output0|Add2~13 (
// Equation(s):
// \output0|Add2~13_sumout  = SUM(( \output0|Add1~41_sumout  ) + ( \output0|Add1~37_sumout  ) + ( !VCC ))
// \output0|Add2~14  = CARRY(( \output0|Add1~41_sumout  ) + ( \output0|Add1~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\output0|Add1~37_sumout ),
	.datac(gnd),
	.datad(!\output0|Add1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add2~13_sumout ),
	.cout(\output0|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add2~13 .extended_lut = "off";
defparam \output0|Add2~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \output0|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N3
cyclonev_lcell_comb \output0|Add2~17 (
// Equation(s):
// \output0|Add2~17_sumout  = SUM(( \output0|Add1~13_sumout  ) + ( \output0|Add1~29_sumout  ) + ( \output0|Add2~14  ))
// \output0|Add2~18  = CARRY(( \output0|Add1~13_sumout  ) + ( \output0|Add1~29_sumout  ) + ( \output0|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add1~29_sumout ),
	.datad(!\output0|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add2~17_sumout ),
	.cout(\output0|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add2~17 .extended_lut = "off";
defparam \output0|Add2~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \output0|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N6
cyclonev_lcell_comb \output0|Add2~21 (
// Equation(s):
// \output0|Add2~21_sumout  = SUM(( \output0|Add1~1_sumout  ) + ( \output0|Add1~25_sumout  ) + ( \output0|Add2~18  ))
// \output0|Add2~22  = CARRY(( \output0|Add1~1_sumout  ) + ( \output0|Add1~25_sumout  ) + ( \output0|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add1~25_sumout ),
	.datad(!\output0|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add2~21_sumout ),
	.cout(\output0|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add2~21 .extended_lut = "off";
defparam \output0|Add2~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \output0|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N9
cyclonev_lcell_comb \output0|Add2~25 (
// Equation(s):
// \output0|Add2~25_sumout  = SUM(( \output0|Add1~25_sumout  ) + ( \output0|Add1~5_sumout  ) + ( \output0|Add2~22  ))
// \output0|Add2~26  = CARRY(( \output0|Add1~25_sumout  ) + ( \output0|Add1~5_sumout  ) + ( \output0|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add1~5_sumout ),
	.datad(!\output0|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add2~25_sumout ),
	.cout(\output0|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add2~25 .extended_lut = "off";
defparam \output0|Add2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \output0|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N12
cyclonev_lcell_comb \output0|Add2~29 (
// Equation(s):
// \output0|Add2~29_sumout  = SUM(( \output0|Add1~9_sumout  ) + ( \output0|Add1~25_sumout  ) + ( \output0|Add2~26  ))
// \output0|Add2~30  = CARRY(( \output0|Add1~9_sumout  ) + ( \output0|Add1~25_sumout  ) + ( \output0|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add1~25_sumout ),
	.datad(!\output0|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add2~29_sumout ),
	.cout(\output0|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add2~29 .extended_lut = "off";
defparam \output0|Add2~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \output0|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N15
cyclonev_lcell_comb \output0|Add2~33 (
// Equation(s):
// \output0|Add2~33_sumout  = SUM(( \output0|Add1~25_sumout  ) + ( \output0|Add1~17_sumout  ) + ( \output0|Add2~30  ))
// \output0|Add2~34  = CARRY(( \output0|Add1~25_sumout  ) + ( \output0|Add1~17_sumout  ) + ( \output0|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add1~17_sumout ),
	.datad(!\output0|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add2~33_sumout ),
	.cout(\output0|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add2~33 .extended_lut = "off";
defparam \output0|Add2~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \output0|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N18
cyclonev_lcell_comb \output0|Add2~37 (
// Equation(s):
// \output0|Add2~37_sumout  = SUM(( \output0|Add1~25_sumout  ) + ( \output0|Add1~21_sumout  ) + ( \output0|Add2~34  ))
// \output0|Add2~38  = CARRY(( \output0|Add1~25_sumout  ) + ( \output0|Add1~21_sumout  ) + ( \output0|Add2~34  ))

	.dataa(gnd),
	.datab(!\output0|Add1~21_sumout ),
	.datac(gnd),
	.datad(!\output0|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add2~37_sumout ),
	.cout(\output0|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add2~37 .extended_lut = "off";
defparam \output0|Add2~37 .lut_mask = 64'h0000CCCC000000FF;
defparam \output0|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N21
cyclonev_lcell_comb \output0|Add2~41 (
// Equation(s):
// \output0|Add2~41_sumout  = SUM(( \output0|Add1~25_sumout  ) + ( \output0|Add1~41_sumout  ) + ( \output0|Add2~38  ))
// \output0|Add2~42  = CARRY(( \output0|Add1~25_sumout  ) + ( \output0|Add1~41_sumout  ) + ( \output0|Add2~38  ))

	.dataa(!\output0|Add1~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add2~41_sumout ),
	.cout(\output0|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add2~41 .extended_lut = "off";
defparam \output0|Add2~41 .lut_mask = 64'h0000AAAA000000FF;
defparam \output0|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N24
cyclonev_lcell_comb \output0|Add2~1 (
// Equation(s):
// \output0|Add2~1_sumout  = SUM(( \output0|Add1~25_sumout  ) + ( \output0|Add1~29_sumout  ) + ( \output0|Add2~42  ))
// \output0|Add2~2  = CARRY(( \output0|Add1~25_sumout  ) + ( \output0|Add1~29_sumout  ) + ( \output0|Add2~42  ))

	.dataa(!\output0|Add1~25_sumout ),
	.datab(!\output0|Add1~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add2~1_sumout ),
	.cout(\output0|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add2~1 .extended_lut = "off";
defparam \output0|Add2~1 .lut_mask = 64'h0000CCCC00005555;
defparam \output0|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N27
cyclonev_lcell_comb \output0|Add2~9 (
// Equation(s):
// \output0|Add2~9_sumout  = SUM(( \output0|Add1~25_sumout  ) + ( \output0|Add1~25_sumout  ) + ( \output0|Add2~2  ))
// \output0|Add2~10  = CARRY(( \output0|Add1~25_sumout  ) + ( \output0|Add1~25_sumout  ) + ( \output0|Add2~2  ))

	.dataa(!\output0|Add1~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add2~9_sumout ),
	.cout(\output0|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add2~9 .extended_lut = "off";
defparam \output0|Add2~9 .lut_mask = 64'h0000AAAA00005555;
defparam \output0|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N30
cyclonev_lcell_comb \output0|Add2~5 (
// Equation(s):
// \output0|Add2~5_sumout  = SUM(( \output0|Add1~25_sumout  ) + ( \output0|Add1~33_sumout  ) + ( \output0|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add1~33_sumout ),
	.datad(!\output0|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|Add2~5 .extended_lut = "off";
defparam \output0|Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \output0|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y14_N0
cyclonev_mac \hidden1|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,vcc,vcc,gnd,gnd,vcc,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,b_0[7],b_0[6],b_0[5],b_0[4],b_0[3],b_0[2],b_0[1],!b_0[0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden1|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden1|Mult1~8 .accumulate_clock = "none";
defparam \hidden1|Mult1~8 .ax_clock = "none";
defparam \hidden1|Mult1~8 .ax_width = 9;
defparam \hidden1|Mult1~8 .ay_scan_in_clock = "none";
defparam \hidden1|Mult1~8 .ay_scan_in_width = 17;
defparam \hidden1|Mult1~8 .ay_use_scan_in = "false";
defparam \hidden1|Mult1~8 .az_clock = "none";
defparam \hidden1|Mult1~8 .bx_clock = "none";
defparam \hidden1|Mult1~8 .by_clock = "none";
defparam \hidden1|Mult1~8 .by_use_scan_in = "false";
defparam \hidden1|Mult1~8 .bz_clock = "none";
defparam \hidden1|Mult1~8 .coef_a_0 = 0;
defparam \hidden1|Mult1~8 .coef_a_1 = 0;
defparam \hidden1|Mult1~8 .coef_a_2 = 0;
defparam \hidden1|Mult1~8 .coef_a_3 = 0;
defparam \hidden1|Mult1~8 .coef_a_4 = 0;
defparam \hidden1|Mult1~8 .coef_a_5 = 0;
defparam \hidden1|Mult1~8 .coef_a_6 = 0;
defparam \hidden1|Mult1~8 .coef_a_7 = 0;
defparam \hidden1|Mult1~8 .coef_b_0 = 0;
defparam \hidden1|Mult1~8 .coef_b_1 = 0;
defparam \hidden1|Mult1~8 .coef_b_2 = 0;
defparam \hidden1|Mult1~8 .coef_b_3 = 0;
defparam \hidden1|Mult1~8 .coef_b_4 = 0;
defparam \hidden1|Mult1~8 .coef_b_5 = 0;
defparam \hidden1|Mult1~8 .coef_b_6 = 0;
defparam \hidden1|Mult1~8 .coef_b_7 = 0;
defparam \hidden1|Mult1~8 .coef_sel_a_clock = "none";
defparam \hidden1|Mult1~8 .coef_sel_b_clock = "none";
defparam \hidden1|Mult1~8 .delay_scan_out_ay = "false";
defparam \hidden1|Mult1~8 .delay_scan_out_by = "false";
defparam \hidden1|Mult1~8 .enable_double_accum = "false";
defparam \hidden1|Mult1~8 .load_const_clock = "none";
defparam \hidden1|Mult1~8 .load_const_value = 0;
defparam \hidden1|Mult1~8 .mode_sub_location = 0;
defparam \hidden1|Mult1~8 .negate_clock = "none";
defparam \hidden1|Mult1~8 .operand_source_max = "input";
defparam \hidden1|Mult1~8 .operand_source_may = "input";
defparam \hidden1|Mult1~8 .operand_source_mbx = "input";
defparam \hidden1|Mult1~8 .operand_source_mby = "input";
defparam \hidden1|Mult1~8 .operation_mode = "m18x18_full";
defparam \hidden1|Mult1~8 .output_clock = "none";
defparam \hidden1|Mult1~8 .preadder_subtract_a = "false";
defparam \hidden1|Mult1~8 .preadder_subtract_b = "false";
defparam \hidden1|Mult1~8 .result_a_width = 64;
defparam \hidden1|Mult1~8 .signed_max = "false";
defparam \hidden1|Mult1~8 .signed_may = "false";
defparam \hidden1|Mult1~8 .signed_mbx = "false";
defparam \hidden1|Mult1~8 .signed_mby = "false";
defparam \hidden1|Mult1~8 .sub_clock = "none";
defparam \hidden1|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y12_N0
cyclonev_mac \hidden1|Mult1~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,vcc,vcc,gnd,gnd,vcc,vcc}),
	.ay({!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\hidden1|Mult1~35 ,\hidden1|Mult1~34 ,\hidden1|Mult1~33 ,\hidden1|Mult1~32 ,\hidden1|Mult1~31 ,\hidden1|Mult1~30 ,\hidden1|Mult1~29 ,\hidden1|Mult1~28 ,\hidden1|Mult1~27 ,\hidden1|Mult1~26 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden1|Mult1~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden1|Mult1~mult_hlmac .accumulate_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .ax_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .ax_width = 9;
defparam \hidden1|Mult1~mult_hlmac .ay_scan_in_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .ay_scan_in_width = 19;
defparam \hidden1|Mult1~mult_hlmac .ay_use_scan_in = "false";
defparam \hidden1|Mult1~mult_hlmac .az_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .bx_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .bx_width = 7;
defparam \hidden1|Mult1~mult_hlmac .by_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .by_use_scan_in = "false";
defparam \hidden1|Mult1~mult_hlmac .by_width = 18;
defparam \hidden1|Mult1~mult_hlmac .bz_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .coef_a_0 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_a_1 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_a_2 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_a_3 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_a_4 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_a_5 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_a_6 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_a_7 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_b_0 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_b_1 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_b_2 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_b_3 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_b_4 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_b_5 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_b_6 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_b_7 = 0;
defparam \hidden1|Mult1~mult_hlmac .coef_sel_a_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .coef_sel_b_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .delay_scan_out_ay = "false";
defparam \hidden1|Mult1~mult_hlmac .delay_scan_out_by = "false";
defparam \hidden1|Mult1~mult_hlmac .enable_double_accum = "false";
defparam \hidden1|Mult1~mult_hlmac .load_const_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .load_const_value = 0;
defparam \hidden1|Mult1~mult_hlmac .mode_sub_location = 0;
defparam \hidden1|Mult1~mult_hlmac .negate_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .operand_source_max = "input";
defparam \hidden1|Mult1~mult_hlmac .operand_source_may = "input";
defparam \hidden1|Mult1~mult_hlmac .operand_source_mbx = "input";
defparam \hidden1|Mult1~mult_hlmac .operand_source_mby = "input";
defparam \hidden1|Mult1~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \hidden1|Mult1~mult_hlmac .output_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .preadder_subtract_a = "false";
defparam \hidden1|Mult1~mult_hlmac .preadder_subtract_b = "false";
defparam \hidden1|Mult1~mult_hlmac .result_a_width = 64;
defparam \hidden1|Mult1~mult_hlmac .signed_max = "false";
defparam \hidden1|Mult1~mult_hlmac .signed_may = "true";
defparam \hidden1|Mult1~mult_hlmac .signed_mbx = "false";
defparam \hidden1|Mult1~mult_hlmac .signed_mby = "false";
defparam \hidden1|Mult1~mult_hlmac .sub_clock = "none";
defparam \hidden1|Mult1~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y8_N0
cyclonev_mac \hidden1|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,vcc,gnd,vcc,vcc,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,r_0[7],r_0[6],r_0[5],r_0[4],r_0[3],r_0[2],r_0[1],!r_0[0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden1|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden1|Mult0~8 .accumulate_clock = "none";
defparam \hidden1|Mult0~8 .ax_clock = "none";
defparam \hidden1|Mult0~8 .ax_width = 18;
defparam \hidden1|Mult0~8 .ay_scan_in_clock = "none";
defparam \hidden1|Mult0~8 .ay_scan_in_width = 17;
defparam \hidden1|Mult0~8 .ay_use_scan_in = "false";
defparam \hidden1|Mult0~8 .az_clock = "none";
defparam \hidden1|Mult0~8 .bx_clock = "none";
defparam \hidden1|Mult0~8 .by_clock = "none";
defparam \hidden1|Mult0~8 .by_use_scan_in = "false";
defparam \hidden1|Mult0~8 .bz_clock = "none";
defparam \hidden1|Mult0~8 .coef_a_0 = 0;
defparam \hidden1|Mult0~8 .coef_a_1 = 0;
defparam \hidden1|Mult0~8 .coef_a_2 = 0;
defparam \hidden1|Mult0~8 .coef_a_3 = 0;
defparam \hidden1|Mult0~8 .coef_a_4 = 0;
defparam \hidden1|Mult0~8 .coef_a_5 = 0;
defparam \hidden1|Mult0~8 .coef_a_6 = 0;
defparam \hidden1|Mult0~8 .coef_a_7 = 0;
defparam \hidden1|Mult0~8 .coef_b_0 = 0;
defparam \hidden1|Mult0~8 .coef_b_1 = 0;
defparam \hidden1|Mult0~8 .coef_b_2 = 0;
defparam \hidden1|Mult0~8 .coef_b_3 = 0;
defparam \hidden1|Mult0~8 .coef_b_4 = 0;
defparam \hidden1|Mult0~8 .coef_b_5 = 0;
defparam \hidden1|Mult0~8 .coef_b_6 = 0;
defparam \hidden1|Mult0~8 .coef_b_7 = 0;
defparam \hidden1|Mult0~8 .coef_sel_a_clock = "none";
defparam \hidden1|Mult0~8 .coef_sel_b_clock = "none";
defparam \hidden1|Mult0~8 .delay_scan_out_ay = "false";
defparam \hidden1|Mult0~8 .delay_scan_out_by = "false";
defparam \hidden1|Mult0~8 .enable_double_accum = "false";
defparam \hidden1|Mult0~8 .load_const_clock = "none";
defparam \hidden1|Mult0~8 .load_const_value = 0;
defparam \hidden1|Mult0~8 .mode_sub_location = 0;
defparam \hidden1|Mult0~8 .negate_clock = "none";
defparam \hidden1|Mult0~8 .operand_source_max = "input";
defparam \hidden1|Mult0~8 .operand_source_may = "input";
defparam \hidden1|Mult0~8 .operand_source_mbx = "input";
defparam \hidden1|Mult0~8 .operand_source_mby = "input";
defparam \hidden1|Mult0~8 .operation_mode = "m18x18_full";
defparam \hidden1|Mult0~8 .output_clock = "none";
defparam \hidden1|Mult0~8 .preadder_subtract_a = "false";
defparam \hidden1|Mult0~8 .preadder_subtract_b = "false";
defparam \hidden1|Mult0~8 .result_a_width = 64;
defparam \hidden1|Mult0~8 .signed_max = "true";
defparam \hidden1|Mult0~8 .signed_may = "false";
defparam \hidden1|Mult0~8 .signed_mbx = "false";
defparam \hidden1|Mult0~8 .signed_mby = "false";
defparam \hidden1|Mult0~8 .sub_clock = "none";
defparam \hidden1|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y10_N0
cyclonev_mac \hidden1|Mult0~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,vcc,gnd,vcc,vcc,vcc}),
	.ay({!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,
\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 }),
	.by({\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~35 ,\hidden1|Mult0~34 ,\hidden1|Mult0~33 ,\hidden1|Mult0~32 ,\hidden1|Mult0~31 ,\hidden1|Mult0~30 ,
\hidden1|Mult0~29 ,\hidden1|Mult0~28 ,\hidden1|Mult0~27 ,\hidden1|Mult0~26 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden1|Mult0~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden1|Mult0~mult_hlmac .accumulate_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .ax_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .ax_width = 18;
defparam \hidden1|Mult0~mult_hlmac .ay_scan_in_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .ay_scan_in_width = 19;
defparam \hidden1|Mult0~mult_hlmac .ay_use_scan_in = "false";
defparam \hidden1|Mult0~mult_hlmac .az_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .bx_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .bx_width = 18;
defparam \hidden1|Mult0~mult_hlmac .by_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .by_use_scan_in = "false";
defparam \hidden1|Mult0~mult_hlmac .by_width = 18;
defparam \hidden1|Mult0~mult_hlmac .bz_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .coef_a_0 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_a_1 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_a_2 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_a_3 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_a_4 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_a_5 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_a_6 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_a_7 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_b_0 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_b_1 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_b_2 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_b_3 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_b_4 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_b_5 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_b_6 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_b_7 = 0;
defparam \hidden1|Mult0~mult_hlmac .coef_sel_a_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .coef_sel_b_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .delay_scan_out_ay = "false";
defparam \hidden1|Mult0~mult_hlmac .delay_scan_out_by = "false";
defparam \hidden1|Mult0~mult_hlmac .enable_double_accum = "false";
defparam \hidden1|Mult0~mult_hlmac .load_const_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .load_const_value = 0;
defparam \hidden1|Mult0~mult_hlmac .mode_sub_location = 0;
defparam \hidden1|Mult0~mult_hlmac .negate_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .operand_source_max = "input";
defparam \hidden1|Mult0~mult_hlmac .operand_source_may = "input";
defparam \hidden1|Mult0~mult_hlmac .operand_source_mbx = "input";
defparam \hidden1|Mult0~mult_hlmac .operand_source_mby = "input";
defparam \hidden1|Mult0~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \hidden1|Mult0~mult_hlmac .output_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .preadder_subtract_a = "false";
defparam \hidden1|Mult0~mult_hlmac .preadder_subtract_b = "false";
defparam \hidden1|Mult0~mult_hlmac .result_a_width = 64;
defparam \hidden1|Mult0~mult_hlmac .signed_max = "true";
defparam \hidden1|Mult0~mult_hlmac .signed_may = "true";
defparam \hidden1|Mult0~mult_hlmac .signed_mbx = "true";
defparam \hidden1|Mult0~mult_hlmac .signed_mby = "false";
defparam \hidden1|Mult0~mult_hlmac .sub_clock = "none";
defparam \hidden1|Mult0~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N0
cyclonev_lcell_comb \hidden1|Add4~125 (
// Equation(s):
// \hidden1|Add4~125_sumout  = SUM(( !\hidden1|Mult0~8_resulta  ) + ( !VCC ) + ( !VCC ))
// \hidden1|Add4~126  = CARRY(( !\hidden1|Mult0~8_resulta  ) + ( !VCC ) + ( !VCC ))
// \hidden1|Add4~127  = SHARE(\hidden1|Mult0~8_resulta )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden1|Mult0~8_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden1|Add4~125_sumout ),
	.cout(\hidden1|Add4~126 ),
	.shareout(\hidden1|Add4~127 ));
// synopsys translate_off
defparam \hidden1|Add4~125 .extended_lut = "off";
defparam \hidden1|Add4~125 .lut_mask = 64'h00000F0F0000F0F0;
defparam \hidden1|Add4~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N3
cyclonev_lcell_comb \hidden1|Add4~121 (
// Equation(s):
// \hidden1|Add4~121_sumout  = SUM(( !g_0[0] ) + ( \hidden1|Add4~127  ) + ( \hidden1|Add4~126  ))
// \hidden1|Add4~122  = CARRY(( !g_0[0] ) + ( \hidden1|Add4~127  ) + ( \hidden1|Add4~126  ))
// \hidden1|Add4~123  = SHARE(g_0[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~126 ),
	.sharein(\hidden1|Add4~127 ),
	.combout(),
	.sumout(\hidden1|Add4~121_sumout ),
	.cout(\hidden1|Add4~122 ),
	.shareout(\hidden1|Add4~123 ));
// synopsys translate_off
defparam \hidden1|Add4~121 .extended_lut = "off";
defparam \hidden1|Add4~121 .lut_mask = 64'h00000F0F0000F0F0;
defparam \hidden1|Add4~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N6
cyclonev_lcell_comb \hidden1|Add4~69 (
// Equation(s):
// \hidden1|Add4~69_sumout  = SUM(( g_0[1] ) + ( \hidden1|Add4~123  ) + ( \hidden1|Add4~122  ))
// \hidden1|Add4~70  = CARRY(( g_0[1] ) + ( \hidden1|Add4~123  ) + ( \hidden1|Add4~122  ))
// \hidden1|Add4~71  = SHARE(!g_0[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!g_0[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~122 ),
	.sharein(\hidden1|Add4~123 ),
	.combout(),
	.sumout(\hidden1|Add4~69_sumout ),
	.cout(\hidden1|Add4~70 ),
	.shareout(\hidden1|Add4~71 ));
// synopsys translate_off
defparam \hidden1|Add4~69 .extended_lut = "off";
defparam \hidden1|Add4~69 .lut_mask = 64'h0000FF00000000FF;
defparam \hidden1|Add4~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N9
cyclonev_lcell_comb \hidden1|Add4~73 (
// Equation(s):
// \hidden1|Add4~73_sumout  = SUM(( g_0[2] ) + ( \hidden1|Add4~71  ) + ( \hidden1|Add4~70  ))
// \hidden1|Add4~74  = CARRY(( g_0[2] ) + ( \hidden1|Add4~71  ) + ( \hidden1|Add4~70  ))
// \hidden1|Add4~75  = SHARE(!g_0[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~70 ),
	.sharein(\hidden1|Add4~71 ),
	.combout(),
	.sumout(\hidden1|Add4~73_sumout ),
	.cout(\hidden1|Add4~74 ),
	.shareout(\hidden1|Add4~75 ));
// synopsys translate_off
defparam \hidden1|Add4~73 .extended_lut = "off";
defparam \hidden1|Add4~73 .lut_mask = 64'h0000F0F000000F0F;
defparam \hidden1|Add4~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N12
cyclonev_lcell_comb \hidden1|Add4~77 (
// Equation(s):
// \hidden1|Add4~77_sumout  = SUM(( g_0[3] ) + ( \hidden1|Add4~75  ) + ( \hidden1|Add4~74  ))
// \hidden1|Add4~78  = CARRY(( g_0[3] ) + ( \hidden1|Add4~75  ) + ( \hidden1|Add4~74  ))
// \hidden1|Add4~79  = SHARE(!g_0[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~74 ),
	.sharein(\hidden1|Add4~75 ),
	.combout(),
	.sumout(\hidden1|Add4~77_sumout ),
	.cout(\hidden1|Add4~78 ),
	.shareout(\hidden1|Add4~79 ));
// synopsys translate_off
defparam \hidden1|Add4~77 .extended_lut = "off";
defparam \hidden1|Add4~77 .lut_mask = 64'h0000F0F000000F0F;
defparam \hidden1|Add4~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N15
cyclonev_lcell_comb \hidden1|Add4~81 (
// Equation(s):
// \hidden1|Add4~81_sumout  = SUM(( !g_0[4] ) + ( \hidden1|Add4~79  ) + ( \hidden1|Add4~78  ))
// \hidden1|Add4~82  = CARRY(( !g_0[4] ) + ( \hidden1|Add4~79  ) + ( \hidden1|Add4~78  ))
// \hidden1|Add4~83  = SHARE(GND)

	.dataa(!g_0[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~78 ),
	.sharein(\hidden1|Add4~79 ),
	.combout(),
	.sumout(\hidden1|Add4~81_sumout ),
	.cout(\hidden1|Add4~82 ),
	.shareout(\hidden1|Add4~83 ));
// synopsys translate_off
defparam \hidden1|Add4~81 .extended_lut = "off";
defparam \hidden1|Add4~81 .lut_mask = 64'h000000000000AAAA;
defparam \hidden1|Add4~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N18
cyclonev_lcell_comb \hidden1|Add4~85 (
// Equation(s):
// \hidden1|Add4~85_sumout  = SUM(( !g_0[5] ) + ( \hidden1|Add4~83  ) + ( \hidden1|Add4~82  ))
// \hidden1|Add4~86  = CARRY(( !g_0[5] ) + ( \hidden1|Add4~83  ) + ( \hidden1|Add4~82  ))
// \hidden1|Add4~87  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~82 ),
	.sharein(\hidden1|Add4~83 ),
	.combout(),
	.sumout(\hidden1|Add4~85_sumout ),
	.cout(\hidden1|Add4~86 ),
	.shareout(\hidden1|Add4~87 ));
// synopsys translate_off
defparam \hidden1|Add4~85 .extended_lut = "off";
defparam \hidden1|Add4~85 .lut_mask = 64'h000000000000F0F0;
defparam \hidden1|Add4~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N21
cyclonev_lcell_comb \hidden1|Add4~89 (
// Equation(s):
// \hidden1|Add4~89_sumout  = SUM(( !g_0[6] $ (!g_0[0]) ) + ( \hidden1|Add4~87  ) + ( \hidden1|Add4~86  ))
// \hidden1|Add4~90  = CARRY(( !g_0[6] $ (!g_0[0]) ) + ( \hidden1|Add4~87  ) + ( \hidden1|Add4~86  ))
// \hidden1|Add4~91  = SHARE((!g_0[6] & !g_0[0]))

	.dataa(gnd),
	.datab(!g_0[6]),
	.datac(!g_0[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~86 ),
	.sharein(\hidden1|Add4~87 ),
	.combout(),
	.sumout(\hidden1|Add4~89_sumout ),
	.cout(\hidden1|Add4~90 ),
	.shareout(\hidden1|Add4~91 ));
// synopsys translate_off
defparam \hidden1|Add4~89 .extended_lut = "off";
defparam \hidden1|Add4~89 .lut_mask = 64'h0000C0C000003C3C;
defparam \hidden1|Add4~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N24
cyclonev_lcell_comb \hidden1|Add4~93 (
// Equation(s):
// \hidden1|Add4~93_sumout  = SUM(( !g_0[1] $ (!g_0[7]) ) + ( \hidden1|Add4~91  ) + ( \hidden1|Add4~90  ))
// \hidden1|Add4~94  = CARRY(( !g_0[1] $ (!g_0[7]) ) + ( \hidden1|Add4~91  ) + ( \hidden1|Add4~90  ))
// \hidden1|Add4~95  = SHARE((!g_0[7]) # (g_0[1]))

	.dataa(gnd),
	.datab(!g_0[1]),
	.datac(!g_0[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~90 ),
	.sharein(\hidden1|Add4~91 ),
	.combout(),
	.sumout(\hidden1|Add4~93_sumout ),
	.cout(\hidden1|Add4~94 ),
	.shareout(\hidden1|Add4~95 ));
// synopsys translate_off
defparam \hidden1|Add4~93 .extended_lut = "off";
defparam \hidden1|Add4~93 .lut_mask = 64'h0000F3F300003C3C;
defparam \hidden1|Add4~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N27
cyclonev_lcell_comb \hidden1|Add4~97 (
// Equation(s):
// \hidden1|Add4~97_sumout  = SUM(( g_0[2] ) + ( \hidden1|Add4~95  ) + ( \hidden1|Add4~94  ))
// \hidden1|Add4~98  = CARRY(( g_0[2] ) + ( \hidden1|Add4~95  ) + ( \hidden1|Add4~94  ))
// \hidden1|Add4~99  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~94 ),
	.sharein(\hidden1|Add4~95 ),
	.combout(),
	.sumout(\hidden1|Add4~97_sumout ),
	.cout(\hidden1|Add4~98 ),
	.shareout(\hidden1|Add4~99 ));
// synopsys translate_off
defparam \hidden1|Add4~97 .extended_lut = "off";
defparam \hidden1|Add4~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hidden1|Add4~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N30
cyclonev_lcell_comb \hidden1|Add4~101 (
// Equation(s):
// \hidden1|Add4~101_sumout  = SUM(( !g_0[3] ) + ( \hidden1|Add4~99  ) + ( \hidden1|Add4~98  ))
// \hidden1|Add4~102  = CARRY(( !g_0[3] ) + ( \hidden1|Add4~99  ) + ( \hidden1|Add4~98  ))
// \hidden1|Add4~103  = SHARE(g_0[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~98 ),
	.sharein(\hidden1|Add4~99 ),
	.combout(),
	.sumout(\hidden1|Add4~101_sumout ),
	.cout(\hidden1|Add4~102 ),
	.shareout(\hidden1|Add4~103 ));
// synopsys translate_off
defparam \hidden1|Add4~101 .extended_lut = "off";
defparam \hidden1|Add4~101 .lut_mask = 64'h00000F0F0000F0F0;
defparam \hidden1|Add4~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N33
cyclonev_lcell_comb \hidden1|Add4~105 (
// Equation(s):
// \hidden1|Add4~105_sumout  = SUM(( g_0[4] ) + ( \hidden1|Add4~103  ) + ( \hidden1|Add4~102  ))
// \hidden1|Add4~106  = CARRY(( g_0[4] ) + ( \hidden1|Add4~103  ) + ( \hidden1|Add4~102  ))
// \hidden1|Add4~107  = SHARE(VCC)

	.dataa(!g_0[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~102 ),
	.sharein(\hidden1|Add4~103 ),
	.combout(),
	.sumout(\hidden1|Add4~105_sumout ),
	.cout(\hidden1|Add4~106 ),
	.shareout(\hidden1|Add4~107 ));
// synopsys translate_off
defparam \hidden1|Add4~105 .extended_lut = "off";
defparam \hidden1|Add4~105 .lut_mask = 64'h0000FFFF00005555;
defparam \hidden1|Add4~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N36
cyclonev_lcell_comb \hidden1|Add4~109 (
// Equation(s):
// \hidden1|Add4~109_sumout  = SUM(( !g_0[5] ) + ( \hidden1|Add4~107  ) + ( \hidden1|Add4~106  ))
// \hidden1|Add4~110  = CARRY(( !g_0[5] ) + ( \hidden1|Add4~107  ) + ( \hidden1|Add4~106  ))
// \hidden1|Add4~111  = SHARE(g_0[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~106 ),
	.sharein(\hidden1|Add4~107 ),
	.combout(),
	.sumout(\hidden1|Add4~109_sumout ),
	.cout(\hidden1|Add4~110 ),
	.shareout(\hidden1|Add4~111 ));
// synopsys translate_off
defparam \hidden1|Add4~109 .extended_lut = "off";
defparam \hidden1|Add4~109 .lut_mask = 64'h00000F0F0000F0F0;
defparam \hidden1|Add4~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N39
cyclonev_lcell_comb \hidden1|Add4~113 (
// Equation(s):
// \hidden1|Add4~113_sumout  = SUM(( !g_0[6] ) + ( \hidden1|Add4~111  ) + ( \hidden1|Add4~110  ))
// \hidden1|Add4~114  = CARRY(( !g_0[6] ) + ( \hidden1|Add4~111  ) + ( \hidden1|Add4~110  ))
// \hidden1|Add4~115  = SHARE(g_0[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~110 ),
	.sharein(\hidden1|Add4~111 ),
	.combout(),
	.sumout(\hidden1|Add4~113_sumout ),
	.cout(\hidden1|Add4~114 ),
	.shareout(\hidden1|Add4~115 ));
// synopsys translate_off
defparam \hidden1|Add4~113 .extended_lut = "off";
defparam \hidden1|Add4~113 .lut_mask = 64'h00000F0F0000F0F0;
defparam \hidden1|Add4~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N42
cyclonev_lcell_comb \hidden1|Add4~117 (
// Equation(s):
// \hidden1|Add4~117_sumout  = SUM(( !g_0[7] ) + ( \hidden1|Add4~115  ) + ( \hidden1|Add4~114  ))
// \hidden1|Add4~118  = CARRY(( !g_0[7] ) + ( \hidden1|Add4~115  ) + ( \hidden1|Add4~114  ))
// \hidden1|Add4~119  = SHARE(g_0[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!g_0[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~114 ),
	.sharein(\hidden1|Add4~115 ),
	.combout(),
	.sumout(\hidden1|Add4~117_sumout ),
	.cout(\hidden1|Add4~118 ),
	.shareout(\hidden1|Add4~119 ));
// synopsys translate_off
defparam \hidden1|Add4~117 .extended_lut = "off";
defparam \hidden1|Add4~117 .lut_mask = 64'h00000F0F0000F0F0;
defparam \hidden1|Add4~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N45
cyclonev_lcell_comb \hidden1|Add4~1 (
// Equation(s):
// \hidden1|Add4~1_sumout  = SUM(( VCC ) + ( \hidden1|Add4~119  ) + ( \hidden1|Add4~118  ))
// \hidden1|Add4~2  = CARRY(( VCC ) + ( \hidden1|Add4~119  ) + ( \hidden1|Add4~118  ))
// \hidden1|Add4~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~118 ),
	.sharein(\hidden1|Add4~119 ),
	.combout(),
	.sumout(\hidden1|Add4~1_sumout ),
	.cout(\hidden1|Add4~2 ),
	.shareout(\hidden1|Add4~3 ));
// synopsys translate_off
defparam \hidden1|Add4~1 .extended_lut = "off";
defparam \hidden1|Add4~1 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N48
cyclonev_lcell_comb \hidden1|Add4~33 (
// Equation(s):
// \hidden1|Add4~33_sumout  = SUM(( VCC ) + ( \hidden1|Add4~3  ) + ( \hidden1|Add4~2  ))
// \hidden1|Add4~34  = CARRY(( VCC ) + ( \hidden1|Add4~3  ) + ( \hidden1|Add4~2  ))
// \hidden1|Add4~35  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~2 ),
	.sharein(\hidden1|Add4~3 ),
	.combout(),
	.sumout(\hidden1|Add4~33_sumout ),
	.cout(\hidden1|Add4~34 ),
	.shareout(\hidden1|Add4~35 ));
// synopsys translate_off
defparam \hidden1|Add4~33 .extended_lut = "off";
defparam \hidden1|Add4~33 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N51
cyclonev_lcell_comb \hidden1|Add4~37 (
// Equation(s):
// \hidden1|Add4~37_sumout  = SUM(( VCC ) + ( \hidden1|Add4~35  ) + ( \hidden1|Add4~34  ))
// \hidden1|Add4~38  = CARRY(( VCC ) + ( \hidden1|Add4~35  ) + ( \hidden1|Add4~34  ))
// \hidden1|Add4~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~34 ),
	.sharein(\hidden1|Add4~35 ),
	.combout(),
	.sumout(\hidden1|Add4~37_sumout ),
	.cout(\hidden1|Add4~38 ),
	.shareout(\hidden1|Add4~39 ));
// synopsys translate_off
defparam \hidden1|Add4~37 .extended_lut = "off";
defparam \hidden1|Add4~37 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N54
cyclonev_lcell_comb \hidden1|Add4~41 (
// Equation(s):
// \hidden1|Add4~41_sumout  = SUM(( VCC ) + ( \hidden1|Add4~39  ) + ( \hidden1|Add4~38  ))
// \hidden1|Add4~42  = CARRY(( VCC ) + ( \hidden1|Add4~39  ) + ( \hidden1|Add4~38  ))
// \hidden1|Add4~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~38 ),
	.sharein(\hidden1|Add4~39 ),
	.combout(),
	.sumout(\hidden1|Add4~41_sumout ),
	.cout(\hidden1|Add4~42 ),
	.shareout(\hidden1|Add4~43 ));
// synopsys translate_off
defparam \hidden1|Add4~41 .extended_lut = "off";
defparam \hidden1|Add4~41 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N57
cyclonev_lcell_comb \hidden1|Add4~45 (
// Equation(s):
// \hidden1|Add4~45_sumout  = SUM(( VCC ) + ( \hidden1|Add4~43  ) + ( \hidden1|Add4~42  ))
// \hidden1|Add4~46  = CARRY(( VCC ) + ( \hidden1|Add4~43  ) + ( \hidden1|Add4~42  ))
// \hidden1|Add4~47  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~42 ),
	.sharein(\hidden1|Add4~43 ),
	.combout(),
	.sumout(\hidden1|Add4~45_sumout ),
	.cout(\hidden1|Add4~46 ),
	.shareout(\hidden1|Add4~47 ));
// synopsys translate_off
defparam \hidden1|Add4~45 .extended_lut = "off";
defparam \hidden1|Add4~45 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N0
cyclonev_lcell_comb \hidden1|Add4~9 (
// Equation(s):
// \hidden1|Add4~9_sumout  = SUM(( VCC ) + ( \hidden1|Add4~47  ) + ( \hidden1|Add4~46  ))
// \hidden1|Add4~10  = CARRY(( VCC ) + ( \hidden1|Add4~47  ) + ( \hidden1|Add4~46  ))
// \hidden1|Add4~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~46 ),
	.sharein(\hidden1|Add4~47 ),
	.combout(),
	.sumout(\hidden1|Add4~9_sumout ),
	.cout(\hidden1|Add4~10 ),
	.shareout(\hidden1|Add4~11 ));
// synopsys translate_off
defparam \hidden1|Add4~9 .extended_lut = "off";
defparam \hidden1|Add4~9 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N3
cyclonev_lcell_comb \hidden1|Add4~49 (
// Equation(s):
// \hidden1|Add4~49_sumout  = SUM(( VCC ) + ( \hidden1|Add4~11  ) + ( \hidden1|Add4~10  ))
// \hidden1|Add4~50  = CARRY(( VCC ) + ( \hidden1|Add4~11  ) + ( \hidden1|Add4~10  ))
// \hidden1|Add4~51  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~10 ),
	.sharein(\hidden1|Add4~11 ),
	.combout(),
	.sumout(\hidden1|Add4~49_sumout ),
	.cout(\hidden1|Add4~50 ),
	.shareout(\hidden1|Add4~51 ));
// synopsys translate_off
defparam \hidden1|Add4~49 .extended_lut = "off";
defparam \hidden1|Add4~49 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N6
cyclonev_lcell_comb \hidden1|Add4~53 (
// Equation(s):
// \hidden1|Add4~53_sumout  = SUM(( VCC ) + ( \hidden1|Add4~51  ) + ( \hidden1|Add4~50  ))
// \hidden1|Add4~54  = CARRY(( VCC ) + ( \hidden1|Add4~51  ) + ( \hidden1|Add4~50  ))
// \hidden1|Add4~55  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~50 ),
	.sharein(\hidden1|Add4~51 ),
	.combout(),
	.sumout(\hidden1|Add4~53_sumout ),
	.cout(\hidden1|Add4~54 ),
	.shareout(\hidden1|Add4~55 ));
// synopsys translate_off
defparam \hidden1|Add4~53 .extended_lut = "off";
defparam \hidden1|Add4~53 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N9
cyclonev_lcell_comb \hidden1|Add4~57 (
// Equation(s):
// \hidden1|Add4~57_sumout  = SUM(( VCC ) + ( \hidden1|Add4~55  ) + ( \hidden1|Add4~54  ))
// \hidden1|Add4~58  = CARRY(( VCC ) + ( \hidden1|Add4~55  ) + ( \hidden1|Add4~54  ))
// \hidden1|Add4~59  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~54 ),
	.sharein(\hidden1|Add4~55 ),
	.combout(),
	.sumout(\hidden1|Add4~57_sumout ),
	.cout(\hidden1|Add4~58 ),
	.shareout(\hidden1|Add4~59 ));
// synopsys translate_off
defparam \hidden1|Add4~57 .extended_lut = "off";
defparam \hidden1|Add4~57 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N12
cyclonev_lcell_comb \hidden1|Add4~61 (
// Equation(s):
// \hidden1|Add4~61_sumout  = SUM(( VCC ) + ( \hidden1|Add4~59  ) + ( \hidden1|Add4~58  ))
// \hidden1|Add4~62  = CARRY(( VCC ) + ( \hidden1|Add4~59  ) + ( \hidden1|Add4~58  ))
// \hidden1|Add4~63  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~58 ),
	.sharein(\hidden1|Add4~59 ),
	.combout(),
	.sumout(\hidden1|Add4~61_sumout ),
	.cout(\hidden1|Add4~62 ),
	.shareout(\hidden1|Add4~63 ));
// synopsys translate_off
defparam \hidden1|Add4~61 .extended_lut = "off";
defparam \hidden1|Add4~61 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N15
cyclonev_lcell_comb \hidden1|Add4~65 (
// Equation(s):
// \hidden1|Add4~65_sumout  = SUM(( VCC ) + ( \hidden1|Add4~63  ) + ( \hidden1|Add4~62  ))
// \hidden1|Add4~66  = CARRY(( VCC ) + ( \hidden1|Add4~63  ) + ( \hidden1|Add4~62  ))
// \hidden1|Add4~67  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~62 ),
	.sharein(\hidden1|Add4~63 ),
	.combout(),
	.sumout(\hidden1|Add4~65_sumout ),
	.cout(\hidden1|Add4~66 ),
	.shareout(\hidden1|Add4~67 ));
// synopsys translate_off
defparam \hidden1|Add4~65 .extended_lut = "off";
defparam \hidden1|Add4~65 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N18
cyclonev_lcell_comb \hidden1|Add4~13 (
// Equation(s):
// \hidden1|Add4~13_sumout  = SUM(( VCC ) + ( \hidden1|Add4~67  ) + ( \hidden1|Add4~66  ))
// \hidden1|Add4~14  = CARRY(( VCC ) + ( \hidden1|Add4~67  ) + ( \hidden1|Add4~66  ))
// \hidden1|Add4~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~66 ),
	.sharein(\hidden1|Add4~67 ),
	.combout(),
	.sumout(\hidden1|Add4~13_sumout ),
	.cout(\hidden1|Add4~14 ),
	.shareout(\hidden1|Add4~15 ));
// synopsys translate_off
defparam \hidden1|Add4~13 .extended_lut = "off";
defparam \hidden1|Add4~13 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N21
cyclonev_lcell_comb \hidden1|Add4~17 (
// Equation(s):
// \hidden1|Add4~17_sumout  = SUM(( VCC ) + ( \hidden1|Add4~15  ) + ( \hidden1|Add4~14  ))
// \hidden1|Add4~18  = CARRY(( VCC ) + ( \hidden1|Add4~15  ) + ( \hidden1|Add4~14  ))
// \hidden1|Add4~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~14 ),
	.sharein(\hidden1|Add4~15 ),
	.combout(),
	.sumout(\hidden1|Add4~17_sumout ),
	.cout(\hidden1|Add4~18 ),
	.shareout(\hidden1|Add4~19 ));
// synopsys translate_off
defparam \hidden1|Add4~17 .extended_lut = "off";
defparam \hidden1|Add4~17 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N24
cyclonev_lcell_comb \hidden1|Add4~21 (
// Equation(s):
// \hidden1|Add4~21_sumout  = SUM(( VCC ) + ( \hidden1|Add4~19  ) + ( \hidden1|Add4~18  ))
// \hidden1|Add4~22  = CARRY(( VCC ) + ( \hidden1|Add4~19  ) + ( \hidden1|Add4~18  ))
// \hidden1|Add4~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~18 ),
	.sharein(\hidden1|Add4~19 ),
	.combout(),
	.sumout(\hidden1|Add4~21_sumout ),
	.cout(\hidden1|Add4~22 ),
	.shareout(\hidden1|Add4~23 ));
// synopsys translate_off
defparam \hidden1|Add4~21 .extended_lut = "off";
defparam \hidden1|Add4~21 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N27
cyclonev_lcell_comb \hidden1|Add4~25 (
// Equation(s):
// \hidden1|Add4~25_sumout  = SUM(( VCC ) + ( \hidden1|Add4~23  ) + ( \hidden1|Add4~22  ))
// \hidden1|Add4~26  = CARRY(( VCC ) + ( \hidden1|Add4~23  ) + ( \hidden1|Add4~22  ))
// \hidden1|Add4~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~22 ),
	.sharein(\hidden1|Add4~23 ),
	.combout(),
	.sumout(\hidden1|Add4~25_sumout ),
	.cout(\hidden1|Add4~26 ),
	.shareout(\hidden1|Add4~27 ));
// synopsys translate_off
defparam \hidden1|Add4~25 .extended_lut = "off";
defparam \hidden1|Add4~25 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N30
cyclonev_lcell_comb \hidden1|Add4~29 (
// Equation(s):
// \hidden1|Add4~29_sumout  = SUM(( VCC ) + ( \hidden1|Add4~27  ) + ( \hidden1|Add4~26  ))
// \hidden1|Add4~30  = CARRY(( VCC ) + ( \hidden1|Add4~27  ) + ( \hidden1|Add4~26  ))
// \hidden1|Add4~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~26 ),
	.sharein(\hidden1|Add4~27 ),
	.combout(),
	.sumout(\hidden1|Add4~29_sumout ),
	.cout(\hidden1|Add4~30 ),
	.shareout(\hidden1|Add4~31 ));
// synopsys translate_off
defparam \hidden1|Add4~29 .extended_lut = "off";
defparam \hidden1|Add4~29 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N33
cyclonev_lcell_comb \hidden1|Add4~5 (
// Equation(s):
// \hidden1|Add4~5_sumout  = SUM(( VCC ) + ( \hidden1|Add4~31  ) + ( \hidden1|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add4~30 ),
	.sharein(\hidden1|Add4~31 ),
	.combout(),
	.sumout(\hidden1|Add4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|Add4~5 .extended_lut = "off";
defparam \hidden1|Add4~5 .lut_mask = 64'h000000000000FFFF;
defparam \hidden1|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N30
cyclonev_lcell_comb \hidden1|Add2~126 (
// Equation(s):
// \hidden1|Add2~126_cout  = CARRY(( !\hidden1|Mult1~8_resulta  $ (!\hidden1|Add4~125_sumout ) ) + ( !VCC ) + ( !VCC ))
// \hidden1|Add2~127  = SHARE((\hidden1|Mult1~8_resulta  & \hidden1|Add4~125_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden1|Mult1~8_resulta ),
	.datad(!\hidden1|Add4~125_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hidden1|Add2~126_cout ),
	.shareout(\hidden1|Add2~127 ));
// synopsys translate_off
defparam \hidden1|Add2~126 .extended_lut = "off";
defparam \hidden1|Add2~126 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden1|Add2~126 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N33
cyclonev_lcell_comb \hidden1|Add2~122 (
// Equation(s):
// \hidden1|Add2~122_cout  = CARRY(( !\hidden1|Mult1~9  $ (!\hidden1|Mult0~9  $ (\hidden1|Add4~121_sumout )) ) + ( \hidden1|Add2~127  ) + ( \hidden1|Add2~126_cout  ))
// \hidden1|Add2~123  = SHARE((!\hidden1|Mult1~9  & (\hidden1|Mult0~9  & \hidden1|Add4~121_sumout )) # (\hidden1|Mult1~9  & ((\hidden1|Add4~121_sumout ) # (\hidden1|Mult0~9 ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult1~9 ),
	.datac(!\hidden1|Mult0~9 ),
	.datad(!\hidden1|Add4~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~126_cout ),
	.sharein(\hidden1|Add2~127 ),
	.combout(),
	.sumout(),
	.cout(\hidden1|Add2~122_cout ),
	.shareout(\hidden1|Add2~123 ));
// synopsys translate_off
defparam \hidden1|Add2~122 .extended_lut = "off";
defparam \hidden1|Add2~122 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~122 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N36
cyclonev_lcell_comb \hidden1|Add2~69 (
// Equation(s):
// \hidden1|Add2~69_sumout  = SUM(( !\hidden1|Mult1~10  $ (!\hidden1|Mult0~10  $ (\hidden1|Add4~69_sumout )) ) + ( \hidden1|Add2~123  ) + ( \hidden1|Add2~122_cout  ))
// \hidden1|Add2~70  = CARRY(( !\hidden1|Mult1~10  $ (!\hidden1|Mult0~10  $ (\hidden1|Add4~69_sumout )) ) + ( \hidden1|Add2~123  ) + ( \hidden1|Add2~122_cout  ))
// \hidden1|Add2~71  = SHARE((!\hidden1|Mult1~10  & (\hidden1|Mult0~10  & \hidden1|Add4~69_sumout )) # (\hidden1|Mult1~10  & ((\hidden1|Add4~69_sumout ) # (\hidden1|Mult0~10 ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult1~10 ),
	.datac(!\hidden1|Mult0~10 ),
	.datad(!\hidden1|Add4~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~122_cout ),
	.sharein(\hidden1|Add2~123 ),
	.combout(),
	.sumout(\hidden1|Add2~69_sumout ),
	.cout(\hidden1|Add2~70 ),
	.shareout(\hidden1|Add2~71 ));
// synopsys translate_off
defparam \hidden1|Add2~69 .extended_lut = "off";
defparam \hidden1|Add2~69 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N39
cyclonev_lcell_comb \hidden1|Add2~73 (
// Equation(s):
// \hidden1|Add2~73_sumout  = SUM(( !\hidden1|Mult0~11  $ (!\hidden1|Mult1~11  $ (\hidden1|Add4~73_sumout )) ) + ( \hidden1|Add2~71  ) + ( \hidden1|Add2~70  ))
// \hidden1|Add2~74  = CARRY(( !\hidden1|Mult0~11  $ (!\hidden1|Mult1~11  $ (\hidden1|Add4~73_sumout )) ) + ( \hidden1|Add2~71  ) + ( \hidden1|Add2~70  ))
// \hidden1|Add2~75  = SHARE((!\hidden1|Mult0~11  & (\hidden1|Mult1~11  & \hidden1|Add4~73_sumout )) # (\hidden1|Mult0~11  & ((\hidden1|Add4~73_sumout ) # (\hidden1|Mult1~11 ))))

	.dataa(!\hidden1|Mult0~11 ),
	.datab(gnd),
	.datac(!\hidden1|Mult1~11 ),
	.datad(!\hidden1|Add4~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~70 ),
	.sharein(\hidden1|Add2~71 ),
	.combout(),
	.sumout(\hidden1|Add2~73_sumout ),
	.cout(\hidden1|Add2~74 ),
	.shareout(\hidden1|Add2~75 ));
// synopsys translate_off
defparam \hidden1|Add2~73 .extended_lut = "off";
defparam \hidden1|Add2~73 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~73 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N42
cyclonev_lcell_comb \hidden1|Add2~77 (
// Equation(s):
// \hidden1|Add2~77_sumout  = SUM(( !\hidden1|Add4~77_sumout  $ (!\hidden1|Mult1~12  $ (\hidden1|Mult0~12 )) ) + ( \hidden1|Add2~75  ) + ( \hidden1|Add2~74  ))
// \hidden1|Add2~78  = CARRY(( !\hidden1|Add4~77_sumout  $ (!\hidden1|Mult1~12  $ (\hidden1|Mult0~12 )) ) + ( \hidden1|Add2~75  ) + ( \hidden1|Add2~74  ))
// \hidden1|Add2~79  = SHARE((!\hidden1|Add4~77_sumout  & (\hidden1|Mult1~12  & \hidden1|Mult0~12 )) # (\hidden1|Add4~77_sumout  & ((\hidden1|Mult0~12 ) # (\hidden1|Mult1~12 ))))

	.dataa(gnd),
	.datab(!\hidden1|Add4~77_sumout ),
	.datac(!\hidden1|Mult1~12 ),
	.datad(!\hidden1|Mult0~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~74 ),
	.sharein(\hidden1|Add2~75 ),
	.combout(),
	.sumout(\hidden1|Add2~77_sumout ),
	.cout(\hidden1|Add2~78 ),
	.shareout(\hidden1|Add2~79 ));
// synopsys translate_off
defparam \hidden1|Add2~77 .extended_lut = "off";
defparam \hidden1|Add2~77 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N45
cyclonev_lcell_comb \hidden1|Add2~81 (
// Equation(s):
// \hidden1|Add2~81_sumout  = SUM(( !\hidden1|Mult1~13  $ (!\hidden1|Mult0~13  $ (\hidden1|Add4~81_sumout )) ) + ( \hidden1|Add2~79  ) + ( \hidden1|Add2~78  ))
// \hidden1|Add2~82  = CARRY(( !\hidden1|Mult1~13  $ (!\hidden1|Mult0~13  $ (\hidden1|Add4~81_sumout )) ) + ( \hidden1|Add2~79  ) + ( \hidden1|Add2~78  ))
// \hidden1|Add2~83  = SHARE((!\hidden1|Mult1~13  & (\hidden1|Mult0~13  & \hidden1|Add4~81_sumout )) # (\hidden1|Mult1~13  & ((\hidden1|Add4~81_sumout ) # (\hidden1|Mult0~13 ))))

	.dataa(!\hidden1|Mult1~13 ),
	.datab(gnd),
	.datac(!\hidden1|Mult0~13 ),
	.datad(!\hidden1|Add4~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~78 ),
	.sharein(\hidden1|Add2~79 ),
	.combout(),
	.sumout(\hidden1|Add2~81_sumout ),
	.cout(\hidden1|Add2~82 ),
	.shareout(\hidden1|Add2~83 ));
// synopsys translate_off
defparam \hidden1|Add2~81 .extended_lut = "off";
defparam \hidden1|Add2~81 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~81 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N48
cyclonev_lcell_comb \hidden1|Add2~85 (
// Equation(s):
// \hidden1|Add2~85_sumout  = SUM(( !\hidden1|Add4~85_sumout  $ (!\hidden1|Mult0~14  $ (\hidden1|Mult1~14 )) ) + ( \hidden1|Add2~83  ) + ( \hidden1|Add2~82  ))
// \hidden1|Add2~86  = CARRY(( !\hidden1|Add4~85_sumout  $ (!\hidden1|Mult0~14  $ (\hidden1|Mult1~14 )) ) + ( \hidden1|Add2~83  ) + ( \hidden1|Add2~82  ))
// \hidden1|Add2~87  = SHARE((!\hidden1|Add4~85_sumout  & (\hidden1|Mult0~14  & \hidden1|Mult1~14 )) # (\hidden1|Add4~85_sumout  & ((\hidden1|Mult1~14 ) # (\hidden1|Mult0~14 ))))

	.dataa(gnd),
	.datab(!\hidden1|Add4~85_sumout ),
	.datac(!\hidden1|Mult0~14 ),
	.datad(!\hidden1|Mult1~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~82 ),
	.sharein(\hidden1|Add2~83 ),
	.combout(),
	.sumout(\hidden1|Add2~85_sumout ),
	.cout(\hidden1|Add2~86 ),
	.shareout(\hidden1|Add2~87 ));
// synopsys translate_off
defparam \hidden1|Add2~85 .extended_lut = "off";
defparam \hidden1|Add2~85 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N51
cyclonev_lcell_comb \hidden1|Add2~89 (
// Equation(s):
// \hidden1|Add2~89_sumout  = SUM(( !\hidden1|Add4~89_sumout  $ (!\hidden1|Mult1~15  $ (\hidden1|Mult0~15 )) ) + ( \hidden1|Add2~87  ) + ( \hidden1|Add2~86  ))
// \hidden1|Add2~90  = CARRY(( !\hidden1|Add4~89_sumout  $ (!\hidden1|Mult1~15  $ (\hidden1|Mult0~15 )) ) + ( \hidden1|Add2~87  ) + ( \hidden1|Add2~86  ))
// \hidden1|Add2~91  = SHARE((!\hidden1|Add4~89_sumout  & (\hidden1|Mult1~15  & \hidden1|Mult0~15 )) # (\hidden1|Add4~89_sumout  & ((\hidden1|Mult0~15 ) # (\hidden1|Mult1~15 ))))

	.dataa(!\hidden1|Add4~89_sumout ),
	.datab(gnd),
	.datac(!\hidden1|Mult1~15 ),
	.datad(!\hidden1|Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~86 ),
	.sharein(\hidden1|Add2~87 ),
	.combout(),
	.sumout(\hidden1|Add2~89_sumout ),
	.cout(\hidden1|Add2~90 ),
	.shareout(\hidden1|Add2~91 ));
// synopsys translate_off
defparam \hidden1|Add2~89 .extended_lut = "off";
defparam \hidden1|Add2~89 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~89 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N54
cyclonev_lcell_comb \hidden1|Add2~93 (
// Equation(s):
// \hidden1|Add2~93_sumout  = SUM(( !\hidden1|Add4~93_sumout  $ (!\hidden1|Mult0~16  $ (\hidden1|Mult1~16 )) ) + ( \hidden1|Add2~91  ) + ( \hidden1|Add2~90  ))
// \hidden1|Add2~94  = CARRY(( !\hidden1|Add4~93_sumout  $ (!\hidden1|Mult0~16  $ (\hidden1|Mult1~16 )) ) + ( \hidden1|Add2~91  ) + ( \hidden1|Add2~90  ))
// \hidden1|Add2~95  = SHARE((!\hidden1|Add4~93_sumout  & (\hidden1|Mult0~16  & \hidden1|Mult1~16 )) # (\hidden1|Add4~93_sumout  & ((\hidden1|Mult1~16 ) # (\hidden1|Mult0~16 ))))

	.dataa(gnd),
	.datab(!\hidden1|Add4~93_sumout ),
	.datac(!\hidden1|Mult0~16 ),
	.datad(!\hidden1|Mult1~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~90 ),
	.sharein(\hidden1|Add2~91 ),
	.combout(),
	.sumout(\hidden1|Add2~93_sumout ),
	.cout(\hidden1|Add2~94 ),
	.shareout(\hidden1|Add2~95 ));
// synopsys translate_off
defparam \hidden1|Add2~93 .extended_lut = "off";
defparam \hidden1|Add2~93 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~93 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N57
cyclonev_lcell_comb \hidden1|Add2~97 (
// Equation(s):
// \hidden1|Add2~97_sumout  = SUM(( !\hidden1|Mult1~17  $ (!\hidden1|Mult0~17  $ (\hidden1|Add4~97_sumout )) ) + ( \hidden1|Add2~95  ) + ( \hidden1|Add2~94  ))
// \hidden1|Add2~98  = CARRY(( !\hidden1|Mult1~17  $ (!\hidden1|Mult0~17  $ (\hidden1|Add4~97_sumout )) ) + ( \hidden1|Add2~95  ) + ( \hidden1|Add2~94  ))
// \hidden1|Add2~99  = SHARE((!\hidden1|Mult1~17  & (\hidden1|Mult0~17  & \hidden1|Add4~97_sumout )) # (\hidden1|Mult1~17  & ((\hidden1|Add4~97_sumout ) # (\hidden1|Mult0~17 ))))

	.dataa(!\hidden1|Mult1~17 ),
	.datab(gnd),
	.datac(!\hidden1|Mult0~17 ),
	.datad(!\hidden1|Add4~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~94 ),
	.sharein(\hidden1|Add2~95 ),
	.combout(),
	.sumout(\hidden1|Add2~97_sumout ),
	.cout(\hidden1|Add2~98 ),
	.shareout(\hidden1|Add2~99 ));
// synopsys translate_off
defparam \hidden1|Add2~97 .extended_lut = "off";
defparam \hidden1|Add2~97 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~97 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N0
cyclonev_lcell_comb \hidden1|Add2~101 (
// Equation(s):
// \hidden1|Add2~101_sumout  = SUM(( !\hidden1|Mult0~18  $ (!\hidden1|Mult1~18  $ (\hidden1|Add4~101_sumout )) ) + ( \hidden1|Add2~99  ) + ( \hidden1|Add2~98  ))
// \hidden1|Add2~102  = CARRY(( !\hidden1|Mult0~18  $ (!\hidden1|Mult1~18  $ (\hidden1|Add4~101_sumout )) ) + ( \hidden1|Add2~99  ) + ( \hidden1|Add2~98  ))
// \hidden1|Add2~103  = SHARE((!\hidden1|Mult0~18  & (\hidden1|Mult1~18  & \hidden1|Add4~101_sumout )) # (\hidden1|Mult0~18  & ((\hidden1|Add4~101_sumout ) # (\hidden1|Mult1~18 ))))

	.dataa(!\hidden1|Mult0~18 ),
	.datab(gnd),
	.datac(!\hidden1|Mult1~18 ),
	.datad(!\hidden1|Add4~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~98 ),
	.sharein(\hidden1|Add2~99 ),
	.combout(),
	.sumout(\hidden1|Add2~101_sumout ),
	.cout(\hidden1|Add2~102 ),
	.shareout(\hidden1|Add2~103 ));
// synopsys translate_off
defparam \hidden1|Add2~101 .extended_lut = "off";
defparam \hidden1|Add2~101 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~101 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N3
cyclonev_lcell_comb \hidden1|Add2~105 (
// Equation(s):
// \hidden1|Add2~105_sumout  = SUM(( !\hidden1|Mult0~19  $ (!\hidden1|Mult1~19  $ (\hidden1|Add4~105_sumout )) ) + ( \hidden1|Add2~103  ) + ( \hidden1|Add2~102  ))
// \hidden1|Add2~106  = CARRY(( !\hidden1|Mult0~19  $ (!\hidden1|Mult1~19  $ (\hidden1|Add4~105_sumout )) ) + ( \hidden1|Add2~103  ) + ( \hidden1|Add2~102  ))
// \hidden1|Add2~107  = SHARE((!\hidden1|Mult0~19  & (\hidden1|Mult1~19  & \hidden1|Add4~105_sumout )) # (\hidden1|Mult0~19  & ((\hidden1|Add4~105_sumout ) # (\hidden1|Mult1~19 ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult0~19 ),
	.datac(!\hidden1|Mult1~19 ),
	.datad(!\hidden1|Add4~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~102 ),
	.sharein(\hidden1|Add2~103 ),
	.combout(),
	.sumout(\hidden1|Add2~105_sumout ),
	.cout(\hidden1|Add2~106 ),
	.shareout(\hidden1|Add2~107 ));
// synopsys translate_off
defparam \hidden1|Add2~105 .extended_lut = "off";
defparam \hidden1|Add2~105 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~105 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N6
cyclonev_lcell_comb \hidden1|Add2~109 (
// Equation(s):
// \hidden1|Add2~109_sumout  = SUM(( !\hidden1|Mult1~20  $ (!\hidden1|Mult0~20  $ (\hidden1|Add4~109_sumout )) ) + ( \hidden1|Add2~107  ) + ( \hidden1|Add2~106  ))
// \hidden1|Add2~110  = CARRY(( !\hidden1|Mult1~20  $ (!\hidden1|Mult0~20  $ (\hidden1|Add4~109_sumout )) ) + ( \hidden1|Add2~107  ) + ( \hidden1|Add2~106  ))
// \hidden1|Add2~111  = SHARE((!\hidden1|Mult1~20  & (\hidden1|Mult0~20  & \hidden1|Add4~109_sumout )) # (\hidden1|Mult1~20  & ((\hidden1|Add4~109_sumout ) # (\hidden1|Mult0~20 ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult1~20 ),
	.datac(!\hidden1|Mult0~20 ),
	.datad(!\hidden1|Add4~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~106 ),
	.sharein(\hidden1|Add2~107 ),
	.combout(),
	.sumout(\hidden1|Add2~109_sumout ),
	.cout(\hidden1|Add2~110 ),
	.shareout(\hidden1|Add2~111 ));
// synopsys translate_off
defparam \hidden1|Add2~109 .extended_lut = "off";
defparam \hidden1|Add2~109 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~109 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N9
cyclonev_lcell_comb \hidden1|Add2~113 (
// Equation(s):
// \hidden1|Add2~113_sumout  = SUM(( !\hidden1|Mult1~21  $ (!\hidden1|Add4~113_sumout  $ (\hidden1|Mult0~21 )) ) + ( \hidden1|Add2~111  ) + ( \hidden1|Add2~110  ))
// \hidden1|Add2~114  = CARRY(( !\hidden1|Mult1~21  $ (!\hidden1|Add4~113_sumout  $ (\hidden1|Mult0~21 )) ) + ( \hidden1|Add2~111  ) + ( \hidden1|Add2~110  ))
// \hidden1|Add2~115  = SHARE((!\hidden1|Mult1~21  & (\hidden1|Add4~113_sumout  & \hidden1|Mult0~21 )) # (\hidden1|Mult1~21  & ((\hidden1|Mult0~21 ) # (\hidden1|Add4~113_sumout ))))

	.dataa(!\hidden1|Mult1~21 ),
	.datab(gnd),
	.datac(!\hidden1|Add4~113_sumout ),
	.datad(!\hidden1|Mult0~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~110 ),
	.sharein(\hidden1|Add2~111 ),
	.combout(),
	.sumout(\hidden1|Add2~113_sumout ),
	.cout(\hidden1|Add2~114 ),
	.shareout(\hidden1|Add2~115 ));
// synopsys translate_off
defparam \hidden1|Add2~113 .extended_lut = "off";
defparam \hidden1|Add2~113 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~113 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N12
cyclonev_lcell_comb \hidden1|Add2~117 (
// Equation(s):
// \hidden1|Add2~117_sumout  = SUM(( !\hidden1|Mult0~22  $ (!\hidden1|Mult1~22  $ (\hidden1|Add4~117_sumout )) ) + ( \hidden1|Add2~115  ) + ( \hidden1|Add2~114  ))
// \hidden1|Add2~118  = CARRY(( !\hidden1|Mult0~22  $ (!\hidden1|Mult1~22  $ (\hidden1|Add4~117_sumout )) ) + ( \hidden1|Add2~115  ) + ( \hidden1|Add2~114  ))
// \hidden1|Add2~119  = SHARE((!\hidden1|Mult0~22  & (\hidden1|Mult1~22  & \hidden1|Add4~117_sumout )) # (\hidden1|Mult0~22  & ((\hidden1|Add4~117_sumout ) # (\hidden1|Mult1~22 ))))

	.dataa(!\hidden1|Mult0~22 ),
	.datab(gnd),
	.datac(!\hidden1|Mult1~22 ),
	.datad(!\hidden1|Add4~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~114 ),
	.sharein(\hidden1|Add2~115 ),
	.combout(),
	.sumout(\hidden1|Add2~117_sumout ),
	.cout(\hidden1|Add2~118 ),
	.shareout(\hidden1|Add2~119 ));
// synopsys translate_off
defparam \hidden1|Add2~117 .extended_lut = "off";
defparam \hidden1|Add2~117 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~117 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N15
cyclonev_lcell_comb \hidden1|Add2~1 (
// Equation(s):
// \hidden1|Add2~1_sumout  = SUM(( !\hidden1|Mult1~23  $ (!\hidden1|Mult0~23  $ (\hidden1|Add4~1_sumout )) ) + ( \hidden1|Add2~119  ) + ( \hidden1|Add2~118  ))
// \hidden1|Add2~2  = CARRY(( !\hidden1|Mult1~23  $ (!\hidden1|Mult0~23  $ (\hidden1|Add4~1_sumout )) ) + ( \hidden1|Add2~119  ) + ( \hidden1|Add2~118  ))
// \hidden1|Add2~3  = SHARE((!\hidden1|Mult1~23  & (\hidden1|Mult0~23  & \hidden1|Add4~1_sumout )) # (\hidden1|Mult1~23  & ((\hidden1|Add4~1_sumout ) # (\hidden1|Mult0~23 ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult1~23 ),
	.datac(!\hidden1|Mult0~23 ),
	.datad(!\hidden1|Add4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~118 ),
	.sharein(\hidden1|Add2~119 ),
	.combout(),
	.sumout(\hidden1|Add2~1_sumout ),
	.cout(\hidden1|Add2~2 ),
	.shareout(\hidden1|Add2~3 ));
// synopsys translate_off
defparam \hidden1|Add2~1 .extended_lut = "off";
defparam \hidden1|Add2~1 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N18
cyclonev_lcell_comb \hidden1|Add2~33 (
// Equation(s):
// \hidden1|Add2~33_sumout  = SUM(( !\hidden1|Mult0~24  $ (!\hidden1|Mult1~24  $ (\hidden1|Add4~33_sumout )) ) + ( \hidden1|Add2~3  ) + ( \hidden1|Add2~2  ))
// \hidden1|Add2~34  = CARRY(( !\hidden1|Mult0~24  $ (!\hidden1|Mult1~24  $ (\hidden1|Add4~33_sumout )) ) + ( \hidden1|Add2~3  ) + ( \hidden1|Add2~2  ))
// \hidden1|Add2~35  = SHARE((!\hidden1|Mult0~24  & (\hidden1|Mult1~24  & \hidden1|Add4~33_sumout )) # (\hidden1|Mult0~24  & ((\hidden1|Add4~33_sumout ) # (\hidden1|Mult1~24 ))))

	.dataa(!\hidden1|Mult0~24 ),
	.datab(gnd),
	.datac(!\hidden1|Mult1~24 ),
	.datad(!\hidden1|Add4~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~2 ),
	.sharein(\hidden1|Add2~3 ),
	.combout(),
	.sumout(\hidden1|Add2~33_sumout ),
	.cout(\hidden1|Add2~34 ),
	.shareout(\hidden1|Add2~35 ));
// synopsys translate_off
defparam \hidden1|Add2~33 .extended_lut = "off";
defparam \hidden1|Add2~33 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N21
cyclonev_lcell_comb \hidden1|Add2~37 (
// Equation(s):
// \hidden1|Add2~37_sumout  = SUM(( !\hidden1|Mult1~25  $ (!\hidden1|Add4~37_sumout  $ (\hidden1|Mult0~25 )) ) + ( \hidden1|Add2~35  ) + ( \hidden1|Add2~34  ))
// \hidden1|Add2~38  = CARRY(( !\hidden1|Mult1~25  $ (!\hidden1|Add4~37_sumout  $ (\hidden1|Mult0~25 )) ) + ( \hidden1|Add2~35  ) + ( \hidden1|Add2~34  ))
// \hidden1|Add2~39  = SHARE((!\hidden1|Mult1~25  & (\hidden1|Add4~37_sumout  & \hidden1|Mult0~25 )) # (\hidden1|Mult1~25  & ((\hidden1|Mult0~25 ) # (\hidden1|Add4~37_sumout ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult1~25 ),
	.datac(!\hidden1|Add4~37_sumout ),
	.datad(!\hidden1|Mult0~25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~34 ),
	.sharein(\hidden1|Add2~35 ),
	.combout(),
	.sumout(\hidden1|Add2~37_sumout ),
	.cout(\hidden1|Add2~38 ),
	.shareout(\hidden1|Add2~39 ));
// synopsys translate_off
defparam \hidden1|Add2~37 .extended_lut = "off";
defparam \hidden1|Add2~37 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N24
cyclonev_lcell_comb \hidden1|Add2~41 (
// Equation(s):
// \hidden1|Add2~41_sumout  = SUM(( !\hidden1|Mult0~mult_hlmac_resulta  $ (!\hidden1|Add4~41_sumout  $ (\hidden1|Mult1~mult_hlmac_resulta )) ) + ( \hidden1|Add2~39  ) + ( \hidden1|Add2~38  ))
// \hidden1|Add2~42  = CARRY(( !\hidden1|Mult0~mult_hlmac_resulta  $ (!\hidden1|Add4~41_sumout  $ (\hidden1|Mult1~mult_hlmac_resulta )) ) + ( \hidden1|Add2~39  ) + ( \hidden1|Add2~38  ))
// \hidden1|Add2~43  = SHARE((!\hidden1|Mult0~mult_hlmac_resulta  & (\hidden1|Add4~41_sumout  & \hidden1|Mult1~mult_hlmac_resulta )) # (\hidden1|Mult0~mult_hlmac_resulta  & ((\hidden1|Mult1~mult_hlmac_resulta ) # (\hidden1|Add4~41_sumout ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult0~mult_hlmac_resulta ),
	.datac(!\hidden1|Add4~41_sumout ),
	.datad(!\hidden1|Mult1~mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~38 ),
	.sharein(\hidden1|Add2~39 ),
	.combout(),
	.sumout(\hidden1|Add2~41_sumout ),
	.cout(\hidden1|Add2~42 ),
	.shareout(\hidden1|Add2~43 ));
// synopsys translate_off
defparam \hidden1|Add2~41 .extended_lut = "off";
defparam \hidden1|Add2~41 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N27
cyclonev_lcell_comb \hidden1|Add2~45 (
// Equation(s):
// \hidden1|Add2~45_sumout  = SUM(( !\hidden1|Mult0~657  $ (!\hidden1|Add4~45_sumout  $ (\hidden1|Mult1~657 )) ) + ( \hidden1|Add2~43  ) + ( \hidden1|Add2~42  ))
// \hidden1|Add2~46  = CARRY(( !\hidden1|Mult0~657  $ (!\hidden1|Add4~45_sumout  $ (\hidden1|Mult1~657 )) ) + ( \hidden1|Add2~43  ) + ( \hidden1|Add2~42  ))
// \hidden1|Add2~47  = SHARE((!\hidden1|Mult0~657  & (\hidden1|Add4~45_sumout  & \hidden1|Mult1~657 )) # (\hidden1|Mult0~657  & ((\hidden1|Mult1~657 ) # (\hidden1|Add4~45_sumout ))))

	.dataa(!\hidden1|Mult0~657 ),
	.datab(gnd),
	.datac(!\hidden1|Add4~45_sumout ),
	.datad(!\hidden1|Mult1~657 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~42 ),
	.sharein(\hidden1|Add2~43 ),
	.combout(),
	.sumout(\hidden1|Add2~45_sumout ),
	.cout(\hidden1|Add2~46 ),
	.shareout(\hidden1|Add2~47 ));
// synopsys translate_off
defparam \hidden1|Add2~45 .extended_lut = "off";
defparam \hidden1|Add2~45 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N0
cyclonev_lcell_comb \hidden1|Add2~9 (
// Equation(s):
// \hidden1|Add2~9_sumout  = SUM(( !\hidden1|Mult1~658  $ (!\hidden1|Mult0~658  $ (\hidden1|Add4~9_sumout )) ) + ( \hidden1|Add2~47  ) + ( \hidden1|Add2~46  ))
// \hidden1|Add2~10  = CARRY(( !\hidden1|Mult1~658  $ (!\hidden1|Mult0~658  $ (\hidden1|Add4~9_sumout )) ) + ( \hidden1|Add2~47  ) + ( \hidden1|Add2~46  ))
// \hidden1|Add2~11  = SHARE((!\hidden1|Mult1~658  & (\hidden1|Mult0~658  & \hidden1|Add4~9_sumout )) # (\hidden1|Mult1~658  & ((\hidden1|Add4~9_sumout ) # (\hidden1|Mult0~658 ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult1~658 ),
	.datac(!\hidden1|Mult0~658 ),
	.datad(!\hidden1|Add4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~46 ),
	.sharein(\hidden1|Add2~47 ),
	.combout(),
	.sumout(\hidden1|Add2~9_sumout ),
	.cout(\hidden1|Add2~10 ),
	.shareout(\hidden1|Add2~11 ));
// synopsys translate_off
defparam \hidden1|Add2~9 .extended_lut = "off";
defparam \hidden1|Add2~9 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N3
cyclonev_lcell_comb \hidden1|Add2~49 (
// Equation(s):
// \hidden1|Add2~49_sumout  = SUM(( !\hidden1|Mult0~659  $ (!\hidden1|Mult1~659  $ (\hidden1|Add4~49_sumout )) ) + ( \hidden1|Add2~11  ) + ( \hidden1|Add2~10  ))
// \hidden1|Add2~50  = CARRY(( !\hidden1|Mult0~659  $ (!\hidden1|Mult1~659  $ (\hidden1|Add4~49_sumout )) ) + ( \hidden1|Add2~11  ) + ( \hidden1|Add2~10  ))
// \hidden1|Add2~51  = SHARE((!\hidden1|Mult0~659  & (\hidden1|Mult1~659  & \hidden1|Add4~49_sumout )) # (\hidden1|Mult0~659  & ((\hidden1|Add4~49_sumout ) # (\hidden1|Mult1~659 ))))

	.dataa(!\hidden1|Mult0~659 ),
	.datab(gnd),
	.datac(!\hidden1|Mult1~659 ),
	.datad(!\hidden1|Add4~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~10 ),
	.sharein(\hidden1|Add2~11 ),
	.combout(),
	.sumout(\hidden1|Add2~49_sumout ),
	.cout(\hidden1|Add2~50 ),
	.shareout(\hidden1|Add2~51 ));
// synopsys translate_off
defparam \hidden1|Add2~49 .extended_lut = "off";
defparam \hidden1|Add2~49 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N6
cyclonev_lcell_comb \hidden1|Add2~53 (
// Equation(s):
// \hidden1|Add2~53_sumout  = SUM(( !\hidden1|Mult0~660  $ (!\hidden1|Add4~53_sumout  $ (\hidden1|Mult1~660 )) ) + ( \hidden1|Add2~51  ) + ( \hidden1|Add2~50  ))
// \hidden1|Add2~54  = CARRY(( !\hidden1|Mult0~660  $ (!\hidden1|Add4~53_sumout  $ (\hidden1|Mult1~660 )) ) + ( \hidden1|Add2~51  ) + ( \hidden1|Add2~50  ))
// \hidden1|Add2~55  = SHARE((!\hidden1|Mult0~660  & (\hidden1|Add4~53_sumout  & \hidden1|Mult1~660 )) # (\hidden1|Mult0~660  & ((\hidden1|Mult1~660 ) # (\hidden1|Add4~53_sumout ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult0~660 ),
	.datac(!\hidden1|Add4~53_sumout ),
	.datad(!\hidden1|Mult1~660 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~50 ),
	.sharein(\hidden1|Add2~51 ),
	.combout(),
	.sumout(\hidden1|Add2~53_sumout ),
	.cout(\hidden1|Add2~54 ),
	.shareout(\hidden1|Add2~55 ));
// synopsys translate_off
defparam \hidden1|Add2~53 .extended_lut = "off";
defparam \hidden1|Add2~53 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N9
cyclonev_lcell_comb \hidden1|Add2~57 (
// Equation(s):
// \hidden1|Add2~57_sumout  = SUM(( !\hidden1|Mult1~661  $ (!\hidden1|Mult0~661  $ (\hidden1|Add4~57_sumout )) ) + ( \hidden1|Add2~55  ) + ( \hidden1|Add2~54  ))
// \hidden1|Add2~58  = CARRY(( !\hidden1|Mult1~661  $ (!\hidden1|Mult0~661  $ (\hidden1|Add4~57_sumout )) ) + ( \hidden1|Add2~55  ) + ( \hidden1|Add2~54  ))
// \hidden1|Add2~59  = SHARE((!\hidden1|Mult1~661  & (\hidden1|Mult0~661  & \hidden1|Add4~57_sumout )) # (\hidden1|Mult1~661  & ((\hidden1|Add4~57_sumout ) # (\hidden1|Mult0~661 ))))

	.dataa(!\hidden1|Mult1~661 ),
	.datab(gnd),
	.datac(!\hidden1|Mult0~661 ),
	.datad(!\hidden1|Add4~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~54 ),
	.sharein(\hidden1|Add2~55 ),
	.combout(),
	.sumout(\hidden1|Add2~57_sumout ),
	.cout(\hidden1|Add2~58 ),
	.shareout(\hidden1|Add2~59 ));
// synopsys translate_off
defparam \hidden1|Add2~57 .extended_lut = "off";
defparam \hidden1|Add2~57 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N12
cyclonev_lcell_comb \hidden1|Add2~61 (
// Equation(s):
// \hidden1|Add2~61_sumout  = SUM(( !\hidden1|Mult1~662  $ (!\hidden1|Add4~61_sumout  $ (\hidden1|Mult0~662 )) ) + ( \hidden1|Add2~59  ) + ( \hidden1|Add2~58  ))
// \hidden1|Add2~62  = CARRY(( !\hidden1|Mult1~662  $ (!\hidden1|Add4~61_sumout  $ (\hidden1|Mult0~662 )) ) + ( \hidden1|Add2~59  ) + ( \hidden1|Add2~58  ))
// \hidden1|Add2~63  = SHARE((!\hidden1|Mult1~662  & (\hidden1|Add4~61_sumout  & \hidden1|Mult0~662 )) # (\hidden1|Mult1~662  & ((\hidden1|Mult0~662 ) # (\hidden1|Add4~61_sumout ))))

	.dataa(!\hidden1|Mult1~662 ),
	.datab(gnd),
	.datac(!\hidden1|Add4~61_sumout ),
	.datad(!\hidden1|Mult0~662 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~58 ),
	.sharein(\hidden1|Add2~59 ),
	.combout(),
	.sumout(\hidden1|Add2~61_sumout ),
	.cout(\hidden1|Add2~62 ),
	.shareout(\hidden1|Add2~63 ));
// synopsys translate_off
defparam \hidden1|Add2~61 .extended_lut = "off";
defparam \hidden1|Add2~61 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N15
cyclonev_lcell_comb \hidden1|Add2~65 (
// Equation(s):
// \hidden1|Add2~65_sumout  = SUM(( !\hidden1|Mult1~663  $ (!\hidden1|Add4~65_sumout  $ (\hidden1|Mult0~663 )) ) + ( \hidden1|Add2~63  ) + ( \hidden1|Add2~62  ))
// \hidden1|Add2~66  = CARRY(( !\hidden1|Mult1~663  $ (!\hidden1|Add4~65_sumout  $ (\hidden1|Mult0~663 )) ) + ( \hidden1|Add2~63  ) + ( \hidden1|Add2~62  ))
// \hidden1|Add2~67  = SHARE((!\hidden1|Mult1~663  & (\hidden1|Add4~65_sumout  & \hidden1|Mult0~663 )) # (\hidden1|Mult1~663  & ((\hidden1|Mult0~663 ) # (\hidden1|Add4~65_sumout ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult1~663 ),
	.datac(!\hidden1|Add4~65_sumout ),
	.datad(!\hidden1|Mult0~663 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~62 ),
	.sharein(\hidden1|Add2~63 ),
	.combout(),
	.sumout(\hidden1|Add2~65_sumout ),
	.cout(\hidden1|Add2~66 ),
	.shareout(\hidden1|Add2~67 ));
// synopsys translate_off
defparam \hidden1|Add2~65 .extended_lut = "off";
defparam \hidden1|Add2~65 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N18
cyclonev_lcell_comb \hidden1|Add2~13 (
// Equation(s):
// \hidden1|Add2~13_sumout  = SUM(( !\hidden1|Mult0~664  $ (!\hidden1|Mult1~664  $ (\hidden1|Add4~13_sumout )) ) + ( \hidden1|Add2~67  ) + ( \hidden1|Add2~66  ))
// \hidden1|Add2~14  = CARRY(( !\hidden1|Mult0~664  $ (!\hidden1|Mult1~664  $ (\hidden1|Add4~13_sumout )) ) + ( \hidden1|Add2~67  ) + ( \hidden1|Add2~66  ))
// \hidden1|Add2~15  = SHARE((!\hidden1|Mult0~664  & (\hidden1|Mult1~664  & \hidden1|Add4~13_sumout )) # (\hidden1|Mult0~664  & ((\hidden1|Add4~13_sumout ) # (\hidden1|Mult1~664 ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult0~664 ),
	.datac(!\hidden1|Mult1~664 ),
	.datad(!\hidden1|Add4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~66 ),
	.sharein(\hidden1|Add2~67 ),
	.combout(),
	.sumout(\hidden1|Add2~13_sumout ),
	.cout(\hidden1|Add2~14 ),
	.shareout(\hidden1|Add2~15 ));
// synopsys translate_off
defparam \hidden1|Add2~13 .extended_lut = "off";
defparam \hidden1|Add2~13 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N21
cyclonev_lcell_comb \hidden1|Add2~17 (
// Equation(s):
// \hidden1|Add2~17_sumout  = SUM(( !\hidden1|Mult0~665  $ (!\hidden1|Add4~17_sumout  $ (\hidden1|Mult1~665 )) ) + ( \hidden1|Add2~15  ) + ( \hidden1|Add2~14  ))
// \hidden1|Add2~18  = CARRY(( !\hidden1|Mult0~665  $ (!\hidden1|Add4~17_sumout  $ (\hidden1|Mult1~665 )) ) + ( \hidden1|Add2~15  ) + ( \hidden1|Add2~14  ))
// \hidden1|Add2~19  = SHARE((!\hidden1|Mult0~665  & (\hidden1|Add4~17_sumout  & \hidden1|Mult1~665 )) # (\hidden1|Mult0~665  & ((\hidden1|Mult1~665 ) # (\hidden1|Add4~17_sumout ))))

	.dataa(!\hidden1|Mult0~665 ),
	.datab(gnd),
	.datac(!\hidden1|Add4~17_sumout ),
	.datad(!\hidden1|Mult1~665 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~14 ),
	.sharein(\hidden1|Add2~15 ),
	.combout(),
	.sumout(\hidden1|Add2~17_sumout ),
	.cout(\hidden1|Add2~18 ),
	.shareout(\hidden1|Add2~19 ));
// synopsys translate_off
defparam \hidden1|Add2~17 .extended_lut = "off";
defparam \hidden1|Add2~17 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N24
cyclonev_lcell_comb \hidden1|Add2~21 (
// Equation(s):
// \hidden1|Add2~21_sumout  = SUM(( !\hidden1|Mult1~666  $ (!\hidden1|Mult0~666  $ (\hidden1|Add4~21_sumout )) ) + ( \hidden1|Add2~19  ) + ( \hidden1|Add2~18  ))
// \hidden1|Add2~22  = CARRY(( !\hidden1|Mult1~666  $ (!\hidden1|Mult0~666  $ (\hidden1|Add4~21_sumout )) ) + ( \hidden1|Add2~19  ) + ( \hidden1|Add2~18  ))
// \hidden1|Add2~23  = SHARE((!\hidden1|Mult1~666  & (\hidden1|Mult0~666  & \hidden1|Add4~21_sumout )) # (\hidden1|Mult1~666  & ((\hidden1|Add4~21_sumout ) # (\hidden1|Mult0~666 ))))

	.dataa(!\hidden1|Mult1~666 ),
	.datab(gnd),
	.datac(!\hidden1|Mult0~666 ),
	.datad(!\hidden1|Add4~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~18 ),
	.sharein(\hidden1|Add2~19 ),
	.combout(),
	.sumout(\hidden1|Add2~21_sumout ),
	.cout(\hidden1|Add2~22 ),
	.shareout(\hidden1|Add2~23 ));
// synopsys translate_off
defparam \hidden1|Add2~21 .extended_lut = "off";
defparam \hidden1|Add2~21 .lut_mask = 64'h0000055F00005AA5;
defparam \hidden1|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N27
cyclonev_lcell_comb \hidden1|Add2~25 (
// Equation(s):
// \hidden1|Add2~25_sumout  = SUM(( !\hidden1|Mult1~667  $ (!\hidden1|Add4~25_sumout  $ (\hidden1|Mult0~667 )) ) + ( \hidden1|Add2~23  ) + ( \hidden1|Add2~22  ))
// \hidden1|Add2~26  = CARRY(( !\hidden1|Mult1~667  $ (!\hidden1|Add4~25_sumout  $ (\hidden1|Mult0~667 )) ) + ( \hidden1|Add2~23  ) + ( \hidden1|Add2~22  ))
// \hidden1|Add2~27  = SHARE((!\hidden1|Mult1~667  & (\hidden1|Add4~25_sumout  & \hidden1|Mult0~667 )) # (\hidden1|Mult1~667  & ((\hidden1|Mult0~667 ) # (\hidden1|Add4~25_sumout ))))

	.dataa(gnd),
	.datab(!\hidden1|Mult1~667 ),
	.datac(!\hidden1|Add4~25_sumout ),
	.datad(!\hidden1|Mult0~667 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~22 ),
	.sharein(\hidden1|Add2~23 ),
	.combout(),
	.sumout(\hidden1|Add2~25_sumout ),
	.cout(\hidden1|Add2~26 ),
	.shareout(\hidden1|Add2~27 ));
// synopsys translate_off
defparam \hidden1|Add2~25 .extended_lut = "off";
defparam \hidden1|Add2~25 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N30
cyclonev_lcell_comb \hidden1|Add2~29 (
// Equation(s):
// \hidden1|Add2~29_sumout  = SUM(( !\hidden1|Add4~29_sumout  $ (!\hidden1|Mult0~668  $ (\hidden1|Mult1~668 )) ) + ( \hidden1|Add2~27  ) + ( \hidden1|Add2~26  ))
// \hidden1|Add2~30  = CARRY(( !\hidden1|Add4~29_sumout  $ (!\hidden1|Mult0~668  $ (\hidden1|Mult1~668 )) ) + ( \hidden1|Add2~27  ) + ( \hidden1|Add2~26  ))
// \hidden1|Add2~31  = SHARE((!\hidden1|Add4~29_sumout  & (\hidden1|Mult0~668  & \hidden1|Mult1~668 )) # (\hidden1|Add4~29_sumout  & ((\hidden1|Mult1~668 ) # (\hidden1|Mult0~668 ))))

	.dataa(gnd),
	.datab(!\hidden1|Add4~29_sumout ),
	.datac(!\hidden1|Mult0~668 ),
	.datad(!\hidden1|Mult1~668 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~26 ),
	.sharein(\hidden1|Add2~27 ),
	.combout(),
	.sumout(\hidden1|Add2~29_sumout ),
	.cout(\hidden1|Add2~30 ),
	.shareout(\hidden1|Add2~31 ));
// synopsys translate_off
defparam \hidden1|Add2~29 .extended_lut = "off";
defparam \hidden1|Add2~29 .lut_mask = 64'h0000033F00003CC3;
defparam \hidden1|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N33
cyclonev_lcell_comb \hidden1|Add2~5 (
// Equation(s):
// \hidden1|Add2~5_sumout  = SUM(( !\hidden1|Mult1~669  $ (!\hidden1|Mult0~669  $ (\hidden1|Add4~5_sumout )) ) + ( \hidden1|Add2~31  ) + ( \hidden1|Add2~30  ))

	.dataa(!\hidden1|Mult1~669 ),
	.datab(gnd),
	.datac(!\hidden1|Mult0~669 ),
	.datad(!\hidden1|Add4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden1|Add2~30 ),
	.sharein(\hidden1|Add2~31 ),
	.combout(),
	.sumout(\hidden1|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|Add2~5 .extended_lut = "off";
defparam \hidden1|Add2~5 .lut_mask = 64'h0000000000005AA5;
defparam \hidden1|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N48
cyclonev_lcell_comb \hidden1|sum[31]~0 (
// Equation(s):
// \hidden1|sum[31]~0_combout  = ( !\hidden1|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden1|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sum[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sum[31]~0 .extended_lut = "off";
defparam \hidden1|sum[31]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \hidden1|sum[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N50
dffeas \hidden1|sum[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sum[31]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [31]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[31] .is_wysiwyg = "true";
defparam \hidden1|sum[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N16
dffeas \hidden1|sum[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[15]~DUPLICATE .is_wysiwyg = "true";
defparam \hidden1|sum[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N36
cyclonev_lcell_comb \hidden1|sumAdress~0 (
// Equation(s):
// \hidden1|sumAdress~0_combout  = (!\hidden1|sum[15]~DUPLICATE_q ) # (\hidden1|sum [31])

	.dataa(gnd),
	.datab(!\hidden1|sum [31]),
	.datac(!\hidden1|sum[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~0 .extended_lut = "off";
defparam \hidden1|sumAdress~0 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \hidden1|sumAdress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \hidden1|sum[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[18]~DUPLICATE .is_wysiwyg = "true";
defparam \hidden1|sum[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \hidden1|sum[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[17] .is_wysiwyg = "true";
defparam \hidden1|sum[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \hidden1|sum[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[16] .is_wysiwyg = "true";
defparam \hidden1|sum[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \hidden1|sum[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[19] .is_wysiwyg = "true";
defparam \hidden1|sum[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N54
cyclonev_lcell_comb \hidden1|LessThan0~1 (
// Equation(s):
// \hidden1|LessThan0~1_combout  = ( \hidden1|sum [19] & ( \hidden1|sum[15]~DUPLICATE_q  & ( (\hidden1|sum[18]~DUPLICATE_q  & (\hidden1|sum [17] & \hidden1|sum [16])) ) ) )

	.dataa(gnd),
	.datab(!\hidden1|sum[18]~DUPLICATE_q ),
	.datac(!\hidden1|sum [17]),
	.datad(!\hidden1|sum [16]),
	.datae(!\hidden1|sum [19]),
	.dataf(!\hidden1|sum[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|LessThan0~1 .extended_lut = "off";
defparam \hidden1|LessThan0~1 .lut_mask = 64'h0000000000000003;
defparam \hidden1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \hidden1|sum[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [26]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[26] .is_wysiwyg = "true";
defparam \hidden1|sum[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \hidden1|sum[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[20] .is_wysiwyg = "true";
defparam \hidden1|sum[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \hidden1|sum[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[22] .is_wysiwyg = "true";
defparam \hidden1|sum[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \hidden1|sum[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[23] .is_wysiwyg = "true";
defparam \hidden1|sum[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \hidden1|sum[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[25] .is_wysiwyg = "true";
defparam \hidden1|sum[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \hidden1|sum[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[21] .is_wysiwyg = "true";
defparam \hidden1|sum[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N14
dffeas \hidden1|sum[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[24] .is_wysiwyg = "true";
defparam \hidden1|sum[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N57
cyclonev_lcell_comb \hidden1|LessThan0~2 (
// Equation(s):
// \hidden1|LessThan0~2_combout  = ( \hidden1|sum [21] & ( \hidden1|sum [24] & ( (\hidden1|sum [22] & (\hidden1|sum [23] & \hidden1|sum [25])) ) ) )

	.dataa(!\hidden1|sum [22]),
	.datab(!\hidden1|sum [23]),
	.datac(!\hidden1|sum [25]),
	.datad(gnd),
	.datae(!\hidden1|sum [21]),
	.dataf(!\hidden1|sum [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|LessThan0~2 .extended_lut = "off";
defparam \hidden1|LessThan0~2 .lut_mask = 64'h0000000000000101;
defparam \hidden1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \hidden1|sum[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [30]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[30] .is_wysiwyg = "true";
defparam \hidden1|sum[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N22
dffeas \hidden1|sum[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [27]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[27] .is_wysiwyg = "true";
defparam \hidden1|sum[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \hidden1|sum[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [28]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[28] .is_wysiwyg = "true";
defparam \hidden1|sum[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N29
dffeas \hidden1|sum[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [29]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[29] .is_wysiwyg = "true";
defparam \hidden1|sum[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N42
cyclonev_lcell_comb \hidden1|LessThan0~0 (
// Equation(s):
// \hidden1|LessThan0~0_combout  = ( \hidden1|sum [29] & ( (\hidden1|sum [30] & (\hidden1|sum [27] & \hidden1|sum [28])) ) )

	.dataa(!\hidden1|sum [30]),
	.datab(!\hidden1|sum [27]),
	.datac(!\hidden1|sum [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden1|sum [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|LessThan0~0 .extended_lut = "off";
defparam \hidden1|LessThan0~0 .lut_mask = 64'h0000000001010101;
defparam \hidden1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N36
cyclonev_lcell_comb \hidden1|LessThan0~3 (
// Equation(s):
// \hidden1|LessThan0~3_combout  = ( !\hidden1|sum [31] & ( \hidden1|LessThan0~0_combout  & ( (!\hidden1|LessThan0~1_combout ) # ((!\hidden1|sum [26]) # ((!\hidden1|sum [20]) # (!\hidden1|LessThan0~2_combout ))) ) ) ) # ( !\hidden1|sum [31] & ( 
// !\hidden1|LessThan0~0_combout  ) )

	.dataa(!\hidden1|LessThan0~1_combout ),
	.datab(!\hidden1|sum [26]),
	.datac(!\hidden1|sum [20]),
	.datad(!\hidden1|LessThan0~2_combout ),
	.datae(!\hidden1|sum [31]),
	.dataf(!\hidden1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|LessThan0~3 .extended_lut = "off";
defparam \hidden1|LessThan0~3 .lut_mask = 64'hFFFF0000FFFE0000;
defparam \hidden1|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N37
dffeas \hidden1|sumAdress[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[15] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N32
dffeas \hidden1|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\hidden1|sumAdress [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sigmoid|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N47
dffeas \hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\hidden1|sigmoid|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N26
dffeas \hidden1|sum[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[18] .is_wysiwyg = "true";
defparam \hidden1|sum[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \hidden1|sum[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[15] .is_wysiwyg = "true";
defparam \hidden1|sum[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N42
cyclonev_lcell_comb \hidden1|LessThan1~1 (
// Equation(s):
// \hidden1|LessThan1~1_combout  = ( !\hidden1|sum [17] & ( !\hidden1|sum [16] & ( (!\hidden1|sum [20] & (!\hidden1|sum [19] & (!\hidden1|sum [18] & !\hidden1|sum [15]))) ) ) )

	.dataa(!\hidden1|sum [20]),
	.datab(!\hidden1|sum [19]),
	.datac(!\hidden1|sum [18]),
	.datad(!\hidden1|sum [15]),
	.datae(!\hidden1|sum [17]),
	.dataf(!\hidden1|sum [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|LessThan1~1 .extended_lut = "off";
defparam \hidden1|LessThan1~1 .lut_mask = 64'h8000000000000000;
defparam \hidden1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N45
cyclonev_lcell_comb \hidden1|LessThan1~0 (
// Equation(s):
// \hidden1|LessThan1~0_combout  = ( !\hidden1|sum [29] & ( (!\hidden1|sum [30] & (!\hidden1|sum [27] & !\hidden1|sum [28])) ) )

	.dataa(!\hidden1|sum [30]),
	.datab(!\hidden1|sum [27]),
	.datac(gnd),
	.datad(!\hidden1|sum [28]),
	.datae(gnd),
	.dataf(!\hidden1|sum [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|LessThan1~0 .extended_lut = "off";
defparam \hidden1|LessThan1~0 .lut_mask = 64'h8800880000000000;
defparam \hidden1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N36
cyclonev_lcell_comb \hidden1|LessThan1~2 (
// Equation(s):
// \hidden1|LessThan1~2_combout  = ( !\hidden1|sum [21] & ( !\hidden1|sum [24] & ( (!\hidden1|sum [23] & (!\hidden1|sum [22] & !\hidden1|sum [25])) ) ) )

	.dataa(gnd),
	.datab(!\hidden1|sum [23]),
	.datac(!\hidden1|sum [22]),
	.datad(!\hidden1|sum [25]),
	.datae(!\hidden1|sum [21]),
	.dataf(!\hidden1|sum [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|LessThan1~2 .extended_lut = "off";
defparam \hidden1|LessThan1~2 .lut_mask = 64'hC000000000000000;
defparam \hidden1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N37
dffeas \hidden1|sum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[2] .is_wysiwyg = "true";
defparam \hidden1|sum[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N12
cyclonev_lcell_comb \hidden1|sumAdress~1 (
// Equation(s):
// \hidden1|sumAdress~1_combout  = ( \hidden1|LessThan1~2_combout  & ( \hidden1|sum [2] ) ) # ( !\hidden1|LessThan1~2_combout  & ( \hidden1|sum [2] ) ) # ( \hidden1|LessThan1~2_combout  & ( !\hidden1|sum [2] & ( (\hidden1|sum [31] & 
// ((!\hidden1|LessThan1~1_combout ) # ((!\hidden1|LessThan1~0_combout ) # (\hidden1|sum [26])))) ) ) ) # ( !\hidden1|LessThan1~2_combout  & ( !\hidden1|sum [2] & ( \hidden1|sum [31] ) ) )

	.dataa(!\hidden1|LessThan1~1_combout ),
	.datab(!\hidden1|sum [26]),
	.datac(!\hidden1|sum [31]),
	.datad(!\hidden1|LessThan1~0_combout ),
	.datae(!\hidden1|LessThan1~2_combout ),
	.dataf(!\hidden1|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~1 .extended_lut = "off";
defparam \hidden1|sumAdress~1 .lut_mask = 64'h0F0F0F0BFFFFFFFF;
defparam \hidden1|sumAdress~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \hidden1|sumAdress[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[2] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N40
dffeas \hidden1|sum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[3] .is_wysiwyg = "true";
defparam \hidden1|sum[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N6
cyclonev_lcell_comb \hidden1|sumAdress~2 (
// Equation(s):
// \hidden1|sumAdress~2_combout  = ( \hidden1|LessThan1~2_combout  & ( \hidden1|sum [3] ) ) # ( !\hidden1|LessThan1~2_combout  & ( \hidden1|sum [3] ) ) # ( \hidden1|LessThan1~2_combout  & ( !\hidden1|sum [3] & ( (\hidden1|sum [31] & 
// ((!\hidden1|LessThan1~1_combout ) # ((!\hidden1|LessThan1~0_combout ) # (\hidden1|sum [26])))) ) ) ) # ( !\hidden1|LessThan1~2_combout  & ( !\hidden1|sum [3] & ( \hidden1|sum [31] ) ) )

	.dataa(!\hidden1|LessThan1~1_combout ),
	.datab(!\hidden1|sum [26]),
	.datac(!\hidden1|sum [31]),
	.datad(!\hidden1|LessThan1~0_combout ),
	.datae(!\hidden1|LessThan1~2_combout ),
	.dataf(!\hidden1|sum [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~2 .extended_lut = "off";
defparam \hidden1|sumAdress~2 .lut_mask = 64'h0F0F0F0BFFFFFFFF;
defparam \hidden1|sumAdress~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \hidden1|sumAdress[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[3] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N43
dffeas \hidden1|sum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[4] .is_wysiwyg = "true";
defparam \hidden1|sum[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N15
cyclonev_lcell_comb \hidden1|sumAdress~3 (
// Equation(s):
// \hidden1|sumAdress~3_combout  = ( \hidden1|LessThan1~2_combout  & ( \hidden1|sum [4] ) ) # ( !\hidden1|LessThan1~2_combout  & ( \hidden1|sum [4] ) ) # ( \hidden1|LessThan1~2_combout  & ( !\hidden1|sum [4] & ( (\hidden1|sum [31] & 
// ((!\hidden1|LessThan1~1_combout ) # ((!\hidden1|LessThan1~0_combout ) # (\hidden1|sum [26])))) ) ) ) # ( !\hidden1|LessThan1~2_combout  & ( !\hidden1|sum [4] & ( \hidden1|sum [31] ) ) )

	.dataa(!\hidden1|LessThan1~1_combout ),
	.datab(!\hidden1|sum [26]),
	.datac(!\hidden1|LessThan1~0_combout ),
	.datad(!\hidden1|sum [31]),
	.datae(!\hidden1|LessThan1~2_combout ),
	.dataf(!\hidden1|sum [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~3 .extended_lut = "off";
defparam \hidden1|sumAdress~3 .lut_mask = 64'h00FF00FBFFFFFFFF;
defparam \hidden1|sumAdress~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \hidden1|sumAdress[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[4] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N46
dffeas \hidden1|sum[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[5] .is_wysiwyg = "true";
defparam \hidden1|sum[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N24
cyclonev_lcell_comb \hidden1|sumAdress~4 (
// Equation(s):
// \hidden1|sumAdress~4_combout  = ( \hidden1|LessThan1~2_combout  & ( \hidden1|sum [5] ) ) # ( !\hidden1|LessThan1~2_combout  & ( \hidden1|sum [5] ) ) # ( \hidden1|LessThan1~2_combout  & ( !\hidden1|sum [5] & ( (\hidden1|sum [31] & 
// ((!\hidden1|LessThan1~1_combout ) # ((!\hidden1|LessThan1~0_combout ) # (\hidden1|sum [26])))) ) ) ) # ( !\hidden1|LessThan1~2_combout  & ( !\hidden1|sum [5] & ( \hidden1|sum [31] ) ) )

	.dataa(!\hidden1|LessThan1~1_combout ),
	.datab(!\hidden1|sum [26]),
	.datac(!\hidden1|sum [31]),
	.datad(!\hidden1|LessThan1~0_combout ),
	.datae(!\hidden1|LessThan1~2_combout ),
	.dataf(!\hidden1|sum [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~4 .extended_lut = "off";
defparam \hidden1|sumAdress~4 .lut_mask = 64'h0F0F0F0BFFFFFFFF;
defparam \hidden1|sumAdress~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \hidden1|sumAdress[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[5] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N50
dffeas \hidden1|sum[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[6] .is_wysiwyg = "true";
defparam \hidden1|sum[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N9
cyclonev_lcell_comb \hidden1|sumAdress~5 (
// Equation(s):
// \hidden1|sumAdress~5_combout  = ( \hidden1|LessThan1~2_combout  & ( \hidden1|sum [6] ) ) # ( !\hidden1|LessThan1~2_combout  & ( \hidden1|sum [6] ) ) # ( \hidden1|LessThan1~2_combout  & ( !\hidden1|sum [6] & ( (\hidden1|sum [31] & 
// ((!\hidden1|LessThan1~1_combout ) # ((!\hidden1|LessThan1~0_combout ) # (\hidden1|sum [26])))) ) ) ) # ( !\hidden1|LessThan1~2_combout  & ( !\hidden1|sum [6] & ( \hidden1|sum [31] ) ) )

	.dataa(!\hidden1|LessThan1~1_combout ),
	.datab(!\hidden1|sum [26]),
	.datac(!\hidden1|LessThan1~0_combout ),
	.datad(!\hidden1|sum [31]),
	.datae(!\hidden1|LessThan1~2_combout ),
	.dataf(!\hidden1|sum [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~5 .extended_lut = "off";
defparam \hidden1|sumAdress~5 .lut_mask = 64'h00FF00FBFFFFFFFF;
defparam \hidden1|sumAdress~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N10
dffeas \hidden1|sumAdress[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[6] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N52
dffeas \hidden1|sum[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[7] .is_wysiwyg = "true";
defparam \hidden1|sum[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N27
cyclonev_lcell_comb \hidden1|sumAdress~6 (
// Equation(s):
// \hidden1|sumAdress~6_combout  = ( \hidden1|LessThan1~2_combout  & ( \hidden1|sum [7] ) ) # ( !\hidden1|LessThan1~2_combout  & ( \hidden1|sum [7] ) ) # ( \hidden1|LessThan1~2_combout  & ( !\hidden1|sum [7] & ( (\hidden1|sum [31] & 
// ((!\hidden1|LessThan1~1_combout ) # ((!\hidden1|LessThan1~0_combout ) # (\hidden1|sum [26])))) ) ) ) # ( !\hidden1|LessThan1~2_combout  & ( !\hidden1|sum [7] & ( \hidden1|sum [31] ) ) )

	.dataa(!\hidden1|LessThan1~1_combout ),
	.datab(!\hidden1|sum [26]),
	.datac(!\hidden1|LessThan1~0_combout ),
	.datad(!\hidden1|sum [31]),
	.datae(!\hidden1|LessThan1~2_combout ),
	.dataf(!\hidden1|sum [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~6 .extended_lut = "off";
defparam \hidden1|sumAdress~6 .lut_mask = 64'h00FF00FBFFFFFFFF;
defparam \hidden1|sumAdress~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N28
dffeas \hidden1|sumAdress[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[7] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N56
dffeas \hidden1|sum[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[8] .is_wysiwyg = "true";
defparam \hidden1|sum[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N21
cyclonev_lcell_comb \hidden1|sumAdress~7 (
// Equation(s):
// \hidden1|sumAdress~7_combout  = ( \hidden1|LessThan1~0_combout  & ( \hidden1|LessThan1~1_combout  & ( ((\hidden1|sum [31] & ((!\hidden1|LessThan1~2_combout ) # (\hidden1|sum [26])))) # (\hidden1|sum [8]) ) ) ) # ( !\hidden1|LessThan1~0_combout  & ( 
// \hidden1|LessThan1~1_combout  & ( (\hidden1|sum [31]) # (\hidden1|sum [8]) ) ) ) # ( \hidden1|LessThan1~0_combout  & ( !\hidden1|LessThan1~1_combout  & ( (\hidden1|sum [31]) # (\hidden1|sum [8]) ) ) ) # ( !\hidden1|LessThan1~0_combout  & ( 
// !\hidden1|LessThan1~1_combout  & ( (\hidden1|sum [31]) # (\hidden1|sum [8]) ) ) )

	.dataa(!\hidden1|sum [8]),
	.datab(!\hidden1|sum [26]),
	.datac(!\hidden1|LessThan1~2_combout ),
	.datad(!\hidden1|sum [31]),
	.datae(!\hidden1|LessThan1~0_combout ),
	.dataf(!\hidden1|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~7 .extended_lut = "off";
defparam \hidden1|sumAdress~7 .lut_mask = 64'h55FF55FF55FF55F7;
defparam \hidden1|sumAdress~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N22
dffeas \hidden1|sumAdress[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[8] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N59
dffeas \hidden1|sum[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[9] .is_wysiwyg = "true";
defparam \hidden1|sum[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N0
cyclonev_lcell_comb \hidden1|sumAdress~8 (
// Equation(s):
// \hidden1|sumAdress~8_combout  = ( \hidden1|LessThan1~0_combout  & ( \hidden1|sum [26] & ( (\hidden1|sum [9]) # (\hidden1|sum [31]) ) ) ) # ( !\hidden1|LessThan1~0_combout  & ( \hidden1|sum [26] & ( (\hidden1|sum [9]) # (\hidden1|sum [31]) ) ) ) # ( 
// \hidden1|LessThan1~0_combout  & ( !\hidden1|sum [26] & ( ((\hidden1|sum [31] & ((!\hidden1|LessThan1~1_combout ) # (!\hidden1|LessThan1~2_combout )))) # (\hidden1|sum [9]) ) ) ) # ( !\hidden1|LessThan1~0_combout  & ( !\hidden1|sum [26] & ( (\hidden1|sum 
// [9]) # (\hidden1|sum [31]) ) ) )

	.dataa(!\hidden1|sum [31]),
	.datab(!\hidden1|sum [9]),
	.datac(!\hidden1|LessThan1~1_combout ),
	.datad(!\hidden1|LessThan1~2_combout ),
	.datae(!\hidden1|LessThan1~0_combout ),
	.dataf(!\hidden1|sum [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~8 .extended_lut = "off";
defparam \hidden1|sumAdress~8 .lut_mask = 64'h7777777377777777;
defparam \hidden1|sumAdress~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \hidden1|sumAdress[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[9] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \hidden1|sum[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[10] .is_wysiwyg = "true";
defparam \hidden1|sum[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N48
cyclonev_lcell_comb \hidden1|sumAdress~9 (
// Equation(s):
// \hidden1|sumAdress~9_combout  = ( \hidden1|LessThan1~2_combout  & ( \hidden1|sum [10] ) ) # ( !\hidden1|LessThan1~2_combout  & ( \hidden1|sum [10] ) ) # ( \hidden1|LessThan1~2_combout  & ( !\hidden1|sum [10] & ( (\hidden1|sum [31] & 
// ((!\hidden1|LessThan1~0_combout ) # ((!\hidden1|LessThan1~1_combout ) # (\hidden1|sum [26])))) ) ) ) # ( !\hidden1|LessThan1~2_combout  & ( !\hidden1|sum [10] & ( \hidden1|sum [31] ) ) )

	.dataa(!\hidden1|sum [31]),
	.datab(!\hidden1|LessThan1~0_combout ),
	.datac(!\hidden1|sum [26]),
	.datad(!\hidden1|LessThan1~1_combout ),
	.datae(!\hidden1|LessThan1~2_combout ),
	.dataf(!\hidden1|sum [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~9 .extended_lut = "off";
defparam \hidden1|sumAdress~9 .lut_mask = 64'h55555545FFFFFFFF;
defparam \hidden1|sumAdress~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N49
dffeas \hidden1|sumAdress[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[10] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N4
dffeas \hidden1|sum[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[11] .is_wysiwyg = "true";
defparam \hidden1|sum[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N51
cyclonev_lcell_comb \hidden1|sumAdress~10 (
// Equation(s):
// \hidden1|sumAdress~10_combout  = ( \hidden1|LessThan1~2_combout  & ( \hidden1|sum [11] ) ) # ( !\hidden1|LessThan1~2_combout  & ( \hidden1|sum [11] ) ) # ( \hidden1|LessThan1~2_combout  & ( !\hidden1|sum [11] & ( (\hidden1|sum [31] & 
// ((!\hidden1|LessThan1~0_combout ) # ((!\hidden1|LessThan1~1_combout ) # (\hidden1|sum [26])))) ) ) ) # ( !\hidden1|LessThan1~2_combout  & ( !\hidden1|sum [11] & ( \hidden1|sum [31] ) ) )

	.dataa(!\hidden1|sum [31]),
	.datab(!\hidden1|LessThan1~0_combout ),
	.datac(!\hidden1|LessThan1~1_combout ),
	.datad(!\hidden1|sum [26]),
	.datae(!\hidden1|LessThan1~2_combout ),
	.dataf(!\hidden1|sum [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~10 .extended_lut = "off";
defparam \hidden1|sumAdress~10 .lut_mask = 64'h55555455FFFFFFFF;
defparam \hidden1|sumAdress~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N52
dffeas \hidden1|sumAdress[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[11] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \hidden1|sum[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[12] .is_wysiwyg = "true";
defparam \hidden1|sum[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N54
cyclonev_lcell_comb \hidden1|sumAdress~11 (
// Equation(s):
// \hidden1|sumAdress~11_combout  = ( \hidden1|LessThan1~2_combout  & ( \hidden1|sum [12] ) ) # ( !\hidden1|LessThan1~2_combout  & ( \hidden1|sum [12] ) ) # ( \hidden1|LessThan1~2_combout  & ( !\hidden1|sum [12] & ( (\hidden1|sum [31] & 
// ((!\hidden1|LessThan1~0_combout ) # ((!\hidden1|LessThan1~1_combout ) # (\hidden1|sum [26])))) ) ) ) # ( !\hidden1|LessThan1~2_combout  & ( !\hidden1|sum [12] & ( \hidden1|sum [31] ) ) )

	.dataa(!\hidden1|sum [31]),
	.datab(!\hidden1|LessThan1~0_combout ),
	.datac(!\hidden1|sum [26]),
	.datad(!\hidden1|LessThan1~1_combout ),
	.datae(!\hidden1|LessThan1~2_combout ),
	.dataf(!\hidden1|sum [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~11 .extended_lut = "off";
defparam \hidden1|sumAdress~11 .lut_mask = 64'h55555545FFFFFFFF;
defparam \hidden1|sumAdress~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N55
dffeas \hidden1|sumAdress[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[12] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N10
dffeas \hidden1|sum[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[13] .is_wysiwyg = "true";
defparam \hidden1|sum[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N57
cyclonev_lcell_comb \hidden1|sumAdress~12 (
// Equation(s):
// \hidden1|sumAdress~12_combout  = ( \hidden1|LessThan1~2_combout  & ( \hidden1|sum [13] ) ) # ( !\hidden1|LessThan1~2_combout  & ( \hidden1|sum [13] ) ) # ( \hidden1|LessThan1~2_combout  & ( !\hidden1|sum [13] & ( (\hidden1|sum [31] & 
// ((!\hidden1|LessThan1~0_combout ) # ((!\hidden1|LessThan1~1_combout ) # (\hidden1|sum [26])))) ) ) ) # ( !\hidden1|LessThan1~2_combout  & ( !\hidden1|sum [13] & ( \hidden1|sum [31] ) ) )

	.dataa(!\hidden1|sum [31]),
	.datab(!\hidden1|LessThan1~0_combout ),
	.datac(!\hidden1|LessThan1~1_combout ),
	.datad(!\hidden1|sum [26]),
	.datae(!\hidden1|LessThan1~2_combout ),
	.dataf(!\hidden1|sum [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~12 .extended_lut = "off";
defparam \hidden1|sumAdress~12 .lut_mask = 64'h55555455FFFFFFFF;
defparam \hidden1|sumAdress~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N58
dffeas \hidden1|sumAdress[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[13] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \hidden1|sum[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sum[14] .is_wysiwyg = "true";
defparam \hidden1|sum[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N36
cyclonev_lcell_comb \hidden1|sumAdress~13 (
// Equation(s):
// \hidden1|sumAdress~13_combout  = ( \hidden1|LessThan1~1_combout  & ( \hidden1|LessThan1~2_combout  & ( ((\hidden1|sum [31] & ((!\hidden1|LessThan1~0_combout ) # (\hidden1|sum [26])))) # (\hidden1|sum [14]) ) ) ) # ( !\hidden1|LessThan1~1_combout  & ( 
// \hidden1|LessThan1~2_combout  & ( (\hidden1|sum [31]) # (\hidden1|sum [14]) ) ) ) # ( \hidden1|LessThan1~1_combout  & ( !\hidden1|LessThan1~2_combout  & ( (\hidden1|sum [31]) # (\hidden1|sum [14]) ) ) ) # ( !\hidden1|LessThan1~1_combout  & ( 
// !\hidden1|LessThan1~2_combout  & ( (\hidden1|sum [31]) # (\hidden1|sum [14]) ) ) )

	.dataa(!\hidden1|sum [14]),
	.datab(!\hidden1|sum [26]),
	.datac(!\hidden1|sum [31]),
	.datad(!\hidden1|LessThan1~0_combout ),
	.datae(!\hidden1|LessThan1~1_combout ),
	.dataf(!\hidden1|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sumAdress~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sumAdress~13 .extended_lut = "off";
defparam \hidden1|sumAdress~13 .lut_mask = 64'h5F5F5F5F5F5F5F57;
defparam \hidden1|sumAdress~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N37
dffeas \hidden1|sumAdress[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden1|sumAdress~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden1|sumAdress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden1|sumAdress[14] .is_wysiwyg = "true";
defparam \hidden1|sumAdress[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "80000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF80000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFE000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC000000007FFFFFFFE000000007FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFF000000003FFFFFFFF000000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFF";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFF000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFF000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFC000000003FFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FF800000000FFFFFFFFF000000001FFFFFFFFC000000003FFFFFFFF800000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N6
cyclonev_lcell_comb \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) # ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ( !\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ( \hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000FFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N24
cyclonev_lcell_comb \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) ) # ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ( !\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ( \hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N21
cyclonev_lcell_comb \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) # ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout  
// & ( \hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout  
// & ( !\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N33
cyclonev_lcell_comb \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) # ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// ( !\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// ( \hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N36
cyclonev_lcell_comb \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) # ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// ( !\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// ( \hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N57
cyclonev_lcell_comb \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]) 
// # (\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) ) # ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(gnd),
	.dataf(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N48
cyclonev_lcell_comb \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]) 
// # (\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout ) ) ) # ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout ) ) )

	.dataa(gnd),
	.datab(!\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(gnd),
	.dataf(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden1|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden1|sumAdress [14],\hidden1|sumAdress [13],\hidden1|sumAdress [12],\hidden1|sumAdress [11],\hidden1|sumAdress [10],\hidden1|sumAdress [9],\hidden1|sumAdress [8],\hidden1|sumAdress [7],\hidden1|sumAdress [6],\hidden1|sumAdress [5],\hidden1|sumAdress [4],\hidden1|sumAdress [3],\hidden1|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .init_file = "sigmoid_14_bit.mif";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N12
cyclonev_lcell_comb \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) 
// ) # ( !\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) 
// ) # ( !\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(gnd),
	.datae(!\hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y4_N0
cyclonev_mac \output0|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,vcc,gnd,gnd,gnd,vcc,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,
\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,
\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\output0|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \output0|Mult1~8 .accumulate_clock = "none";
defparam \output0|Mult1~8 .ax_clock = "none";
defparam \output0|Mult1~8 .ax_width = 18;
defparam \output0|Mult1~8 .ay_scan_in_clock = "none";
defparam \output0|Mult1~8 .ay_scan_in_width = 17;
defparam \output0|Mult1~8 .ay_use_scan_in = "false";
defparam \output0|Mult1~8 .az_clock = "none";
defparam \output0|Mult1~8 .bx_clock = "none";
defparam \output0|Mult1~8 .by_clock = "none";
defparam \output0|Mult1~8 .by_use_scan_in = "false";
defparam \output0|Mult1~8 .bz_clock = "none";
defparam \output0|Mult1~8 .coef_a_0 = 0;
defparam \output0|Mult1~8 .coef_a_1 = 0;
defparam \output0|Mult1~8 .coef_a_2 = 0;
defparam \output0|Mult1~8 .coef_a_3 = 0;
defparam \output0|Mult1~8 .coef_a_4 = 0;
defparam \output0|Mult1~8 .coef_a_5 = 0;
defparam \output0|Mult1~8 .coef_a_6 = 0;
defparam \output0|Mult1~8 .coef_a_7 = 0;
defparam \output0|Mult1~8 .coef_b_0 = 0;
defparam \output0|Mult1~8 .coef_b_1 = 0;
defparam \output0|Mult1~8 .coef_b_2 = 0;
defparam \output0|Mult1~8 .coef_b_3 = 0;
defparam \output0|Mult1~8 .coef_b_4 = 0;
defparam \output0|Mult1~8 .coef_b_5 = 0;
defparam \output0|Mult1~8 .coef_b_6 = 0;
defparam \output0|Mult1~8 .coef_b_7 = 0;
defparam \output0|Mult1~8 .coef_sel_a_clock = "none";
defparam \output0|Mult1~8 .coef_sel_b_clock = "none";
defparam \output0|Mult1~8 .delay_scan_out_ay = "false";
defparam \output0|Mult1~8 .delay_scan_out_by = "false";
defparam \output0|Mult1~8 .enable_double_accum = "false";
defparam \output0|Mult1~8 .load_const_clock = "none";
defparam \output0|Mult1~8 .load_const_value = 0;
defparam \output0|Mult1~8 .mode_sub_location = 0;
defparam \output0|Mult1~8 .negate_clock = "none";
defparam \output0|Mult1~8 .operand_source_max = "input";
defparam \output0|Mult1~8 .operand_source_may = "input";
defparam \output0|Mult1~8 .operand_source_mbx = "input";
defparam \output0|Mult1~8 .operand_source_mby = "input";
defparam \output0|Mult1~8 .operation_mode = "m18x18_full";
defparam \output0|Mult1~8 .output_clock = "none";
defparam \output0|Mult1~8 .preadder_subtract_a = "false";
defparam \output0|Mult1~8 .preadder_subtract_b = "false";
defparam \output0|Mult1~8 .result_a_width = 64;
defparam \output0|Mult1~8 .signed_max = "true";
defparam \output0|Mult1~8 .signed_may = "false";
defparam \output0|Mult1~8 .signed_mbx = "false";
defparam \output0|Mult1~8 .signed_mby = "false";
defparam \output0|Mult1~8 .sub_clock = "none";
defparam \output0|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y2_N0
cyclonev_mac \output0|Mult1~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,vcc,gnd,gnd,gnd,vcc,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,
\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 }),
	.by({\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~34 ,\output0|Mult1~33 ,\output0|Mult1~32 ,\output0|Mult1~31 ,\output0|Mult1~30 ,
\output0|Mult1~29 ,\output0|Mult1~28 ,\output0|Mult1~27 ,\output0|Mult1~26 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\output0|Mult1~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \output0|Mult1~mult_hlmac .accumulate_clock = "none";
defparam \output0|Mult1~mult_hlmac .ax_clock = "none";
defparam \output0|Mult1~mult_hlmac .ax_width = 18;
defparam \output0|Mult1~mult_hlmac .ay_scan_in_clock = "none";
defparam \output0|Mult1~mult_hlmac .ay_scan_in_width = 13;
defparam \output0|Mult1~mult_hlmac .ay_use_scan_in = "false";
defparam \output0|Mult1~mult_hlmac .az_clock = "none";
defparam \output0|Mult1~mult_hlmac .bx_clock = "none";
defparam \output0|Mult1~mult_hlmac .bx_width = 18;
defparam \output0|Mult1~mult_hlmac .by_clock = "none";
defparam \output0|Mult1~mult_hlmac .by_use_scan_in = "false";
defparam \output0|Mult1~mult_hlmac .by_width = 18;
defparam \output0|Mult1~mult_hlmac .bz_clock = "none";
defparam \output0|Mult1~mult_hlmac .coef_a_0 = 0;
defparam \output0|Mult1~mult_hlmac .coef_a_1 = 0;
defparam \output0|Mult1~mult_hlmac .coef_a_2 = 0;
defparam \output0|Mult1~mult_hlmac .coef_a_3 = 0;
defparam \output0|Mult1~mult_hlmac .coef_a_4 = 0;
defparam \output0|Mult1~mult_hlmac .coef_a_5 = 0;
defparam \output0|Mult1~mult_hlmac .coef_a_6 = 0;
defparam \output0|Mult1~mult_hlmac .coef_a_7 = 0;
defparam \output0|Mult1~mult_hlmac .coef_b_0 = 0;
defparam \output0|Mult1~mult_hlmac .coef_b_1 = 0;
defparam \output0|Mult1~mult_hlmac .coef_b_2 = 0;
defparam \output0|Mult1~mult_hlmac .coef_b_3 = 0;
defparam \output0|Mult1~mult_hlmac .coef_b_4 = 0;
defparam \output0|Mult1~mult_hlmac .coef_b_5 = 0;
defparam \output0|Mult1~mult_hlmac .coef_b_6 = 0;
defparam \output0|Mult1~mult_hlmac .coef_b_7 = 0;
defparam \output0|Mult1~mult_hlmac .coef_sel_a_clock = "none";
defparam \output0|Mult1~mult_hlmac .coef_sel_b_clock = "none";
defparam \output0|Mult1~mult_hlmac .delay_scan_out_ay = "false";
defparam \output0|Mult1~mult_hlmac .delay_scan_out_by = "false";
defparam \output0|Mult1~mult_hlmac .enable_double_accum = "false";
defparam \output0|Mult1~mult_hlmac .load_const_clock = "none";
defparam \output0|Mult1~mult_hlmac .load_const_value = 0;
defparam \output0|Mult1~mult_hlmac .mode_sub_location = 0;
defparam \output0|Mult1~mult_hlmac .negate_clock = "none";
defparam \output0|Mult1~mult_hlmac .operand_source_max = "input";
defparam \output0|Mult1~mult_hlmac .operand_source_may = "input";
defparam \output0|Mult1~mult_hlmac .operand_source_mbx = "input";
defparam \output0|Mult1~mult_hlmac .operand_source_mby = "input";
defparam \output0|Mult1~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \output0|Mult1~mult_hlmac .output_clock = "none";
defparam \output0|Mult1~mult_hlmac .preadder_subtract_a = "false";
defparam \output0|Mult1~mult_hlmac .preadder_subtract_b = "false";
defparam \output0|Mult1~mult_hlmac .result_a_width = 64;
defparam \output0|Mult1~mult_hlmac .signed_max = "true";
defparam \output0|Mult1~mult_hlmac .signed_may = "false";
defparam \output0|Mult1~mult_hlmac .signed_mbx = "true";
defparam \output0|Mult1~mult_hlmac .signed_mby = "false";
defparam \output0|Mult1~mult_hlmac .sub_clock = "none";
defparam \output0|Mult1~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y6_N0
cyclonev_mac \hidden0|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,gnd,gnd,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,b_0[7],b_0[6],b_0[5],b_0[4],b_0[3],b_0[2],b_0[1],!b_0[0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden0|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden0|Mult2~8 .accumulate_clock = "none";
defparam \hidden0|Mult2~8 .ax_clock = "none";
defparam \hidden0|Mult2~8 .ax_width = 18;
defparam \hidden0|Mult2~8 .ay_scan_in_clock = "none";
defparam \hidden0|Mult2~8 .ay_scan_in_width = 17;
defparam \hidden0|Mult2~8 .ay_use_scan_in = "false";
defparam \hidden0|Mult2~8 .az_clock = "none";
defparam \hidden0|Mult2~8 .bx_clock = "none";
defparam \hidden0|Mult2~8 .by_clock = "none";
defparam \hidden0|Mult2~8 .by_use_scan_in = "false";
defparam \hidden0|Mult2~8 .bz_clock = "none";
defparam \hidden0|Mult2~8 .coef_a_0 = 0;
defparam \hidden0|Mult2~8 .coef_a_1 = 0;
defparam \hidden0|Mult2~8 .coef_a_2 = 0;
defparam \hidden0|Mult2~8 .coef_a_3 = 0;
defparam \hidden0|Mult2~8 .coef_a_4 = 0;
defparam \hidden0|Mult2~8 .coef_a_5 = 0;
defparam \hidden0|Mult2~8 .coef_a_6 = 0;
defparam \hidden0|Mult2~8 .coef_a_7 = 0;
defparam \hidden0|Mult2~8 .coef_b_0 = 0;
defparam \hidden0|Mult2~8 .coef_b_1 = 0;
defparam \hidden0|Mult2~8 .coef_b_2 = 0;
defparam \hidden0|Mult2~8 .coef_b_3 = 0;
defparam \hidden0|Mult2~8 .coef_b_4 = 0;
defparam \hidden0|Mult2~8 .coef_b_5 = 0;
defparam \hidden0|Mult2~8 .coef_b_6 = 0;
defparam \hidden0|Mult2~8 .coef_b_7 = 0;
defparam \hidden0|Mult2~8 .coef_sel_a_clock = "none";
defparam \hidden0|Mult2~8 .coef_sel_b_clock = "none";
defparam \hidden0|Mult2~8 .delay_scan_out_ay = "false";
defparam \hidden0|Mult2~8 .delay_scan_out_by = "false";
defparam \hidden0|Mult2~8 .enable_double_accum = "false";
defparam \hidden0|Mult2~8 .load_const_clock = "none";
defparam \hidden0|Mult2~8 .load_const_value = 0;
defparam \hidden0|Mult2~8 .mode_sub_location = 0;
defparam \hidden0|Mult2~8 .negate_clock = "none";
defparam \hidden0|Mult2~8 .operand_source_max = "input";
defparam \hidden0|Mult2~8 .operand_source_may = "input";
defparam \hidden0|Mult2~8 .operand_source_mbx = "input";
defparam \hidden0|Mult2~8 .operand_source_mby = "input";
defparam \hidden0|Mult2~8 .operation_mode = "m18x18_full";
defparam \hidden0|Mult2~8 .output_clock = "none";
defparam \hidden0|Mult2~8 .preadder_subtract_a = "false";
defparam \hidden0|Mult2~8 .preadder_subtract_b = "false";
defparam \hidden0|Mult2~8 .result_a_width = 64;
defparam \hidden0|Mult2~8 .signed_max = "true";
defparam \hidden0|Mult2~8 .signed_may = "false";
defparam \hidden0|Mult2~8 .signed_mbx = "false";
defparam \hidden0|Mult2~8 .signed_mby = "false";
defparam \hidden0|Mult2~8 .sub_clock = "none";
defparam \hidden0|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y12_N0
cyclonev_mac \hidden0|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,vcc,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,g_0[7],g_0[6],g_0[5],g_0[4],g_0[3],g_0[2],g_0[1],!g_0[0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden0|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden0|Mult1~8 .accumulate_clock = "none";
defparam \hidden0|Mult1~8 .ax_clock = "none";
defparam \hidden0|Mult1~8 .ax_width = 18;
defparam \hidden0|Mult1~8 .ay_scan_in_clock = "none";
defparam \hidden0|Mult1~8 .ay_scan_in_width = 17;
defparam \hidden0|Mult1~8 .ay_use_scan_in = "false";
defparam \hidden0|Mult1~8 .az_clock = "none";
defparam \hidden0|Mult1~8 .bx_clock = "none";
defparam \hidden0|Mult1~8 .by_clock = "none";
defparam \hidden0|Mult1~8 .by_use_scan_in = "false";
defparam \hidden0|Mult1~8 .bz_clock = "none";
defparam \hidden0|Mult1~8 .coef_a_0 = 0;
defparam \hidden0|Mult1~8 .coef_a_1 = 0;
defparam \hidden0|Mult1~8 .coef_a_2 = 0;
defparam \hidden0|Mult1~8 .coef_a_3 = 0;
defparam \hidden0|Mult1~8 .coef_a_4 = 0;
defparam \hidden0|Mult1~8 .coef_a_5 = 0;
defparam \hidden0|Mult1~8 .coef_a_6 = 0;
defparam \hidden0|Mult1~8 .coef_a_7 = 0;
defparam \hidden0|Mult1~8 .coef_b_0 = 0;
defparam \hidden0|Mult1~8 .coef_b_1 = 0;
defparam \hidden0|Mult1~8 .coef_b_2 = 0;
defparam \hidden0|Mult1~8 .coef_b_3 = 0;
defparam \hidden0|Mult1~8 .coef_b_4 = 0;
defparam \hidden0|Mult1~8 .coef_b_5 = 0;
defparam \hidden0|Mult1~8 .coef_b_6 = 0;
defparam \hidden0|Mult1~8 .coef_b_7 = 0;
defparam \hidden0|Mult1~8 .coef_sel_a_clock = "none";
defparam \hidden0|Mult1~8 .coef_sel_b_clock = "none";
defparam \hidden0|Mult1~8 .delay_scan_out_ay = "false";
defparam \hidden0|Mult1~8 .delay_scan_out_by = "false";
defparam \hidden0|Mult1~8 .enable_double_accum = "false";
defparam \hidden0|Mult1~8 .load_const_clock = "none";
defparam \hidden0|Mult1~8 .load_const_value = 0;
defparam \hidden0|Mult1~8 .mode_sub_location = 0;
defparam \hidden0|Mult1~8 .negate_clock = "none";
defparam \hidden0|Mult1~8 .operand_source_max = "input";
defparam \hidden0|Mult1~8 .operand_source_may = "input";
defparam \hidden0|Mult1~8 .operand_source_mbx = "input";
defparam \hidden0|Mult1~8 .operand_source_mby = "input";
defparam \hidden0|Mult1~8 .operation_mode = "m18x18_full";
defparam \hidden0|Mult1~8 .output_clock = "none";
defparam \hidden0|Mult1~8 .preadder_subtract_a = "false";
defparam \hidden0|Mult1~8 .preadder_subtract_b = "false";
defparam \hidden0|Mult1~8 .result_a_width = 64;
defparam \hidden0|Mult1~8 .signed_max = "true";
defparam \hidden0|Mult1~8 .signed_may = "false";
defparam \hidden0|Mult1~8 .signed_mbx = "false";
defparam \hidden0|Mult1~8 .signed_mby = "false";
defparam \hidden0|Mult1~8 .sub_clock = "none";
defparam \hidden0|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N0
cyclonev_lcell_comb \hidden0|Add1~125 (
// Equation(s):
// \hidden0|Add1~125_sumout  = SUM(( !\hidden0|Mult1~8_resulta  $ (\hidden0|Mult2~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \hidden0|Add1~126  = CARRY(( !\hidden0|Mult1~8_resulta  $ (\hidden0|Mult2~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \hidden0|Add1~127  = SHARE((\hidden0|Mult2~8_resulta ) # (\hidden0|Mult1~8_resulta ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult1~8_resulta ),
	.datad(!\hidden0|Mult2~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add1~125_sumout ),
	.cout(\hidden0|Add1~126 ),
	.shareout(\hidden0|Add1~127 ));
// synopsys translate_off
defparam \hidden0|Add1~125 .extended_lut = "off";
defparam \hidden0|Add1~125 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N3
cyclonev_lcell_comb \hidden0|Add1~121 (
// Equation(s):
// \hidden0|Add1~121_sumout  = SUM(( !\hidden0|Mult1~9  $ (!\hidden0|Mult2~9 ) ) + ( \hidden0|Add1~127  ) + ( \hidden0|Add1~126  ))
// \hidden0|Add1~122  = CARRY(( !\hidden0|Mult1~9  $ (!\hidden0|Mult2~9 ) ) + ( \hidden0|Add1~127  ) + ( \hidden0|Add1~126  ))
// \hidden0|Add1~123  = SHARE((\hidden0|Mult1~9  & \hidden0|Mult2~9 ))

	.dataa(!\hidden0|Mult1~9 ),
	.datab(gnd),
	.datac(!\hidden0|Mult2~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~126 ),
	.sharein(\hidden0|Add1~127 ),
	.combout(),
	.sumout(\hidden0|Add1~121_sumout ),
	.cout(\hidden0|Add1~122 ),
	.shareout(\hidden0|Add1~123 ));
// synopsys translate_off
defparam \hidden0|Add1~121 .extended_lut = "off";
defparam \hidden0|Add1~121 .lut_mask = 64'h0000050500005A5A;
defparam \hidden0|Add1~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \hidden0|Add1~69 (
// Equation(s):
// \hidden0|Add1~69_sumout  = SUM(( !\hidden0|Mult1~10  $ (\hidden0|Mult2~10 ) ) + ( \hidden0|Add1~123  ) + ( \hidden0|Add1~122  ))
// \hidden0|Add1~70  = CARRY(( !\hidden0|Mult1~10  $ (\hidden0|Mult2~10 ) ) + ( \hidden0|Add1~123  ) + ( \hidden0|Add1~122  ))
// \hidden0|Add1~71  = SHARE((\hidden0|Mult2~10 ) # (\hidden0|Mult1~10 ))

	.dataa(gnd),
	.datab(!\hidden0|Mult1~10 ),
	.datac(!\hidden0|Mult2~10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~122 ),
	.sharein(\hidden0|Add1~123 ),
	.combout(),
	.sumout(\hidden0|Add1~69_sumout ),
	.cout(\hidden0|Add1~70 ),
	.shareout(\hidden0|Add1~71 ));
// synopsys translate_off
defparam \hidden0|Add1~69 .extended_lut = "off";
defparam \hidden0|Add1~69 .lut_mask = 64'h00003F3F0000C3C3;
defparam \hidden0|Add1~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N9
cyclonev_lcell_comb \hidden0|Add1~73 (
// Equation(s):
// \hidden0|Add1~73_sumout  = SUM(( !\hidden0|Mult1~11  $ (\hidden0|Mult2~11 ) ) + ( \hidden0|Add1~71  ) + ( \hidden0|Add1~70  ))
// \hidden0|Add1~74  = CARRY(( !\hidden0|Mult1~11  $ (\hidden0|Mult2~11 ) ) + ( \hidden0|Add1~71  ) + ( \hidden0|Add1~70  ))
// \hidden0|Add1~75  = SHARE((\hidden0|Mult2~11 ) # (\hidden0|Mult1~11 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult1~11 ),
	.datad(!\hidden0|Mult2~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~70 ),
	.sharein(\hidden0|Add1~71 ),
	.combout(),
	.sumout(\hidden0|Add1~73_sumout ),
	.cout(\hidden0|Add1~74 ),
	.shareout(\hidden0|Add1~75 ));
// synopsys translate_off
defparam \hidden0|Add1~73 .extended_lut = "off";
defparam \hidden0|Add1~73 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \hidden0|Add1~77 (
// Equation(s):
// \hidden0|Add1~77_sumout  = SUM(( !\hidden0|Mult2~12  $ (!\hidden0|Mult1~12 ) ) + ( \hidden0|Add1~75  ) + ( \hidden0|Add1~74  ))
// \hidden0|Add1~78  = CARRY(( !\hidden0|Mult2~12  $ (!\hidden0|Mult1~12 ) ) + ( \hidden0|Add1~75  ) + ( \hidden0|Add1~74  ))
// \hidden0|Add1~79  = SHARE((\hidden0|Mult2~12  & \hidden0|Mult1~12 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult2~12 ),
	.datad(!\hidden0|Mult1~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~74 ),
	.sharein(\hidden0|Add1~75 ),
	.combout(),
	.sumout(\hidden0|Add1~77_sumout ),
	.cout(\hidden0|Add1~78 ),
	.shareout(\hidden0|Add1~79 ));
// synopsys translate_off
defparam \hidden0|Add1~77 .extended_lut = "off";
defparam \hidden0|Add1~77 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden0|Add1~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N15
cyclonev_lcell_comb \hidden0|Add1~81 (
// Equation(s):
// \hidden0|Add1~81_sumout  = SUM(( !\hidden0|Mult2~13  $ (!\hidden0|Mult1~13 ) ) + ( \hidden0|Add1~79  ) + ( \hidden0|Add1~78  ))
// \hidden0|Add1~82  = CARRY(( !\hidden0|Mult2~13  $ (!\hidden0|Mult1~13 ) ) + ( \hidden0|Add1~79  ) + ( \hidden0|Add1~78  ))
// \hidden0|Add1~83  = SHARE((\hidden0|Mult2~13  & \hidden0|Mult1~13 ))

	.dataa(gnd),
	.datab(!\hidden0|Mult2~13 ),
	.datac(!\hidden0|Mult1~13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~78 ),
	.sharein(\hidden0|Add1~79 ),
	.combout(),
	.sumout(\hidden0|Add1~81_sumout ),
	.cout(\hidden0|Add1~82 ),
	.shareout(\hidden0|Add1~83 ));
// synopsys translate_off
defparam \hidden0|Add1~81 .extended_lut = "off";
defparam \hidden0|Add1~81 .lut_mask = 64'h0000030300003C3C;
defparam \hidden0|Add1~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \hidden0|Add1~85 (
// Equation(s):
// \hidden0|Add1~85_sumout  = SUM(( !\hidden0|Mult2~14  $ (\hidden0|Mult1~14 ) ) + ( \hidden0|Add1~83  ) + ( \hidden0|Add1~82  ))
// \hidden0|Add1~86  = CARRY(( !\hidden0|Mult2~14  $ (\hidden0|Mult1~14 ) ) + ( \hidden0|Add1~83  ) + ( \hidden0|Add1~82  ))
// \hidden0|Add1~87  = SHARE((\hidden0|Mult1~14 ) # (\hidden0|Mult2~14 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult2~14 ),
	.datad(!\hidden0|Mult1~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~82 ),
	.sharein(\hidden0|Add1~83 ),
	.combout(),
	.sumout(\hidden0|Add1~85_sumout ),
	.cout(\hidden0|Add1~86 ),
	.shareout(\hidden0|Add1~87 ));
// synopsys translate_off
defparam \hidden0|Add1~85 .extended_lut = "off";
defparam \hidden0|Add1~85 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \hidden0|Add1~89 (
// Equation(s):
// \hidden0|Add1~89_sumout  = SUM(( !\hidden0|Mult2~15  $ (\hidden0|Mult1~15 ) ) + ( \hidden0|Add1~87  ) + ( \hidden0|Add1~86  ))
// \hidden0|Add1~90  = CARRY(( !\hidden0|Mult2~15  $ (\hidden0|Mult1~15 ) ) + ( \hidden0|Add1~87  ) + ( \hidden0|Add1~86  ))
// \hidden0|Add1~91  = SHARE((\hidden0|Mult1~15 ) # (\hidden0|Mult2~15 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult2~15 ),
	.datad(!\hidden0|Mult1~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~86 ),
	.sharein(\hidden0|Add1~87 ),
	.combout(),
	.sumout(\hidden0|Add1~89_sumout ),
	.cout(\hidden0|Add1~90 ),
	.shareout(\hidden0|Add1~91 ));
// synopsys translate_off
defparam \hidden0|Add1~89 .extended_lut = "off";
defparam \hidden0|Add1~89 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \hidden0|Add1~93 (
// Equation(s):
// \hidden0|Add1~93_sumout  = SUM(( !\hidden0|Mult1~16  $ (!\hidden0|Mult2~16 ) ) + ( \hidden0|Add1~91  ) + ( \hidden0|Add1~90  ))
// \hidden0|Add1~94  = CARRY(( !\hidden0|Mult1~16  $ (!\hidden0|Mult2~16 ) ) + ( \hidden0|Add1~91  ) + ( \hidden0|Add1~90  ))
// \hidden0|Add1~95  = SHARE((\hidden0|Mult1~16  & \hidden0|Mult2~16 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult1~16 ),
	.datad(!\hidden0|Mult2~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~90 ),
	.sharein(\hidden0|Add1~91 ),
	.combout(),
	.sumout(\hidden0|Add1~93_sumout ),
	.cout(\hidden0|Add1~94 ),
	.shareout(\hidden0|Add1~95 ));
// synopsys translate_off
defparam \hidden0|Add1~93 .extended_lut = "off";
defparam \hidden0|Add1~93 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden0|Add1~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N27
cyclonev_lcell_comb \hidden0|Add1~97 (
// Equation(s):
// \hidden0|Add1~97_sumout  = SUM(( !\hidden0|Mult1~17  $ (!\hidden0|Mult2~17 ) ) + ( \hidden0|Add1~95  ) + ( \hidden0|Add1~94  ))
// \hidden0|Add1~98  = CARRY(( !\hidden0|Mult1~17  $ (!\hidden0|Mult2~17 ) ) + ( \hidden0|Add1~95  ) + ( \hidden0|Add1~94  ))
// \hidden0|Add1~99  = SHARE((\hidden0|Mult1~17  & \hidden0|Mult2~17 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult1~17 ),
	.datad(!\hidden0|Mult2~17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~94 ),
	.sharein(\hidden0|Add1~95 ),
	.combout(),
	.sumout(\hidden0|Add1~97_sumout ),
	.cout(\hidden0|Add1~98 ),
	.shareout(\hidden0|Add1~99 ));
// synopsys translate_off
defparam \hidden0|Add1~97 .extended_lut = "off";
defparam \hidden0|Add1~97 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden0|Add1~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N30
cyclonev_lcell_comb \hidden0|Add1~101 (
// Equation(s):
// \hidden0|Add1~101_sumout  = SUM(( !\hidden0|Mult2~18  $ (!\hidden0|Mult1~18 ) ) + ( \hidden0|Add1~99  ) + ( \hidden0|Add1~98  ))
// \hidden0|Add1~102  = CARRY(( !\hidden0|Mult2~18  $ (!\hidden0|Mult1~18 ) ) + ( \hidden0|Add1~99  ) + ( \hidden0|Add1~98  ))
// \hidden0|Add1~103  = SHARE((\hidden0|Mult2~18  & \hidden0|Mult1~18 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult2~18 ),
	.datad(!\hidden0|Mult1~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~98 ),
	.sharein(\hidden0|Add1~99 ),
	.combout(),
	.sumout(\hidden0|Add1~101_sumout ),
	.cout(\hidden0|Add1~102 ),
	.shareout(\hidden0|Add1~103 ));
// synopsys translate_off
defparam \hidden0|Add1~101 .extended_lut = "off";
defparam \hidden0|Add1~101 .lut_mask = 64'h0000000F00000FF0;
defparam \hidden0|Add1~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \hidden0|Add1~105 (
// Equation(s):
// \hidden0|Add1~105_sumout  = SUM(( !\hidden0|Mult2~19  $ (\hidden0|Mult1~19 ) ) + ( \hidden0|Add1~103  ) + ( \hidden0|Add1~102  ))
// \hidden0|Add1~106  = CARRY(( !\hidden0|Mult2~19  $ (\hidden0|Mult1~19 ) ) + ( \hidden0|Add1~103  ) + ( \hidden0|Add1~102  ))
// \hidden0|Add1~107  = SHARE((\hidden0|Mult1~19 ) # (\hidden0|Mult2~19 ))

	.dataa(!\hidden0|Mult2~19 ),
	.datab(gnd),
	.datac(!\hidden0|Mult1~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~102 ),
	.sharein(\hidden0|Add1~103 ),
	.combout(),
	.sumout(\hidden0|Add1~105_sumout ),
	.cout(\hidden0|Add1~106 ),
	.shareout(\hidden0|Add1~107 ));
// synopsys translate_off
defparam \hidden0|Add1~105 .extended_lut = "off";
defparam \hidden0|Add1~105 .lut_mask = 64'h00005F5F0000A5A5;
defparam \hidden0|Add1~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N36
cyclonev_lcell_comb \hidden0|Add1~109 (
// Equation(s):
// \hidden0|Add1~109_sumout  = SUM(( !\hidden0|Mult2~20  $ (\hidden0|Mult1~20 ) ) + ( \hidden0|Add1~107  ) + ( \hidden0|Add1~106  ))
// \hidden0|Add1~110  = CARRY(( !\hidden0|Mult2~20  $ (\hidden0|Mult1~20 ) ) + ( \hidden0|Add1~107  ) + ( \hidden0|Add1~106  ))
// \hidden0|Add1~111  = SHARE((\hidden0|Mult1~20 ) # (\hidden0|Mult2~20 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult2~20 ),
	.datad(!\hidden0|Mult1~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~106 ),
	.sharein(\hidden0|Add1~107 ),
	.combout(),
	.sumout(\hidden0|Add1~109_sumout ),
	.cout(\hidden0|Add1~110 ),
	.shareout(\hidden0|Add1~111 ));
// synopsys translate_off
defparam \hidden0|Add1~109 .extended_lut = "off";
defparam \hidden0|Add1~109 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N39
cyclonev_lcell_comb \hidden0|Add1~113 (
// Equation(s):
// \hidden0|Add1~113_sumout  = SUM(( !\hidden0|Mult1~21  $ (\hidden0|Mult2~21 ) ) + ( \hidden0|Add1~111  ) + ( \hidden0|Add1~110  ))
// \hidden0|Add1~114  = CARRY(( !\hidden0|Mult1~21  $ (\hidden0|Mult2~21 ) ) + ( \hidden0|Add1~111  ) + ( \hidden0|Add1~110  ))
// \hidden0|Add1~115  = SHARE((\hidden0|Mult2~21 ) # (\hidden0|Mult1~21 ))

	.dataa(!\hidden0|Mult1~21 ),
	.datab(gnd),
	.datac(!\hidden0|Mult2~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~110 ),
	.sharein(\hidden0|Add1~111 ),
	.combout(),
	.sumout(\hidden0|Add1~113_sumout ),
	.cout(\hidden0|Add1~114 ),
	.shareout(\hidden0|Add1~115 ));
// synopsys translate_off
defparam \hidden0|Add1~113 .extended_lut = "off";
defparam \hidden0|Add1~113 .lut_mask = 64'h00005F5F0000A5A5;
defparam \hidden0|Add1~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N42
cyclonev_lcell_comb \hidden0|Add1~117 (
// Equation(s):
// \hidden0|Add1~117_sumout  = SUM(( !\hidden0|Mult2~22  $ (!\hidden0|Mult1~22 ) ) + ( \hidden0|Add1~115  ) + ( \hidden0|Add1~114  ))
// \hidden0|Add1~118  = CARRY(( !\hidden0|Mult2~22  $ (!\hidden0|Mult1~22 ) ) + ( \hidden0|Add1~115  ) + ( \hidden0|Add1~114  ))
// \hidden0|Add1~119  = SHARE((\hidden0|Mult2~22  & \hidden0|Mult1~22 ))

	.dataa(!\hidden0|Mult2~22 ),
	.datab(gnd),
	.datac(!\hidden0|Mult1~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~114 ),
	.sharein(\hidden0|Add1~115 ),
	.combout(),
	.sumout(\hidden0|Add1~117_sumout ),
	.cout(\hidden0|Add1~118 ),
	.shareout(\hidden0|Add1~119 ));
// synopsys translate_off
defparam \hidden0|Add1~117 .extended_lut = "off";
defparam \hidden0|Add1~117 .lut_mask = 64'h0000050500005A5A;
defparam \hidden0|Add1~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N45
cyclonev_lcell_comb \hidden0|Add1~1 (
// Equation(s):
// \hidden0|Add1~1_sumout  = SUM(( !\hidden0|Mult2~23  $ (\hidden0|Mult1~23 ) ) + ( \hidden0|Add1~119  ) + ( \hidden0|Add1~118  ))
// \hidden0|Add1~2  = CARRY(( !\hidden0|Mult2~23  $ (\hidden0|Mult1~23 ) ) + ( \hidden0|Add1~119  ) + ( \hidden0|Add1~118  ))
// \hidden0|Add1~3  = SHARE((\hidden0|Mult1~23 ) # (\hidden0|Mult2~23 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult2~23 ),
	.datad(!\hidden0|Mult1~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~118 ),
	.sharein(\hidden0|Add1~119 ),
	.combout(),
	.sumout(\hidden0|Add1~1_sumout ),
	.cout(\hidden0|Add1~2 ),
	.shareout(\hidden0|Add1~3 ));
// synopsys translate_off
defparam \hidden0|Add1~1 .extended_lut = "off";
defparam \hidden0|Add1~1 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X54_Y10_N0
cyclonev_mac \hidden0|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,gnd,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,r_0[7],r_0[6],r_0[5],r_0[4],r_0[3],r_0[2],r_0[1],!r_0[0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden0|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden0|Mult0~8 .accumulate_clock = "none";
defparam \hidden0|Mult0~8 .ax_clock = "none";
defparam \hidden0|Mult0~8 .ax_width = 5;
defparam \hidden0|Mult0~8 .ay_scan_in_clock = "none";
defparam \hidden0|Mult0~8 .ay_scan_in_width = 17;
defparam \hidden0|Mult0~8 .ay_use_scan_in = "false";
defparam \hidden0|Mult0~8 .az_clock = "none";
defparam \hidden0|Mult0~8 .bx_clock = "none";
defparam \hidden0|Mult0~8 .by_clock = "none";
defparam \hidden0|Mult0~8 .by_use_scan_in = "false";
defparam \hidden0|Mult0~8 .bz_clock = "none";
defparam \hidden0|Mult0~8 .coef_a_0 = 0;
defparam \hidden0|Mult0~8 .coef_a_1 = 0;
defparam \hidden0|Mult0~8 .coef_a_2 = 0;
defparam \hidden0|Mult0~8 .coef_a_3 = 0;
defparam \hidden0|Mult0~8 .coef_a_4 = 0;
defparam \hidden0|Mult0~8 .coef_a_5 = 0;
defparam \hidden0|Mult0~8 .coef_a_6 = 0;
defparam \hidden0|Mult0~8 .coef_a_7 = 0;
defparam \hidden0|Mult0~8 .coef_b_0 = 0;
defparam \hidden0|Mult0~8 .coef_b_1 = 0;
defparam \hidden0|Mult0~8 .coef_b_2 = 0;
defparam \hidden0|Mult0~8 .coef_b_3 = 0;
defparam \hidden0|Mult0~8 .coef_b_4 = 0;
defparam \hidden0|Mult0~8 .coef_b_5 = 0;
defparam \hidden0|Mult0~8 .coef_b_6 = 0;
defparam \hidden0|Mult0~8 .coef_b_7 = 0;
defparam \hidden0|Mult0~8 .coef_sel_a_clock = "none";
defparam \hidden0|Mult0~8 .coef_sel_b_clock = "none";
defparam \hidden0|Mult0~8 .delay_scan_out_ay = "false";
defparam \hidden0|Mult0~8 .delay_scan_out_by = "false";
defparam \hidden0|Mult0~8 .enable_double_accum = "false";
defparam \hidden0|Mult0~8 .load_const_clock = "none";
defparam \hidden0|Mult0~8 .load_const_value = 0;
defparam \hidden0|Mult0~8 .mode_sub_location = 0;
defparam \hidden0|Mult0~8 .negate_clock = "none";
defparam \hidden0|Mult0~8 .operand_source_max = "input";
defparam \hidden0|Mult0~8 .operand_source_may = "input";
defparam \hidden0|Mult0~8 .operand_source_mbx = "input";
defparam \hidden0|Mult0~8 .operand_source_mby = "input";
defparam \hidden0|Mult0~8 .operation_mode = "m18x18_full";
defparam \hidden0|Mult0~8 .output_clock = "none";
defparam \hidden0|Mult0~8 .preadder_subtract_a = "false";
defparam \hidden0|Mult0~8 .preadder_subtract_b = "false";
defparam \hidden0|Mult0~8 .result_a_width = 64;
defparam \hidden0|Mult0~8 .signed_max = "false";
defparam \hidden0|Mult0~8 .signed_may = "false";
defparam \hidden0|Mult0~8 .signed_mbx = "false";
defparam \hidden0|Mult0~8 .signed_mby = "false";
defparam \hidden0|Mult0~8 .sub_clock = "none";
defparam \hidden0|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \hidden0|Add0~126 (
// Equation(s):
// \hidden0|Add0~126_cout  = CARRY(( \hidden0|Add1~125_sumout  ) + ( \hidden0|Mult0~8_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\hidden0|Add1~125_sumout ),
	.datac(!\hidden0|Mult0~8_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hidden0|Add0~126_cout ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~126 .extended_lut = "off";
defparam \hidden0|Add0~126 .lut_mask = 64'h0000F0F000003333;
defparam \hidden0|Add0~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \hidden0|Add0~122 (
// Equation(s):
// \hidden0|Add0~122_cout  = CARRY(( \hidden0|Add1~121_sumout  ) + ( \hidden0|Mult0~9  ) + ( \hidden0|Add0~126_cout  ))

	.dataa(!\hidden0|Mult0~9 ),
	.datab(gnd),
	.datac(!\hidden0|Add1~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hidden0|Add0~122_cout ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~122 .extended_lut = "off";
defparam \hidden0|Add0~122 .lut_mask = 64'h0000AAAA00000F0F;
defparam \hidden0|Add0~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \hidden0|Add0~69 (
// Equation(s):
// \hidden0|Add0~69_sumout  = SUM(( \hidden0|Add1~69_sumout  ) + ( \hidden0|Mult0~10  ) + ( \hidden0|Add0~122_cout  ))
// \hidden0|Add0~70  = CARRY(( \hidden0|Add1~69_sumout  ) + ( \hidden0|Mult0~10  ) + ( \hidden0|Add0~122_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult0~10 ),
	.datad(!\hidden0|Add1~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~122_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~69_sumout ),
	.cout(\hidden0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~69 .extended_lut = "off";
defparam \hidden0|Add0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \hidden0|Add0~73 (
// Equation(s):
// \hidden0|Add0~73_sumout  = SUM(( \hidden0|Add1~73_sumout  ) + ( \hidden0|Mult0~11  ) + ( \hidden0|Add0~70  ))
// \hidden0|Add0~74  = CARRY(( \hidden0|Add1~73_sumout  ) + ( \hidden0|Mult0~11  ) + ( \hidden0|Add0~70  ))

	.dataa(gnd),
	.datab(!\hidden0|Add1~73_sumout ),
	.datac(!\hidden0|Mult0~11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~73_sumout ),
	.cout(\hidden0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~73 .extended_lut = "off";
defparam \hidden0|Add0~73 .lut_mask = 64'h0000F0F000003333;
defparam \hidden0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \hidden0|Add0~77 (
// Equation(s):
// \hidden0|Add0~77_sumout  = SUM(( \hidden0|Mult0~12  ) + ( \hidden0|Add1~77_sumout  ) + ( \hidden0|Add0~74  ))
// \hidden0|Add0~78  = CARRY(( \hidden0|Mult0~12  ) + ( \hidden0|Add1~77_sumout  ) + ( \hidden0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Add1~77_sumout ),
	.datad(!\hidden0|Mult0~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~77_sumout ),
	.cout(\hidden0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~77 .extended_lut = "off";
defparam \hidden0|Add0~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \hidden0|Add0~81 (
// Equation(s):
// \hidden0|Add0~81_sumout  = SUM(( \hidden0|Mult0~13  ) + ( \hidden0|Add1~81_sumout  ) + ( \hidden0|Add0~78  ))
// \hidden0|Add0~82  = CARRY(( \hidden0|Mult0~13  ) + ( \hidden0|Add1~81_sumout  ) + ( \hidden0|Add0~78  ))

	.dataa(gnd),
	.datab(!\hidden0|Add1~81_sumout ),
	.datac(gnd),
	.datad(!\hidden0|Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~81_sumout ),
	.cout(\hidden0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~81 .extended_lut = "off";
defparam \hidden0|Add0~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \hidden0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \hidden0|Add0~85 (
// Equation(s):
// \hidden0|Add0~85_sumout  = SUM(( \hidden0|Add1~85_sumout  ) + ( \hidden0|Mult0~14  ) + ( \hidden0|Add0~82  ))
// \hidden0|Add0~86  = CARRY(( \hidden0|Add1~85_sumout  ) + ( \hidden0|Mult0~14  ) + ( \hidden0|Add0~82  ))

	.dataa(gnd),
	.datab(!\hidden0|Add1~85_sumout ),
	.datac(!\hidden0|Mult0~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~85_sumout ),
	.cout(\hidden0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~85 .extended_lut = "off";
defparam \hidden0|Add0~85 .lut_mask = 64'h0000F0F000003333;
defparam \hidden0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \hidden0|Add0~89 (
// Equation(s):
// \hidden0|Add0~89_sumout  = SUM(( \hidden0|Add1~89_sumout  ) + ( \hidden0|Mult0~15  ) + ( \hidden0|Add0~86  ))
// \hidden0|Add0~90  = CARRY(( \hidden0|Add1~89_sumout  ) + ( \hidden0|Mult0~15  ) + ( \hidden0|Add0~86  ))

	.dataa(!\hidden0|Mult0~15 ),
	.datab(gnd),
	.datac(!\hidden0|Add1~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~89_sumout ),
	.cout(\hidden0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~89 .extended_lut = "off";
defparam \hidden0|Add0~89 .lut_mask = 64'h0000AAAA00000F0F;
defparam \hidden0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \hidden0|Add0~93 (
// Equation(s):
// \hidden0|Add0~93_sumout  = SUM(( \hidden0|Add1~93_sumout  ) + ( \hidden0|Mult0~16  ) + ( \hidden0|Add0~90  ))
// \hidden0|Add0~94  = CARRY(( \hidden0|Add1~93_sumout  ) + ( \hidden0|Mult0~16  ) + ( \hidden0|Add0~90  ))

	.dataa(gnd),
	.datab(!\hidden0|Add1~93_sumout ),
	.datac(!\hidden0|Mult0~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~93_sumout ),
	.cout(\hidden0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~93 .extended_lut = "off";
defparam \hidden0|Add0~93 .lut_mask = 64'h0000F0F000003333;
defparam \hidden0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \hidden0|Add0~97 (
// Equation(s):
// \hidden0|Add0~97_sumout  = SUM(( \hidden0|Add1~97_sumout  ) + ( \hidden0|Mult0~17  ) + ( \hidden0|Add0~94  ))
// \hidden0|Add0~98  = CARRY(( \hidden0|Add1~97_sumout  ) + ( \hidden0|Mult0~17  ) + ( \hidden0|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult0~17 ),
	.datad(!\hidden0|Add1~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~97_sumout ),
	.cout(\hidden0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~97 .extended_lut = "off";
defparam \hidden0|Add0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \hidden0|Add0~101 (
// Equation(s):
// \hidden0|Add0~101_sumout  = SUM(( \hidden0|Mult0~18  ) + ( \hidden0|Add1~101_sumout  ) + ( \hidden0|Add0~98  ))
// \hidden0|Add0~102  = CARRY(( \hidden0|Mult0~18  ) + ( \hidden0|Add1~101_sumout  ) + ( \hidden0|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Add1~101_sumout ),
	.datad(!\hidden0|Mult0~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~101_sumout ),
	.cout(\hidden0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~101 .extended_lut = "off";
defparam \hidden0|Add0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N33
cyclonev_lcell_comb \hidden0|Add0~105 (
// Equation(s):
// \hidden0|Add0~105_sumout  = SUM(( \hidden0|Add1~105_sumout  ) + ( \hidden0|Mult0~19  ) + ( \hidden0|Add0~102  ))
// \hidden0|Add0~106  = CARRY(( \hidden0|Add1~105_sumout  ) + ( \hidden0|Mult0~19  ) + ( \hidden0|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult0~19 ),
	.datad(!\hidden0|Add1~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~105_sumout ),
	.cout(\hidden0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~105 .extended_lut = "off";
defparam \hidden0|Add0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \hidden0|Add0~109 (
// Equation(s):
// \hidden0|Add0~109_sumout  = SUM(( \hidden0|Mult0~20  ) + ( \hidden0|Add1~109_sumout  ) + ( \hidden0|Add0~106  ))
// \hidden0|Add0~110  = CARRY(( \hidden0|Mult0~20  ) + ( \hidden0|Add1~109_sumout  ) + ( \hidden0|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Add1~109_sumout ),
	.datad(!\hidden0|Mult0~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~109_sumout ),
	.cout(\hidden0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~109 .extended_lut = "off";
defparam \hidden0|Add0~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \hidden0|Add0~113 (
// Equation(s):
// \hidden0|Add0~113_sumout  = SUM(( \hidden0|Add1~113_sumout  ) + ( \hidden0|Mult0~21  ) + ( \hidden0|Add0~110  ))
// \hidden0|Add0~114  = CARRY(( \hidden0|Add1~113_sumout  ) + ( \hidden0|Mult0~21  ) + ( \hidden0|Add0~110  ))

	.dataa(!\hidden0|Add1~113_sumout ),
	.datab(gnd),
	.datac(!\hidden0|Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~113_sumout ),
	.cout(\hidden0|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~113 .extended_lut = "off";
defparam \hidden0|Add0~113 .lut_mask = 64'h0000F0F000005555;
defparam \hidden0|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \hidden0|Add0~117 (
// Equation(s):
// \hidden0|Add0~117_sumout  = SUM(( \hidden0|Add1~117_sumout  ) + ( \hidden0|Mult0~22  ) + ( \hidden0|Add0~114  ))
// \hidden0|Add0~118  = CARRY(( \hidden0|Add1~117_sumout  ) + ( \hidden0|Mult0~22  ) + ( \hidden0|Add0~114  ))

	.dataa(gnd),
	.datab(!\hidden0|Add1~117_sumout ),
	.datac(!\hidden0|Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~117_sumout ),
	.cout(\hidden0|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~117 .extended_lut = "off";
defparam \hidden0|Add0~117 .lut_mask = 64'h0000F0F000003333;
defparam \hidden0|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N45
cyclonev_lcell_comb \hidden0|Add0~1 (
// Equation(s):
// \hidden0|Add0~1_sumout  = SUM(( \hidden0|Add1~1_sumout  ) + ( \hidden0|Mult0~23  ) + ( \hidden0|Add0~118  ))
// \hidden0|Add0~2  = CARRY(( \hidden0|Add1~1_sumout  ) + ( \hidden0|Mult0~23  ) + ( \hidden0|Add0~118  ))

	.dataa(!\hidden0|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\hidden0|Mult0~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~1_sumout ),
	.cout(\hidden0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~1 .extended_lut = "off";
defparam \hidden0|Add0~1 .lut_mask = 64'h0000F0F000005555;
defparam \hidden0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N46
dffeas \hidden0|sum[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[15] .is_wysiwyg = "true";
defparam \hidden0|sum[15] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y8_N0
cyclonev_mac \hidden0|Mult2~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,gnd,gnd,vcc}),
	.ay({!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,
\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 }),
	.by({\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~33 ,\hidden0|Mult2~32 ,\hidden0|Mult2~31 ,\hidden0|Mult2~30 ,
\hidden0|Mult2~29 ,\hidden0|Mult2~28 ,\hidden0|Mult2~27 ,\hidden0|Mult2~26 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden0|Mult2~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden0|Mult2~mult_hlmac .accumulate_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .ax_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .ax_width = 18;
defparam \hidden0|Mult2~mult_hlmac .ay_scan_in_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .ay_scan_in_width = 19;
defparam \hidden0|Mult2~mult_hlmac .ay_use_scan_in = "false";
defparam \hidden0|Mult2~mult_hlmac .az_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .bx_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .bx_width = 18;
defparam \hidden0|Mult2~mult_hlmac .by_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .by_use_scan_in = "false";
defparam \hidden0|Mult2~mult_hlmac .by_width = 18;
defparam \hidden0|Mult2~mult_hlmac .bz_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .coef_a_0 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_a_1 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_a_2 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_a_3 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_a_4 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_a_5 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_a_6 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_a_7 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_b_0 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_b_1 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_b_2 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_b_3 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_b_4 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_b_5 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_b_6 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_b_7 = 0;
defparam \hidden0|Mult2~mult_hlmac .coef_sel_a_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .coef_sel_b_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .delay_scan_out_ay = "false";
defparam \hidden0|Mult2~mult_hlmac .delay_scan_out_by = "false";
defparam \hidden0|Mult2~mult_hlmac .enable_double_accum = "false";
defparam \hidden0|Mult2~mult_hlmac .load_const_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .load_const_value = 0;
defparam \hidden0|Mult2~mult_hlmac .mode_sub_location = 0;
defparam \hidden0|Mult2~mult_hlmac .negate_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .operand_source_max = "input";
defparam \hidden0|Mult2~mult_hlmac .operand_source_may = "input";
defparam \hidden0|Mult2~mult_hlmac .operand_source_mbx = "input";
defparam \hidden0|Mult2~mult_hlmac .operand_source_mby = "input";
defparam \hidden0|Mult2~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \hidden0|Mult2~mult_hlmac .output_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .preadder_subtract_a = "false";
defparam \hidden0|Mult2~mult_hlmac .preadder_subtract_b = "false";
defparam \hidden0|Mult2~mult_hlmac .result_a_width = 64;
defparam \hidden0|Mult2~mult_hlmac .signed_max = "true";
defparam \hidden0|Mult2~mult_hlmac .signed_may = "true";
defparam \hidden0|Mult2~mult_hlmac .signed_mbx = "true";
defparam \hidden0|Mult2~mult_hlmac .signed_mby = "false";
defparam \hidden0|Mult2~mult_hlmac .sub_clock = "none";
defparam \hidden0|Mult2~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y10_N0
cyclonev_mac \hidden0|Mult1~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,vcc,vcc}),
	.ay({!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,
\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 }),
	.by({\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~32 ,\hidden0|Mult1~31 ,\hidden0|Mult1~30 ,
\hidden0|Mult1~29 ,\hidden0|Mult1~28 ,\hidden0|Mult1~27 ,\hidden0|Mult1~26 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden0|Mult1~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden0|Mult1~mult_hlmac .accumulate_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .ax_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .ax_width = 18;
defparam \hidden0|Mult1~mult_hlmac .ay_scan_in_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .ay_scan_in_width = 19;
defparam \hidden0|Mult1~mult_hlmac .ay_use_scan_in = "false";
defparam \hidden0|Mult1~mult_hlmac .az_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .bx_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .bx_width = 18;
defparam \hidden0|Mult1~mult_hlmac .by_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .by_use_scan_in = "false";
defparam \hidden0|Mult1~mult_hlmac .by_width = 18;
defparam \hidden0|Mult1~mult_hlmac .bz_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .coef_a_0 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_a_1 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_a_2 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_a_3 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_a_4 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_a_5 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_a_6 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_a_7 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_b_0 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_b_1 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_b_2 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_b_3 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_b_4 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_b_5 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_b_6 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_b_7 = 0;
defparam \hidden0|Mult1~mult_hlmac .coef_sel_a_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .coef_sel_b_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .delay_scan_out_ay = "false";
defparam \hidden0|Mult1~mult_hlmac .delay_scan_out_by = "false";
defparam \hidden0|Mult1~mult_hlmac .enable_double_accum = "false";
defparam \hidden0|Mult1~mult_hlmac .load_const_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .load_const_value = 0;
defparam \hidden0|Mult1~mult_hlmac .mode_sub_location = 0;
defparam \hidden0|Mult1~mult_hlmac .negate_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .operand_source_max = "input";
defparam \hidden0|Mult1~mult_hlmac .operand_source_may = "input";
defparam \hidden0|Mult1~mult_hlmac .operand_source_mbx = "input";
defparam \hidden0|Mult1~mult_hlmac .operand_source_mby = "input";
defparam \hidden0|Mult1~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \hidden0|Mult1~mult_hlmac .output_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .preadder_subtract_a = "false";
defparam \hidden0|Mult1~mult_hlmac .preadder_subtract_b = "false";
defparam \hidden0|Mult1~mult_hlmac .result_a_width = 64;
defparam \hidden0|Mult1~mult_hlmac .signed_max = "true";
defparam \hidden0|Mult1~mult_hlmac .signed_may = "true";
defparam \hidden0|Mult1~mult_hlmac .signed_mbx = "true";
defparam \hidden0|Mult1~mult_hlmac .signed_mby = "false";
defparam \hidden0|Mult1~mult_hlmac .sub_clock = "none";
defparam \hidden0|Mult1~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N48
cyclonev_lcell_comb \hidden0|Add1~33 (
// Equation(s):
// \hidden0|Add1~33_sumout  = SUM(( !\hidden0|Mult2~24  $ (\hidden0|Mult1~24 ) ) + ( \hidden0|Add1~3  ) + ( \hidden0|Add1~2  ))
// \hidden0|Add1~34  = CARRY(( !\hidden0|Mult2~24  $ (\hidden0|Mult1~24 ) ) + ( \hidden0|Add1~3  ) + ( \hidden0|Add1~2  ))
// \hidden0|Add1~35  = SHARE((\hidden0|Mult1~24 ) # (\hidden0|Mult2~24 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult2~24 ),
	.datad(!\hidden0|Mult1~24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~2 ),
	.sharein(\hidden0|Add1~3 ),
	.combout(),
	.sumout(\hidden0|Add1~33_sumout ),
	.cout(\hidden0|Add1~34 ),
	.shareout(\hidden0|Add1~35 ));
// synopsys translate_off
defparam \hidden0|Add1~33 .extended_lut = "off";
defparam \hidden0|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N51
cyclonev_lcell_comb \hidden0|Add1~37 (
// Equation(s):
// \hidden0|Add1~37_sumout  = SUM(( !\hidden0|Mult1~25  $ (\hidden0|Mult2~25 ) ) + ( \hidden0|Add1~35  ) + ( \hidden0|Add1~34  ))
// \hidden0|Add1~38  = CARRY(( !\hidden0|Mult1~25  $ (\hidden0|Mult2~25 ) ) + ( \hidden0|Add1~35  ) + ( \hidden0|Add1~34  ))
// \hidden0|Add1~39  = SHARE((\hidden0|Mult2~25 ) # (\hidden0|Mult1~25 ))

	.dataa(gnd),
	.datab(!\hidden0|Mult1~25 ),
	.datac(!\hidden0|Mult2~25 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~34 ),
	.sharein(\hidden0|Add1~35 ),
	.combout(),
	.sumout(\hidden0|Add1~37_sumout ),
	.cout(\hidden0|Add1~38 ),
	.shareout(\hidden0|Add1~39 ));
// synopsys translate_off
defparam \hidden0|Add1~37 .extended_lut = "off";
defparam \hidden0|Add1~37 .lut_mask = 64'h00003F3F0000C3C3;
defparam \hidden0|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N54
cyclonev_lcell_comb \hidden0|Add1~41 (
// Equation(s):
// \hidden0|Add1~41_sumout  = SUM(( !\hidden0|Mult1~mult_hlmac_resulta  $ (\hidden0|Mult2~mult_hlmac_resulta ) ) + ( \hidden0|Add1~39  ) + ( \hidden0|Add1~38  ))
// \hidden0|Add1~42  = CARRY(( !\hidden0|Mult1~mult_hlmac_resulta  $ (\hidden0|Mult2~mult_hlmac_resulta ) ) + ( \hidden0|Add1~39  ) + ( \hidden0|Add1~38  ))
// \hidden0|Add1~43  = SHARE((\hidden0|Mult2~mult_hlmac_resulta ) # (\hidden0|Mult1~mult_hlmac_resulta ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult1~mult_hlmac_resulta ),
	.datad(!\hidden0|Mult2~mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~38 ),
	.sharein(\hidden0|Add1~39 ),
	.combout(),
	.sumout(\hidden0|Add1~41_sumout ),
	.cout(\hidden0|Add1~42 ),
	.shareout(\hidden0|Add1~43 ));
// synopsys translate_off
defparam \hidden0|Add1~41 .extended_lut = "off";
defparam \hidden0|Add1~41 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N57
cyclonev_lcell_comb \hidden0|Add1~45 (
// Equation(s):
// \hidden0|Add1~45_sumout  = SUM(( !\hidden0|Mult2~659  $ (\hidden0|Mult1~660 ) ) + ( \hidden0|Add1~43  ) + ( \hidden0|Add1~42  ))
// \hidden0|Add1~46  = CARRY(( !\hidden0|Mult2~659  $ (\hidden0|Mult1~660 ) ) + ( \hidden0|Add1~43  ) + ( \hidden0|Add1~42  ))
// \hidden0|Add1~47  = SHARE((\hidden0|Mult1~660 ) # (\hidden0|Mult2~659 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult2~659 ),
	.datad(!\hidden0|Mult1~660 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~42 ),
	.sharein(\hidden0|Add1~43 ),
	.combout(),
	.sumout(\hidden0|Add1~45_sumout ),
	.cout(\hidden0|Add1~46 ),
	.shareout(\hidden0|Add1~47 ));
// synopsys translate_off
defparam \hidden0|Add1~45 .extended_lut = "off";
defparam \hidden0|Add1~45 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \hidden0|Add1~9 (
// Equation(s):
// \hidden0|Add1~9_sumout  = SUM(( !\hidden0|Mult1~661  $ (\hidden0|Mult2~660 ) ) + ( \hidden0|Add1~47  ) + ( \hidden0|Add1~46  ))
// \hidden0|Add1~10  = CARRY(( !\hidden0|Mult1~661  $ (\hidden0|Mult2~660 ) ) + ( \hidden0|Add1~47  ) + ( \hidden0|Add1~46  ))
// \hidden0|Add1~11  = SHARE((\hidden0|Mult2~660 ) # (\hidden0|Mult1~661 ))

	.dataa(gnd),
	.datab(!\hidden0|Mult1~661 ),
	.datac(gnd),
	.datad(!\hidden0|Mult2~660 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~46 ),
	.sharein(\hidden0|Add1~47 ),
	.combout(),
	.sumout(\hidden0|Add1~9_sumout ),
	.cout(\hidden0|Add1~10 ),
	.shareout(\hidden0|Add1~11 ));
// synopsys translate_off
defparam \hidden0|Add1~9 .extended_lut = "off";
defparam \hidden0|Add1~9 .lut_mask = 64'h000033FF0000CC33;
defparam \hidden0|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N3
cyclonev_lcell_comb \hidden0|Add1~49 (
// Equation(s):
// \hidden0|Add1~49_sumout  = SUM(( !\hidden0|Mult1~662  $ (\hidden0|Mult2~661 ) ) + ( \hidden0|Add1~11  ) + ( \hidden0|Add1~10  ))
// \hidden0|Add1~50  = CARRY(( !\hidden0|Mult1~662  $ (\hidden0|Mult2~661 ) ) + ( \hidden0|Add1~11  ) + ( \hidden0|Add1~10  ))
// \hidden0|Add1~51  = SHARE((\hidden0|Mult2~661 ) # (\hidden0|Mult1~662 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult1~662 ),
	.datad(!\hidden0|Mult2~661 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~10 ),
	.sharein(\hidden0|Add1~11 ),
	.combout(),
	.sumout(\hidden0|Add1~49_sumout ),
	.cout(\hidden0|Add1~50 ),
	.shareout(\hidden0|Add1~51 ));
// synopsys translate_off
defparam \hidden0|Add1~49 .extended_lut = "off";
defparam \hidden0|Add1~49 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N6
cyclonev_lcell_comb \hidden0|Add1~53 (
// Equation(s):
// \hidden0|Add1~53_sumout  = SUM(( !\hidden0|Mult1~663  $ (\hidden0|Mult2~662 ) ) + ( \hidden0|Add1~51  ) + ( \hidden0|Add1~50  ))
// \hidden0|Add1~54  = CARRY(( !\hidden0|Mult1~663  $ (\hidden0|Mult2~662 ) ) + ( \hidden0|Add1~51  ) + ( \hidden0|Add1~50  ))
// \hidden0|Add1~55  = SHARE((\hidden0|Mult2~662 ) # (\hidden0|Mult1~663 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult1~663 ),
	.datad(!\hidden0|Mult2~662 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~50 ),
	.sharein(\hidden0|Add1~51 ),
	.combout(),
	.sumout(\hidden0|Add1~53_sumout ),
	.cout(\hidden0|Add1~54 ),
	.shareout(\hidden0|Add1~55 ));
// synopsys translate_off
defparam \hidden0|Add1~53 .extended_lut = "off";
defparam \hidden0|Add1~53 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N9
cyclonev_lcell_comb \hidden0|Add1~57 (
// Equation(s):
// \hidden0|Add1~57_sumout  = SUM(( !\hidden0|Mult1~664  $ (\hidden0|Mult2~663 ) ) + ( \hidden0|Add1~55  ) + ( \hidden0|Add1~54  ))
// \hidden0|Add1~58  = CARRY(( !\hidden0|Mult1~664  $ (\hidden0|Mult2~663 ) ) + ( \hidden0|Add1~55  ) + ( \hidden0|Add1~54  ))
// \hidden0|Add1~59  = SHARE((\hidden0|Mult2~663 ) # (\hidden0|Mult1~664 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult1~664 ),
	.datad(!\hidden0|Mult2~663 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~54 ),
	.sharein(\hidden0|Add1~55 ),
	.combout(),
	.sumout(\hidden0|Add1~57_sumout ),
	.cout(\hidden0|Add1~58 ),
	.shareout(\hidden0|Add1~59 ));
// synopsys translate_off
defparam \hidden0|Add1~57 .extended_lut = "off";
defparam \hidden0|Add1~57 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \hidden0|Add1~61 (
// Equation(s):
// \hidden0|Add1~61_sumout  = SUM(( !\hidden0|Mult1~665  $ (\hidden0|Mult2~664 ) ) + ( \hidden0|Add1~59  ) + ( \hidden0|Add1~58  ))
// \hidden0|Add1~62  = CARRY(( !\hidden0|Mult1~665  $ (\hidden0|Mult2~664 ) ) + ( \hidden0|Add1~59  ) + ( \hidden0|Add1~58  ))
// \hidden0|Add1~63  = SHARE((\hidden0|Mult2~664 ) # (\hidden0|Mult1~665 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult1~665 ),
	.datad(!\hidden0|Mult2~664 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~58 ),
	.sharein(\hidden0|Add1~59 ),
	.combout(),
	.sumout(\hidden0|Add1~61_sumout ),
	.cout(\hidden0|Add1~62 ),
	.shareout(\hidden0|Add1~63 ));
// synopsys translate_off
defparam \hidden0|Add1~61 .extended_lut = "off";
defparam \hidden0|Add1~61 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N15
cyclonev_lcell_comb \hidden0|Add1~65 (
// Equation(s):
// \hidden0|Add1~65_sumout  = SUM(( !\hidden0|Mult1~666  $ (\hidden0|Mult2~665 ) ) + ( \hidden0|Add1~63  ) + ( \hidden0|Add1~62  ))
// \hidden0|Add1~66  = CARRY(( !\hidden0|Mult1~666  $ (\hidden0|Mult2~665 ) ) + ( \hidden0|Add1~63  ) + ( \hidden0|Add1~62  ))
// \hidden0|Add1~67  = SHARE((\hidden0|Mult2~665 ) # (\hidden0|Mult1~666 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult1~666 ),
	.datad(!\hidden0|Mult2~665 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~62 ),
	.sharein(\hidden0|Add1~63 ),
	.combout(),
	.sumout(\hidden0|Add1~65_sumout ),
	.cout(\hidden0|Add1~66 ),
	.shareout(\hidden0|Add1~67 ));
// synopsys translate_off
defparam \hidden0|Add1~65 .extended_lut = "off";
defparam \hidden0|Add1~65 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \hidden0|Add1~13 (
// Equation(s):
// \hidden0|Add1~13_sumout  = SUM(( !\hidden0|Mult2~666  $ (\hidden0|Mult1~667 ) ) + ( \hidden0|Add1~67  ) + ( \hidden0|Add1~66  ))
// \hidden0|Add1~14  = CARRY(( !\hidden0|Mult2~666  $ (\hidden0|Mult1~667 ) ) + ( \hidden0|Add1~67  ) + ( \hidden0|Add1~66  ))
// \hidden0|Add1~15  = SHARE((\hidden0|Mult1~667 ) # (\hidden0|Mult2~666 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult2~666 ),
	.datad(!\hidden0|Mult1~667 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~66 ),
	.sharein(\hidden0|Add1~67 ),
	.combout(),
	.sumout(\hidden0|Add1~13_sumout ),
	.cout(\hidden0|Add1~14 ),
	.shareout(\hidden0|Add1~15 ));
// synopsys translate_off
defparam \hidden0|Add1~13 .extended_lut = "off";
defparam \hidden0|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N21
cyclonev_lcell_comb \hidden0|Add1~17 (
// Equation(s):
// \hidden0|Add1~17_sumout  = SUM(( !\hidden0|Mult1~668  $ (\hidden0|Mult2~667 ) ) + ( \hidden0|Add1~15  ) + ( \hidden0|Add1~14  ))
// \hidden0|Add1~18  = CARRY(( !\hidden0|Mult1~668  $ (\hidden0|Mult2~667 ) ) + ( \hidden0|Add1~15  ) + ( \hidden0|Add1~14  ))
// \hidden0|Add1~19  = SHARE((\hidden0|Mult2~667 ) # (\hidden0|Mult1~668 ))

	.dataa(!\hidden0|Mult1~668 ),
	.datab(gnd),
	.datac(!\hidden0|Mult2~667 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~14 ),
	.sharein(\hidden0|Add1~15 ),
	.combout(),
	.sumout(\hidden0|Add1~17_sumout ),
	.cout(\hidden0|Add1~18 ),
	.shareout(\hidden0|Add1~19 ));
// synopsys translate_off
defparam \hidden0|Add1~17 .extended_lut = "off";
defparam \hidden0|Add1~17 .lut_mask = 64'h00005F5F0000A5A5;
defparam \hidden0|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \hidden0|Add1~21 (
// Equation(s):
// \hidden0|Add1~21_sumout  = SUM(( !\hidden0|Mult2~668  $ (\hidden0|Mult1~669 ) ) + ( \hidden0|Add1~19  ) + ( \hidden0|Add1~18  ))
// \hidden0|Add1~22  = CARRY(( !\hidden0|Mult2~668  $ (\hidden0|Mult1~669 ) ) + ( \hidden0|Add1~19  ) + ( \hidden0|Add1~18  ))
// \hidden0|Add1~23  = SHARE((\hidden0|Mult1~669 ) # (\hidden0|Mult2~668 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult2~668 ),
	.datad(!\hidden0|Mult1~669 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~18 ),
	.sharein(\hidden0|Add1~19 ),
	.combout(),
	.sumout(\hidden0|Add1~21_sumout ),
	.cout(\hidden0|Add1~22 ),
	.shareout(\hidden0|Add1~23 ));
// synopsys translate_off
defparam \hidden0|Add1~21 .extended_lut = "off";
defparam \hidden0|Add1~21 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N27
cyclonev_lcell_comb \hidden0|Add1~25 (
// Equation(s):
// \hidden0|Add1~25_sumout  = SUM(( !\hidden0|Mult1~670  $ (\hidden0|Mult2~669 ) ) + ( \hidden0|Add1~23  ) + ( \hidden0|Add1~22  ))
// \hidden0|Add1~26  = CARRY(( !\hidden0|Mult1~670  $ (\hidden0|Mult2~669 ) ) + ( \hidden0|Add1~23  ) + ( \hidden0|Add1~22  ))
// \hidden0|Add1~27  = SHARE((\hidden0|Mult2~669 ) # (\hidden0|Mult1~670 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult1~670 ),
	.datad(!\hidden0|Mult2~669 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~22 ),
	.sharein(\hidden0|Add1~23 ),
	.combout(),
	.sumout(\hidden0|Add1~25_sumout ),
	.cout(\hidden0|Add1~26 ),
	.shareout(\hidden0|Add1~27 ));
// synopsys translate_off
defparam \hidden0|Add1~25 .extended_lut = "off";
defparam \hidden0|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \hidden0|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \hidden0|Add1~29 (
// Equation(s):
// \hidden0|Add1~29_sumout  = SUM(( !\hidden0|Mult2~670  $ (\hidden0|Mult1~671 ) ) + ( \hidden0|Add1~27  ) + ( \hidden0|Add1~26  ))
// \hidden0|Add1~30  = CARRY(( !\hidden0|Mult2~670  $ (\hidden0|Mult1~671 ) ) + ( \hidden0|Add1~27  ) + ( \hidden0|Add1~26  ))
// \hidden0|Add1~31  = SHARE((\hidden0|Mult1~671 ) # (\hidden0|Mult2~670 ))

	.dataa(!\hidden0|Mult2~670 ),
	.datab(gnd),
	.datac(!\hidden0|Mult1~671 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~26 ),
	.sharein(\hidden0|Add1~27 ),
	.combout(),
	.sumout(\hidden0|Add1~29_sumout ),
	.cout(\hidden0|Add1~30 ),
	.shareout(\hidden0|Add1~31 ));
// synopsys translate_off
defparam \hidden0|Add1~29 .extended_lut = "off";
defparam \hidden0|Add1~29 .lut_mask = 64'h00005F5F0000A5A5;
defparam \hidden0|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N33
cyclonev_lcell_comb \hidden0|Add1~5 (
// Equation(s):
// \hidden0|Add1~5_sumout  = SUM(( !\hidden0|Mult2~671  $ (\hidden0|Mult1~672 ) ) + ( \hidden0|Add1~31  ) + ( \hidden0|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult2~671 ),
	.datad(!\hidden0|Mult1~672 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add1~30 ),
	.sharein(\hidden0|Add1~31 ),
	.combout(),
	.sumout(\hidden0|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add1~5 .extended_lut = "off";
defparam \hidden0|Add1~5 .lut_mask = 64'h000000000000F00F;
defparam \hidden0|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X54_Y12_N0
cyclonev_mac \hidden0|Mult0~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,gnd,vcc}),
	.ay({!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],!b_0[31],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\hidden0|Mult0~31 ,\hidden0|Mult0~30 ,\hidden0|Mult0~29 ,\hidden0|Mult0~28 ,\hidden0|Mult0~27 ,\hidden0|Mult0~26 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\hidden0|Mult0~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \hidden0|Mult0~mult_hlmac .accumulate_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .ax_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .ax_width = 5;
defparam \hidden0|Mult0~mult_hlmac .ay_scan_in_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .ay_scan_in_width = 19;
defparam \hidden0|Mult0~mult_hlmac .ay_use_scan_in = "false";
defparam \hidden0|Mult0~mult_hlmac .az_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .bx_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .bx_width = 3;
defparam \hidden0|Mult0~mult_hlmac .by_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .by_use_scan_in = "false";
defparam \hidden0|Mult0~mult_hlmac .by_width = 18;
defparam \hidden0|Mult0~mult_hlmac .bz_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .coef_a_0 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_a_1 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_a_2 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_a_3 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_a_4 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_a_5 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_a_6 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_a_7 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_b_0 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_b_1 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_b_2 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_b_3 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_b_4 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_b_5 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_b_6 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_b_7 = 0;
defparam \hidden0|Mult0~mult_hlmac .coef_sel_a_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .coef_sel_b_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .delay_scan_out_ay = "false";
defparam \hidden0|Mult0~mult_hlmac .delay_scan_out_by = "false";
defparam \hidden0|Mult0~mult_hlmac .enable_double_accum = "false";
defparam \hidden0|Mult0~mult_hlmac .load_const_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .load_const_value = 0;
defparam \hidden0|Mult0~mult_hlmac .mode_sub_location = 0;
defparam \hidden0|Mult0~mult_hlmac .negate_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .operand_source_max = "input";
defparam \hidden0|Mult0~mult_hlmac .operand_source_may = "input";
defparam \hidden0|Mult0~mult_hlmac .operand_source_mbx = "input";
defparam \hidden0|Mult0~mult_hlmac .operand_source_mby = "input";
defparam \hidden0|Mult0~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \hidden0|Mult0~mult_hlmac .output_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .preadder_subtract_a = "false";
defparam \hidden0|Mult0~mult_hlmac .preadder_subtract_b = "false";
defparam \hidden0|Mult0~mult_hlmac .result_a_width = 64;
defparam \hidden0|Mult0~mult_hlmac .signed_max = "false";
defparam \hidden0|Mult0~mult_hlmac .signed_may = "true";
defparam \hidden0|Mult0~mult_hlmac .signed_mbx = "false";
defparam \hidden0|Mult0~mult_hlmac .signed_mby = "false";
defparam \hidden0|Mult0~mult_hlmac .sub_clock = "none";
defparam \hidden0|Mult0~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \hidden0|Add0~33 (
// Equation(s):
// \hidden0|Add0~33_sumout  = SUM(( \hidden0|Add1~33_sumout  ) + ( \hidden0|Mult0~24  ) + ( \hidden0|Add0~2  ))
// \hidden0|Add0~34  = CARRY(( \hidden0|Add1~33_sumout  ) + ( \hidden0|Mult0~24  ) + ( \hidden0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult0~24 ),
	.datad(!\hidden0|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~33_sumout ),
	.cout(\hidden0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~33 .extended_lut = "off";
defparam \hidden0|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N51
cyclonev_lcell_comb \hidden0|Add0~37 (
// Equation(s):
// \hidden0|Add0~37_sumout  = SUM(( \hidden0|Mult0~25  ) + ( \hidden0|Add1~37_sumout  ) + ( \hidden0|Add0~34  ))
// \hidden0|Add0~38  = CARRY(( \hidden0|Mult0~25  ) + ( \hidden0|Add1~37_sumout  ) + ( \hidden0|Add0~34  ))

	.dataa(!\hidden0|Add1~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden0|Mult0~25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~37_sumout ),
	.cout(\hidden0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~37 .extended_lut = "off";
defparam \hidden0|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \hidden0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \hidden0|Add0~41 (
// Equation(s):
// \hidden0|Add0~41_sumout  = SUM(( \hidden0|Mult0~mult_hlmac_resulta  ) + ( \hidden0|Add1~41_sumout  ) + ( \hidden0|Add0~38  ))
// \hidden0|Add0~42  = CARRY(( \hidden0|Mult0~mult_hlmac_resulta  ) + ( \hidden0|Add1~41_sumout  ) + ( \hidden0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Add1~41_sumout ),
	.datad(!\hidden0|Mult0~mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~41_sumout ),
	.cout(\hidden0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~41 .extended_lut = "off";
defparam \hidden0|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \hidden0|Add0~45 (
// Equation(s):
// \hidden0|Add0~45_sumout  = SUM(( \hidden0|Mult0~661  ) + ( \hidden0|Add1~45_sumout  ) + ( \hidden0|Add0~42  ))
// \hidden0|Add0~46  = CARRY(( \hidden0|Mult0~661  ) + ( \hidden0|Add1~45_sumout  ) + ( \hidden0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Add1~45_sumout ),
	.datad(!\hidden0|Mult0~661 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~45_sumout ),
	.cout(\hidden0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~45 .extended_lut = "off";
defparam \hidden0|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \hidden0|Add0~9 (
// Equation(s):
// \hidden0|Add0~9_sumout  = SUM(( \hidden0|Add1~9_sumout  ) + ( \hidden0|Mult0~662  ) + ( \hidden0|Add0~46  ))
// \hidden0|Add0~10  = CARRY(( \hidden0|Add1~9_sumout  ) + ( \hidden0|Mult0~662  ) + ( \hidden0|Add0~46  ))

	.dataa(gnd),
	.datab(!\hidden0|Add1~9_sumout ),
	.datac(!\hidden0|Mult0~662 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~9_sumout ),
	.cout(\hidden0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~9 .extended_lut = "off";
defparam \hidden0|Add0~9 .lut_mask = 64'h0000F0F000003333;
defparam \hidden0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \hidden0|Add0~49 (
// Equation(s):
// \hidden0|Add0~49_sumout  = SUM(( \hidden0|Mult0~663  ) + ( \hidden0|Add1~49_sumout  ) + ( \hidden0|Add0~10  ))
// \hidden0|Add0~50  = CARRY(( \hidden0|Mult0~663  ) + ( \hidden0|Add1~49_sumout  ) + ( \hidden0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Add1~49_sumout ),
	.datad(!\hidden0|Mult0~663 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~49_sumout ),
	.cout(\hidden0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~49 .extended_lut = "off";
defparam \hidden0|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \hidden0|Add0~53 (
// Equation(s):
// \hidden0|Add0~53_sumout  = SUM(( \hidden0|Add1~53_sumout  ) + ( \hidden0|Mult0~664  ) + ( \hidden0|Add0~50  ))
// \hidden0|Add0~54  = CARRY(( \hidden0|Add1~53_sumout  ) + ( \hidden0|Mult0~664  ) + ( \hidden0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult0~664 ),
	.datad(!\hidden0|Add1~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~53_sumout ),
	.cout(\hidden0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~53 .extended_lut = "off";
defparam \hidden0|Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \hidden0|Add0~57 (
// Equation(s):
// \hidden0|Add0~57_sumout  = SUM(( \hidden0|Mult0~665  ) + ( \hidden0|Add1~57_sumout  ) + ( \hidden0|Add0~54  ))
// \hidden0|Add0~58  = CARRY(( \hidden0|Mult0~665  ) + ( \hidden0|Add1~57_sumout  ) + ( \hidden0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Add1~57_sumout ),
	.datad(!\hidden0|Mult0~665 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~57_sumout ),
	.cout(\hidden0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~57 .extended_lut = "off";
defparam \hidden0|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \hidden0|Add0~61 (
// Equation(s):
// \hidden0|Add0~61_sumout  = SUM(( \hidden0|Add1~61_sumout  ) + ( \hidden0|Mult0~666  ) + ( \hidden0|Add0~58  ))
// \hidden0|Add0~62  = CARRY(( \hidden0|Add1~61_sumout  ) + ( \hidden0|Mult0~666  ) + ( \hidden0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult0~666 ),
	.datad(!\hidden0|Add1~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~61_sumout ),
	.cout(\hidden0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~61 .extended_lut = "off";
defparam \hidden0|Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \hidden0|Add0~65 (
// Equation(s):
// \hidden0|Add0~65_sumout  = SUM(( \hidden0|Mult0~667  ) + ( \hidden0|Add1~65_sumout  ) + ( \hidden0|Add0~62  ))
// \hidden0|Add0~66  = CARRY(( \hidden0|Mult0~667  ) + ( \hidden0|Add1~65_sumout  ) + ( \hidden0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Add1~65_sumout ),
	.datad(!\hidden0|Mult0~667 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~65_sumout ),
	.cout(\hidden0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~65 .extended_lut = "off";
defparam \hidden0|Add0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \hidden0|Add0~13 (
// Equation(s):
// \hidden0|Add0~13_sumout  = SUM(( \hidden0|Add1~13_sumout  ) + ( \hidden0|Mult0~668  ) + ( \hidden0|Add0~66  ))
// \hidden0|Add0~14  = CARRY(( \hidden0|Add1~13_sumout  ) + ( \hidden0|Mult0~668  ) + ( \hidden0|Add0~66  ))

	.dataa(gnd),
	.datab(!\hidden0|Add1~13_sumout ),
	.datac(!\hidden0|Mult0~668 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~13_sumout ),
	.cout(\hidden0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~13 .extended_lut = "off";
defparam \hidden0|Add0~13 .lut_mask = 64'h0000F0F000003333;
defparam \hidden0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \hidden0|Add0~17 (
// Equation(s):
// \hidden0|Add0~17_sumout  = SUM(( \hidden0|Add1~17_sumout  ) + ( \hidden0|Mult0~669  ) + ( \hidden0|Add0~14  ))
// \hidden0|Add0~18  = CARRY(( \hidden0|Add1~17_sumout  ) + ( \hidden0|Mult0~669  ) + ( \hidden0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Mult0~669 ),
	.datad(!\hidden0|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~17_sumout ),
	.cout(\hidden0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~17 .extended_lut = "off";
defparam \hidden0|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \hidden0|Add0~21 (
// Equation(s):
// \hidden0|Add0~21_sumout  = SUM(( \hidden0|Mult0~670  ) + ( \hidden0|Add1~21_sumout  ) + ( \hidden0|Add0~18  ))
// \hidden0|Add0~22  = CARRY(( \hidden0|Mult0~670  ) + ( \hidden0|Add1~21_sumout  ) + ( \hidden0|Add0~18  ))

	.dataa(gnd),
	.datab(!\hidden0|Add1~21_sumout ),
	.datac(gnd),
	.datad(!\hidden0|Mult0~670 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~21_sumout ),
	.cout(\hidden0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~21 .extended_lut = "off";
defparam \hidden0|Add0~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \hidden0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N27
cyclonev_lcell_comb \hidden0|Add0~25 (
// Equation(s):
// \hidden0|Add0~25_sumout  = SUM(( \hidden0|Add1~25_sumout  ) + ( \hidden0|Mult0~671  ) + ( \hidden0|Add0~22  ))
// \hidden0|Add0~26  = CARRY(( \hidden0|Add1~25_sumout  ) + ( \hidden0|Mult0~671  ) + ( \hidden0|Add0~22  ))

	.dataa(!\hidden0|Mult0~671 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden0|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~25_sumout ),
	.cout(\hidden0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~25 .extended_lut = "off";
defparam \hidden0|Add0~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \hidden0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \hidden0|Add0~29 (
// Equation(s):
// \hidden0|Add0~29_sumout  = SUM(( \hidden0|Add1~29_sumout  ) + ( \hidden0|Mult0~672  ) + ( \hidden0|Add0~26  ))
// \hidden0|Add0~30  = CARRY(( \hidden0|Add1~29_sumout  ) + ( \hidden0|Mult0~672  ) + ( \hidden0|Add0~26  ))

	.dataa(gnd),
	.datab(!\hidden0|Mult0~672 ),
	.datac(!\hidden0|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~29_sumout ),
	.cout(\hidden0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~29 .extended_lut = "off";
defparam \hidden0|Add0~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \hidden0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \hidden0|Add0~5 (
// Equation(s):
// \hidden0|Add0~5_sumout  = SUM(( \hidden0|Mult0~673  ) + ( \hidden0|Add1~5_sumout  ) + ( \hidden0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|Add1~5_sumout ),
	.datad(!\hidden0|Mult0~673 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hidden0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hidden0|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|Add0~5 .extended_lut = "off";
defparam \hidden0|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \hidden0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \hidden0|sum[31]~0 (
// Equation(s):
// \hidden0|sum[31]~0_combout  = ( !\hidden0|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden0|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sum[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sum[31]~0 .extended_lut = "off";
defparam \hidden0|sum[31]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \hidden0|sum[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N50
dffeas \hidden0|sum[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sum[31]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [31]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[31] .is_wysiwyg = "true";
defparam \hidden0|sum[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N51
cyclonev_lcell_comb \hidden0|sumAdress~0 (
// Equation(s):
// \hidden0|sumAdress~0_combout  = ( \hidden0|sum [31] ) # ( !\hidden0|sum [31] & ( !\hidden0|sum [15] ) )

	.dataa(!\hidden0|sum [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden0|sum [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~0 .extended_lut = "off";
defparam \hidden0|sumAdress~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \hidden0|sumAdress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N26
dffeas \hidden0|sum[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [28]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[28] .is_wysiwyg = "true";
defparam \hidden0|sum[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N22
dffeas \hidden0|sum[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [27]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[27] .is_wysiwyg = "true";
defparam \hidden0|sum[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N29
dffeas \hidden0|sum[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [29]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[29] .is_wysiwyg = "true";
defparam \hidden0|sum[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N32
dffeas \hidden0|sum[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [30]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[30] .is_wysiwyg = "true";
defparam \hidden0|sum[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \hidden0|LessThan0~0 (
// Equation(s):
// \hidden0|LessThan0~0_combout  = ( \hidden0|sum [30] & ( (\hidden0|sum [28] & (\hidden0|sum [27] & \hidden0|sum [29])) ) )

	.dataa(!\hidden0|sum [28]),
	.datab(!\hidden0|sum [27]),
	.datac(!\hidden0|sum [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hidden0|sum [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|LessThan0~0 .extended_lut = "off";
defparam \hidden0|LessThan0~0 .lut_mask = 64'h0000000001010101;
defparam \hidden0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N2
dffeas \hidden0|sum[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[20] .is_wysiwyg = "true";
defparam \hidden0|sum[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N5
dffeas \hidden0|sum[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[21] .is_wysiwyg = "true";
defparam \hidden0|sum[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N14
dffeas \hidden0|sum[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[24] .is_wysiwyg = "true";
defparam \hidden0|sum[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N11
dffeas \hidden0|sum[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[23] .is_wysiwyg = "true";
defparam \hidden0|sum[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N7
dffeas \hidden0|sum[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[22] .is_wysiwyg = "true";
defparam \hidden0|sum[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N17
dffeas \hidden0|sum[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[25] .is_wysiwyg = "true";
defparam \hidden0|sum[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N51
cyclonev_lcell_comb \hidden0|LessThan0~2 (
// Equation(s):
// \hidden0|LessThan0~2_combout  = ( \hidden0|sum [25] & ( (\hidden0|sum [21] & (\hidden0|sum [24] & (\hidden0|sum [23] & \hidden0|sum [22]))) ) )

	.dataa(!\hidden0|sum [21]),
	.datab(!\hidden0|sum [24]),
	.datac(!\hidden0|sum [23]),
	.datad(!\hidden0|sum [22]),
	.datae(gnd),
	.dataf(!\hidden0|sum [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|LessThan0~2 .extended_lut = "off";
defparam \hidden0|LessThan0~2 .lut_mask = 64'h0000000000010001;
defparam \hidden0|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N55
dffeas \hidden0|sum[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[18] .is_wysiwyg = "true";
defparam \hidden0|sum[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N49
dffeas \hidden0|sum[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[16] .is_wysiwyg = "true";
defparam \hidden0|sum[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N59
dffeas \hidden0|sum[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[19] .is_wysiwyg = "true";
defparam \hidden0|sum[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N52
dffeas \hidden0|sum[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[17] .is_wysiwyg = "true";
defparam \hidden0|sum[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \hidden0|LessThan0~1 (
// Equation(s):
// \hidden0|LessThan0~1_combout  = ( \hidden0|sum [17] & ( (\hidden0|sum [15] & (\hidden0|sum [18] & (\hidden0|sum [16] & \hidden0|sum [19]))) ) )

	.dataa(!\hidden0|sum [15]),
	.datab(!\hidden0|sum [18]),
	.datac(!\hidden0|sum [16]),
	.datad(!\hidden0|sum [19]),
	.datae(gnd),
	.dataf(!\hidden0|sum [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|LessThan0~1 .extended_lut = "off";
defparam \hidden0|LessThan0~1 .lut_mask = 64'h0000000000010001;
defparam \hidden0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N20
dffeas \hidden0|sum[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [26]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[26] .is_wysiwyg = "true";
defparam \hidden0|sum[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \hidden0|LessThan0~3 (
// Equation(s):
// \hidden0|LessThan0~3_combout  = ( \hidden0|LessThan0~1_combout  & ( \hidden0|sum [26] & ( (!\hidden0|sum [31] & ((!\hidden0|LessThan0~0_combout ) # ((!\hidden0|sum [20]) # (!\hidden0|LessThan0~2_combout )))) ) ) ) # ( !\hidden0|LessThan0~1_combout  & ( 
// \hidden0|sum [26] & ( !\hidden0|sum [31] ) ) ) # ( \hidden0|LessThan0~1_combout  & ( !\hidden0|sum [26] & ( !\hidden0|sum [31] ) ) ) # ( !\hidden0|LessThan0~1_combout  & ( !\hidden0|sum [26] & ( !\hidden0|sum [31] ) ) )

	.dataa(!\hidden0|sum [31]),
	.datab(!\hidden0|LessThan0~0_combout ),
	.datac(!\hidden0|sum [20]),
	.datad(!\hidden0|LessThan0~2_combout ),
	.datae(!\hidden0|LessThan0~1_combout ),
	.dataf(!\hidden0|sum [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|LessThan0~3 .extended_lut = "off";
defparam \hidden0|LessThan0~3 .lut_mask = 64'hAAAAAAAAAAAAAAA8;
defparam \hidden0|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N52
dffeas \hidden0|sumAdress[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[15] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y8_N44
dffeas \hidden0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\hidden0|sumAdress [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sigmoid|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y8_N5
dffeas \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\hidden0|sigmoid|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N7
dffeas \hidden0|sum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[2] .is_wysiwyg = "true";
defparam \hidden0|sum[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \hidden0|LessThan1~2 (
// Equation(s):
// \hidden0|LessThan1~2_combout  = ( !\hidden0|sum [21] & ( !\hidden0|sum [25] & ( (!\hidden0|sum [23] & (!\hidden0|sum [22] & !\hidden0|sum [24])) ) ) )

	.dataa(gnd),
	.datab(!\hidden0|sum [23]),
	.datac(!\hidden0|sum [22]),
	.datad(!\hidden0|sum [24]),
	.datae(!\hidden0|sum [21]),
	.dataf(!\hidden0|sum [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|LessThan1~2 .extended_lut = "off";
defparam \hidden0|LessThan1~2 .lut_mask = 64'hC000000000000000;
defparam \hidden0|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \hidden0|LessThan1~0 (
// Equation(s):
// \hidden0|LessThan1~0_combout  = ( !\hidden0|sum [30] & ( (!\hidden0|sum [28] & (!\hidden0|sum [27] & !\hidden0|sum [29])) ) )

	.dataa(!\hidden0|sum [28]),
	.datab(!\hidden0|sum [27]),
	.datac(gnd),
	.datad(!\hidden0|sum [29]),
	.datae(gnd),
	.dataf(!\hidden0|sum [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|LessThan1~0 .extended_lut = "off";
defparam \hidden0|LessThan1~0 .lut_mask = 64'h8800880000000000;
defparam \hidden0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N1
dffeas \hidden0|sum[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[20]~DUPLICATE .is_wysiwyg = "true";
defparam \hidden0|sum[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \hidden0|LessThan1~1 (
// Equation(s):
// \hidden0|LessThan1~1_combout  = ( !\hidden0|sum [19] & ( !\hidden0|sum [15] & ( (!\hidden0|sum [16] & (!\hidden0|sum [18] & (!\hidden0|sum [17] & !\hidden0|sum[20]~DUPLICATE_q ))) ) ) )

	.dataa(!\hidden0|sum [16]),
	.datab(!\hidden0|sum [18]),
	.datac(!\hidden0|sum [17]),
	.datad(!\hidden0|sum[20]~DUPLICATE_q ),
	.datae(!\hidden0|sum [19]),
	.dataf(!\hidden0|sum [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|LessThan1~1 .extended_lut = "off";
defparam \hidden0|LessThan1~1 .lut_mask = 64'h8000000000000000;
defparam \hidden0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \hidden0|sumAdress~1 (
// Equation(s):
// \hidden0|sumAdress~1_combout  = ( \hidden0|LessThan1~0_combout  & ( \hidden0|LessThan1~1_combout  & ( ((\hidden0|sum [31] & ((!\hidden0|LessThan1~2_combout ) # (\hidden0|sum [26])))) # (\hidden0|sum [2]) ) ) ) # ( !\hidden0|LessThan1~0_combout  & ( 
// \hidden0|LessThan1~1_combout  & ( (\hidden0|sum [2]) # (\hidden0|sum [31]) ) ) ) # ( \hidden0|LessThan1~0_combout  & ( !\hidden0|LessThan1~1_combout  & ( (\hidden0|sum [2]) # (\hidden0|sum [31]) ) ) ) # ( !\hidden0|LessThan1~0_combout  & ( 
// !\hidden0|LessThan1~1_combout  & ( (\hidden0|sum [2]) # (\hidden0|sum [31]) ) ) )

	.dataa(!\hidden0|sum [31]),
	.datab(!\hidden0|sum [2]),
	.datac(!\hidden0|sum [26]),
	.datad(!\hidden0|LessThan1~2_combout ),
	.datae(!\hidden0|LessThan1~0_combout ),
	.dataf(!\hidden0|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~1 .extended_lut = "off";
defparam \hidden0|sumAdress~1 .lut_mask = 64'h7777777777777737;
defparam \hidden0|sumAdress~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N19
dffeas \hidden0|sumAdress[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[2] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N10
dffeas \hidden0|sum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[3] .is_wysiwyg = "true";
defparam \hidden0|sum[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N3
cyclonev_lcell_comb \hidden0|sumAdress~2 (
// Equation(s):
// \hidden0|sumAdress~2_combout  = ( \hidden0|sum [31] & ( \hidden0|LessThan1~1_combout  & ( ((!\hidden0|LessThan1~2_combout ) # ((!\hidden0|LessThan1~0_combout ) # (\hidden0|sum [26]))) # (\hidden0|sum [3]) ) ) ) # ( !\hidden0|sum [31] & ( 
// \hidden0|LessThan1~1_combout  & ( \hidden0|sum [3] ) ) ) # ( \hidden0|sum [31] & ( !\hidden0|LessThan1~1_combout  ) ) # ( !\hidden0|sum [31] & ( !\hidden0|LessThan1~1_combout  & ( \hidden0|sum [3] ) ) )

	.dataa(!\hidden0|sum [3]),
	.datab(!\hidden0|LessThan1~2_combout ),
	.datac(!\hidden0|LessThan1~0_combout ),
	.datad(!\hidden0|sum [26]),
	.datae(!\hidden0|sum [31]),
	.dataf(!\hidden0|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~2 .extended_lut = "off";
defparam \hidden0|sumAdress~2 .lut_mask = 64'h5555FFFF5555FDFF;
defparam \hidden0|sumAdress~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N4
dffeas \hidden0|sumAdress[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[3] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N13
dffeas \hidden0|sum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[4] .is_wysiwyg = "true";
defparam \hidden0|sum[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \hidden0|sumAdress~3 (
// Equation(s):
// \hidden0|sumAdress~3_combout  = ( \hidden0|LessThan1~2_combout  & ( \hidden0|sum [4] ) ) # ( !\hidden0|LessThan1~2_combout  & ( \hidden0|sum [4] ) ) # ( \hidden0|LessThan1~2_combout  & ( !\hidden0|sum [4] & ( (\hidden0|sum [31] & 
// (((!\hidden0|LessThan1~1_combout ) # (!\hidden0|LessThan1~0_combout )) # (\hidden0|sum [26]))) ) ) ) # ( !\hidden0|LessThan1~2_combout  & ( !\hidden0|sum [4] & ( \hidden0|sum [31] ) ) )

	.dataa(!\hidden0|sum [26]),
	.datab(!\hidden0|LessThan1~1_combout ),
	.datac(!\hidden0|sum [31]),
	.datad(!\hidden0|LessThan1~0_combout ),
	.datae(!\hidden0|LessThan1~2_combout ),
	.dataf(!\hidden0|sum [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~3 .extended_lut = "off";
defparam \hidden0|sumAdress~3 .lut_mask = 64'h0F0F0F0DFFFFFFFF;
defparam \hidden0|sumAdress~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N31
dffeas \hidden0|sumAdress[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[4] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N16
dffeas \hidden0|sum[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[5] .is_wysiwyg = "true";
defparam \hidden0|sum[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N33
cyclonev_lcell_comb \hidden0|sumAdress~4 (
// Equation(s):
// \hidden0|sumAdress~4_combout  = ( \hidden0|LessThan1~2_combout  & ( \hidden0|sum [5] ) ) # ( !\hidden0|LessThan1~2_combout  & ( \hidden0|sum [5] ) ) # ( \hidden0|LessThan1~2_combout  & ( !\hidden0|sum [5] & ( (\hidden0|sum [31] & 
// (((!\hidden0|LessThan1~1_combout ) # (!\hidden0|LessThan1~0_combout )) # (\hidden0|sum [26]))) ) ) ) # ( !\hidden0|LessThan1~2_combout  & ( !\hidden0|sum [5] & ( \hidden0|sum [31] ) ) )

	.dataa(!\hidden0|sum [26]),
	.datab(!\hidden0|LessThan1~1_combout ),
	.datac(!\hidden0|LessThan1~0_combout ),
	.datad(!\hidden0|sum [31]),
	.datae(!\hidden0|LessThan1~2_combout ),
	.dataf(!\hidden0|sum [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~4 .extended_lut = "off";
defparam \hidden0|sumAdress~4 .lut_mask = 64'h00FF00FDFFFFFFFF;
defparam \hidden0|sumAdress~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N34
dffeas \hidden0|sumAdress[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[5] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N19
dffeas \hidden0|sum[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[6] .is_wysiwyg = "true";
defparam \hidden0|sum[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \hidden0|sumAdress~5 (
// Equation(s):
// \hidden0|sumAdress~5_combout  = ( \hidden0|LessThan1~2_combout  & ( \hidden0|sum [6] ) ) # ( !\hidden0|LessThan1~2_combout  & ( \hidden0|sum [6] ) ) # ( \hidden0|LessThan1~2_combout  & ( !\hidden0|sum [6] & ( (\hidden0|sum [31] & 
// (((!\hidden0|LessThan1~1_combout ) # (!\hidden0|LessThan1~0_combout )) # (\hidden0|sum [26]))) ) ) ) # ( !\hidden0|LessThan1~2_combout  & ( !\hidden0|sum [6] & ( \hidden0|sum [31] ) ) )

	.dataa(!\hidden0|sum [26]),
	.datab(!\hidden0|LessThan1~1_combout ),
	.datac(!\hidden0|sum [31]),
	.datad(!\hidden0|LessThan1~0_combout ),
	.datae(!\hidden0|LessThan1~2_combout ),
	.dataf(!\hidden0|sum [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~5 .extended_lut = "off";
defparam \hidden0|sumAdress~5 .lut_mask = 64'h0F0F0F0DFFFFFFFF;
defparam \hidden0|sumAdress~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N13
dffeas \hidden0|sumAdress[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[6] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N22
dffeas \hidden0|sum[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[7] .is_wysiwyg = "true";
defparam \hidden0|sum[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \hidden0|sumAdress~6 (
// Equation(s):
// \hidden0|sumAdress~6_combout  = ( \hidden0|LessThan1~2_combout  & ( \hidden0|sum [7] ) ) # ( !\hidden0|LessThan1~2_combout  & ( \hidden0|sum [7] ) ) # ( \hidden0|LessThan1~2_combout  & ( !\hidden0|sum [7] & ( (\hidden0|sum [31] & 
// (((!\hidden0|LessThan1~1_combout ) # (!\hidden0|LessThan1~0_combout )) # (\hidden0|sum [26]))) ) ) ) # ( !\hidden0|LessThan1~2_combout  & ( !\hidden0|sum [7] & ( \hidden0|sum [31] ) ) )

	.dataa(!\hidden0|sum [26]),
	.datab(!\hidden0|LessThan1~1_combout ),
	.datac(!\hidden0|LessThan1~0_combout ),
	.datad(!\hidden0|sum [31]),
	.datae(!\hidden0|LessThan1~2_combout ),
	.dataf(!\hidden0|sum [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~6 .extended_lut = "off";
defparam \hidden0|sumAdress~6 .lut_mask = 64'h00FF00FDFFFFFFFF;
defparam \hidden0|sumAdress~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N16
dffeas \hidden0|sumAdress[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[7] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N25
dffeas \hidden0|sum[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[8] .is_wysiwyg = "true";
defparam \hidden0|sum[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \hidden0|sumAdress~7 (
// Equation(s):
// \hidden0|sumAdress~7_combout  = ( \hidden0|LessThan1~2_combout  & ( \hidden0|sum [8] ) ) # ( !\hidden0|LessThan1~2_combout  & ( \hidden0|sum [8] ) ) # ( \hidden0|LessThan1~2_combout  & ( !\hidden0|sum [8] & ( (\hidden0|sum [31] & 
// ((!\hidden0|LessThan1~1_combout ) # ((!\hidden0|LessThan1~0_combout ) # (\hidden0|sum [26])))) ) ) ) # ( !\hidden0|LessThan1~2_combout  & ( !\hidden0|sum [8] & ( \hidden0|sum [31] ) ) )

	.dataa(!\hidden0|sum [31]),
	.datab(!\hidden0|LessThan1~1_combout ),
	.datac(!\hidden0|sum [26]),
	.datad(!\hidden0|LessThan1~0_combout ),
	.datae(!\hidden0|LessThan1~2_combout ),
	.dataf(!\hidden0|sum [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~7 .extended_lut = "off";
defparam \hidden0|sumAdress~7 .lut_mask = 64'h55555545FFFFFFFF;
defparam \hidden0|sumAdress~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N7
dffeas \hidden0|sumAdress[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[8] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N28
dffeas \hidden0|sum[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[9] .is_wysiwyg = "true";
defparam \hidden0|sum[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N9
cyclonev_lcell_comb \hidden0|sumAdress~8 (
// Equation(s):
// \hidden0|sumAdress~8_combout  = ( \hidden0|LessThan1~2_combout  & ( \hidden0|sum [9] ) ) # ( !\hidden0|LessThan1~2_combout  & ( \hidden0|sum [9] ) ) # ( \hidden0|LessThan1~2_combout  & ( !\hidden0|sum [9] & ( (\hidden0|sum [31] & 
// ((!\hidden0|LessThan1~1_combout ) # ((!\hidden0|LessThan1~0_combout ) # (\hidden0|sum [26])))) ) ) ) # ( !\hidden0|LessThan1~2_combout  & ( !\hidden0|sum [9] & ( \hidden0|sum [31] ) ) )

	.dataa(!\hidden0|sum [31]),
	.datab(!\hidden0|LessThan1~1_combout ),
	.datac(!\hidden0|LessThan1~0_combout ),
	.datad(!\hidden0|sum [26]),
	.datae(!\hidden0|LessThan1~2_combout ),
	.dataf(!\hidden0|sum [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~8 .extended_lut = "off";
defparam \hidden0|sumAdress~8 .lut_mask = 64'h55555455FFFFFFFF;
defparam \hidden0|sumAdress~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N10
dffeas \hidden0|sumAdress[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[9] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N31
dffeas \hidden0|sum[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[10] .is_wysiwyg = "true";
defparam \hidden0|sum[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \hidden0|sumAdress~9 (
// Equation(s):
// \hidden0|sumAdress~9_combout  = ( \hidden0|LessThan1~2_combout  & ( \hidden0|sum [10] ) ) # ( !\hidden0|LessThan1~2_combout  & ( \hidden0|sum [10] ) ) # ( \hidden0|LessThan1~2_combout  & ( !\hidden0|sum [10] & ( (\hidden0|sum [31] & 
// (((!\hidden0|LessThan1~1_combout ) # (!\hidden0|LessThan1~0_combout )) # (\hidden0|sum [26]))) ) ) ) # ( !\hidden0|LessThan1~2_combout  & ( !\hidden0|sum [10] & ( \hidden0|sum [31] ) ) )

	.dataa(!\hidden0|sum [26]),
	.datab(!\hidden0|LessThan1~1_combout ),
	.datac(!\hidden0|sum [31]),
	.datad(!\hidden0|LessThan1~0_combout ),
	.datae(!\hidden0|LessThan1~2_combout ),
	.dataf(!\hidden0|sum [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~9 .extended_lut = "off";
defparam \hidden0|sumAdress~9 .lut_mask = 64'h0F0F0F0DFFFFFFFF;
defparam \hidden0|sumAdress~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N37
dffeas \hidden0|sumAdress[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[10] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N34
dffeas \hidden0|sum[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[11] .is_wysiwyg = "true";
defparam \hidden0|sum[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N39
cyclonev_lcell_comb \hidden0|sumAdress~10 (
// Equation(s):
// \hidden0|sumAdress~10_combout  = ( \hidden0|LessThan1~2_combout  & ( \hidden0|sum [11] ) ) # ( !\hidden0|LessThan1~2_combout  & ( \hidden0|sum [11] ) ) # ( \hidden0|LessThan1~2_combout  & ( !\hidden0|sum [11] & ( (\hidden0|sum [31] & 
// (((!\hidden0|LessThan1~1_combout ) # (!\hidden0|LessThan1~0_combout )) # (\hidden0|sum [26]))) ) ) ) # ( !\hidden0|LessThan1~2_combout  & ( !\hidden0|sum [11] & ( \hidden0|sum [31] ) ) )

	.dataa(!\hidden0|sum [26]),
	.datab(!\hidden0|LessThan1~1_combout ),
	.datac(!\hidden0|LessThan1~0_combout ),
	.datad(!\hidden0|sum [31]),
	.datae(!\hidden0|LessThan1~2_combout ),
	.dataf(!\hidden0|sum [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~10 .extended_lut = "off";
defparam \hidden0|sumAdress~10 .lut_mask = 64'h00FF00FDFFFFFFFF;
defparam \hidden0|sumAdress~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N40
dffeas \hidden0|sumAdress[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[11] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N37
dffeas \hidden0|sum[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[12] .is_wysiwyg = "true";
defparam \hidden0|sum[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \hidden0|sumAdress~11 (
// Equation(s):
// \hidden0|sumAdress~11_combout  = ( \hidden0|LessThan1~2_combout  & ( \hidden0|sum [12] ) ) # ( !\hidden0|LessThan1~2_combout  & ( \hidden0|sum [12] ) ) # ( \hidden0|LessThan1~2_combout  & ( !\hidden0|sum [12] & ( (\hidden0|sum [31] & 
// ((!\hidden0|LessThan1~1_combout ) # ((!\hidden0|LessThan1~0_combout ) # (\hidden0|sum [26])))) ) ) ) # ( !\hidden0|LessThan1~2_combout  & ( !\hidden0|sum [12] & ( \hidden0|sum [31] ) ) )

	.dataa(!\hidden0|sum [31]),
	.datab(!\hidden0|LessThan1~1_combout ),
	.datac(!\hidden0|sum [26]),
	.datad(!\hidden0|LessThan1~0_combout ),
	.datae(!\hidden0|LessThan1~2_combout ),
	.dataf(!\hidden0|sum [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~11 .extended_lut = "off";
defparam \hidden0|sumAdress~11 .lut_mask = 64'h55555545FFFFFFFF;
defparam \hidden0|sumAdress~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N55
dffeas \hidden0|sumAdress[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[12] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N40
dffeas \hidden0|sum[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[13] .is_wysiwyg = "true";
defparam \hidden0|sum[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N57
cyclonev_lcell_comb \hidden0|sumAdress~12 (
// Equation(s):
// \hidden0|sumAdress~12_combout  = ( \hidden0|LessThan1~2_combout  & ( \hidden0|sum [13] ) ) # ( !\hidden0|LessThan1~2_combout  & ( \hidden0|sum [13] ) ) # ( \hidden0|LessThan1~2_combout  & ( !\hidden0|sum [13] & ( (\hidden0|sum [31] & 
// ((!\hidden0|LessThan1~1_combout ) # ((!\hidden0|LessThan1~0_combout ) # (\hidden0|sum [26])))) ) ) ) # ( !\hidden0|LessThan1~2_combout  & ( !\hidden0|sum [13] & ( \hidden0|sum [31] ) ) )

	.dataa(!\hidden0|sum [31]),
	.datab(!\hidden0|LessThan1~1_combout ),
	.datac(!\hidden0|LessThan1~0_combout ),
	.datad(!\hidden0|sum [26]),
	.datae(!\hidden0|LessThan1~2_combout ),
	.dataf(!\hidden0|sum [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~12 .extended_lut = "off";
defparam \hidden0|sumAdress~12 .lut_mask = 64'h55555455FFFFFFFF;
defparam \hidden0|sumAdress~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N58
dffeas \hidden0|sumAdress[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[13] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N43
dffeas \hidden0|sum[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sum[14] .is_wysiwyg = "true";
defparam \hidden0|sum[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \hidden0|sumAdress~13 (
// Equation(s):
// \hidden0|sumAdress~13_combout  = ( \hidden0|sum [26] & ( \hidden0|LessThan1~1_combout  & ( (\hidden0|sum [14]) # (\hidden0|sum [31]) ) ) ) # ( !\hidden0|sum [26] & ( \hidden0|LessThan1~1_combout  & ( ((\hidden0|sum [31] & ((!\hidden0|LessThan1~0_combout ) 
// # (!\hidden0|LessThan1~2_combout )))) # (\hidden0|sum [14]) ) ) ) # ( \hidden0|sum [26] & ( !\hidden0|LessThan1~1_combout  & ( (\hidden0|sum [14]) # (\hidden0|sum [31]) ) ) ) # ( !\hidden0|sum [26] & ( !\hidden0|LessThan1~1_combout  & ( (\hidden0|sum 
// [14]) # (\hidden0|sum [31]) ) ) )

	.dataa(!\hidden0|sum [31]),
	.datab(!\hidden0|LessThan1~0_combout ),
	.datac(!\hidden0|sum [14]),
	.datad(!\hidden0|LessThan1~2_combout ),
	.datae(!\hidden0|sum [26]),
	.dataf(!\hidden0|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sumAdress~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sumAdress~13 .extended_lut = "off";
defparam \hidden0|sumAdress~13 .lut_mask = 64'h5F5F5F5F5F4F5F5F;
defparam \hidden0|sumAdress~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N25
dffeas \hidden0|sumAdress[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\hidden0|sumAdress~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hidden0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hidden0|sumAdress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hidden0|sumAdress[14] .is_wysiwyg = "true";
defparam \hidden0|sumAdress[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "80000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF80000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFE000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC000000007FFFFFFFE000000007FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFF000000003FFFFFFFF000000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFF";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFF000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFF000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFC000000003FFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FF800000000FFFFFFFFF000000001FFFFFFFFC000000003FFFFFFFF800000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N18
cyclonev_lcell_comb \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) # ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ( !\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ( \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000FFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N54
cyclonev_lcell_comb \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) ) # ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ( !\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ( \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N6
cyclonev_lcell_comb \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) # ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout  
// & ( \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout  
// & ( !\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N51
cyclonev_lcell_comb \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) ) # ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout  
// & ( \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout  
// & ( !\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N45
cyclonev_lcell_comb \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) # ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// ( !\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// ( \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N33
cyclonev_lcell_comb \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) ) ) # ( !\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) 
// ) # ( \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(!\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h000000FFFFFF00FF;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N24
cyclonev_lcell_comb \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) # ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout  
// & ( \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout  
// & ( !\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\hidden0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\hidden0|sumAdress [14],\hidden0|sumAdress [13],\hidden0|sumAdress [12],\hidden0|sumAdress [11],\hidden0|sumAdress [10],\hidden0|sumAdress [9],\hidden0|sumAdress [8],\hidden0|sumAdress [7],\hidden0|sumAdress [6],\hidden0|sumAdress [5],\hidden0|sumAdress [4],\hidden0|sumAdress [3],\hidden0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .init_file = "sigmoid_14_bit.mif";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N12
cyclonev_lcell_comb \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) # ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// ( !\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// ( \hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y8_N0
cyclonev_mac \output0|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,
\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,
\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\output0|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \output0|Mult0~8 .accumulate_clock = "none";
defparam \output0|Mult0~8 .ax_clock = "none";
defparam \output0|Mult0~8 .ax_width = 6;
defparam \output0|Mult0~8 .ay_scan_in_clock = "none";
defparam \output0|Mult0~8 .ay_scan_in_width = 17;
defparam \output0|Mult0~8 .ay_use_scan_in = "false";
defparam \output0|Mult0~8 .az_clock = "none";
defparam \output0|Mult0~8 .bx_clock = "none";
defparam \output0|Mult0~8 .by_clock = "none";
defparam \output0|Mult0~8 .by_use_scan_in = "false";
defparam \output0|Mult0~8 .bz_clock = "none";
defparam \output0|Mult0~8 .coef_a_0 = 0;
defparam \output0|Mult0~8 .coef_a_1 = 0;
defparam \output0|Mult0~8 .coef_a_2 = 0;
defparam \output0|Mult0~8 .coef_a_3 = 0;
defparam \output0|Mult0~8 .coef_a_4 = 0;
defparam \output0|Mult0~8 .coef_a_5 = 0;
defparam \output0|Mult0~8 .coef_a_6 = 0;
defparam \output0|Mult0~8 .coef_a_7 = 0;
defparam \output0|Mult0~8 .coef_b_0 = 0;
defparam \output0|Mult0~8 .coef_b_1 = 0;
defparam \output0|Mult0~8 .coef_b_2 = 0;
defparam \output0|Mult0~8 .coef_b_3 = 0;
defparam \output0|Mult0~8 .coef_b_4 = 0;
defparam \output0|Mult0~8 .coef_b_5 = 0;
defparam \output0|Mult0~8 .coef_b_6 = 0;
defparam \output0|Mult0~8 .coef_b_7 = 0;
defparam \output0|Mult0~8 .coef_sel_a_clock = "none";
defparam \output0|Mult0~8 .coef_sel_b_clock = "none";
defparam \output0|Mult0~8 .delay_scan_out_ay = "false";
defparam \output0|Mult0~8 .delay_scan_out_by = "false";
defparam \output0|Mult0~8 .enable_double_accum = "false";
defparam \output0|Mult0~8 .load_const_clock = "none";
defparam \output0|Mult0~8 .load_const_value = 0;
defparam \output0|Mult0~8 .mode_sub_location = 0;
defparam \output0|Mult0~8 .negate_clock = "none";
defparam \output0|Mult0~8 .operand_source_max = "input";
defparam \output0|Mult0~8 .operand_source_may = "input";
defparam \output0|Mult0~8 .operand_source_mbx = "input";
defparam \output0|Mult0~8 .operand_source_mby = "input";
defparam \output0|Mult0~8 .operation_mode = "m18x18_full";
defparam \output0|Mult0~8 .output_clock = "none";
defparam \output0|Mult0~8 .preadder_subtract_a = "false";
defparam \output0|Mult0~8 .preadder_subtract_b = "false";
defparam \output0|Mult0~8 .result_a_width = 64;
defparam \output0|Mult0~8 .signed_max = "false";
defparam \output0|Mult0~8 .signed_may = "false";
defparam \output0|Mult0~8 .signed_mbx = "false";
defparam \output0|Mult0~8 .signed_mby = "false";
defparam \output0|Mult0~8 .sub_clock = "none";
defparam \output0|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y6_N0
cyclonev_mac \output0|Mult0~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\output0|Mult0~32 ,\output0|Mult0~31 ,\output0|Mult0~30 ,\output0|Mult0~29 ,\output0|Mult0~28 ,\output0|Mult0~27 ,\output0|Mult0~26 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\output0|Mult0~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \output0|Mult0~mult_hlmac .accumulate_clock = "none";
defparam \output0|Mult0~mult_hlmac .ax_clock = "none";
defparam \output0|Mult0~mult_hlmac .ax_width = 6;
defparam \output0|Mult0~mult_hlmac .ay_scan_in_clock = "none";
defparam \output0|Mult0~mult_hlmac .ay_scan_in_width = 13;
defparam \output0|Mult0~mult_hlmac .ay_use_scan_in = "false";
defparam \output0|Mult0~mult_hlmac .az_clock = "none";
defparam \output0|Mult0~mult_hlmac .bx_clock = "none";
defparam \output0|Mult0~mult_hlmac .bx_width = 4;
defparam \output0|Mult0~mult_hlmac .by_clock = "none";
defparam \output0|Mult0~mult_hlmac .by_use_scan_in = "false";
defparam \output0|Mult0~mult_hlmac .by_width = 18;
defparam \output0|Mult0~mult_hlmac .bz_clock = "none";
defparam \output0|Mult0~mult_hlmac .coef_a_0 = 0;
defparam \output0|Mult0~mult_hlmac .coef_a_1 = 0;
defparam \output0|Mult0~mult_hlmac .coef_a_2 = 0;
defparam \output0|Mult0~mult_hlmac .coef_a_3 = 0;
defparam \output0|Mult0~mult_hlmac .coef_a_4 = 0;
defparam \output0|Mult0~mult_hlmac .coef_a_5 = 0;
defparam \output0|Mult0~mult_hlmac .coef_a_6 = 0;
defparam \output0|Mult0~mult_hlmac .coef_a_7 = 0;
defparam \output0|Mult0~mult_hlmac .coef_b_0 = 0;
defparam \output0|Mult0~mult_hlmac .coef_b_1 = 0;
defparam \output0|Mult0~mult_hlmac .coef_b_2 = 0;
defparam \output0|Mult0~mult_hlmac .coef_b_3 = 0;
defparam \output0|Mult0~mult_hlmac .coef_b_4 = 0;
defparam \output0|Mult0~mult_hlmac .coef_b_5 = 0;
defparam \output0|Mult0~mult_hlmac .coef_b_6 = 0;
defparam \output0|Mult0~mult_hlmac .coef_b_7 = 0;
defparam \output0|Mult0~mult_hlmac .coef_sel_a_clock = "none";
defparam \output0|Mult0~mult_hlmac .coef_sel_b_clock = "none";
defparam \output0|Mult0~mult_hlmac .delay_scan_out_ay = "false";
defparam \output0|Mult0~mult_hlmac .delay_scan_out_by = "false";
defparam \output0|Mult0~mult_hlmac .enable_double_accum = "false";
defparam \output0|Mult0~mult_hlmac .load_const_clock = "none";
defparam \output0|Mult0~mult_hlmac .load_const_value = 0;
defparam \output0|Mult0~mult_hlmac .mode_sub_location = 0;
defparam \output0|Mult0~mult_hlmac .negate_clock = "none";
defparam \output0|Mult0~mult_hlmac .operand_source_max = "input";
defparam \output0|Mult0~mult_hlmac .operand_source_may = "input";
defparam \output0|Mult0~mult_hlmac .operand_source_mbx = "input";
defparam \output0|Mult0~mult_hlmac .operand_source_mby = "input";
defparam \output0|Mult0~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \output0|Mult0~mult_hlmac .output_clock = "none";
defparam \output0|Mult0~mult_hlmac .preadder_subtract_a = "false";
defparam \output0|Mult0~mult_hlmac .preadder_subtract_b = "false";
defparam \output0|Mult0~mult_hlmac .result_a_width = 64;
defparam \output0|Mult0~mult_hlmac .signed_max = "false";
defparam \output0|Mult0~mult_hlmac .signed_may = "false";
defparam \output0|Mult0~mult_hlmac .signed_mbx = "false";
defparam \output0|Mult0~mult_hlmac .signed_mby = "false";
defparam \output0|Mult0~mult_hlmac .sub_clock = "none";
defparam \output0|Mult0~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N30
cyclonev_lcell_comb \output0|Add0~126 (
// Equation(s):
// \output0|Add0~126_cout  = CARRY(( !\output0|Add1~37_sumout  $ (!\output0|Mult0~8_resulta  $ (\output0|Mult1~8_resulta )) ) + ( !VCC ) + ( !VCC ))
// \output0|Add0~127  = SHARE((!\output0|Add1~37_sumout  & (\output0|Mult0~8_resulta  & \output0|Mult1~8_resulta )) # (\output0|Add1~37_sumout  & ((\output0|Mult1~8_resulta ) # (\output0|Mult0~8_resulta ))))

	.dataa(!\output0|Add1~37_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult0~8_resulta ),
	.datad(!\output0|Mult1~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\output0|Add0~126_cout ),
	.shareout(\output0|Add0~127 ));
// synopsys translate_off
defparam \output0|Add0~126 .extended_lut = "off";
defparam \output0|Add0~126 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~126 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N33
cyclonev_lcell_comb \output0|Add0~82 (
// Equation(s):
// \output0|Add0~82_cout  = CARRY(( !\output0|Add1~13_sumout  $ (!\output0|Mult1~9  $ (\output0|Mult0~9 )) ) + ( \output0|Add0~127  ) + ( \output0|Add0~126_cout  ))
// \output0|Add0~83  = SHARE((!\output0|Add1~13_sumout  & (\output0|Mult1~9  & \output0|Mult0~9 )) # (\output0|Add1~13_sumout  & ((\output0|Mult0~9 ) # (\output0|Mult1~9 ))))

	.dataa(gnd),
	.datab(!\output0|Add1~13_sumout ),
	.datac(!\output0|Mult1~9 ),
	.datad(!\output0|Mult0~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~126_cout ),
	.sharein(\output0|Add0~127 ),
	.combout(),
	.sumout(),
	.cout(\output0|Add0~82_cout ),
	.shareout(\output0|Add0~83 ));
// synopsys translate_off
defparam \output0|Add0~82 .extended_lut = "off";
defparam \output0|Add0~82 .lut_mask = 64'h0000033F00003CC3;
defparam \output0|Add0~82 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N36
cyclonev_lcell_comb \output0|Add0~1 (
// Equation(s):
// \output0|Add0~1_sumout  = SUM(( !\output0|Add1~1_sumout  $ (!\output0|Mult1~10  $ (\output0|Mult0~10 )) ) + ( \output0|Add0~83  ) + ( \output0|Add0~82_cout  ))
// \output0|Add0~2  = CARRY(( !\output0|Add1~1_sumout  $ (!\output0|Mult1~10  $ (\output0|Mult0~10 )) ) + ( \output0|Add0~83  ) + ( \output0|Add0~82_cout  ))
// \output0|Add0~3  = SHARE((!\output0|Add1~1_sumout  & (\output0|Mult1~10  & \output0|Mult0~10 )) # (\output0|Add1~1_sumout  & ((\output0|Mult0~10 ) # (\output0|Mult1~10 ))))

	.dataa(gnd),
	.datab(!\output0|Add1~1_sumout ),
	.datac(!\output0|Mult1~10 ),
	.datad(!\output0|Mult0~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~82_cout ),
	.sharein(\output0|Add0~83 ),
	.combout(),
	.sumout(\output0|Add0~1_sumout ),
	.cout(\output0|Add0~2 ),
	.shareout(\output0|Add0~3 ));
// synopsys translate_off
defparam \output0|Add0~1 .extended_lut = "off";
defparam \output0|Add0~1 .lut_mask = 64'h0000033F00003CC3;
defparam \output0|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N39
cyclonev_lcell_comb \output0|Add0~5 (
// Equation(s):
// \output0|Add0~5_sumout  = SUM(( !\output0|Mult1~11  $ (!\output0|Add1~5_sumout  $ (\output0|Mult0~11 )) ) + ( \output0|Add0~3  ) + ( \output0|Add0~2  ))
// \output0|Add0~6  = CARRY(( !\output0|Mult1~11  $ (!\output0|Add1~5_sumout  $ (\output0|Mult0~11 )) ) + ( \output0|Add0~3  ) + ( \output0|Add0~2  ))
// \output0|Add0~7  = SHARE((!\output0|Mult1~11  & (\output0|Add1~5_sumout  & \output0|Mult0~11 )) # (\output0|Mult1~11  & ((\output0|Mult0~11 ) # (\output0|Add1~5_sumout ))))

	.dataa(!\output0|Mult1~11 ),
	.datab(gnd),
	.datac(!\output0|Add1~5_sumout ),
	.datad(!\output0|Mult0~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~2 ),
	.sharein(\output0|Add0~3 ),
	.combout(),
	.sumout(\output0|Add0~5_sumout ),
	.cout(\output0|Add0~6 ),
	.shareout(\output0|Add0~7 ));
// synopsys translate_off
defparam \output0|Add0~5 .extended_lut = "off";
defparam \output0|Add0~5 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N42
cyclonev_lcell_comb \output0|Add0~9 (
// Equation(s):
// \output0|Add0~9_sumout  = SUM(( !\output0|Add1~9_sumout  $ (!\output0|Mult1~12  $ (\output0|Mult0~12 )) ) + ( \output0|Add0~7  ) + ( \output0|Add0~6  ))
// \output0|Add0~10  = CARRY(( !\output0|Add1~9_sumout  $ (!\output0|Mult1~12  $ (\output0|Mult0~12 )) ) + ( \output0|Add0~7  ) + ( \output0|Add0~6  ))
// \output0|Add0~11  = SHARE((!\output0|Add1~9_sumout  & (\output0|Mult1~12  & \output0|Mult0~12 )) # (\output0|Add1~9_sumout  & ((\output0|Mult0~12 ) # (\output0|Mult1~12 ))))

	.dataa(!\output0|Add1~9_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~12 ),
	.datad(!\output0|Mult0~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~6 ),
	.sharein(\output0|Add0~7 ),
	.combout(),
	.sumout(\output0|Add0~9_sumout ),
	.cout(\output0|Add0~10 ),
	.shareout(\output0|Add0~11 ));
// synopsys translate_off
defparam \output0|Add0~9 .extended_lut = "off";
defparam \output0|Add0~9 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N45
cyclonev_lcell_comb \output0|Add0~85 (
// Equation(s):
// \output0|Add0~85_sumout  = SUM(( !\output0|Add1~17_sumout  $ (!\output0|Mult1~13  $ (\output0|Mult0~13 )) ) + ( \output0|Add0~11  ) + ( \output0|Add0~10  ))
// \output0|Add0~86  = CARRY(( !\output0|Add1~17_sumout  $ (!\output0|Mult1~13  $ (\output0|Mult0~13 )) ) + ( \output0|Add0~11  ) + ( \output0|Add0~10  ))
// \output0|Add0~87  = SHARE((!\output0|Add1~17_sumout  & (\output0|Mult1~13  & \output0|Mult0~13 )) # (\output0|Add1~17_sumout  & ((\output0|Mult0~13 ) # (\output0|Mult1~13 ))))

	.dataa(gnd),
	.datab(!\output0|Add1~17_sumout ),
	.datac(!\output0|Mult1~13 ),
	.datad(!\output0|Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~10 ),
	.sharein(\output0|Add0~11 ),
	.combout(),
	.sumout(\output0|Add0~85_sumout ),
	.cout(\output0|Add0~86 ),
	.shareout(\output0|Add0~87 ));
// synopsys translate_off
defparam \output0|Add0~85 .extended_lut = "off";
defparam \output0|Add0~85 .lut_mask = 64'h0000033F00003CC3;
defparam \output0|Add0~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N48
cyclonev_lcell_comb \output0|Add0~89 (
// Equation(s):
// \output0|Add0~89_sumout  = SUM(( !\output0|Add1~21_sumout  $ (!\output0|Mult0~14  $ (\output0|Mult1~14 )) ) + ( \output0|Add0~87  ) + ( \output0|Add0~86  ))
// \output0|Add0~90  = CARRY(( !\output0|Add1~21_sumout  $ (!\output0|Mult0~14  $ (\output0|Mult1~14 )) ) + ( \output0|Add0~87  ) + ( \output0|Add0~86  ))
// \output0|Add0~91  = SHARE((!\output0|Add1~21_sumout  & (\output0|Mult0~14  & \output0|Mult1~14 )) # (\output0|Add1~21_sumout  & ((\output0|Mult1~14 ) # (\output0|Mult0~14 ))))

	.dataa(gnd),
	.datab(!\output0|Add1~21_sumout ),
	.datac(!\output0|Mult0~14 ),
	.datad(!\output0|Mult1~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~86 ),
	.sharein(\output0|Add0~87 ),
	.combout(),
	.sumout(\output0|Add0~89_sumout ),
	.cout(\output0|Add0~90 ),
	.shareout(\output0|Add0~91 ));
// synopsys translate_off
defparam \output0|Add0~89 .extended_lut = "off";
defparam \output0|Add0~89 .lut_mask = 64'h0000033F00003CC3;
defparam \output0|Add0~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N51
cyclonev_lcell_comb \output0|Add0~93 (
// Equation(s):
// \output0|Add0~93_sumout  = SUM(( !\output0|Mult1~15  $ (!\output0|Mult0~15  $ (\output0|Add2~13_sumout )) ) + ( \output0|Add0~91  ) + ( \output0|Add0~90  ))
// \output0|Add0~94  = CARRY(( !\output0|Mult1~15  $ (!\output0|Mult0~15  $ (\output0|Add2~13_sumout )) ) + ( \output0|Add0~91  ) + ( \output0|Add0~90  ))
// \output0|Add0~95  = SHARE((!\output0|Mult1~15  & (\output0|Mult0~15  & \output0|Add2~13_sumout )) # (\output0|Mult1~15  & ((\output0|Add2~13_sumout ) # (\output0|Mult0~15 ))))

	.dataa(!\output0|Mult1~15 ),
	.datab(gnd),
	.datac(!\output0|Mult0~15 ),
	.datad(!\output0|Add2~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~90 ),
	.sharein(\output0|Add0~91 ),
	.combout(),
	.sumout(\output0|Add0~93_sumout ),
	.cout(\output0|Add0~94 ),
	.shareout(\output0|Add0~95 ));
// synopsys translate_off
defparam \output0|Add0~93 .extended_lut = "off";
defparam \output0|Add0~93 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N54
cyclonev_lcell_comb \output0|Add0~97 (
// Equation(s):
// \output0|Add0~97_sumout  = SUM(( !\output0|Add2~17_sumout  $ (!\output0|Mult0~16  $ (\output0|Mult1~16 )) ) + ( \output0|Add0~95  ) + ( \output0|Add0~94  ))
// \output0|Add0~98  = CARRY(( !\output0|Add2~17_sumout  $ (!\output0|Mult0~16  $ (\output0|Mult1~16 )) ) + ( \output0|Add0~95  ) + ( \output0|Add0~94  ))
// \output0|Add0~99  = SHARE((!\output0|Add2~17_sumout  & (\output0|Mult0~16  & \output0|Mult1~16 )) # (\output0|Add2~17_sumout  & ((\output0|Mult1~16 ) # (\output0|Mult0~16 ))))

	.dataa(!\output0|Add2~17_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult0~16 ),
	.datad(!\output0|Mult1~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~94 ),
	.sharein(\output0|Add0~95 ),
	.combout(),
	.sumout(\output0|Add0~97_sumout ),
	.cout(\output0|Add0~98 ),
	.shareout(\output0|Add0~99 ));
// synopsys translate_off
defparam \output0|Add0~97 .extended_lut = "off";
defparam \output0|Add0~97 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N57
cyclonev_lcell_comb \output0|Add0~101 (
// Equation(s):
// \output0|Add0~101_sumout  = SUM(( !\output0|Add2~21_sumout  $ (!\output0|Mult1~17  $ (\output0|Mult0~17 )) ) + ( \output0|Add0~99  ) + ( \output0|Add0~98  ))
// \output0|Add0~102  = CARRY(( !\output0|Add2~21_sumout  $ (!\output0|Mult1~17  $ (\output0|Mult0~17 )) ) + ( \output0|Add0~99  ) + ( \output0|Add0~98  ))
// \output0|Add0~103  = SHARE((!\output0|Add2~21_sumout  & (\output0|Mult1~17  & \output0|Mult0~17 )) # (\output0|Add2~21_sumout  & ((\output0|Mult0~17 ) # (\output0|Mult1~17 ))))

	.dataa(gnd),
	.datab(!\output0|Add2~21_sumout ),
	.datac(!\output0|Mult1~17 ),
	.datad(!\output0|Mult0~17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~98 ),
	.sharein(\output0|Add0~99 ),
	.combout(),
	.sumout(\output0|Add0~101_sumout ),
	.cout(\output0|Add0~102 ),
	.shareout(\output0|Add0~103 ));
// synopsys translate_off
defparam \output0|Add0~101 .extended_lut = "off";
defparam \output0|Add0~101 .lut_mask = 64'h0000033F00003CC3;
defparam \output0|Add0~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N30
cyclonev_lcell_comb \output0|Add0~105 (
// Equation(s):
// \output0|Add0~105_sumout  = SUM(( !\output0|Add2~25_sumout  $ (!\output0|Mult1~18  $ (\output0|Mult0~18 )) ) + ( \output0|Add0~103  ) + ( \output0|Add0~102  ))
// \output0|Add0~106  = CARRY(( !\output0|Add2~25_sumout  $ (!\output0|Mult1~18  $ (\output0|Mult0~18 )) ) + ( \output0|Add0~103  ) + ( \output0|Add0~102  ))
// \output0|Add0~107  = SHARE((!\output0|Add2~25_sumout  & (\output0|Mult1~18  & \output0|Mult0~18 )) # (\output0|Add2~25_sumout  & ((\output0|Mult0~18 ) # (\output0|Mult1~18 ))))

	.dataa(gnd),
	.datab(!\output0|Add2~25_sumout ),
	.datac(!\output0|Mult1~18 ),
	.datad(!\output0|Mult0~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~102 ),
	.sharein(\output0|Add0~103 ),
	.combout(),
	.sumout(\output0|Add0~105_sumout ),
	.cout(\output0|Add0~106 ),
	.shareout(\output0|Add0~107 ));
// synopsys translate_off
defparam \output0|Add0~105 .extended_lut = "off";
defparam \output0|Add0~105 .lut_mask = 64'h0000033F00003CC3;
defparam \output0|Add0~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N33
cyclonev_lcell_comb \output0|Add0~109 (
// Equation(s):
// \output0|Add0~109_sumout  = SUM(( !\output0|Mult0~19  $ (!\output0|Mult1~19  $ (\output0|Add2~29_sumout )) ) + ( \output0|Add0~107  ) + ( \output0|Add0~106  ))
// \output0|Add0~110  = CARRY(( !\output0|Mult0~19  $ (!\output0|Mult1~19  $ (\output0|Add2~29_sumout )) ) + ( \output0|Add0~107  ) + ( \output0|Add0~106  ))
// \output0|Add0~111  = SHARE((!\output0|Mult0~19  & (\output0|Mult1~19  & \output0|Add2~29_sumout )) # (\output0|Mult0~19  & ((\output0|Add2~29_sumout ) # (\output0|Mult1~19 ))))

	.dataa(!\output0|Mult0~19 ),
	.datab(gnd),
	.datac(!\output0|Mult1~19 ),
	.datad(!\output0|Add2~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~106 ),
	.sharein(\output0|Add0~107 ),
	.combout(),
	.sumout(\output0|Add0~109_sumout ),
	.cout(\output0|Add0~110 ),
	.shareout(\output0|Add0~111 ));
// synopsys translate_off
defparam \output0|Add0~109 .extended_lut = "off";
defparam \output0|Add0~109 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N36
cyclonev_lcell_comb \output0|Add0~113 (
// Equation(s):
// \output0|Add0~113_sumout  = SUM(( !\output0|Add2~33_sumout  $ (!\output0|Mult1~20  $ (\output0|Mult0~20 )) ) + ( \output0|Add0~111  ) + ( \output0|Add0~110  ))
// \output0|Add0~114  = CARRY(( !\output0|Add2~33_sumout  $ (!\output0|Mult1~20  $ (\output0|Mult0~20 )) ) + ( \output0|Add0~111  ) + ( \output0|Add0~110  ))
// \output0|Add0~115  = SHARE((!\output0|Add2~33_sumout  & (\output0|Mult1~20  & \output0|Mult0~20 )) # (\output0|Add2~33_sumout  & ((\output0|Mult0~20 ) # (\output0|Mult1~20 ))))

	.dataa(!\output0|Add2~33_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~20 ),
	.datad(!\output0|Mult0~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~110 ),
	.sharein(\output0|Add0~111 ),
	.combout(),
	.sumout(\output0|Add0~113_sumout ),
	.cout(\output0|Add0~114 ),
	.shareout(\output0|Add0~115 ));
// synopsys translate_off
defparam \output0|Add0~113 .extended_lut = "off";
defparam \output0|Add0~113 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N39
cyclonev_lcell_comb \output0|Add0~117 (
// Equation(s):
// \output0|Add0~117_sumout  = SUM(( !\output0|Mult0~21  $ (!\output0|Mult1~21  $ (\output0|Add2~37_sumout )) ) + ( \output0|Add0~115  ) + ( \output0|Add0~114  ))
// \output0|Add0~118  = CARRY(( !\output0|Mult0~21  $ (!\output0|Mult1~21  $ (\output0|Add2~37_sumout )) ) + ( \output0|Add0~115  ) + ( \output0|Add0~114  ))
// \output0|Add0~119  = SHARE((!\output0|Mult0~21  & (\output0|Mult1~21  & \output0|Add2~37_sumout )) # (\output0|Mult0~21  & ((\output0|Add2~37_sumout ) # (\output0|Mult1~21 ))))

	.dataa(gnd),
	.datab(!\output0|Mult0~21 ),
	.datac(!\output0|Mult1~21 ),
	.datad(!\output0|Add2~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~114 ),
	.sharein(\output0|Add0~115 ),
	.combout(),
	.sumout(\output0|Add0~117_sumout ),
	.cout(\output0|Add0~118 ),
	.shareout(\output0|Add0~119 ));
// synopsys translate_off
defparam \output0|Add0~117 .extended_lut = "off";
defparam \output0|Add0~117 .lut_mask = 64'h0000033F00003CC3;
defparam \output0|Add0~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N42
cyclonev_lcell_comb \output0|Add0~121 (
// Equation(s):
// \output0|Add0~121_sumout  = SUM(( !\output0|Add2~41_sumout  $ (!\output0|Mult1~22  $ (\output0|Mult0~22 )) ) + ( \output0|Add0~119  ) + ( \output0|Add0~118  ))
// \output0|Add0~122  = CARRY(( !\output0|Add2~41_sumout  $ (!\output0|Mult1~22  $ (\output0|Mult0~22 )) ) + ( \output0|Add0~119  ) + ( \output0|Add0~118  ))
// \output0|Add0~123  = SHARE((!\output0|Add2~41_sumout  & (\output0|Mult1~22  & \output0|Mult0~22 )) # (\output0|Add2~41_sumout  & ((\output0|Mult0~22 ) # (\output0|Mult1~22 ))))

	.dataa(gnd),
	.datab(!\output0|Add2~41_sumout ),
	.datac(!\output0|Mult1~22 ),
	.datad(!\output0|Mult0~22 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~118 ),
	.sharein(\output0|Add0~119 ),
	.combout(),
	.sumout(\output0|Add0~121_sumout ),
	.cout(\output0|Add0~122 ),
	.shareout(\output0|Add0~123 ));
// synopsys translate_off
defparam \output0|Add0~121 .extended_lut = "off";
defparam \output0|Add0~121 .lut_mask = 64'h0000033F00003CC3;
defparam \output0|Add0~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N45
cyclonev_lcell_comb \output0|Add0~13 (
// Equation(s):
// \output0|Add0~13_sumout  = SUM(( !\output0|Mult0~23  $ (!\output0|Add2~1_sumout  $ (\output0|Mult1~23 )) ) + ( \output0|Add0~123  ) + ( \output0|Add0~122  ))
// \output0|Add0~14  = CARRY(( !\output0|Mult0~23  $ (!\output0|Add2~1_sumout  $ (\output0|Mult1~23 )) ) + ( \output0|Add0~123  ) + ( \output0|Add0~122  ))
// \output0|Add0~15  = SHARE((!\output0|Mult0~23  & (\output0|Add2~1_sumout  & \output0|Mult1~23 )) # (\output0|Mult0~23  & ((\output0|Mult1~23 ) # (\output0|Add2~1_sumout ))))

	.dataa(!\output0|Mult0~23 ),
	.datab(gnd),
	.datac(!\output0|Add2~1_sumout ),
	.datad(!\output0|Mult1~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~122 ),
	.sharein(\output0|Add0~123 ),
	.combout(),
	.sumout(\output0|Add0~13_sumout ),
	.cout(\output0|Add0~14 ),
	.shareout(\output0|Add0~15 ));
// synopsys translate_off
defparam \output0|Add0~13 .extended_lut = "off";
defparam \output0|Add0~13 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N48
cyclonev_lcell_comb \output0|Add0~45 (
// Equation(s):
// \output0|Add0~45_sumout  = SUM(( !\output0|Add2~9_sumout  $ (!\output0|Mult0~24  $ (\output0|Mult1~24 )) ) + ( \output0|Add0~15  ) + ( \output0|Add0~14  ))
// \output0|Add0~46  = CARRY(( !\output0|Add2~9_sumout  $ (!\output0|Mult0~24  $ (\output0|Mult1~24 )) ) + ( \output0|Add0~15  ) + ( \output0|Add0~14  ))
// \output0|Add0~47  = SHARE((!\output0|Add2~9_sumout  & (\output0|Mult0~24  & \output0|Mult1~24 )) # (\output0|Add2~9_sumout  & ((\output0|Mult1~24 ) # (\output0|Mult0~24 ))))

	.dataa(!\output0|Add2~9_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult0~24 ),
	.datad(!\output0|Mult1~24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~14 ),
	.sharein(\output0|Add0~15 ),
	.combout(),
	.sumout(\output0|Add0~45_sumout ),
	.cout(\output0|Add0~46 ),
	.shareout(\output0|Add0~47 ));
// synopsys translate_off
defparam \output0|Add0~45 .extended_lut = "off";
defparam \output0|Add0~45 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N51
cyclonev_lcell_comb \output0|Add0~49 (
// Equation(s):
// \output0|Add0~49_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~25  $ (\output0|Mult0~25 )) ) + ( \output0|Add0~47  ) + ( \output0|Add0~46  ))
// \output0|Add0~50  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~25  $ (\output0|Mult0~25 )) ) + ( \output0|Add0~47  ) + ( \output0|Add0~46  ))
// \output0|Add0~51  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult1~25  & \output0|Mult0~25 )) # (\output0|Add2~5_sumout  & ((\output0|Mult0~25 ) # (\output0|Mult1~25 ))))

	.dataa(gnd),
	.datab(!\output0|Add2~5_sumout ),
	.datac(!\output0|Mult1~25 ),
	.datad(!\output0|Mult0~25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~46 ),
	.sharein(\output0|Add0~47 ),
	.combout(),
	.sumout(\output0|Add0~49_sumout ),
	.cout(\output0|Add0~50 ),
	.shareout(\output0|Add0~51 ));
// synopsys translate_off
defparam \output0|Add0~49 .extended_lut = "off";
defparam \output0|Add0~49 .lut_mask = 64'h0000033F00003CC3;
defparam \output0|Add0~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N54
cyclonev_lcell_comb \output0|Add0~53 (
// Equation(s):
// \output0|Add0~53_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~mult_hlmac_resulta  $ (\output0|Mult0~mult_hlmac_resulta )) ) + ( \output0|Add0~51  ) + ( \output0|Add0~50  ))
// \output0|Add0~54  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~mult_hlmac_resulta  $ (\output0|Mult0~mult_hlmac_resulta )) ) + ( \output0|Add0~51  ) + ( \output0|Add0~50  ))
// \output0|Add0~55  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult1~mult_hlmac_resulta  & \output0|Mult0~mult_hlmac_resulta )) # (\output0|Add2~5_sumout  & ((\output0|Mult0~mult_hlmac_resulta ) # (\output0|Mult1~mult_hlmac_resulta ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~mult_hlmac_resulta ),
	.datad(!\output0|Mult0~mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~50 ),
	.sharein(\output0|Add0~51 ),
	.combout(),
	.sumout(\output0|Add0~53_sumout ),
	.cout(\output0|Add0~54 ),
	.shareout(\output0|Add0~55 ));
// synopsys translate_off
defparam \output0|Add0~53 .extended_lut = "off";
defparam \output0|Add0~53 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N57
cyclonev_lcell_comb \output0|Add0~57 (
// Equation(s):
// \output0|Add0~57_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult0~660  $ (\output0|Mult1~658 )) ) + ( \output0|Add0~55  ) + ( \output0|Add0~54  ))
// \output0|Add0~58  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult0~660  $ (\output0|Mult1~658 )) ) + ( \output0|Add0~55  ) + ( \output0|Add0~54  ))
// \output0|Add0~59  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult0~660  & \output0|Mult1~658 )) # (\output0|Add2~5_sumout  & ((\output0|Mult1~658 ) # (\output0|Mult0~660 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult0~660 ),
	.datad(!\output0|Mult1~658 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~54 ),
	.sharein(\output0|Add0~55 ),
	.combout(),
	.sumout(\output0|Add0~57_sumout ),
	.cout(\output0|Add0~58 ),
	.shareout(\output0|Add0~59 ));
// synopsys translate_off
defparam \output0|Add0~57 .extended_lut = "off";
defparam \output0|Add0~57 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N0
cyclonev_lcell_comb \output0|Add0~21 (
// Equation(s):
// \output0|Add0~21_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~659  $ (\output0|Mult0~661 )) ) + ( \output0|Add0~59  ) + ( \output0|Add0~58  ))
// \output0|Add0~22  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~659  $ (\output0|Mult0~661 )) ) + ( \output0|Add0~59  ) + ( \output0|Add0~58  ))
// \output0|Add0~23  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult1~659  & \output0|Mult0~661 )) # (\output0|Add2~5_sumout  & ((\output0|Mult0~661 ) # (\output0|Mult1~659 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~659 ),
	.datad(!\output0|Mult0~661 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~58 ),
	.sharein(\output0|Add0~59 ),
	.combout(),
	.sumout(\output0|Add0~21_sumout ),
	.cout(\output0|Add0~22 ),
	.shareout(\output0|Add0~23 ));
// synopsys translate_off
defparam \output0|Add0~21 .extended_lut = "off";
defparam \output0|Add0~21 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N3
cyclonev_lcell_comb \output0|Add0~61 (
// Equation(s):
// \output0|Add0~61_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~660  $ (\output0|Mult0~662 )) ) + ( \output0|Add0~23  ) + ( \output0|Add0~22  ))
// \output0|Add0~62  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~660  $ (\output0|Mult0~662 )) ) + ( \output0|Add0~23  ) + ( \output0|Add0~22  ))
// \output0|Add0~63  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult1~660  & \output0|Mult0~662 )) # (\output0|Add2~5_sumout  & ((\output0|Mult0~662 ) # (\output0|Mult1~660 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~660 ),
	.datad(!\output0|Mult0~662 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~22 ),
	.sharein(\output0|Add0~23 ),
	.combout(),
	.sumout(\output0|Add0~61_sumout ),
	.cout(\output0|Add0~62 ),
	.shareout(\output0|Add0~63 ));
// synopsys translate_off
defparam \output0|Add0~61 .extended_lut = "off";
defparam \output0|Add0~61 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N6
cyclonev_lcell_comb \output0|Add0~65 (
// Equation(s):
// \output0|Add0~65_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~661  $ (\output0|Mult0~663 )) ) + ( \output0|Add0~63  ) + ( \output0|Add0~62  ))
// \output0|Add0~66  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~661  $ (\output0|Mult0~663 )) ) + ( \output0|Add0~63  ) + ( \output0|Add0~62  ))
// \output0|Add0~67  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult1~661  & \output0|Mult0~663 )) # (\output0|Add2~5_sumout  & ((\output0|Mult0~663 ) # (\output0|Mult1~661 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~661 ),
	.datad(!\output0|Mult0~663 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~62 ),
	.sharein(\output0|Add0~63 ),
	.combout(),
	.sumout(\output0|Add0~65_sumout ),
	.cout(\output0|Add0~66 ),
	.shareout(\output0|Add0~67 ));
// synopsys translate_off
defparam \output0|Add0~65 .extended_lut = "off";
defparam \output0|Add0~65 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N9
cyclonev_lcell_comb \output0|Add0~69 (
// Equation(s):
// \output0|Add0~69_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~662  $ (\output0|Mult0~664 )) ) + ( \output0|Add0~67  ) + ( \output0|Add0~66  ))
// \output0|Add0~70  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~662  $ (\output0|Mult0~664 )) ) + ( \output0|Add0~67  ) + ( \output0|Add0~66  ))
// \output0|Add0~71  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult1~662  & \output0|Mult0~664 )) # (\output0|Add2~5_sumout  & ((\output0|Mult0~664 ) # (\output0|Mult1~662 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~662 ),
	.datad(!\output0|Mult0~664 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~66 ),
	.sharein(\output0|Add0~67 ),
	.combout(),
	.sumout(\output0|Add0~69_sumout ),
	.cout(\output0|Add0~70 ),
	.shareout(\output0|Add0~71 ));
// synopsys translate_off
defparam \output0|Add0~69 .extended_lut = "off";
defparam \output0|Add0~69 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N12
cyclonev_lcell_comb \output0|Add0~73 (
// Equation(s):
// \output0|Add0~73_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~663  $ (\output0|Mult0~665 )) ) + ( \output0|Add0~71  ) + ( \output0|Add0~70  ))
// \output0|Add0~74  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~663  $ (\output0|Mult0~665 )) ) + ( \output0|Add0~71  ) + ( \output0|Add0~70  ))
// \output0|Add0~75  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult1~663  & \output0|Mult0~665 )) # (\output0|Add2~5_sumout  & ((\output0|Mult0~665 ) # (\output0|Mult1~663 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(!\output0|Mult1~663 ),
	.datac(gnd),
	.datad(!\output0|Mult0~665 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~70 ),
	.sharein(\output0|Add0~71 ),
	.combout(),
	.sumout(\output0|Add0~73_sumout ),
	.cout(\output0|Add0~74 ),
	.shareout(\output0|Add0~75 ));
// synopsys translate_off
defparam \output0|Add0~73 .extended_lut = "off";
defparam \output0|Add0~73 .lut_mask = 64'h0000117700006699;
defparam \output0|Add0~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N15
cyclonev_lcell_comb \output0|Add0~77 (
// Equation(s):
// \output0|Add0~77_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult0~666  $ (\output0|Mult1~664 )) ) + ( \output0|Add0~75  ) + ( \output0|Add0~74  ))
// \output0|Add0~78  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult0~666  $ (\output0|Mult1~664 )) ) + ( \output0|Add0~75  ) + ( \output0|Add0~74  ))
// \output0|Add0~79  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult0~666  & \output0|Mult1~664 )) # (\output0|Add2~5_sumout  & ((\output0|Mult1~664 ) # (\output0|Mult0~666 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult0~666 ),
	.datad(!\output0|Mult1~664 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~74 ),
	.sharein(\output0|Add0~75 ),
	.combout(),
	.sumout(\output0|Add0~77_sumout ),
	.cout(\output0|Add0~78 ),
	.shareout(\output0|Add0~79 ));
// synopsys translate_off
defparam \output0|Add0~77 .extended_lut = "off";
defparam \output0|Add0~77 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N18
cyclonev_lcell_comb \output0|Add0~25 (
// Equation(s):
// \output0|Add0~25_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~665  $ (\output0|Mult0~667 )) ) + ( \output0|Add0~79  ) + ( \output0|Add0~78  ))
// \output0|Add0~26  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~665  $ (\output0|Mult0~667 )) ) + ( \output0|Add0~79  ) + ( \output0|Add0~78  ))
// \output0|Add0~27  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult1~665  & \output0|Mult0~667 )) # (\output0|Add2~5_sumout  & ((\output0|Mult0~667 ) # (\output0|Mult1~665 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~665 ),
	.datad(!\output0|Mult0~667 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~78 ),
	.sharein(\output0|Add0~79 ),
	.combout(),
	.sumout(\output0|Add0~25_sumout ),
	.cout(\output0|Add0~26 ),
	.shareout(\output0|Add0~27 ));
// synopsys translate_off
defparam \output0|Add0~25 .extended_lut = "off";
defparam \output0|Add0~25 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N21
cyclonev_lcell_comb \output0|Add0~29 (
// Equation(s):
// \output0|Add0~29_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~666  $ (\output0|Mult0~668 )) ) + ( \output0|Add0~27  ) + ( \output0|Add0~26  ))
// \output0|Add0~30  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~666  $ (\output0|Mult0~668 )) ) + ( \output0|Add0~27  ) + ( \output0|Add0~26  ))
// \output0|Add0~31  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult1~666  & \output0|Mult0~668 )) # (\output0|Add2~5_sumout  & ((\output0|Mult0~668 ) # (\output0|Mult1~666 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~666 ),
	.datad(!\output0|Mult0~668 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~26 ),
	.sharein(\output0|Add0~27 ),
	.combout(),
	.sumout(\output0|Add0~29_sumout ),
	.cout(\output0|Add0~30 ),
	.shareout(\output0|Add0~31 ));
// synopsys translate_off
defparam \output0|Add0~29 .extended_lut = "off";
defparam \output0|Add0~29 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N24
cyclonev_lcell_comb \output0|Add0~33 (
// Equation(s):
// \output0|Add0~33_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult0~669  $ (\output0|Mult1~667 )) ) + ( \output0|Add0~31  ) + ( \output0|Add0~30  ))
// \output0|Add0~34  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult0~669  $ (\output0|Mult1~667 )) ) + ( \output0|Add0~31  ) + ( \output0|Add0~30  ))
// \output0|Add0~35  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult0~669  & \output0|Mult1~667 )) # (\output0|Add2~5_sumout  & ((\output0|Mult1~667 ) # (\output0|Mult0~669 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult0~669 ),
	.datad(!\output0|Mult1~667 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~30 ),
	.sharein(\output0|Add0~31 ),
	.combout(),
	.sumout(\output0|Add0~33_sumout ),
	.cout(\output0|Add0~34 ),
	.shareout(\output0|Add0~35 ));
// synopsys translate_off
defparam \output0|Add0~33 .extended_lut = "off";
defparam \output0|Add0~33 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N27
cyclonev_lcell_comb \output0|Add0~37 (
// Equation(s):
// \output0|Add0~37_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~668  $ (\output0|Mult0~670 )) ) + ( \output0|Add0~35  ) + ( \output0|Add0~34  ))
// \output0|Add0~38  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~668  $ (\output0|Mult0~670 )) ) + ( \output0|Add0~35  ) + ( \output0|Add0~34  ))
// \output0|Add0~39  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult1~668  & \output0|Mult0~670 )) # (\output0|Add2~5_sumout  & ((\output0|Mult0~670 ) # (\output0|Mult1~668 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~668 ),
	.datad(!\output0|Mult0~670 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~34 ),
	.sharein(\output0|Add0~35 ),
	.combout(),
	.sumout(\output0|Add0~37_sumout ),
	.cout(\output0|Add0~38 ),
	.shareout(\output0|Add0~39 ));
// synopsys translate_off
defparam \output0|Add0~37 .extended_lut = "off";
defparam \output0|Add0~37 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N30
cyclonev_lcell_comb \output0|Add0~41 (
// Equation(s):
// \output0|Add0~41_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~669  $ (\output0|Mult0~671 )) ) + ( \output0|Add0~39  ) + ( \output0|Add0~38  ))
// \output0|Add0~42  = CARRY(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~669  $ (\output0|Mult0~671 )) ) + ( \output0|Add0~39  ) + ( \output0|Add0~38  ))
// \output0|Add0~43  = SHARE((!\output0|Add2~5_sumout  & (\output0|Mult1~669  & \output0|Mult0~671 )) # (\output0|Add2~5_sumout  & ((\output0|Mult0~671 ) # (\output0|Mult1~669 ))))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~669 ),
	.datad(!\output0|Mult0~671 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~38 ),
	.sharein(\output0|Add0~39 ),
	.combout(),
	.sumout(\output0|Add0~41_sumout ),
	.cout(\output0|Add0~42 ),
	.shareout(\output0|Add0~43 ));
// synopsys translate_off
defparam \output0|Add0~41 .extended_lut = "off";
defparam \output0|Add0~41 .lut_mask = 64'h0000055F00005AA5;
defparam \output0|Add0~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N33
cyclonev_lcell_comb \output0|Add0~17 (
// Equation(s):
// \output0|Add0~17_sumout  = SUM(( !\output0|Add2~5_sumout  $ (!\output0|Mult1~670  $ (\output0|Mult0~672 )) ) + ( \output0|Add0~43  ) + ( \output0|Add0~42  ))

	.dataa(!\output0|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\output0|Mult1~670 ),
	.datad(!\output0|Mult0~672 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add0~42 ),
	.sharein(\output0|Add0~43 ),
	.combout(),
	.sumout(\output0|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|Add0~17 .extended_lut = "off";
defparam \output0|Add0~17 .lut_mask = 64'h0000000000005AA5;
defparam \output0|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N0
cyclonev_lcell_comb \output0|Add4~69 (
// Equation(s):
// \output0|Add4~69_sumout  = SUM(( \output0|Add0~85_sumout  ) + ( VCC ) + ( !VCC ))
// \output0|Add4~70  = CARRY(( \output0|Add0~85_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~69_sumout ),
	.cout(\output0|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~69 .extended_lut = "off";
defparam \output0|Add4~69 .lut_mask = 64'h00000000000000FF;
defparam \output0|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N3
cyclonev_lcell_comb \output0|Add4~73 (
// Equation(s):
// \output0|Add4~73_sumout  = SUM(( \output0|Add0~89_sumout  ) + ( GND ) + ( \output0|Add4~70  ))
// \output0|Add4~74  = CARRY(( \output0|Add0~89_sumout  ) + ( GND ) + ( \output0|Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~73_sumout ),
	.cout(\output0|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~73 .extended_lut = "off";
defparam \output0|Add4~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N6
cyclonev_lcell_comb \output0|Add4~77 (
// Equation(s):
// \output0|Add4~77_sumout  = SUM(( \output0|Add0~93_sumout  ) + ( GND ) + ( \output0|Add4~74  ))
// \output0|Add4~78  = CARRY(( \output0|Add0~93_sumout  ) + ( GND ) + ( \output0|Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~77_sumout ),
	.cout(\output0|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~77 .extended_lut = "off";
defparam \output0|Add4~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \output0|Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N9
cyclonev_lcell_comb \output0|Add4~81 (
// Equation(s):
// \output0|Add4~81_sumout  = SUM(( \output0|Add0~97_sumout  ) + ( VCC ) + ( \output0|Add4~78  ))
// \output0|Add4~82  = CARRY(( \output0|Add0~97_sumout  ) + ( VCC ) + ( \output0|Add4~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~81_sumout ),
	.cout(\output0|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~81 .extended_lut = "off";
defparam \output0|Add4~81 .lut_mask = 64'h00000000000000FF;
defparam \output0|Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N12
cyclonev_lcell_comb \output0|Add4~85 (
// Equation(s):
// \output0|Add4~85_sumout  = SUM(( \output0|Add0~101_sumout  ) + ( VCC ) + ( \output0|Add4~82  ))
// \output0|Add4~86  = CARRY(( \output0|Add0~101_sumout  ) + ( VCC ) + ( \output0|Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~85_sumout ),
	.cout(\output0|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~85 .extended_lut = "off";
defparam \output0|Add4~85 .lut_mask = 64'h00000000000000FF;
defparam \output0|Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N15
cyclonev_lcell_comb \output0|Add4~89 (
// Equation(s):
// \output0|Add4~89_sumout  = SUM(( \output0|Add0~105_sumout  ) + ( GND ) + ( \output0|Add4~86  ))
// \output0|Add4~90  = CARRY(( \output0|Add0~105_sumout  ) + ( GND ) + ( \output0|Add4~86  ))

	.dataa(!\output0|Add0~105_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~89_sumout ),
	.cout(\output0|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~89 .extended_lut = "off";
defparam \output0|Add4~89 .lut_mask = 64'h0000FFFF00005555;
defparam \output0|Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N18
cyclonev_lcell_comb \output0|Add4~93 (
// Equation(s):
// \output0|Add4~93_sumout  = SUM(( \output0|Add0~109_sumout  ) + ( GND ) + ( \output0|Add4~90  ))
// \output0|Add4~94  = CARRY(( \output0|Add0~109_sumout  ) + ( GND ) + ( \output0|Add4~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add0~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~93_sumout ),
	.cout(\output0|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~93 .extended_lut = "off";
defparam \output0|Add4~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \output0|Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N21
cyclonev_lcell_comb \output0|Add4~97 (
// Equation(s):
// \output0|Add4~97_sumout  = SUM(( \output0|Add0~113_sumout  ) + ( GND ) + ( \output0|Add4~94  ))
// \output0|Add4~98  = CARRY(( \output0|Add0~113_sumout  ) + ( GND ) + ( \output0|Add4~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~97_sumout ),
	.cout(\output0|Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~97 .extended_lut = "off";
defparam \output0|Add4~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N24
cyclonev_lcell_comb \output0|Add4~101 (
// Equation(s):
// \output0|Add4~101_sumout  = SUM(( \output0|Add0~117_sumout  ) + ( VCC ) + ( \output0|Add4~98  ))
// \output0|Add4~102  = CARRY(( \output0|Add0~117_sumout  ) + ( VCC ) + ( \output0|Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~101_sumout ),
	.cout(\output0|Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~101 .extended_lut = "off";
defparam \output0|Add4~101 .lut_mask = 64'h0000000000000F0F;
defparam \output0|Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N27
cyclonev_lcell_comb \output0|Add4~105 (
// Equation(s):
// \output0|Add4~105_sumout  = SUM(( \output0|Add0~121_sumout  ) + ( GND ) + ( \output0|Add4~102  ))
// \output0|Add4~106  = CARRY(( \output0|Add0~121_sumout  ) + ( GND ) + ( \output0|Add4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~105_sumout ),
	.cout(\output0|Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~105 .extended_lut = "off";
defparam \output0|Add4~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N0
cyclonev_lcell_comb \output0|Add4~1 (
// Equation(s):
// \output0|Add4~1_sumout  = SUM(( \output0|Add0~13_sumout  ) + ( VCC ) + ( \output0|Add4~106  ))
// \output0|Add4~2  = CARRY(( \output0|Add0~13_sumout  ) + ( VCC ) + ( \output0|Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~1_sumout ),
	.cout(\output0|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~1 .extended_lut = "off";
defparam \output0|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \output0|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N3
cyclonev_lcell_comb \output0|Add4~33 (
// Equation(s):
// \output0|Add4~33_sumout  = SUM(( \output0|Add0~45_sumout  ) + ( GND ) + ( \output0|Add4~2  ))
// \output0|Add4~34  = CARRY(( \output0|Add0~45_sumout  ) + ( GND ) + ( \output0|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~33_sumout ),
	.cout(\output0|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~33 .extended_lut = "off";
defparam \output0|Add4~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \output0|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N6
cyclonev_lcell_comb \output0|Add4~37 (
// Equation(s):
// \output0|Add4~37_sumout  = SUM(( \output0|Add0~49_sumout  ) + ( GND ) + ( \output0|Add4~34  ))
// \output0|Add4~38  = CARRY(( \output0|Add0~49_sumout  ) + ( GND ) + ( \output0|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~37_sumout ),
	.cout(\output0|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~37 .extended_lut = "off";
defparam \output0|Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \output0|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N9
cyclonev_lcell_comb \output0|Add4~41 (
// Equation(s):
// \output0|Add4~41_sumout  = SUM(( \output0|Add0~53_sumout  ) + ( GND ) + ( \output0|Add4~38  ))
// \output0|Add4~42  = CARRY(( \output0|Add0~53_sumout  ) + ( GND ) + ( \output0|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~41_sumout ),
	.cout(\output0|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~41 .extended_lut = "off";
defparam \output0|Add4~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N12
cyclonev_lcell_comb \output0|Add4~45 (
// Equation(s):
// \output0|Add4~45_sumout  = SUM(( \output0|Add0~57_sumout  ) + ( GND ) + ( \output0|Add4~42  ))
// \output0|Add4~46  = CARRY(( \output0|Add0~57_sumout  ) + ( GND ) + ( \output0|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~45_sumout ),
	.cout(\output0|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~45 .extended_lut = "off";
defparam \output0|Add4~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N15
cyclonev_lcell_comb \output0|Add4~9 (
// Equation(s):
// \output0|Add4~9_sumout  = SUM(( \output0|Add0~21_sumout  ) + ( GND ) + ( \output0|Add4~46  ))
// \output0|Add4~10  = CARRY(( \output0|Add0~21_sumout  ) + ( GND ) + ( \output0|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~9_sumout ),
	.cout(\output0|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~9 .extended_lut = "off";
defparam \output0|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N18
cyclonev_lcell_comb \output0|Add4~49 (
// Equation(s):
// \output0|Add4~49_sumout  = SUM(( \output0|Add0~61_sumout  ) + ( GND ) + ( \output0|Add4~10  ))
// \output0|Add4~50  = CARRY(( \output0|Add0~61_sumout  ) + ( GND ) + ( \output0|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~49_sumout ),
	.cout(\output0|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~49 .extended_lut = "off";
defparam \output0|Add4~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N21
cyclonev_lcell_comb \output0|Add4~53 (
// Equation(s):
// \output0|Add4~53_sumout  = SUM(( \output0|Add0~65_sumout  ) + ( GND ) + ( \output0|Add4~50  ))
// \output0|Add4~54  = CARRY(( \output0|Add0~65_sumout  ) + ( GND ) + ( \output0|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~53_sumout ),
	.cout(\output0|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~53 .extended_lut = "off";
defparam \output0|Add4~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N24
cyclonev_lcell_comb \output0|Add4~57 (
// Equation(s):
// \output0|Add4~57_sumout  = SUM(( \output0|Add0~69_sumout  ) + ( GND ) + ( \output0|Add4~54  ))
// \output0|Add4~58  = CARRY(( \output0|Add0~69_sumout  ) + ( GND ) + ( \output0|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~57_sumout ),
	.cout(\output0|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~57 .extended_lut = "off";
defparam \output0|Add4~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N27
cyclonev_lcell_comb \output0|Add4~61 (
// Equation(s):
// \output0|Add4~61_sumout  = SUM(( \output0|Add0~73_sumout  ) + ( GND ) + ( \output0|Add4~58  ))
// \output0|Add4~62  = CARRY(( \output0|Add0~73_sumout  ) + ( GND ) + ( \output0|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~61_sumout ),
	.cout(\output0|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~61 .extended_lut = "off";
defparam \output0|Add4~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \output0|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N30
cyclonev_lcell_comb \output0|Add4~65 (
// Equation(s):
// \output0|Add4~65_sumout  = SUM(( \output0|Add0~77_sumout  ) + ( GND ) + ( \output0|Add4~62  ))
// \output0|Add4~66  = CARRY(( \output0|Add0~77_sumout  ) + ( GND ) + ( \output0|Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~65_sumout ),
	.cout(\output0|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~65 .extended_lut = "off";
defparam \output0|Add4~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N33
cyclonev_lcell_comb \output0|Add4~13 (
// Equation(s):
// \output0|Add4~13_sumout  = SUM(( \output0|Add0~25_sumout  ) + ( GND ) + ( \output0|Add4~66  ))
// \output0|Add4~14  = CARRY(( \output0|Add0~25_sumout  ) + ( GND ) + ( \output0|Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~13_sumout ),
	.cout(\output0|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~13 .extended_lut = "off";
defparam \output0|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \output0|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N36
cyclonev_lcell_comb \output0|Add4~17 (
// Equation(s):
// \output0|Add4~17_sumout  = SUM(( \output0|Add0~29_sumout  ) + ( GND ) + ( \output0|Add4~14  ))
// \output0|Add4~18  = CARRY(( \output0|Add0~29_sumout  ) + ( GND ) + ( \output0|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~17_sumout ),
	.cout(\output0|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~17 .extended_lut = "off";
defparam \output0|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N39
cyclonev_lcell_comb \output0|Add4~21 (
// Equation(s):
// \output0|Add4~21_sumout  = SUM(( \output0|Add0~33_sumout  ) + ( GND ) + ( \output0|Add4~18  ))
// \output0|Add4~22  = CARRY(( \output0|Add0~33_sumout  ) + ( GND ) + ( \output0|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~21_sumout ),
	.cout(\output0|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~21 .extended_lut = "off";
defparam \output0|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \output0|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N42
cyclonev_lcell_comb \output0|Add4~25 (
// Equation(s):
// \output0|Add4~25_sumout  = SUM(( \output0|Add0~37_sumout  ) + ( GND ) + ( \output0|Add4~22  ))
// \output0|Add4~26  = CARRY(( \output0|Add0~37_sumout  ) + ( GND ) + ( \output0|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output0|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~25_sumout ),
	.cout(\output0|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~25 .extended_lut = "off";
defparam \output0|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \output0|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N45
cyclonev_lcell_comb \output0|Add4~29 (
// Equation(s):
// \output0|Add4~29_sumout  = SUM(( \output0|Add0~41_sumout  ) + ( GND ) + ( \output0|Add4~26  ))
// \output0|Add4~30  = CARRY(( \output0|Add0~41_sumout  ) + ( GND ) + ( \output0|Add4~26  ))

	.dataa(!\output0|Add0~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~29_sumout ),
	.cout(\output0|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~29 .extended_lut = "off";
defparam \output0|Add4~29 .lut_mask = 64'h0000FFFF00005555;
defparam \output0|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N48
cyclonev_lcell_comb \output0|Add4~5 (
// Equation(s):
// \output0|Add4~5_sumout  = SUM(( \output0|Add0~17_sumout  ) + ( GND ) + ( \output0|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output0|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output0|Add4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|Add4~5 .extended_lut = "off";
defparam \output0|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \output0|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N54
cyclonev_lcell_comb \output0|sum[31]~0 (
// Equation(s):
// \output0|sum[31]~0_combout  = ( !\output0|Add4~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output0|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sum[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sum[31]~0 .extended_lut = "off";
defparam \output0|sum[31]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \output0|sum[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N55
dffeas \output0|sum[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sum[31]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [31]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[31] .is_wysiwyg = "true";
defparam \output0|sum[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N1
dffeas \output0|sum[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[15] .is_wysiwyg = "true";
defparam \output0|sum[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N51
cyclonev_lcell_comb \output0|sumAdress~0 (
// Equation(s):
// \output0|sumAdress~0_combout  = ( \output0|sum [15] & ( \output0|sum [31] ) ) # ( !\output0|sum [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|sum [31]),
	.datad(gnd),
	.datae(!\output0|sum [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~0 .extended_lut = "off";
defparam \output0|sumAdress~0 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \output0|sumAdress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N34
dffeas \output0|sum[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [26]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[26] .is_wysiwyg = "true";
defparam \output0|sum[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N16
dffeas \output0|sum[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[20] .is_wysiwyg = "true";
defparam \output0|sum[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N7
dffeas \output0|sum[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[17] .is_wysiwyg = "true";
defparam \output0|sum[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N5
dffeas \output0|sum[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[16] .is_wysiwyg = "true";
defparam \output0|sum[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N10
dffeas \output0|sum[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[18] .is_wysiwyg = "true";
defparam \output0|sum[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N13
dffeas \output0|sum[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[19] .is_wysiwyg = "true";
defparam \output0|sum[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N42
cyclonev_lcell_comb \output0|LessThan0~1 (
// Equation(s):
// \output0|LessThan0~1_combout  = ( \output0|sum [19] & ( \output0|sum [15] & ( (\output0|sum [17] & (\output0|sum [16] & \output0|sum [18])) ) ) )

	.dataa(gnd),
	.datab(!\output0|sum [17]),
	.datac(!\output0|sum [16]),
	.datad(!\output0|sum [18]),
	.datae(!\output0|sum [19]),
	.dataf(!\output0|sum [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|LessThan0~1 .extended_lut = "off";
defparam \output0|LessThan0~1 .lut_mask = 64'h0000000000000003;
defparam \output0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N28
dffeas \output0|sum[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[24] .is_wysiwyg = "true";
defparam \output0|sum[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N22
dffeas \output0|sum[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[22] .is_wysiwyg = "true";
defparam \output0|sum[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N31
dffeas \output0|sum[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[25] .is_wysiwyg = "true";
defparam \output0|sum[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N25
dffeas \output0|sum[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[23] .is_wysiwyg = "true";
defparam \output0|sum[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N19
dffeas \output0|sum[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[21] .is_wysiwyg = "true";
defparam \output0|sum[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N36
cyclonev_lcell_comb \output0|LessThan0~2 (
// Equation(s):
// \output0|LessThan0~2_combout  = ( \output0|sum [23] & ( \output0|sum [21] & ( (\output0|sum [24] & (\output0|sum [22] & \output0|sum [25])) ) ) )

	.dataa(!\output0|sum [24]),
	.datab(!\output0|sum [22]),
	.datac(!\output0|sum [25]),
	.datad(gnd),
	.datae(!\output0|sum [23]),
	.dataf(!\output0|sum [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|LessThan0~2 .extended_lut = "off";
defparam \output0|LessThan0~2 .lut_mask = 64'h0000000000000101;
defparam \output0|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N43
dffeas \output0|sum[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [29]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[29] .is_wysiwyg = "true";
defparam \output0|sum[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N40
dffeas \output0|sum[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [28]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[28] .is_wysiwyg = "true";
defparam \output0|sum[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N37
dffeas \output0|sum[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [27]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[27] .is_wysiwyg = "true";
defparam \output0|sum[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N46
dffeas \output0|sum[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [30]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[30] .is_wysiwyg = "true";
defparam \output0|sum[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N51
cyclonev_lcell_comb \output0|LessThan0~0 (
// Equation(s):
// \output0|LessThan0~0_combout  = ( \output0|sum [30] & ( (\output0|sum [29] & (\output0|sum [28] & \output0|sum [27])) ) )

	.dataa(!\output0|sum [29]),
	.datab(gnd),
	.datac(!\output0|sum [28]),
	.datad(!\output0|sum [27]),
	.datae(gnd),
	.dataf(!\output0|sum [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|LessThan0~0 .extended_lut = "off";
defparam \output0|LessThan0~0 .lut_mask = 64'h0000000000050005;
defparam \output0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N30
cyclonev_lcell_comb \output0|LessThan0~3 (
// Equation(s):
// \output0|LessThan0~3_combout  = ( \output0|LessThan0~2_combout  & ( \output0|LessThan0~0_combout  & ( (!\output0|sum [31] & ((!\output0|sum [26]) # ((!\output0|sum [20]) # (!\output0|LessThan0~1_combout )))) ) ) ) # ( !\output0|LessThan0~2_combout  & ( 
// \output0|LessThan0~0_combout  & ( !\output0|sum [31] ) ) ) # ( \output0|LessThan0~2_combout  & ( !\output0|LessThan0~0_combout  & ( !\output0|sum [31] ) ) ) # ( !\output0|LessThan0~2_combout  & ( !\output0|LessThan0~0_combout  & ( !\output0|sum [31] ) ) )

	.dataa(!\output0|sum [26]),
	.datab(!\output0|sum [31]),
	.datac(!\output0|sum [20]),
	.datad(!\output0|LessThan0~1_combout ),
	.datae(!\output0|LessThan0~2_combout ),
	.dataf(!\output0|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|LessThan0~3 .extended_lut = "off";
defparam \output0|LessThan0~3 .lut_mask = 64'hCCCCCCCCCCCCCCC8;
defparam \output0|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N53
dffeas \output0|sumAdress[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[15] .is_wysiwyg = "true";
defparam \output0|sumAdress[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N54
cyclonev_lcell_comb \output0|LessThan1~2 (
// Equation(s):
// \output0|LessThan1~2_combout  = ( !\output0|sum [23] & ( !\output0|sum [21] & ( (!\output0|sum [24] & (!\output0|sum [22] & !\output0|sum [25])) ) ) )

	.dataa(!\output0|sum [24]),
	.datab(!\output0|sum [22]),
	.datac(!\output0|sum [25]),
	.datad(gnd),
	.datae(!\output0|sum [23]),
	.dataf(!\output0|sum [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|LessThan1~2 .extended_lut = "off";
defparam \output0|LessThan1~2 .lut_mask = 64'h8080000000000000;
defparam \output0|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N37
dffeas \output0|sum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[2] .is_wysiwyg = "true";
defparam \output0|sum[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N39
cyclonev_lcell_comb \output0|LessThan1~1 (
// Equation(s):
// \output0|LessThan1~1_combout  = ( !\output0|sum [17] & ( !\output0|sum [15] & ( (!\output0|sum [20] & (!\output0|sum [19] & (!\output0|sum [18] & !\output0|sum [16]))) ) ) )

	.dataa(!\output0|sum [20]),
	.datab(!\output0|sum [19]),
	.datac(!\output0|sum [18]),
	.datad(!\output0|sum [16]),
	.datae(!\output0|sum [17]),
	.dataf(!\output0|sum [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|LessThan1~1 .extended_lut = "off";
defparam \output0|LessThan1~1 .lut_mask = 64'h8000000000000000;
defparam \output0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N54
cyclonev_lcell_comb \output0|LessThan1~0 (
// Equation(s):
// \output0|LessThan1~0_combout  = ( !\output0|sum [30] & ( (!\output0|sum [27] & (!\output0|sum [29] & !\output0|sum [28])) ) )

	.dataa(gnd),
	.datab(!\output0|sum [27]),
	.datac(!\output0|sum [29]),
	.datad(!\output0|sum [28]),
	.datae(gnd),
	.dataf(!\output0|sum [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|LessThan1~0 .extended_lut = "off";
defparam \output0|LessThan1~0 .lut_mask = 64'hC000C00000000000;
defparam \output0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N6
cyclonev_lcell_comb \output0|sumAdress~1 (
// Equation(s):
// \output0|sumAdress~1_combout  = ( \output0|LessThan1~0_combout  & ( \output0|sum [26] & ( (\output0|sum [31]) # (\output0|sum [2]) ) ) ) # ( !\output0|LessThan1~0_combout  & ( \output0|sum [26] & ( (\output0|sum [31]) # (\output0|sum [2]) ) ) ) # ( 
// \output0|LessThan1~0_combout  & ( !\output0|sum [26] & ( ((\output0|sum [31] & ((!\output0|LessThan1~2_combout ) # (!\output0|LessThan1~1_combout )))) # (\output0|sum [2]) ) ) ) # ( !\output0|LessThan1~0_combout  & ( !\output0|sum [26] & ( (\output0|sum 
// [31]) # (\output0|sum [2]) ) ) )

	.dataa(!\output0|LessThan1~2_combout ),
	.datab(!\output0|sum [2]),
	.datac(!\output0|LessThan1~1_combout ),
	.datad(!\output0|sum [31]),
	.datae(!\output0|LessThan1~0_combout ),
	.dataf(!\output0|sum [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~1 .extended_lut = "off";
defparam \output0|sumAdress~1 .lut_mask = 64'h33FF33FB33FF33FF;
defparam \output0|sumAdress~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N7
dffeas \output0|sumAdress[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[2] .is_wysiwyg = "true";
defparam \output0|sumAdress[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N40
dffeas \output0|sum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[3] .is_wysiwyg = "true";
defparam \output0|sum[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N27
cyclonev_lcell_comb \output0|sumAdress~2 (
// Equation(s):
// \output0|sumAdress~2_combout  = ( \output0|LessThan1~2_combout  & ( \output0|LessThan1~1_combout  & ( ((\output0|sum [31] & ((!\output0|LessThan1~0_combout ) # (\output0|sum [26])))) # (\output0|sum [3]) ) ) ) # ( !\output0|LessThan1~2_combout  & ( 
// \output0|LessThan1~1_combout  & ( (\output0|sum [3]) # (\output0|sum [31]) ) ) ) # ( \output0|LessThan1~2_combout  & ( !\output0|LessThan1~1_combout  & ( (\output0|sum [3]) # (\output0|sum [31]) ) ) ) # ( !\output0|LessThan1~2_combout  & ( 
// !\output0|LessThan1~1_combout  & ( (\output0|sum [3]) # (\output0|sum [31]) ) ) )

	.dataa(!\output0|LessThan1~0_combout ),
	.datab(!\output0|sum [26]),
	.datac(!\output0|sum [31]),
	.datad(!\output0|sum [3]),
	.datae(!\output0|LessThan1~2_combout ),
	.dataf(!\output0|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~2 .extended_lut = "off";
defparam \output0|sumAdress~2 .lut_mask = 64'h0FFF0FFF0FFF0BFF;
defparam \output0|sumAdress~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N28
dffeas \output0|sumAdress[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[3] .is_wysiwyg = "true";
defparam \output0|sumAdress[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N44
dffeas \output0|sum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[4] .is_wysiwyg = "true";
defparam \output0|sum[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N42
cyclonev_lcell_comb \output0|sumAdress~3 (
// Equation(s):
// \output0|sumAdress~3_combout  = ( \output0|LessThan1~2_combout  & ( \output0|sum [4] ) ) # ( !\output0|LessThan1~2_combout  & ( \output0|sum [4] ) ) # ( \output0|LessThan1~2_combout  & ( !\output0|sum [4] & ( (\output0|sum [31] & 
// ((!\output0|LessThan1~0_combout ) # ((!\output0|LessThan1~1_combout ) # (\output0|sum [26])))) ) ) ) # ( !\output0|LessThan1~2_combout  & ( !\output0|sum [4] & ( \output0|sum [31] ) ) )

	.dataa(!\output0|LessThan1~0_combout ),
	.datab(!\output0|sum [31]),
	.datac(!\output0|LessThan1~1_combout ),
	.datad(!\output0|sum [26]),
	.datae(!\output0|LessThan1~2_combout ),
	.dataf(!\output0|sum [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~3 .extended_lut = "off";
defparam \output0|sumAdress~3 .lut_mask = 64'h33333233FFFFFFFF;
defparam \output0|sumAdress~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N43
dffeas \output0|sumAdress[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[4] .is_wysiwyg = "true";
defparam \output0|sumAdress[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N1
dffeas \output0|sum[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[5] .is_wysiwyg = "true";
defparam \output0|sum[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N39
cyclonev_lcell_comb \output0|sumAdress~4 (
// Equation(s):
// \output0|sumAdress~4_combout  = ( \output0|LessThan1~2_combout  & ( \output0|sum [5] ) ) # ( !\output0|LessThan1~2_combout  & ( \output0|sum [5] ) ) # ( \output0|LessThan1~2_combout  & ( !\output0|sum [5] & ( (\output0|sum [31] & 
// ((!\output0|LessThan1~0_combout ) # ((!\output0|LessThan1~1_combout ) # (\output0|sum [26])))) ) ) ) # ( !\output0|LessThan1~2_combout  & ( !\output0|sum [5] & ( \output0|sum [31] ) ) )

	.dataa(!\output0|LessThan1~0_combout ),
	.datab(!\output0|sum [31]),
	.datac(!\output0|sum [26]),
	.datad(!\output0|LessThan1~1_combout ),
	.datae(!\output0|LessThan1~2_combout ),
	.dataf(!\output0|sum [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~4 .extended_lut = "off";
defparam \output0|sumAdress~4 .lut_mask = 64'h33333323FFFFFFFF;
defparam \output0|sumAdress~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N40
dffeas \output0|sumAdress[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[5] .is_wysiwyg = "true";
defparam \output0|sumAdress[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N5
dffeas \output0|sum[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[6] .is_wysiwyg = "true";
defparam \output0|sum[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N18
cyclonev_lcell_comb \output0|sumAdress~5 (
// Equation(s):
// \output0|sumAdress~5_combout  = ( \output0|LessThan1~2_combout  & ( \output0|sum [6] ) ) # ( !\output0|LessThan1~2_combout  & ( \output0|sum [6] ) ) # ( \output0|LessThan1~2_combout  & ( !\output0|sum [6] & ( (\output0|sum [31] & 
// ((!\output0|LessThan1~0_combout ) # ((!\output0|LessThan1~1_combout ) # (\output0|sum [26])))) ) ) ) # ( !\output0|LessThan1~2_combout  & ( !\output0|sum [6] & ( \output0|sum [31] ) ) )

	.dataa(!\output0|LessThan1~0_combout ),
	.datab(!\output0|sum [31]),
	.datac(!\output0|LessThan1~1_combout ),
	.datad(!\output0|sum [26]),
	.datae(!\output0|LessThan1~2_combout ),
	.dataf(!\output0|sum [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~5 .extended_lut = "off";
defparam \output0|sumAdress~5 .lut_mask = 64'h33333233FFFFFFFF;
defparam \output0|sumAdress~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N19
dffeas \output0|sumAdress[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[6] .is_wysiwyg = "true";
defparam \output0|sumAdress[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N7
dffeas \output0|sum[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[7] .is_wysiwyg = "true";
defparam \output0|sum[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N15
cyclonev_lcell_comb \output0|sumAdress~6 (
// Equation(s):
// \output0|sumAdress~6_combout  = ( \output0|LessThan1~2_combout  & ( \output0|sum [7] ) ) # ( !\output0|LessThan1~2_combout  & ( \output0|sum [7] ) ) # ( \output0|LessThan1~2_combout  & ( !\output0|sum [7] & ( (\output0|sum [31] & 
// ((!\output0|LessThan1~0_combout ) # ((!\output0|LessThan1~1_combout ) # (\output0|sum [26])))) ) ) ) # ( !\output0|LessThan1~2_combout  & ( !\output0|sum [7] & ( \output0|sum [31] ) ) )

	.dataa(!\output0|LessThan1~0_combout ),
	.datab(!\output0|sum [31]),
	.datac(!\output0|sum [26]),
	.datad(!\output0|LessThan1~1_combout ),
	.datae(!\output0|LessThan1~2_combout ),
	.dataf(!\output0|sum [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~6 .extended_lut = "off";
defparam \output0|sumAdress~6 .lut_mask = 64'h33333323FFFFFFFF;
defparam \output0|sumAdress~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N16
dffeas \output0|sumAdress[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[7] .is_wysiwyg = "true";
defparam \output0|sumAdress[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N10
dffeas \output0|sum[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[8] .is_wysiwyg = "true";
defparam \output0|sum[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N21
cyclonev_lcell_comb \output0|sumAdress~7 (
// Equation(s):
// \output0|sumAdress~7_combout  = ( \output0|LessThan1~2_combout  & ( \output0|sum [8] ) ) # ( !\output0|LessThan1~2_combout  & ( \output0|sum [8] ) ) # ( \output0|LessThan1~2_combout  & ( !\output0|sum [8] & ( (\output0|sum [31] & 
// ((!\output0|LessThan1~0_combout ) # ((!\output0|LessThan1~1_combout ) # (\output0|sum [26])))) ) ) ) # ( !\output0|LessThan1~2_combout  & ( !\output0|sum [8] & ( \output0|sum [31] ) ) )

	.dataa(!\output0|LessThan1~0_combout ),
	.datab(!\output0|sum [31]),
	.datac(!\output0|sum [26]),
	.datad(!\output0|LessThan1~1_combout ),
	.datae(!\output0|LessThan1~2_combout ),
	.dataf(!\output0|sum [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~7 .extended_lut = "off";
defparam \output0|sumAdress~7 .lut_mask = 64'h33333323FFFFFFFF;
defparam \output0|sumAdress~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N22
dffeas \output0|sumAdress[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[8] .is_wysiwyg = "true";
defparam \output0|sumAdress[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N14
dffeas \output0|sum[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[9] .is_wysiwyg = "true";
defparam \output0|sum[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N57
cyclonev_lcell_comb \output0|sumAdress~8 (
// Equation(s):
// \output0|sumAdress~8_combout  = ( \output0|LessThan1~2_combout  & ( \output0|sum [9] ) ) # ( !\output0|LessThan1~2_combout  & ( \output0|sum [9] ) ) # ( \output0|LessThan1~2_combout  & ( !\output0|sum [9] & ( (\output0|sum [31] & 
// ((!\output0|LessThan1~0_combout ) # ((!\output0|LessThan1~1_combout ) # (\output0|sum [26])))) ) ) ) # ( !\output0|LessThan1~2_combout  & ( !\output0|sum [9] & ( \output0|sum [31] ) ) )

	.dataa(!\output0|LessThan1~0_combout ),
	.datab(!\output0|sum [31]),
	.datac(!\output0|sum [26]),
	.datad(!\output0|LessThan1~1_combout ),
	.datae(!\output0|LessThan1~2_combout ),
	.dataf(!\output0|sum [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~8 .extended_lut = "off";
defparam \output0|sumAdress~8 .lut_mask = 64'h33333323FFFFFFFF;
defparam \output0|sumAdress~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N58
dffeas \output0|sumAdress[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[9] .is_wysiwyg = "true";
defparam \output0|sumAdress[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N16
dffeas \output0|sum[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[10] .is_wysiwyg = "true";
defparam \output0|sum[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N36
cyclonev_lcell_comb \output0|sumAdress~9 (
// Equation(s):
// \output0|sumAdress~9_combout  = ( \output0|LessThan1~2_combout  & ( \output0|sum [10] ) ) # ( !\output0|LessThan1~2_combout  & ( \output0|sum [10] ) ) # ( \output0|LessThan1~2_combout  & ( !\output0|sum [10] & ( (\output0|sum [31] & 
// ((!\output0|LessThan1~0_combout ) # ((!\output0|LessThan1~1_combout ) # (\output0|sum [26])))) ) ) ) # ( !\output0|LessThan1~2_combout  & ( !\output0|sum [10] & ( \output0|sum [31] ) ) )

	.dataa(!\output0|LessThan1~0_combout ),
	.datab(!\output0|sum [31]),
	.datac(!\output0|LessThan1~1_combout ),
	.datad(!\output0|sum [26]),
	.datae(!\output0|LessThan1~2_combout ),
	.dataf(!\output0|sum [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~9 .extended_lut = "off";
defparam \output0|sumAdress~9 .lut_mask = 64'h33333233FFFFFFFF;
defparam \output0|sumAdress~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N37
dffeas \output0|sumAdress[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[10] .is_wysiwyg = "true";
defparam \output0|sumAdress[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N19
dffeas \output0|sum[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[11] .is_wysiwyg = "true";
defparam \output0|sum[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N45
cyclonev_lcell_comb \output0|sumAdress~10 (
// Equation(s):
// \output0|sumAdress~10_combout  = ( \output0|LessThan1~2_combout  & ( \output0|sum [11] ) ) # ( !\output0|LessThan1~2_combout  & ( \output0|sum [11] ) ) # ( \output0|LessThan1~2_combout  & ( !\output0|sum [11] & ( (\output0|sum [31] & 
// ((!\output0|LessThan1~0_combout ) # ((!\output0|LessThan1~1_combout ) # (\output0|sum [26])))) ) ) ) # ( !\output0|LessThan1~2_combout  & ( !\output0|sum [11] & ( \output0|sum [31] ) ) )

	.dataa(!\output0|LessThan1~0_combout ),
	.datab(!\output0|sum [31]),
	.datac(!\output0|sum [26]),
	.datad(!\output0|LessThan1~1_combout ),
	.datae(!\output0|LessThan1~2_combout ),
	.dataf(!\output0|sum [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~10 .extended_lut = "off";
defparam \output0|sumAdress~10 .lut_mask = 64'h33333323FFFFFFFF;
defparam \output0|sumAdress~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N47
dffeas \output0|sumAdress[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[11] .is_wysiwyg = "true";
defparam \output0|sumAdress[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N23
dffeas \output0|sum[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[12] .is_wysiwyg = "true";
defparam \output0|sum[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N3
cyclonev_lcell_comb \output0|sumAdress~11 (
// Equation(s):
// \output0|sumAdress~11_combout  = ( \output0|LessThan1~0_combout  & ( \output0|LessThan1~1_combout  & ( ((\output0|sum [31] & ((!\output0|LessThan1~2_combout ) # (\output0|sum [26])))) # (\output0|sum [12]) ) ) ) # ( !\output0|LessThan1~0_combout  & ( 
// \output0|LessThan1~1_combout  & ( (\output0|sum [31]) # (\output0|sum [12]) ) ) ) # ( \output0|LessThan1~0_combout  & ( !\output0|LessThan1~1_combout  & ( (\output0|sum [31]) # (\output0|sum [12]) ) ) ) # ( !\output0|LessThan1~0_combout  & ( 
// !\output0|LessThan1~1_combout  & ( (\output0|sum [31]) # (\output0|sum [12]) ) ) )

	.dataa(!\output0|sum [12]),
	.datab(!\output0|sum [26]),
	.datac(!\output0|sum [31]),
	.datad(!\output0|LessThan1~2_combout ),
	.datae(!\output0|LessThan1~0_combout ),
	.dataf(!\output0|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~11 .extended_lut = "off";
defparam \output0|sumAdress~11 .lut_mask = 64'h5F5F5F5F5F5F5F57;
defparam \output0|sumAdress~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N4
dffeas \output0|sumAdress[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[12] .is_wysiwyg = "true";
defparam \output0|sumAdress[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N25
dffeas \output0|sum[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[13] .is_wysiwyg = "true";
defparam \output0|sum[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N54
cyclonev_lcell_comb \output0|sumAdress~12 (
// Equation(s):
// \output0|sumAdress~12_combout  = ( \output0|LessThan1~2_combout  & ( \output0|sum [13] ) ) # ( !\output0|LessThan1~2_combout  & ( \output0|sum [13] ) ) # ( \output0|LessThan1~2_combout  & ( !\output0|sum [13] & ( (\output0|sum [31] & 
// ((!\output0|LessThan1~0_combout ) # ((!\output0|LessThan1~1_combout ) # (\output0|sum [26])))) ) ) ) # ( !\output0|LessThan1~2_combout  & ( !\output0|sum [13] & ( \output0|sum [31] ) ) )

	.dataa(!\output0|LessThan1~0_combout ),
	.datab(!\output0|sum [31]),
	.datac(!\output0|LessThan1~1_combout ),
	.datad(!\output0|sum [26]),
	.datae(!\output0|LessThan1~2_combout ),
	.dataf(!\output0|sum [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~12 .extended_lut = "off";
defparam \output0|sumAdress~12 .lut_mask = 64'h33333233FFFFFFFF;
defparam \output0|sumAdress~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N55
dffeas \output0|sumAdress[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[13] .is_wysiwyg = "true";
defparam \output0|sumAdress[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N28
dffeas \output0|sum[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|Add4~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sum[14] .is_wysiwyg = "true";
defparam \output0|sum[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N12
cyclonev_lcell_comb \output0|sumAdress~13 (
// Equation(s):
// \output0|sumAdress~13_combout  = ( \output0|LessThan1~2_combout  & ( \output0|sum [14] ) ) # ( !\output0|LessThan1~2_combout  & ( \output0|sum [14] ) ) # ( \output0|LessThan1~2_combout  & ( !\output0|sum [14] & ( (\output0|sum [31] & 
// ((!\output0|LessThan1~0_combout ) # ((!\output0|LessThan1~1_combout ) # (\output0|sum [26])))) ) ) ) # ( !\output0|LessThan1~2_combout  & ( !\output0|sum [14] & ( \output0|sum [31] ) ) )

	.dataa(!\output0|LessThan1~0_combout ),
	.datab(!\output0|sum [31]),
	.datac(!\output0|LessThan1~1_combout ),
	.datad(!\output0|sum [26]),
	.datae(!\output0|LessThan1~2_combout ),
	.dataf(!\output0|sum [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sumAdress~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sumAdress~13 .extended_lut = "off";
defparam \output0|sumAdress~13 .lut_mask = 64'h33333233FFFFFFFF;
defparam \output0|sumAdress~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N13
dffeas \output0|sumAdress[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sumAdress~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output0|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sumAdress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sumAdress[14] .is_wysiwyg = "true";
defparam \output0|sumAdress[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\output0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\output0|sumAdress [14],\output0|sumAdress [13],\output0|sumAdress [12],\output0|sumAdress [11],\output0|sumAdress [10],\output0|sumAdress [9],\output0|sumAdress [8],\output0|sumAdress [7],\output0|sumAdress [6],\output0|sumAdress [5],\output0|sumAdress [4],\output0|sumAdress [3],\output0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .init_file = "sigmoid_14_bit.mif";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\output0|sumAdress [15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\output0|sumAdress [14],\output0|sumAdress [13],\output0|sumAdress [12],\output0|sumAdress [11],\output0|sumAdress [10],\output0|sumAdress [9],\output0|sumAdress [8],\output0|sumAdress [7],\output0|sumAdress [6],\output0|sumAdress [5],\output0|sumAdress [4],\output0|sumAdress [3],\output0|sumAdress [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .init_file = "sigmoid_14_bit.mif";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N21
cyclonev_lcell_comb \output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \output0|sumAdress [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output0|sumAdress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N23
dffeas \output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sigmoid|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N28
dffeas \output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\output0|sigmoid|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N24
cyclonev_lcell_comb \output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ( \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) ) # ( !\output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ( \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) ) # ( \output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0] ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(gnd),
	.datae(!\output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N25
dffeas \result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result[0]),
	.prn(vcc));
// synopsys translate_off
defparam \result[0] .is_wysiwyg = "true";
defparam \result[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N49
dffeas \r_out[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_out[0]~reg0 .is_wysiwyg = "true";
defparam \r_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N51
cyclonev_lcell_comb \r_out[1]~reg0feeder (
// Equation(s):
// \r_out[1]~reg0feeder_combout  = ( result[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_out[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_out[1]~reg0feeder .extended_lut = "off";
defparam \r_out[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_out[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N53
dffeas \r_out[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_out[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_out[1]~reg0 .is_wysiwyg = "true";
defparam \r_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N36
cyclonev_lcell_comb \r_out[2]~reg0feeder (
// Equation(s):
// \r_out[2]~reg0feeder_combout  = ( result[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_out[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_out[2]~reg0feeder .extended_lut = "off";
defparam \r_out[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_out[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N37
dffeas \r_out[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_out[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_out[2]~reg0 .is_wysiwyg = "true";
defparam \r_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N14
dffeas \r_out[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_out[3]~reg0 .is_wysiwyg = "true";
defparam \r_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N12
cyclonev_lcell_comb \r_out[4]~reg0feeder (
// Equation(s):
// \r_out[4]~reg0feeder_combout  = ( result[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_out[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_out[4]~reg0feeder .extended_lut = "off";
defparam \r_out[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_out[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N13
dffeas \r_out[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_out[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_out[4]~reg0 .is_wysiwyg = "true";
defparam \r_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N27
cyclonev_lcell_comb \r_out[5]~reg0feeder (
// Equation(s):
// \r_out[5]~reg0feeder_combout  = ( result[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_out[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_out[5]~reg0feeder .extended_lut = "off";
defparam \r_out[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_out[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N29
dffeas \r_out[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_out[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_out[5]~reg0 .is_wysiwyg = "true";
defparam \r_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N40
dffeas \r_out[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_out[6]~reg0 .is_wysiwyg = "true";
defparam \r_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N33
cyclonev_lcell_comb \r_out[7]~reg0feeder (
// Equation(s):
// \r_out[7]~reg0feeder_combout  = ( result[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_out[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_out[7]~reg0feeder .extended_lut = "off";
defparam \r_out[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_out[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N34
dffeas \r_out[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_out[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_out[7]~reg0 .is_wysiwyg = "true";
defparam \r_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N37
dffeas \g_out[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\g_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \g_out[0]~reg0 .is_wysiwyg = "true";
defparam \g_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N8
dffeas \g_out[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\g_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \g_out[1]~reg0 .is_wysiwyg = "true";
defparam \g_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N59
dffeas \g_out[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\g_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \g_out[2]~reg0 .is_wysiwyg = "true";
defparam \g_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N40
dffeas \g_out[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\g_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \g_out[3]~reg0 .is_wysiwyg = "true";
defparam \g_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N1
dffeas \g_out[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\g_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \g_out[4]~reg0 .is_wysiwyg = "true";
defparam \g_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N35
dffeas \g_out[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\g_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \g_out[5]~reg0 .is_wysiwyg = "true";
defparam \g_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N45
cyclonev_lcell_comb \g_out[6]~reg0feeder (
// Equation(s):
// \g_out[6]~reg0feeder_combout  = ( result[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g_out[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g_out[6]~reg0feeder .extended_lut = "off";
defparam \g_out[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \g_out[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N47
dffeas \g_out[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\g_out[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\g_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \g_out[6]~reg0 .is_wysiwyg = "true";
defparam \g_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N15
cyclonev_lcell_comb \g_out[7]~reg0feeder (
// Equation(s):
// \g_out[7]~reg0feeder_combout  = ( result[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g_out[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g_out[7]~reg0feeder .extended_lut = "off";
defparam \g_out[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \g_out[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N16
dffeas \g_out[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\g_out[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\g_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \g_out[7]~reg0 .is_wysiwyg = "true";
defparam \g_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N43
dffeas \b_out[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b_out[0]~reg0 .is_wysiwyg = "true";
defparam \b_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N56
dffeas \b_out[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b_out[1]~reg0 .is_wysiwyg = "true";
defparam \b_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N33
cyclonev_lcell_comb \b_out[2]~reg0feeder (
// Equation(s):
// \b_out[2]~reg0feeder_combout  = ( result[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_out[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_out[2]~reg0feeder .extended_lut = "off";
defparam \b_out[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b_out[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N34
dffeas \b_out[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\b_out[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b_out[2]~reg0 .is_wysiwyg = "true";
defparam \b_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N17
dffeas \b_out[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b_out[3]~reg0 .is_wysiwyg = "true";
defparam \b_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N39
cyclonev_lcell_comb \b_out[4]~reg0feeder (
// Equation(s):
// \b_out[4]~reg0feeder_combout  = ( result[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_out[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_out[4]~reg0feeder .extended_lut = "off";
defparam \b_out[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b_out[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N41
dffeas \b_out[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\b_out[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b_out[4]~reg0 .is_wysiwyg = "true";
defparam \b_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N24
cyclonev_lcell_comb \b_out[5]~reg0feeder (
// Equation(s):
// \b_out[5]~reg0feeder_combout  = ( result[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_out[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_out[5]~reg0feeder .extended_lut = "off";
defparam \b_out[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b_out[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N25
dffeas \b_out[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\b_out[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b_out[5]~reg0 .is_wysiwyg = "true";
defparam \b_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N54
cyclonev_lcell_comb \b_out[6]~reg0feeder (
// Equation(s):
// \b_out[6]~reg0feeder_combout  = ( result[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_out[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_out[6]~reg0feeder .extended_lut = "off";
defparam \b_out[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b_out[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N56
dffeas \b_out[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\b_out[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b_out[6]~reg0 .is_wysiwyg = "true";
defparam \b_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N28
dffeas \b_out[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(result[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b_out[7]~reg0 .is_wysiwyg = "true";
defparam \b_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N35
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \enable_in[0]~input (
	.i(enable_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\enable_in[0]~input_o ));
// synopsys translate_off
defparam \enable_in[0]~input .bus_hold = "false";
defparam \enable_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N35
cyclonev_io_ibuf \enable_in[1]~input (
	.i(enable_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\enable_in[1]~input_o ));
// synopsys translate_off
defparam \enable_in[1]~input .bus_hold = "false";
defparam \enable_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \enable_in[2]~input (
	.i(enable_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\enable_in[2]~input_o ));
// synopsys translate_off
defparam \enable_in[2]~input .bus_hold = "false";
defparam \enable_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
