 
****************************************
Report : area
Design : pit_top
Version: V-2023.12
Date   : Sat Mar 16 12:05:51 2024
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed90nm_max_lth (File: /home/vlsi/Desktop/dont_deleteee_sec16_solyman/digital_labs/ASIC_project/StandardCell/SAED90nm_EDK_10072017/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max_lth.db)

Number of ports:                          312
Number of nets:                           607
Number of cells:                          294
Number of combinational cells:            223
Number of sequential cells:                62
Number of macros/black boxes:               0
Number of buf/inv:                         18
Number of references:                       4

Combinational area:               2375.884807
Buf/Inv area:                      108.748802
Noncombinational area:            1975.910429
Macro/Black Box area:                0.000000
Net Interconnect area:             239.001403

Total cell area:                  4351.795236
Total area:                       4590.796639
1
