<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonAsmPrinter.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonAsmPrinter.cpp.html'>HexagonAsmPrinter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonAsmPrinter.cpp - Print machine instrs to Hexagon assembly ---===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains a printer that converts from our internal representation</i></td></tr>
<tr><th id="10">10</th><td><i>// of machine-dependent LLVM code to Hexagon assembly language. This printer is</i></td></tr>
<tr><th id="11">11</th><td><i>// the output mechanism used by `llc'.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="HexagonAsmPrinter.h.html">"HexagonAsmPrinter.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="Hexagon.h.html">"Hexagon.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/HexagonInstPrinter.h.html">"MCTargetDesc/HexagonInstPrinter.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MCTargetDesc/HexagonMCExpr.h.html">"MCTargetDesc/HexagonMCExpr.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MCTargetDesc/HexagonMCInstrInfo.h.html">"MCTargetDesc/HexagonMCInstrInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="MCTargetDesc/HexagonMCTargetDesc.h.html">"MCTargetDesc/HexagonMCTargetDesc.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="TargetInfo/HexagonTargetInfo.h.html">"TargetInfo/HexagonTargetInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/StringExtras.h.html">"llvm/ADT/StringExtras.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/Twine.h.html">"llvm/ADT/Twine.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/BinaryFormat/ELF.h.html">"llvm/BinaryFormat/ELF.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/AsmPrinter.h.html">"llvm/CodeGen/AsmPrinter.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/MC/MCDirectives.h.html">"llvm/MC/MCDirectives.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/MC/MCSectionELF.h.html">"llvm/MC/MCSectionELF.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/MC/MCStreamer.h.html">"llvm/MC/MCStreamer.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/MC/MCSymbol.h.html">"llvm/MC/MCSymbol.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm16HexagonLowerToMCERKNS_11MCInstrInfoEPKNS_12MachineInstrERNS_6MCInstERNS_17HexagonAsmPrinterE" title='llvm::HexagonLowerToMC' data-ref="_ZN4llvm16HexagonLowerToMCERKNS_11MCInstrInfoEPKNS_12MachineInstrERNS_6MCInstERNS_17HexagonAsmPrinterE">HexagonLowerToMC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col4 decl" id="994MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="994MCII">MCII</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="995MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="995MI">MI</dfn>,</td></tr>
<tr><th id="59">59</th><td>                      <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="996MCB" title='MCB' data-type='llvm::MCInst &amp;' data-ref="996MCB">MCB</dfn>, <a class="type" href="HexagonAsmPrinter.h.html#llvm::HexagonAsmPrinter" title='llvm::HexagonAsmPrinter' data-ref="llvm::HexagonAsmPrinter">HexagonAsmPrinter</a> &amp;<dfn class="local col7 decl" id="997AP" title='AP' data-type='llvm::HexagonAsmPrinter &amp;' data-ref="997AP">AP</dfn>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "asm-printer"</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i  data-doc="_ZL22getHexagonRegisterPairjPKN4llvm14MCRegisterInfoE">// Given a scalar register return its pair.</i></td></tr>
<tr><th id="66">66</th><td><b>inline</b> <em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL22getHexagonRegisterPairjPKN4llvm14MCRegisterInfoE" title='getHexagonRegisterPair' data-type='unsigned int getHexagonRegisterPair(unsigned int Reg, const llvm::MCRegisterInfo * RI)' data-ref="_ZL22getHexagonRegisterPairjPKN4llvm14MCRegisterInfoE">getHexagonRegisterPair</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="998Reg" title='Reg' data-type='unsigned int' data-ref="998Reg">Reg</dfn>,</td></tr>
<tr><th id="67">67</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col9 decl" id="999RI" title='RI' data-type='const llvm::MCRegisterInfo *' data-ref="999RI">RI</dfn>) {</td></tr>
<tr><th id="68">68</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Hexagon::IntRegsRegClass.contains(Reg)) ? void (0) : __assert_fail (&quot;Hexagon::IntRegsRegClass.contains(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 68, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>.contains(Reg));</td></tr>
<tr><th id="69">69</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col0 decl" id="1000SR" title='SR' data-type='llvm::MCSuperRegIterator' data-ref="1000SR">SR</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col8 ref" href="#998Reg" title='Reg' data-ref="998Reg">Reg</a>, <a class="local col9 ref" href="#999RI" title='RI' data-ref="999RI">RI</a>, <b>false</b>);</td></tr>
<tr><th id="70">70</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1001Pair" title='Pair' data-type='unsigned int' data-ref="1001Pair">Pair</dfn> = <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col0 ref" href="#1000SR" title='SR' data-ref="1000SR">SR</a>;</td></tr>
<tr><th id="71">71</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Hexagon::DoubleRegsRegClass.contains(Pair)) ? void (0) : __assert_fail (&quot;Hexagon::DoubleRegsRegClass.contains(Pair)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 71, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>.contains(Pair));</td></tr>
<tr><th id="72">72</th><td>  <b>return</b> <a class="local col1 ref" href="#1001Pair" title='Pair' data-ref="1001Pair">Pair</a>;</td></tr>
<tr><th id="73">73</th><td>}</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><em>void</em> <a class="type" href="HexagonAsmPrinter.h.html#llvm::HexagonAsmPrinter" title='llvm::HexagonAsmPrinter' data-ref="llvm::HexagonAsmPrinter">HexagonAsmPrinter</a>::<dfn class="decl def" id="_ZN4llvm17HexagonAsmPrinter12printOperandEPKNS_12MachineInstrEjRNS_11raw_ostreamE" title='llvm::HexagonAsmPrinter::printOperand' data-ref="_ZN4llvm17HexagonAsmPrinter12printOperandEPKNS_12MachineInstrEjRNS_11raw_ostreamE">printOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="1002MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="1002MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1003OpNo" title='OpNo' data-type='unsigned int' data-ref="1003OpNo">OpNo</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                     <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="1004O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="1004O">O</dfn>) {</td></tr>
<tr><th id="77">77</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1005MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1005MO">MO</dfn> = <a class="local col2 ref" href="#1002MI" title='MI' data-ref="1002MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#1003OpNo" title='OpNo' data-ref="1003OpNo">OpNo</a>);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <b>switch</b> (<a class="local col5 ref" href="#1005MO" title='MO' data-ref="1005MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="80">80</th><td>  <b>default</b>:</td></tr>
<tr><th id="81">81</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;&lt;unknown operand type&gt;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 81)" data-ref="_M/llvm_unreachable">llvm_unreachable</a> (<q>"&lt;unknown operand type&gt;"</q>);</td></tr>
<tr><th id="82">82</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>:</td></tr>
<tr><th id="83">83</th><td>    <a class="local col4 ref" href="#1004O" title='O' data-ref="1004O">O</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="MCTargetDesc/HexagonInstPrinter.h.html#llvm::HexagonInstPrinter" title='llvm::HexagonInstPrinter' data-ref="llvm::HexagonInstPrinter">HexagonInstPrinter</a>::<a class="ref" href="MCTargetDesc/HexagonInstPrinter.h.html#_ZN4llvm18HexagonInstPrinter15getRegisterNameEj" title='llvm::HexagonInstPrinter::getRegisterName' data-ref="_ZN4llvm18HexagonInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="local col5 ref" href="#1005MO" title='MO' data-ref="1005MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="84">84</th><td>    <b>return</b>;</td></tr>
<tr><th id="85">85</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="86">86</th><td>    <a class="local col4 ref" href="#1004O" title='O' data-ref="1004O">O</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col5 ref" href="#1005MO" title='MO' data-ref="1005MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="87">87</th><td>    <b>return</b>;</td></tr>
<tr><th id="88">88</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock" title='llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock">MO_MachineBasicBlock</a>:</td></tr>
<tr><th id="89">89</th><td>    <a class="local col5 ref" href="#1005MO" title='MO' data-ref="1005MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getSymbolEv" title='llvm::MachineBasicBlock::getSymbol' data-ref="_ZNK4llvm17MachineBasicBlock9getSymbolEv">getSymbol</a>()-&gt;<a class="ref" href="../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol5printERNS_11raw_ostreamEPKNS_9MCAsmInfoE" title='llvm::MCSymbol::print' data-ref="_ZNK4llvm8MCSymbol5printERNS_11raw_ostreamEPKNS_9MCAsmInfoE">print</a>(<span class='refarg'><a class="local col4 ref" href="#1004O" title='O' data-ref="1004O">O</a></span>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MAI" title='llvm::AsmPrinter::MAI' data-ref="llvm::AsmPrinter::MAI">MAI</a>);</td></tr>
<tr><th id="90">90</th><td>    <b>return</b>;</td></tr>
<tr><th id="91">91</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex" title='llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex">MO_ConstantPoolIndex</a>:</td></tr>
<tr><th id="92">92</th><td>    <a class="virtual member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter12GetCPISymbolEj" title='llvm::AsmPrinter::GetCPISymbol' data-ref="_ZNK4llvm10AsmPrinter12GetCPISymbolEj">GetCPISymbol</a>(<a class="local col5 ref" href="#1005MO" title='MO' data-ref="1005MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>())-&gt;<a class="ref" href="../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol5printERNS_11raw_ostreamEPKNS_9MCAsmInfoE" title='llvm::MCSymbol::print' data-ref="_ZNK4llvm8MCSymbol5printERNS_11raw_ostreamEPKNS_9MCAsmInfoE">print</a>(<span class='refarg'><a class="local col4 ref" href="#1004O" title='O' data-ref="1004O">O</a></span>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MAI" title='llvm::AsmPrinter::MAI' data-ref="llvm::AsmPrinter::MAI">MAI</a>);</td></tr>
<tr><th id="93">93</th><td>    <b>return</b>;</td></tr>
<tr><th id="94">94</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="95">95</th><td>    <a class="virtual member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter18PrintSymbolOperandERKNS_14MachineOperandERNS_11raw_ostreamE" title='llvm::AsmPrinter::PrintSymbolOperand' data-ref="_ZN4llvm10AsmPrinter18PrintSymbolOperandERKNS_14MachineOperandERNS_11raw_ostreamE">PrintSymbolOperand</a>(<a class="local col5 ref" href="#1005MO" title='MO' data-ref="1005MO">MO</a>, <span class='refarg'><a class="local col4 ref" href="#1004O" title='O' data-ref="1004O">O</a></span>);</td></tr>
<tr><th id="96">96</th><td>    <b>return</b>;</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td>}</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>// isBlockOnlyReachableByFallthrough - We need to override this since the</i></td></tr>
<tr><th id="101">101</th><td><i>// default AsmPrinter does not print labels for any basic block that</i></td></tr>
<tr><th id="102">102</th><td><i>// is only reachable by a fall through. That works for all cases except</i></td></tr>
<tr><th id="103">103</th><td><i>// for the case in which the basic block is reachable by a fall through but</i></td></tr>
<tr><th id="104">104</th><td><i>// through an indirect from a jump table. In this case, the jump table</i></td></tr>
<tr><th id="105">105</th><td><i>// will contain a label not defined by AsmPrinter.</i></td></tr>
<tr><th id="106">106</th><td><em>bool</em> <a class="type" href="HexagonAsmPrinter.h.html#llvm::HexagonAsmPrinter" title='llvm::HexagonAsmPrinter' data-ref="llvm::HexagonAsmPrinter">HexagonAsmPrinter</a>::<dfn class="virtual decl def" id="_ZNK4llvm17HexagonAsmPrinter33isBlockOnlyReachableByFallthroughEPKNS_17MachineBasicBlockE" title='llvm::HexagonAsmPrinter::isBlockOnlyReachableByFallthrough' data-ref="_ZNK4llvm17HexagonAsmPrinter33isBlockOnlyReachableByFallthroughEPKNS_17MachineBasicBlockE">isBlockOnlyReachableByFallthrough</dfn>(</td></tr>
<tr><th id="107">107</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="1006MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="1006MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="108">108</th><td>  <b>if</b> (<a class="local col6 ref" href="#1006MBB" title='MBB' data-ref="1006MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock15hasAddressTakenEv" title='llvm::MachineBasicBlock::hasAddressTaken' data-ref="_ZNK4llvm17MachineBasicBlock15hasAddressTakenEv">hasAddressTaken</a>())</td></tr>
<tr><th id="109">109</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="110">110</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter33isBlockOnlyReachableByFallthroughEPKNS_17MachineBasicBlockE" title='llvm::AsmPrinter::isBlockOnlyReachableByFallthrough' data-ref="_ZNK4llvm10AsmPrinter33isBlockOnlyReachableByFallthroughEPKNS_17MachineBasicBlockE">isBlockOnlyReachableByFallthrough</a>(<a class="local col6 ref" href="#1006MBB" title='MBB' data-ref="1006MBB">MBB</a>);</td></tr>
<tr><th id="111">111</th><td>}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i class="doc">/// PrintAsmOperand - Print out an operand for an inline asm expression.</i></td></tr>
<tr><th id="114">114</th><td><em>bool</em> <a class="type" href="HexagonAsmPrinter.h.html#llvm::HexagonAsmPrinter" title='llvm::HexagonAsmPrinter' data-ref="llvm::HexagonAsmPrinter">HexagonAsmPrinter</a>::<dfn class="virtual decl def" id="_ZN4llvm17HexagonAsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE" title='llvm::HexagonAsmPrinter::PrintAsmOperand' data-ref="_ZN4llvm17HexagonAsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE">PrintAsmOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1007MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="1007MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1008OpNo" title='OpNo' data-type='unsigned int' data-ref="1008OpNo">OpNo</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                        <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="1009ExtraCode" title='ExtraCode' data-type='const char *' data-ref="1009ExtraCode">ExtraCode</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                        <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="1010OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="1010OS">OS</dfn>) {</td></tr>
<tr><th id="117">117</th><td>  <i>// Does this asm operand have a single letter operand modifier?</i></td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (<a class="local col9 ref" href="#1009ExtraCode" title='ExtraCode' data-ref="1009ExtraCode">ExtraCode</a> &amp;&amp; <a class="local col9 ref" href="#1009ExtraCode" title='ExtraCode' data-ref="1009ExtraCode">ExtraCode</a>[<var>0</var>]) {</td></tr>
<tr><th id="119">119</th><td>    <b>if</b> (<a class="local col9 ref" href="#1009ExtraCode" title='ExtraCode' data-ref="1009ExtraCode">ExtraCode</a>[<var>1</var>] != <var>0</var>)</td></tr>
<tr><th id="120">120</th><td>      <b>return</b> <b>true</b>; <i>// Unknown modifier.</i></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>    <b>switch</b> (<a class="local col9 ref" href="#1009ExtraCode" title='ExtraCode' data-ref="1009ExtraCode">ExtraCode</a>[<var>0</var>]) {</td></tr>
<tr><th id="123">123</th><td>    <b>default</b>:</td></tr>
<tr><th id="124">124</th><td>      <i>// See if this is a generic print operand</i></td></tr>
<tr><th id="125">125</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE" title='llvm::AsmPrinter::PrintAsmOperand' data-ref="_ZN4llvm10AsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE">PrintAsmOperand</a>(<a class="local col7 ref" href="#1007MI" title='MI' data-ref="1007MI">MI</a>, <a class="local col8 ref" href="#1008OpNo" title='OpNo' data-ref="1008OpNo">OpNo</a>, <a class="local col9 ref" href="#1009ExtraCode" title='ExtraCode' data-ref="1009ExtraCode">ExtraCode</a>, <span class='refarg'><a class="local col0 ref" href="#1010OS" title='OS' data-ref="1010OS">OS</a></span>);</td></tr>
<tr><th id="126">126</th><td>    <b>case</b> <kbd>'L'</kbd>:</td></tr>
<tr><th id="127">127</th><td>    <b>case</b> <kbd>'H'</kbd>: { <i>// The highest-numbered register of a pair.</i></td></tr>
<tr><th id="128">128</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1011MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1011MO">MO</dfn> = <a class="local col7 ref" href="#1007MI" title='MI' data-ref="1007MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#1008OpNo" title='OpNo' data-ref="1008OpNo">OpNo</a>);</td></tr>
<tr><th id="129">129</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="1012MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1012MF">MF</dfn> = *<a class="local col7 ref" href="#1007MI" title='MI' data-ref="1007MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="130">130</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="1013TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1013TRI">TRI</dfn> = <a class="local col2 ref" href="#1012MF" title='MF' data-ref="1012MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="131">131</th><td>      <b>if</b> (!<a class="local col1 ref" href="#1011MO" title='MO' data-ref="1011MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="132">132</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="133">133</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="1014RegNumber" title='RegNumber' data-type='unsigned int' data-ref="1014RegNumber">RegNumber</dfn> = <a class="local col1 ref" href="#1011MO" title='MO' data-ref="1011MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="134">134</th><td>      <i>// This should be an assert in the frontend.</i></td></tr>
<tr><th id="135">135</th><td>      <b>if</b> (Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>.contains(RegNumber))</td></tr>
<tr><th id="136">136</th><td>        <a class="local col4 ref" href="#1014RegNumber" title='RegNumber' data-ref="1014RegNumber">RegNumber</a> = <a class="local col3 ref" href="#1013TRI" title='TRI' data-ref="1013TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col4 ref" href="#1014RegNumber" title='RegNumber' data-ref="1014RegNumber">RegNumber</a>, <a class="local col9 ref" href="#1009ExtraCode" title='ExtraCode' data-ref="1009ExtraCode">ExtraCode</a>[<var>0</var>] == <kbd>'L'</kbd> ?</td></tr>
<tr><th id="137">137</th><td>                                              <span class="namespace">Hexagon::</span><span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_lo&apos;?"><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">isub_lo</a></span> :</td></tr>
<tr><th id="138">138</th><td>                                              <span class="namespace">Hexagon::</span><span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_hi&apos;?"><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">isub_hi</a></span>);</td></tr>
<tr><th id="139">139</th><td>      <a class="local col0 ref" href="#1010OS" title='OS' data-ref="1010OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="MCTargetDesc/HexagonInstPrinter.h.html#llvm::HexagonInstPrinter" title='llvm::HexagonInstPrinter' data-ref="llvm::HexagonInstPrinter">HexagonInstPrinter</a>::<a class="ref" href="MCTargetDesc/HexagonInstPrinter.h.html#_ZN4llvm18HexagonInstPrinter15getRegisterNameEj" title='llvm::HexagonInstPrinter::getRegisterName' data-ref="_ZN4llvm18HexagonInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="local col4 ref" href="#1014RegNumber" title='RegNumber' data-ref="1014RegNumber">RegNumber</a>);</td></tr>
<tr><th id="140">140</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="141">141</th><td>    }</td></tr>
<tr><th id="142">142</th><td>    <b>case</b> <kbd>'I'</kbd>:</td></tr>
<tr><th id="143">143</th><td>      <i>// Write 'i' if an integer constant, otherwise nothing.  Used to print</i></td></tr>
<tr><th id="144">144</th><td><i>      // addi vs add, etc.</i></td></tr>
<tr><th id="145">145</th><td>      <b>if</b> (<a class="local col7 ref" href="#1007MI" title='MI' data-ref="1007MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#1008OpNo" title='OpNo' data-ref="1008OpNo">OpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="146">146</th><td>        <a class="local col0 ref" href="#1010OS" title='OS' data-ref="1010OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"i"</q>;</td></tr>
<tr><th id="147">147</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="148">148</th><td>    }</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <a class="member" href="#_ZN4llvm17HexagonAsmPrinter12printOperandEPKNS_12MachineInstrEjRNS_11raw_ostreamE" title='llvm::HexagonAsmPrinter::printOperand' data-ref="_ZN4llvm17HexagonAsmPrinter12printOperandEPKNS_12MachineInstrEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col7 ref" href="#1007MI" title='MI' data-ref="1007MI">MI</a>, <a class="local col8 ref" href="#1008OpNo" title='OpNo' data-ref="1008OpNo">OpNo</a>, <span class='refarg'><a class="local col0 ref" href="#1010OS" title='OS' data-ref="1010OS">OS</a></span>);</td></tr>
<tr><th id="152">152</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><em>bool</em> <a class="type" href="HexagonAsmPrinter.h.html#llvm::HexagonAsmPrinter" title='llvm::HexagonAsmPrinter' data-ref="llvm::HexagonAsmPrinter">HexagonAsmPrinter</a>::<dfn class="virtual decl def" id="_ZN4llvm17HexagonAsmPrinter21PrintAsmMemoryOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE" title='llvm::HexagonAsmPrinter::PrintAsmMemoryOperand' data-ref="_ZN4llvm17HexagonAsmPrinter21PrintAsmMemoryOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE">PrintAsmMemoryOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1015MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="1015MI">MI</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                              <em>unsigned</em> <dfn class="local col6 decl" id="1016OpNo" title='OpNo' data-type='unsigned int' data-ref="1016OpNo">OpNo</dfn>,</td></tr>
<tr><th id="157">157</th><td>                                              <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="1017ExtraCode" title='ExtraCode' data-type='const char *' data-ref="1017ExtraCode">ExtraCode</dfn>,</td></tr>
<tr><th id="158">158</th><td>                                              <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="1018O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="1018O">O</dfn>) {</td></tr>
<tr><th id="159">159</th><td>  <b>if</b> (<a class="local col7 ref" href="#1017ExtraCode" title='ExtraCode' data-ref="1017ExtraCode">ExtraCode</a> &amp;&amp; <a class="local col7 ref" href="#1017ExtraCode" title='ExtraCode' data-ref="1017ExtraCode">ExtraCode</a>[<var>0</var>])</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <b>true</b>; <i>// Unknown modifier.</i></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1019Base" title='Base' data-type='const llvm::MachineOperand &amp;' data-ref="1019Base">Base</dfn>  = <a class="local col5 ref" href="#1015MI" title='MI' data-ref="1015MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1016OpNo" title='OpNo' data-ref="1016OpNo">OpNo</a>);</td></tr>
<tr><th id="163">163</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1020Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="1020Offset">Offset</dfn> = <a class="local col5 ref" href="#1015MI" title='MI' data-ref="1015MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1016OpNo" title='OpNo' data-ref="1016OpNo">OpNo</a>+<var>1</var>);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <b>if</b> (<a class="local col9 ref" href="#1019Base" title='Base' data-ref="1019Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="166">166</th><td>    <a class="member" href="#_ZN4llvm17HexagonAsmPrinter12printOperandEPKNS_12MachineInstrEjRNS_11raw_ostreamE" title='llvm::HexagonAsmPrinter::printOperand' data-ref="_ZN4llvm17HexagonAsmPrinter12printOperandEPKNS_12MachineInstrEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col5 ref" href="#1015MI" title='MI' data-ref="1015MI">MI</a>, <a class="local col6 ref" href="#1016OpNo" title='OpNo' data-ref="1016OpNo">OpNo</a>, <span class='refarg'><a class="local col8 ref" href="#1018O" title='O' data-ref="1018O">O</a></span>);</td></tr>
<tr><th id="167">167</th><td>  <b>else</b></td></tr>
<tr><th id="168">168</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unimplemented&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 168)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unimplemented"</q>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <b>if</b> (<a class="local col0 ref" href="#1020Offset" title='Offset' data-ref="1020Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="171">171</th><td>    <b>if</b> (<a class="local col0 ref" href="#1020Offset" title='Offset' data-ref="1020Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="172">172</th><td>      <a class="local col8 ref" href="#1018O" title='O' data-ref="1018O">O</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"+#"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col0 ref" href="#1020Offset" title='Offset' data-ref="1020Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="173">173</th><td>  } <b>else</b> {</td></tr>
<tr><th id="174">174</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unimplemented&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 174)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unimplemented"</q>);</td></tr>
<tr><th id="175">175</th><td>  }</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="178">178</th><td>}</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><em>static</em> <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="tu decl def" id="_ZL9smallDataRN4llvm10AsmPrinterERKNS_12MachineInstrERNS_10MCStreamerERKNS_9MCOperandEi" title='smallData' data-type='llvm::MCSymbol * smallData(llvm::AsmPrinter &amp; AP, const llvm::MachineInstr &amp; MI, llvm::MCStreamer &amp; OutStreamer, const llvm::MCOperand &amp; Imm, int AlignSize)' data-ref="_ZL9smallDataRN4llvm10AsmPrinterERKNS_12MachineInstrERNS_10MCStreamerERKNS_9MCOperandEi">smallData</dfn>(<a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a> &amp;<dfn class="local col1 decl" id="1021AP" title='AP' data-type='llvm::AsmPrinter &amp;' data-ref="1021AP">AP</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1022MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1022MI">MI</dfn>,</td></tr>
<tr><th id="181">181</th><td>                           <a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col3 decl" id="1023OutStreamer" title='OutStreamer' data-type='llvm::MCStreamer &amp;' data-ref="1023OutStreamer">OutStreamer</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="1024Imm" title='Imm' data-type='const llvm::MCOperand &amp;' data-ref="1024Imm">Imm</dfn>,</td></tr>
<tr><th id="182">182</th><td>                           <em>int</em> <dfn class="local col5 decl" id="1025AlignSize" title='AlignSize' data-type='int' data-ref="1025AlignSize">AlignSize</dfn>) {</td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col6 decl" id="1026Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="1026Sym">Sym</dfn>;</td></tr>
<tr><th id="184">184</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="1027Value" title='Value' data-type='int64_t' data-ref="1027Value">Value</dfn>;</td></tr>
<tr><th id="185">185</th><td>  <b>if</b> (<a class="local col4 ref" href="#1024Imm" title='Imm' data-ref="1024Imm">Imm</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>()-&gt;<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr18evaluateAsAbsoluteERl" title='llvm::MCExpr::evaluateAsAbsolute' data-ref="_ZNK4llvm6MCExpr18evaluateAsAbsoluteERl">evaluateAsAbsolute</a>(<span class='refarg'><a class="local col7 ref" href="#1027Value" title='Value' data-ref="1027Value">Value</a></span>)) {</td></tr>
<tr><th id="186">186</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col8 decl" id="1028sectionPrefix" title='sectionPrefix' data-type='llvm::StringRef' data-ref="1028sectionPrefix">sectionPrefix</dfn>;</td></tr>
<tr><th id="187">187</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col9 decl" id="1029ImmString" title='ImmString' data-type='std::string' data-ref="1029ImmString">ImmString</dfn>;</td></tr>
<tr><th id="188">188</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col0 decl" id="1030Name" title='Name' data-type='llvm::StringRef' data-ref="1030Name">Name</dfn>;</td></tr>
<tr><th id="189">189</th><td>    <b>if</b> (<a class="local col5 ref" href="#1025AlignSize" title='AlignSize' data-ref="1025AlignSize">AlignSize</a> == <var>8</var>) {</td></tr>
<tr><th id="190">190</th><td>       <a class="local col0 ref" href="#1030Name" title='Name' data-ref="1030Name">Name</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>".CONST_0000000000000000"</q>;</td></tr>
<tr><th id="191">191</th><td>       <a class="local col8 ref" href="#1028sectionPrefix" title='sectionPrefix' data-ref="1028sectionPrefix">sectionPrefix</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>".gnu.linkonce.l8"</q>;</td></tr>
<tr><th id="192">192</th><td>       <a class="local col9 ref" href="#1029ImmString" title='ImmString' data-ref="1029ImmString">ImmString</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> <a class="ref" href="../../../include/llvm/ADT/StringExtras.h.html#_ZN4llvm9utohexstrEmb" title='llvm::utohexstr' data-ref="_ZN4llvm9utohexstrEmb">utohexstr</a>(<a class="local col7 ref" href="#1027Value" title='Value' data-ref="1027Value">Value</a>);</td></tr>
<tr><th id="193">193</th><td>    } <b>else</b> {</td></tr>
<tr><th id="194">194</th><td>       <a class="local col0 ref" href="#1030Name" title='Name' data-ref="1030Name">Name</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>".CONST_00000000"</q>;</td></tr>
<tr><th id="195">195</th><td>       <a class="local col8 ref" href="#1028sectionPrefix" title='sectionPrefix' data-ref="1028sectionPrefix">sectionPrefix</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>".gnu.linkonce.l4"</q>;</td></tr>
<tr><th id="196">196</th><td>       <a class="local col9 ref" href="#1029ImmString" title='ImmString' data-ref="1029ImmString">ImmString</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> <a class="ref" href="../../../include/llvm/ADT/StringExtras.h.html#_ZN4llvm9utohexstrEmb" title='llvm::utohexstr' data-ref="_ZN4llvm9utohexstrEmb">utohexstr</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<a class="local col7 ref" href="#1027Value" title='Value' data-ref="1027Value">Value</a>));</td></tr>
<tr><th id="197">197</th><td>    }</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col1 decl" id="1031symbolName" title='symbolName' data-type='std::string' data-ref="1031symbolName">symbolName</dfn> =   <i>// Yes, leading zeros are kept.</i></td></tr>
<tr><th id="200">200</th><td>      <a class="local col0 ref" href="#1030Name" title='Name' data-ref="1030Name">Name</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef9drop_backEm" title='llvm::StringRef::drop_back' data-ref="_ZNK4llvm9StringRef9drop_backEm">drop_back</a>(<a class="local col9 ref" href="#1029ImmString" title='ImmString' data-ref="1029ImmString">ImmString</a>.<a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string4sizeEv" title='std::__cxx11::basic_string::size' data-ref="_ZNKSt7__cxx1112basic_string4sizeEv">size</a>()).<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_">+</a> <a class="local col9 ref" href="#1029ImmString" title='ImmString' data-ref="1029ImmString">ImmString</a>;</td></tr>
<tr><th id="201">201</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col2 decl" id="1032sectionName" title='sectionName' data-type='std::string' data-ref="1032sectionName">sectionName</dfn> = <a class="local col8 ref" href="#1028sectionPrefix" title='sectionPrefix' data-ref="1028sectionPrefix">sectionPrefix</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_">+</a> <a class="local col1 ref" href="#1031symbolName" title='symbolName' data-ref="1031symbolName">symbolName</a>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <a class="type" href="../../../include/llvm/MC/MCSectionELF.h.html#llvm::MCSectionELF" title='llvm::MCSectionELF' data-ref="llvm::MCSectionELF">MCSectionELF</a> *<dfn class="local col3 decl" id="1033Section" title='Section' data-type='llvm::MCSectionELF *' data-ref="1033Section">Section</dfn> = <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>().<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext13getELFSectionERKNS_5TwineEjj" title='llvm::MCContext::getELFSection' data-ref="_ZN4llvm9MCContext13getELFSectionERKNS_5TwineEjj">getELFSection</a>(</td></tr>
<tr><th id="204">204</th><td>        <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col2 ref" href="#1032sectionName" title='sectionName' data-ref="1032sectionName">sectionName</a>, <span class="namespace">ELF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHT_PROGBITS" title='llvm::ELF::SHT_PROGBITS' data-ref="llvm::ELF::SHT_PROGBITS">SHT_PROGBITS</a>, <span class="namespace">ELF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_WRITE" title='llvm::ELF::SHF_WRITE' data-ref="llvm::ELF::SHF_WRITE">SHF_WRITE</a> | <span class="namespace">ELF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_ALLOC" title='llvm::ELF::SHF_ALLOC' data-ref="llvm::ELF::SHF_ALLOC">SHF_ALLOC</a>);</td></tr>
<tr><th id="205">205</th><td>    <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer13SwitchSectionEPNS_9MCSectionEPKNS_6MCExprE" title='llvm::MCStreamer::SwitchSection' data-ref="_ZN4llvm10MCStreamer13SwitchSectionEPNS_9MCSectionEPKNS_6MCExprE">SwitchSection</a>(<a class="local col3 ref" href="#1033Section" title='Section' data-ref="1033Section">Section</a>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    <a class="local col6 ref" href="#1026Sym" title='Sym' data-ref="1026Sym">Sym</a> = <a class="local col1 ref" href="#1021AP" title='AP' data-ref="1021AP">AP</a>.<a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col1 ref" href="#1031symbolName" title='symbolName' data-ref="1031symbolName">symbolName</a>));</td></tr>
<tr><th id="208">208</th><td>    <b>if</b> (<a class="local col6 ref" href="#1026Sym" title='Sym' data-ref="1026Sym">Sym</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol11isUndefinedEb" title='llvm::MCSymbol::isUndefined' data-ref="_ZNK4llvm8MCSymbol11isUndefinedEb">isUndefined</a>()) {</td></tr>
<tr><th id="209">209</th><td>      <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col6 ref" href="#1026Sym" title='Sym' data-ref="1026Sym">Sym</a>);</td></tr>
<tr><th id="210">210</th><td>      <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer19EmitSymbolAttributeEPNS_8MCSymbolENS_12MCSymbolAttrE" title='llvm::MCStreamer::EmitSymbolAttribute' data-ref="_ZN4llvm10MCStreamer19EmitSymbolAttributeEPNS_8MCSymbolENS_12MCSymbolAttrE">EmitSymbolAttribute</a>(<a class="local col6 ref" href="#1026Sym" title='Sym' data-ref="1026Sym">Sym</a>, <a class="enum" href="../../../include/llvm/MC/MCDirectives.h.html#llvm::MCSymbolAttr::MCSA_Global" title='llvm::MCSymbolAttr::MCSA_Global' data-ref="llvm::MCSymbolAttr::MCSA_Global">MCSA_Global</a>);</td></tr>
<tr><th id="211">211</th><td>      <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer12EmitIntValueEmj" title='llvm::MCStreamer::EmitIntValue' data-ref="_ZN4llvm10MCStreamer12EmitIntValueEmj">EmitIntValue</a>(<a class="local col7 ref" href="#1027Value" title='Value' data-ref="1027Value">Value</a>, <a class="local col5 ref" href="#1025AlignSize" title='AlignSize' data-ref="1025AlignSize">AlignSize</a>);</td></tr>
<tr><th id="212">212</th><td>      <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj" title='llvm::MCStreamer::EmitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj">EmitCodeAlignment</a>(<a class="local col5 ref" href="#1025AlignSize" title='AlignSize' data-ref="1025AlignSize">AlignSize</a>);</td></tr>
<tr><th id="213">213</th><td>    }</td></tr>
<tr><th id="214">214</th><td>  } <b>else</b> {</td></tr>
<tr><th id="215">215</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Imm.isExpr() &amp;&amp; &quot;Expected expression and found none&quot;) ? void (0) : __assert_fail (&quot;Imm.isExpr() &amp;&amp; \&quot;Expected expression and found none\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 215, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#1024Imm" title='Imm' data-ref="1024Imm">Imm</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Expected expression and found none"</q>);</td></tr>
<tr><th id="216">216</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1034MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1034MO">MO</dfn> = <a class="local col2 ref" href="#1022MI" title='MI' data-ref="1022MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="217">217</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isGlobal() || MO.isCPI() || MO.isJTI()) ? void (0) : __assert_fail (&quot;MO.isGlobal() || MO.isCPI() || MO.isJTI()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 217, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#1034MO" title='MO' data-ref="1034MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="local col4 ref" href="#1034MO" title='MO' data-ref="1034MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col4 ref" href="#1034MO" title='MO' data-ref="1034MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>());</td></tr>
<tr><th id="218">218</th><td>    <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col5 decl" id="1035MOSymbol" title='MOSymbol' data-type='llvm::MCSymbol *' data-ref="1035MOSymbol">MOSymbol</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="219">219</th><td>    <b>if</b> (<a class="local col4 ref" href="#1034MO" title='MO' data-ref="1034MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>())</td></tr>
<tr><th id="220">220</th><td>      <a class="local col5 ref" href="#1035MOSymbol" title='MOSymbol' data-ref="1035MOSymbol">MOSymbol</a> = <a class="local col1 ref" href="#1021AP" title='AP' data-ref="1021AP">AP</a>.<a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE" title='llvm::AsmPrinter::getSymbol' data-ref="_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE">getSymbol</a>(<a class="local col4 ref" href="#1034MO" title='MO' data-ref="1034MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>());</td></tr>
<tr><th id="221">221</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1034MO" title='MO' data-ref="1034MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>())</td></tr>
<tr><th id="222">222</th><td>      <a class="local col5 ref" href="#1035MOSymbol" title='MOSymbol' data-ref="1035MOSymbol">MOSymbol</a> = <a class="local col1 ref" href="#1021AP" title='AP' data-ref="1021AP">AP</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter12GetCPISymbolEj" title='llvm::AsmPrinter::GetCPISymbol' data-ref="_ZNK4llvm10AsmPrinter12GetCPISymbolEj">GetCPISymbol</a>(<a class="local col4 ref" href="#1034MO" title='MO' data-ref="1034MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>());</td></tr>
<tr><th id="223">223</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1034MO" title='MO' data-ref="1034MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>())</td></tr>
<tr><th id="224">224</th><td>      <a class="local col5 ref" href="#1035MOSymbol" title='MOSymbol' data-ref="1035MOSymbol">MOSymbol</a> = <a class="local col1 ref" href="#1021AP" title='AP' data-ref="1021AP">AP</a>.<a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter12GetJTISymbolEjb" title='llvm::AsmPrinter::GetJTISymbol' data-ref="_ZNK4llvm10AsmPrinter12GetJTISymbolEjb">GetJTISymbol</a>(<a class="local col4 ref" href="#1034MO" title='MO' data-ref="1034MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>());</td></tr>
<tr><th id="225">225</th><td>    <b>else</b></td></tr>
<tr><th id="226">226</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown operand type!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 226)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown operand type!"</q>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="1036SymbolName" title='SymbolName' data-type='llvm::StringRef' data-ref="1036SymbolName">SymbolName</dfn> = <a class="local col5 ref" href="#1035MOSymbol" title='MOSymbol' data-ref="1035MOSymbol">MOSymbol</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol7getNameEv" title='llvm::MCSymbol::getName' data-ref="_ZNK4llvm8MCSymbol7getNameEv">getName</a>();</td></tr>
<tr><th id="229">229</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col7 decl" id="1037LitaName" title='LitaName' data-type='std::string' data-ref="1037LitaName">LitaName</dfn> = <q>".CONST_"</q> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col6 ref" href="#1036SymbolName" title='SymbolName' data-ref="1036SymbolName">SymbolName</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>();</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>    <a class="type" href="../../../include/llvm/MC/MCSectionELF.h.html#llvm::MCSectionELF" title='llvm::MCSectionELF' data-ref="llvm::MCSectionELF">MCSectionELF</a> *<dfn class="local col8 decl" id="1038Section" title='Section' data-type='llvm::MCSectionELF *' data-ref="1038Section">Section</dfn> = <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>().<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext13getELFSectionERKNS_5TwineEjj" title='llvm::MCContext::getELFSection' data-ref="_ZN4llvm9MCContext13getELFSectionERKNS_5TwineEjj">getELFSection</a>(</td></tr>
<tr><th id="232">232</th><td>        <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>".lita"</q>, <span class="namespace">ELF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHT_PROGBITS" title='llvm::ELF::SHT_PROGBITS' data-ref="llvm::ELF::SHT_PROGBITS">SHT_PROGBITS</a>, <span class="namespace">ELF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_WRITE" title='llvm::ELF::SHF_WRITE' data-ref="llvm::ELF::SHF_WRITE">SHF_WRITE</a> | <span class="namespace">ELF::</span><a class="enum" href="../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::SHF_ALLOC" title='llvm::ELF::SHF_ALLOC' data-ref="llvm::ELF::SHF_ALLOC">SHF_ALLOC</a>);</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer13SwitchSectionEPNS_9MCSectionEPKNS_6MCExprE" title='llvm::MCStreamer::SwitchSection' data-ref="_ZN4llvm10MCStreamer13SwitchSectionEPNS_9MCSectionEPKNS_6MCExprE">SwitchSection</a>(<a class="local col8 ref" href="#1038Section" title='Section' data-ref="1038Section">Section</a>);</td></tr>
<tr><th id="235">235</th><td>    <a class="local col6 ref" href="#1026Sym" title='Sym' data-ref="1026Sym">Sym</a> = <a class="local col1 ref" href="#1021AP" title='AP' data-ref="1021AP">AP</a>.<a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col7 ref" href="#1037LitaName" title='LitaName' data-ref="1037LitaName">LitaName</a>));</td></tr>
<tr><th id="236">236</th><td>    <b>if</b> (<a class="local col6 ref" href="#1026Sym" title='Sym' data-ref="1026Sym">Sym</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol11isUndefinedEb" title='llvm::MCSymbol::isUndefined' data-ref="_ZNK4llvm8MCSymbol11isUndefinedEb">isUndefined</a>()) {</td></tr>
<tr><th id="237">237</th><td>      <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col6 ref" href="#1026Sym" title='Sym' data-ref="1026Sym">Sym</a>);</td></tr>
<tr><th id="238">238</th><td>      <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer19EmitSymbolAttributeEPNS_8MCSymbolENS_12MCSymbolAttrE" title='llvm::MCStreamer::EmitSymbolAttribute' data-ref="_ZN4llvm10MCStreamer19EmitSymbolAttributeEPNS_8MCSymbolENS_12MCSymbolAttrE">EmitSymbolAttribute</a>(<a class="local col6 ref" href="#1026Sym" title='Sym' data-ref="1026Sym">Sym</a>, <a class="enum" href="../../../include/llvm/MC/MCDirectives.h.html#llvm::MCSymbolAttr::MCSA_Local" title='llvm::MCSymbolAttr::MCSA_Local' data-ref="llvm::MCSymbolAttr::MCSA_Local">MCSA_Local</a>);</td></tr>
<tr><th id="239">239</th><td>      <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitValueEPKNS_6MCExprEjNS_5SMLocE" title='llvm::MCStreamer::EmitValue' data-ref="_ZN4llvm10MCStreamer9EmitValueEPKNS_6MCExprEjNS_5SMLocE">EmitValue</a>(<a class="local col4 ref" href="#1024Imm" title='Imm' data-ref="1024Imm">Imm</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="local col5 ref" href="#1025AlignSize" title='AlignSize' data-ref="1025AlignSize">AlignSize</a>);</td></tr>
<tr><th id="240">240</th><td>      <a class="local col3 ref" href="#1023OutStreamer" title='OutStreamer' data-ref="1023OutStreamer">OutStreamer</a>.<a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj" title='llvm::MCStreamer::EmitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj">EmitCodeAlignment</a>(<a class="local col5 ref" href="#1025AlignSize" title='AlignSize' data-ref="1025AlignSize">AlignSize</a>);</td></tr>
<tr><th id="241">241</th><td>    }</td></tr>
<tr><th id="242">242</th><td>  }</td></tr>
<tr><th id="243">243</th><td>  <b>return</b> <a class="local col6 ref" href="#1026Sym" title='Sym' data-ref="1026Sym">Sym</a>;</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><em>static</em> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <dfn class="tu decl def" id="_ZL17ScaleVectorOffsetRN4llvm6MCInstEjjRNS_9MCContextE" title='ScaleVectorOffset' data-type='llvm::MCInst ScaleVectorOffset(llvm::MCInst &amp; Inst, unsigned int OpNo, unsigned int VectorSize, llvm::MCContext &amp; Ctx)' data-ref="_ZL17ScaleVectorOffsetRN4llvm6MCInstEjjRNS_9MCContextE">ScaleVectorOffset</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="1039Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="1039Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1040OpNo" title='OpNo' data-type='unsigned int' data-ref="1040OpNo">OpNo</dfn>,</td></tr>
<tr><th id="247">247</th><td>                                <em>unsigned</em> <dfn class="local col1 decl" id="1041VectorSize" title='VectorSize' data-type='unsigned int' data-ref="1041VectorSize">VectorSize</dfn>, <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="1042Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="1042Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="248">248</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col3 decl" id="1043T" title='T' data-type='llvm::MCInst' data-ref="1043T">T</dfn>;</td></tr>
<tr><th id="249">249</th><td>  <a class="local col3 ref" href="#1043T" title='T' data-ref="1043T">T</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col9 ref" href="#1039Inst" title='Inst' data-ref="1039Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="250">250</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="1044i" title='i' data-type='unsigned int' data-ref="1044i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="1045n" title='n' data-type='unsigned int' data-ref="1045n">n</dfn> = <a class="local col9 ref" href="#1039Inst" title='Inst' data-ref="1039Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#1044i" title='i' data-ref="1044i">i</a> != <a class="local col5 ref" href="#1045n" title='n' data-ref="1045n">n</a>; ++<a class="local col4 ref" href="#1044i" title='i' data-ref="1044i">i</a>) {</td></tr>
<tr><th id="251">251</th><td>    <b>if</b> (<a class="local col4 ref" href="#1044i" title='i' data-ref="1044i">i</a> != <a class="local col0 ref" href="#1040OpNo" title='OpNo' data-ref="1040OpNo">OpNo</a>) {</td></tr>
<tr><th id="252">252</th><td>      <a class="local col3 ref" href="#1043T" title='T' data-ref="1043T">T</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col9 ref" href="#1039Inst" title='Inst' data-ref="1039Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#1044i" title='i' data-ref="1044i">i</a>));</td></tr>
<tr><th id="253">253</th><td>      <b>continue</b>;</td></tr>
<tr><th id="254">254</th><td>    }</td></tr>
<tr><th id="255">255</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="1046ImmOp" title='ImmOp' data-type='llvm::MCOperand &amp;' data-ref="1046ImmOp">ImmOp</dfn> = <a class="local col9 ref" href="#1039Inst" title='Inst' data-ref="1039Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#1044i" title='i' data-ref="1044i">i</a>);</td></tr>
<tr><th id="256">256</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col7 decl" id="1047HE" title='HE' data-type='const llvm::HexagonMCExpr *' data-ref="1047HE">HE</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="MCTargetDesc/HexagonMCExpr.h.html#llvm::HexagonMCExpr" title='llvm::HexagonMCExpr' data-ref="llvm::HexagonMCExpr">HexagonMCExpr</a>*&gt;(<a class="local col6 ref" href="#1046ImmOp" title='ImmOp' data-ref="1046ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>());</td></tr>
<tr><th id="257">257</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col8 decl" id="1048V" title='V' data-type='int32_t' data-ref="1048V">V</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="local col7 ref" href="#1047HE" title='HE' data-ref="1047HE">HE</a>-&gt;<a class="ref" href="MCTargetDesc/HexagonMCExpr.h.html#_ZNK4llvm13HexagonMCExpr7getExprEv" title='llvm::HexagonMCExpr::getExpr' data-ref="_ZNK4llvm13HexagonMCExpr7getExprEv">getExpr</a>())-&gt;<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>();</td></tr>
<tr><th id="258">258</th><td>    <em>auto</em> *<dfn class="local col9 decl" id="1049NewCE" title='NewCE' data-type='const llvm::MCConstantExpr *' data-ref="1049NewCE">NewCE</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(<a class="local col8 ref" href="#1048V" title='V' data-ref="1048V">V</a> / <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>(<a class="local col1 ref" href="#1041VectorSize" title='VectorSize' data-ref="1041VectorSize">VectorSize</a>), <span class='refarg'><a class="local col2 ref" href="#1042Ctx" title='Ctx' data-ref="1042Ctx">Ctx</a></span>);</td></tr>
<tr><th id="259">259</th><td>    <em>auto</em> *<dfn class="local col0 decl" id="1050NewHE" title='NewHE' data-type='llvm::HexagonMCExpr *' data-ref="1050NewHE">NewHE</dfn> = <a class="type" href="MCTargetDesc/HexagonMCExpr.h.html#llvm::HexagonMCExpr" title='llvm::HexagonMCExpr' data-ref="llvm::HexagonMCExpr">HexagonMCExpr</a>::<a class="ref" href="MCTargetDesc/HexagonMCExpr.h.html#_ZN4llvm13HexagonMCExpr6createEPKNS_6MCExprERNS_9MCContextE" title='llvm::HexagonMCExpr::create' data-ref="_ZN4llvm13HexagonMCExpr6createEPKNS_6MCExprERNS_9MCContextE">create</a>(<a class="local col9 ref" href="#1049NewCE" title='NewCE' data-ref="1049NewCE">NewCE</a>, <span class='refarg'><a class="local col2 ref" href="#1042Ctx" title='Ctx' data-ref="1042Ctx">Ctx</a></span>);</td></tr>
<tr><th id="260">260</th><td>    <a class="local col3 ref" href="#1043T" title='T' data-ref="1043T">T</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="local col0 ref" href="#1050NewHE" title='NewHE' data-ref="1050NewHE">NewHE</a>));</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td>  <b>return</b> <a class="local col3 ref" href="#1043T" title='T' data-ref="1043T">T</a>;</td></tr>
<tr><th id="263">263</th><td>}</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><em>void</em> <a class="type" href="HexagonAsmPrinter.h.html#llvm::HexagonAsmPrinter" title='llvm::HexagonAsmPrinter' data-ref="llvm::HexagonAsmPrinter">HexagonAsmPrinter</a>::<dfn class="decl def" id="_ZN4llvm17HexagonAsmPrinter25HexagonProcessInstructionERNS_6MCInstERKNS_12MachineInstrE" title='llvm::HexagonAsmPrinter::HexagonProcessInstruction' data-ref="_ZN4llvm17HexagonAsmPrinter25HexagonProcessInstructionERNS_6MCInstERKNS_12MachineInstrE">HexagonProcessInstruction</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="1051Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="1051Inst">Inst</dfn>,</td></tr>
<tr><th id="266">266</th><td>                                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1052MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1052MI">MI</dfn>) {</td></tr>
<tr><th id="267">267</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="1053MappedInst" title='MappedInst' data-type='llvm::MCInst &amp;' data-ref="1053MappedInst">MappedInst</dfn> = <b>static_cast</b> &lt;<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;&gt;(<a class="local col1 ref" href="#1051Inst" title='Inst' data-ref="1051Inst">Inst</a>);</td></tr>
<tr><th id="268">268</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col4 decl" id="1054RI" title='RI' data-type='const llvm::MCRegisterInfo *' data-ref="1054RI">RI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>().<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="269">269</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="1055MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1055MF">MF</dfn> = *<a class="local col2 ref" href="#1052MI" title='MI' data-ref="1052MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="270">270</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="1056HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="1056HRI">HRI</dfn> = *<a class="local col5 ref" href="#1055MF" title='MF' data-ref="1055MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="271">271</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1057VectorSize" title='VectorSize' data-type='unsigned int' data-ref="1057VectorSize">VectorSize</dfn> = HRI.<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getRegSizeInBits</span>(Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>) / <var>8</var>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <b>switch</b> (<a class="local col1 ref" href="#1051Inst" title='Inst' data-ref="1051Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="274">274</th><td>  <b>default</b>:</td></tr>
<tr><th id="275">275</th><td>    <b>return</b>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_iconst&apos; in namespace &apos;llvm::Hexagon&apos;">A2_iconst</span>: {</td></tr>
<tr><th id="278">278</th><td>    Inst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>);</td></tr>
<tr><th id="279">279</th><td>    MCOperand Reg = Inst.getOperand(<var>0</var>);</td></tr>
<tr><th id="280">280</th><td>    MCOperand S16 = Inst.getOperand(<var>1</var>);</td></tr>
<tr><th id="281">281</th><td>    HexagonMCInstrInfo::setMustNotExtend(*S16.getExpr());</td></tr>
<tr><th id="282">282</th><td>    HexagonMCInstrInfo::setS27_2_reloc(*S16.getExpr());</td></tr>
<tr><th id="283">283</th><td>    Inst.clear();</td></tr>
<tr><th id="284">284</th><td>    Inst.addOperand(Reg);</td></tr>
<tr><th id="285">285</th><td>    Inst.addOperand(MCOperand::createReg(Hexagon::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::Hexagon&apos;">R0</span>));</td></tr>
<tr><th id="286">286</th><td>    Inst.addOperand(S16);</td></tr>
<tr><th id="287">287</th><td>    <b>break</b>;</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrf&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrf</span>: {</td></tr>
<tr><th id="291">291</th><td>    <em>const</em> MCConstantExpr *Zero = MCConstantExpr::create(<var>0</var>, OutContext);</td></tr>
<tr><th id="292">292</th><td>    Inst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_paddif&apos; in namespace &apos;llvm::Hexagon&apos;">A2_paddif</span>);</td></tr>
<tr><th id="293">293</th><td>    Inst.addOperand(MCOperand::createExpr(Zero));</td></tr>
<tr><th id="294">294</th><td>    <b>break</b>;</td></tr>
<tr><th id="295">295</th><td>  }</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrt&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrt</span>: {</td></tr>
<tr><th id="298">298</th><td>    <em>const</em> MCConstantExpr *Zero = MCConstantExpr::create(<var>0</var>, OutContext);</td></tr>
<tr><th id="299">299</th><td>    Inst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_paddit&apos; in namespace &apos;llvm::Hexagon&apos;">A2_paddit</span>);</td></tr>
<tr><th id="300">300</th><td>    Inst.addOperand(MCOperand::createExpr(Zero));</td></tr>
<tr><th id="301">301</th><td>    <b>break</b>;</td></tr>
<tr><th id="302">302</th><td>  }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrfnew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrfnew</span>: {</td></tr>
<tr><th id="305">305</th><td>    <em>const</em> MCConstantExpr *Zero = MCConstantExpr::create(<var>0</var>, OutContext);</td></tr>
<tr><th id="306">306</th><td>    Inst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_paddifnew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_paddifnew</span>);</td></tr>
<tr><th id="307">307</th><td>    Inst.addOperand(MCOperand::createExpr(Zero));</td></tr>
<tr><th id="308">308</th><td>    <b>break</b>;</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrtnew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrtnew</span>: {</td></tr>
<tr><th id="312">312</th><td>    <em>const</em> MCConstantExpr *Zero = MCConstantExpr::create(<var>0</var>, OutContext);</td></tr>
<tr><th id="313">313</th><td>    Inst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_padditnew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_padditnew</span>);</td></tr>
<tr><th id="314">314</th><td>    Inst.addOperand(MCOperand::createExpr(Zero));</td></tr>
<tr><th id="315">315</th><td>    <b>break</b>;</td></tr>
<tr><th id="316">316</th><td>  }</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_zxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxtb</span>: {</td></tr>
<tr><th id="319">319</th><td>    <em>const</em> MCConstantExpr *C255 = MCConstantExpr::create(<var>255</var>, OutContext);</td></tr>
<tr><th id="320">320</th><td>    Inst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span>);</td></tr>
<tr><th id="321">321</th><td>    Inst.addOperand(MCOperand::createExpr(C255));</td></tr>
<tr><th id="322">322</th><td>    <b>break</b>;</td></tr>
<tr><th id="323">323</th><td>  }</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i>// "$dst = CONST64(#$src1)",</i></td></tr>
<tr><th id="326">326</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;CONST64&apos; in namespace &apos;llvm::Hexagon&apos;">CONST64</span>:</td></tr>
<tr><th id="327">327</th><td>    <b>if</b> (!OutStreamer-&gt;hasRawTextSupport()) {</td></tr>
<tr><th id="328">328</th><td>      <em>const</em> MCOperand &amp;Imm = MappedInst.getOperand(<var>1</var>);</td></tr>
<tr><th id="329">329</th><td>      MCSectionSubPair Current = OutStreamer-&gt;getCurrentSection();</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>      MCSymbol *Sym = smallData(*<b>this</b>, MI, *OutStreamer, Imm, <var>8</var>);</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>      OutStreamer-&gt;SwitchSection(Current.first, Current.second);</td></tr>
<tr><th id="334">334</th><td>      MCInst TmpInst;</td></tr>
<tr><th id="335">335</th><td>      MCOperand &amp;Reg = MappedInst.getOperand(<var>0</var>);</td></tr>
<tr><th id="336">336</th><td>      TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;L2_loadrdgp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrdgp</span>);</td></tr>
<tr><th id="337">337</th><td>      TmpInst.addOperand(Reg);</td></tr>
<tr><th id="338">338</th><td>      TmpInst.addOperand(MCOperand::createExpr(</td></tr>
<tr><th id="339">339</th><td>                         MCSymbolRefExpr::create(Sym, OutContext)));</td></tr>
<tr><th id="340">340</th><td>      MappedInst = TmpInst;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>    }</td></tr>
<tr><th id="343">343</th><td>    <b>break</b>;</td></tr>
<tr><th id="344">344</th><td>  <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;CONST32&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;HexagonISD::CONST32&apos;?">Hexagon</span>::<a class="enum" href="HexagonISelLowering.h.html#llvm::HexagonISD::NodeType::CONST32" title='llvm::HexagonISD::NodeType::CONST32' data-ref="llvm::HexagonISD::NodeType::CONST32">CONST32</a></span>:</td></tr>
<tr><th id="345">345</th><td>    <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer17hasRawTextSupportEv" title='llvm::MCStreamer::hasRawTextSupport' data-ref="_ZNK4llvm10MCStreamer17hasRawTextSupportEv">hasRawTextSupport</a>()) {</td></tr>
<tr><th id="346">346</th><td>      <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="1058Imm" title='Imm' data-type='llvm::MCOperand &amp;' data-ref="1058Imm">Imm</dfn> = <a class="local col3 ref" href="#1053MappedInst" title='MappedInst' data-ref="1053MappedInst">MappedInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="347">347</th><td>      <a class="typedef" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCSectionSubPair" title='llvm::MCSectionSubPair' data-type='std::pair&lt;MCSection *, const MCExpr *&gt;' data-ref="llvm::MCSectionSubPair">MCSectionSubPair</a> <dfn class="local col9 decl" id="1059Current" title='Current' data-type='MCSectionSubPair' data-ref="1059Current">Current</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer17getCurrentSectionEv" title='llvm::MCStreamer::getCurrentSection' data-ref="_ZNK4llvm10MCStreamer17getCurrentSectionEv">getCurrentSection</a>();</td></tr>
<tr><th id="348">348</th><td>      <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col0 decl" id="1060Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="1060Sym">Sym</dfn> = <a class="tu ref" href="#_ZL9smallDataRN4llvm10AsmPrinterERKNS_12MachineInstrERNS_10MCStreamerERKNS_9MCOperandEi" title='smallData' data-use='c' data-ref="_ZL9smallDataRN4llvm10AsmPrinterERKNS_12MachineInstrERNS_10MCStreamerERKNS_9MCOperandEi">smallData</a>(<span class='refarg'>*<b>this</b></span>, <a class="local col2 ref" href="#1052MI" title='MI' data-ref="1052MI">MI</a>, <span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="local col8 ref" href="#1058Imm" title='Imm' data-ref="1058Imm">Imm</a>, <var>4</var>);</td></tr>
<tr><th id="349">349</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer13SwitchSectionEPNS_9MCSectionEPKNS_6MCExprE" title='llvm::MCStreamer::SwitchSection' data-ref="_ZN4llvm10MCStreamer13SwitchSectionEPNS_9MCSectionEPKNS_6MCExprE">SwitchSection</a>(<a class="local col9 ref" href="#1059Current" title='Current' data-ref="1059Current">Current</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MCSection *, const llvm::MCExpr *&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col9 ref" href="#1059Current" title='Current' data-ref="1059Current">Current</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MCSection *, const llvm::MCExpr *&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="350">350</th><td>      <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col1 decl" id="1061TmpInst" title='TmpInst' data-type='llvm::MCInst' data-ref="1061TmpInst">TmpInst</dfn>;</td></tr>
<tr><th id="351">351</th><td>      <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="1062Reg" title='Reg' data-type='llvm::MCOperand &amp;' data-ref="1062Reg">Reg</dfn> = <a class="local col3 ref" href="#1053MappedInst" title='MappedInst' data-ref="1053MappedInst">MappedInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="352">352</th><td>      TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;L2_loadrigp&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrigp</span>);</td></tr>
<tr><th id="353">353</th><td>      <a class="local col1 ref" href="#1061TmpInst" title='TmpInst' data-ref="1061TmpInst">TmpInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col2 ref" href="#1062Reg" title='Reg' data-ref="1062Reg">Reg</a>);</td></tr>
<tr><th id="354">354</th><td>      <a class="local col1 ref" href="#1061TmpInst" title='TmpInst' data-ref="1061TmpInst">TmpInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="type" href="MCTargetDesc/HexagonMCExpr.h.html#llvm::HexagonMCExpr" title='llvm::HexagonMCExpr' data-ref="llvm::HexagonMCExpr">HexagonMCExpr</a>::<a class="ref" href="MCTargetDesc/HexagonMCExpr.h.html#_ZN4llvm13HexagonMCExpr6createEPKNS_6MCExprERNS_9MCContextE" title='llvm::HexagonMCExpr::create' data-ref="_ZN4llvm13HexagonMCExpr6createEPKNS_6MCExprERNS_9MCContextE">create</a>(</td></tr>
<tr><th id="355">355</th><td>          <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col0 ref" href="#1060Sym" title='Sym' data-ref="1060Sym">Sym</a>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>), <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>)));</td></tr>
<tr><th id="356">356</th><td>      <a class="local col3 ref" href="#1053MappedInst" title='MappedInst' data-ref="1053MappedInst">MappedInst</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSERKS0_">=</a> <a class="local col1 ref" href="#1061TmpInst" title='TmpInst' data-ref="1061TmpInst">TmpInst</a>;</td></tr>
<tr><th id="357">357</th><td>    }</td></tr>
<tr><th id="358">358</th><td>    <b>break</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <i>// C2_pxfer_map maps to C2_or instruction. Though, it's possible to use</i></td></tr>
<tr><th id="361">361</th><td><i>  // C2_or during instruction selection itself but it results</i></td></tr>
<tr><th id="362">362</th><td><i>  // into suboptimal code.</i></td></tr>
<tr><th id="363">363</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_pxfer_map&apos; in namespace &apos;llvm::Hexagon&apos;">C2_pxfer_map</span>: {</td></tr>
<tr><th id="364">364</th><td>    MCOperand &amp;Ps = Inst.getOperand(<var>1</var>);</td></tr>
<tr><th id="365">365</th><td>    MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;C2_or&apos; in namespace &apos;llvm::Hexagon&apos;">C2_or</span>);</td></tr>
<tr><th id="366">366</th><td>    MappedInst.addOperand(Ps);</td></tr>
<tr><th id="367">367</th><td>    <b>return</b>;</td></tr>
<tr><th id="368">368</th><td>  }</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <i>// Vector reduce complex multiply by scalar, Rt &amp; 1 map to :hi else :lo</i></td></tr>
<tr><th id="371">371</th><td><i>  // The insn is mapped from the 4 operand to the 3 operand raw form taking</i></td></tr>
<tr><th id="372">372</th><td><i>  // 3 register pairs.</i></td></tr>
<tr><th id="373">373</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;M2_vrcmpys_acc_s1&apos; in namespace &apos;llvm::Hexagon&apos;">M2_vrcmpys_acc_s1</span>: {</td></tr>
<tr><th id="374">374</th><td>    MCOperand &amp;Rt = Inst.getOperand(<var>3</var>);</td></tr>
<tr><th id="375">375</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Rt.isReg() &amp;&amp; &quot;Expected register and none was found&quot;) ? void (0) : __assert_fail (&quot;Rt.isReg() &amp;&amp; \&quot;Expected register and none was found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 375, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Rt.isReg() &amp;&amp; <q>"Expected register and none was found"</q>);</td></tr>
<tr><th id="376">376</th><td>    <em>unsigned</em> Reg = RI-&gt;getEncodingValue(Rt.getReg());</td></tr>
<tr><th id="377">377</th><td>    <b>if</b> (Reg &amp; <var>1</var>)</td></tr>
<tr><th id="378">378</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;M2_vrcmpys_acc_s1_h&apos; in namespace &apos;llvm::Hexagon&apos;">M2_vrcmpys_acc_s1_h</span>);</td></tr>
<tr><th id="379">379</th><td>    <b>else</b></td></tr>
<tr><th id="380">380</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;M2_vrcmpys_acc_s1_l&apos; in namespace &apos;llvm::Hexagon&apos;">M2_vrcmpys_acc_s1_l</span>);</td></tr>
<tr><th id="381">381</th><td>    Rt.setReg(getHexagonRegisterPair(Rt.getReg(), RI));</td></tr>
<tr><th id="382">382</th><td>    <b>return</b>;</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;M2_vrcmpys_s1&apos; in namespace &apos;llvm::Hexagon&apos;">M2_vrcmpys_s1</span>: {</td></tr>
<tr><th id="385">385</th><td>    MCOperand &amp;Rt = Inst.getOperand(<var>2</var>);</td></tr>
<tr><th id="386">386</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Rt.isReg() &amp;&amp; &quot;Expected register and none was found&quot;) ? void (0) : __assert_fail (&quot;Rt.isReg() &amp;&amp; \&quot;Expected register and none was found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 386, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Rt.isReg() &amp;&amp; <q>"Expected register and none was found"</q>);</td></tr>
<tr><th id="387">387</th><td>    <em>unsigned</em> Reg = RI-&gt;getEncodingValue(Rt.getReg());</td></tr>
<tr><th id="388">388</th><td>    <b>if</b> (Reg &amp; <var>1</var>)</td></tr>
<tr><th id="389">389</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;M2_vrcmpys_s1_h&apos; in namespace &apos;llvm::Hexagon&apos;">M2_vrcmpys_s1_h</span>);</td></tr>
<tr><th id="390">390</th><td>    <b>else</b></td></tr>
<tr><th id="391">391</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;M2_vrcmpys_s1_l&apos; in namespace &apos;llvm::Hexagon&apos;">M2_vrcmpys_s1_l</span>);</td></tr>
<tr><th id="392">392</th><td>    Rt.setReg(getHexagonRegisterPair(Rt.getReg(), RI));</td></tr>
<tr><th id="393">393</th><td>    <b>return</b>;</td></tr>
<tr><th id="394">394</th><td>  }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;M2_vrcmpys_s1rp&apos; in namespace &apos;llvm::Hexagon&apos;">M2_vrcmpys_s1rp</span>: {</td></tr>
<tr><th id="397">397</th><td>    MCOperand &amp;Rt = Inst.getOperand(<var>2</var>);</td></tr>
<tr><th id="398">398</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Rt.isReg() &amp;&amp; &quot;Expected register and none was found&quot;) ? void (0) : __assert_fail (&quot;Rt.isReg() &amp;&amp; \&quot;Expected register and none was found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 398, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Rt.isReg() &amp;&amp; <q>"Expected register and none was found"</q>);</td></tr>
<tr><th id="399">399</th><td>    <em>unsigned</em> Reg = RI-&gt;getEncodingValue(Rt.getReg());</td></tr>
<tr><th id="400">400</th><td>    <b>if</b> (Reg &amp; <var>1</var>)</td></tr>
<tr><th id="401">401</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;M2_vrcmpys_s1rp_h&apos; in namespace &apos;llvm::Hexagon&apos;">M2_vrcmpys_s1rp_h</span>);</td></tr>
<tr><th id="402">402</th><td>    <b>else</b></td></tr>
<tr><th id="403">403</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;M2_vrcmpys_s1rp_l&apos; in namespace &apos;llvm::Hexagon&apos;">M2_vrcmpys_s1rp_l</span>);</td></tr>
<tr><th id="404">404</th><td>    Rt.setReg(getHexagonRegisterPair(Rt.getReg(), RI));</td></tr>
<tr><th id="405">405</th><td>    <b>return</b>;</td></tr>
<tr><th id="406">406</th><td>  }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_boundscheck&apos; in namespace &apos;llvm::Hexagon&apos;">A4_boundscheck</span>: {</td></tr>
<tr><th id="409">409</th><td>    MCOperand &amp;Rs = Inst.getOperand(<var>1</var>);</td></tr>
<tr><th id="410">410</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Rs.isReg() &amp;&amp; &quot;Expected register and none was found&quot;) ? void (0) : __assert_fail (&quot;Rs.isReg() &amp;&amp; \&quot;Expected register and none was found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 410, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Rs.isReg() &amp;&amp; <q>"Expected register and none was found"</q>);</td></tr>
<tr><th id="411">411</th><td>    <em>unsigned</em> Reg = RI-&gt;getEncodingValue(Rs.getReg());</td></tr>
<tr><th id="412">412</th><td>    <b>if</b> (Reg &amp; <var>1</var>) <i>// Odd mapped to raw:hi, regpair is rodd:odd-1, like r3:2</i></td></tr>
<tr><th id="413">413</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A4_boundscheck_hi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_boundscheck_hi</span>);</td></tr>
<tr><th id="414">414</th><td>    <b>else</b>         <i>// raw:lo</i></td></tr>
<tr><th id="415">415</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A4_boundscheck_lo&apos; in namespace &apos;llvm::Hexagon&apos;">A4_boundscheck_lo</span>);</td></tr>
<tr><th id="416">416</th><td>    Rs.setReg(getHexagonRegisterPair(Rs.getReg(), RI));</td></tr>
<tr><th id="417">417</th><td>    <b>return</b>;</td></tr>
<tr><th id="418">418</th><td>  }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_call_nr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_call_nr</span>:</td></tr>
<tr><th id="421">421</th><td>    Inst.setOpcode(Hexagon::<span class='error' title="no member named &apos;J2_call&apos; in namespace &apos;llvm::Hexagon&apos;">J2_call</span>);</td></tr>
<tr><th id="422">422</th><td>    <b>break</b>;</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S5_asrhub_rnd_sat_goodsyntax&apos; in namespace &apos;llvm::Hexagon&apos;">S5_asrhub_rnd_sat_goodsyntax</span>: {</td></tr>
<tr><th id="425">425</th><td>    MCOperand &amp;MO = MappedInst.getOperand(<var>2</var>);</td></tr>
<tr><th id="426">426</th><td>    int64_t Imm;</td></tr>
<tr><th id="427">427</th><td>    MCExpr <em>const</em> *Expr = MO.getExpr();</td></tr>
<tr><th id="428">428</th><td>    <em>bool</em> Success = Expr-&gt;evaluateAsAbsolute(Imm);</td></tr>
<tr><th id="429">429</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Success &amp;&amp; &quot;Expected immediate and none was found&quot;) ? void (0) : __assert_fail (&quot;Success &amp;&amp; \&quot;Expected immediate and none was found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 429, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Success &amp;&amp; <q>"Expected immediate and none was found"</q>);</td></tr>
<tr><th id="430">430</th><td>    (<em>void</em>)Success;</td></tr>
<tr><th id="431">431</th><td>    MCInst TmpInst;</td></tr>
<tr><th id="432">432</th><td>    <b>if</b> (Imm == <var>0</var>) {</td></tr>
<tr><th id="433">433</th><td>      TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;S2_vsathub&apos; in namespace &apos;llvm::Hexagon&apos;">S2_vsathub</span>);</td></tr>
<tr><th id="434">434</th><td>      TmpInst.addOperand(MappedInst.getOperand(<var>0</var>));</td></tr>
<tr><th id="435">435</th><td>      TmpInst.addOperand(MappedInst.getOperand(<var>1</var>));</td></tr>
<tr><th id="436">436</th><td>      MappedInst = TmpInst;</td></tr>
<tr><th id="437">437</th><td>      <b>return</b>;</td></tr>
<tr><th id="438">438</th><td>    }</td></tr>
<tr><th id="439">439</th><td>    TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;S5_asrhub_rnd_sat&apos; in namespace &apos;llvm::Hexagon&apos;">S5_asrhub_rnd_sat</span>);</td></tr>
<tr><th id="440">440</th><td>    TmpInst.addOperand(MappedInst.getOperand(<var>0</var>));</td></tr>
<tr><th id="441">441</th><td>    TmpInst.addOperand(MappedInst.getOperand(<var>1</var>));</td></tr>
<tr><th id="442">442</th><td>    <em>const</em> MCExpr *One = MCConstantExpr::create(<var>1</var>, OutContext);</td></tr>
<tr><th id="443">443</th><td>    <em>const</em> MCExpr *Sub = MCBinaryExpr::createSub(Expr, One, OutContext);</td></tr>
<tr><th id="444">444</th><td>    TmpInst.addOperand(</td></tr>
<tr><th id="445">445</th><td>        MCOperand::createExpr(HexagonMCExpr::create(Sub, OutContext)));</td></tr>
<tr><th id="446">446</th><td>    MappedInst = TmpInst;</td></tr>
<tr><th id="447">447</th><td>    <b>return</b>;</td></tr>
<tr><th id="448">448</th><td>  }</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S5_vasrhrnd_goodsyntax&apos; in namespace &apos;llvm::Hexagon&apos;">S5_vasrhrnd_goodsyntax</span>:</td></tr>
<tr><th id="451">451</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asr_i_p_rnd_goodsyntax&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asr_i_p_rnd_goodsyntax</span>: {</td></tr>
<tr><th id="452">452</th><td>    MCOperand &amp;MO2 = MappedInst.getOperand(<var>2</var>);</td></tr>
<tr><th id="453">453</th><td>    MCExpr <em>const</em> *Expr = MO2.getExpr();</td></tr>
<tr><th id="454">454</th><td>    int64_t Imm;</td></tr>
<tr><th id="455">455</th><td>    <em>bool</em> Success = Expr-&gt;evaluateAsAbsolute(Imm);</td></tr>
<tr><th id="456">456</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Success &amp;&amp; &quot;Expected immediate and none was found&quot;) ? void (0) : __assert_fail (&quot;Success &amp;&amp; \&quot;Expected immediate and none was found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 456, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Success &amp;&amp; <q>"Expected immediate and none was found"</q>);</td></tr>
<tr><th id="457">457</th><td>    (<em>void</em>)Success;</td></tr>
<tr><th id="458">458</th><td>    MCInst TmpInst;</td></tr>
<tr><th id="459">459</th><td>    <b>if</b> (Imm == <var>0</var>) {</td></tr>
<tr><th id="460">460</th><td>      TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_combinew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combinew</span>);</td></tr>
<tr><th id="461">461</th><td>      TmpInst.addOperand(MappedInst.getOperand(<var>0</var>));</td></tr>
<tr><th id="462">462</th><td>      MCOperand &amp;MO1 = MappedInst.getOperand(<var>1</var>);</td></tr>
<tr><th id="463">463</th><td>      <em>unsigned</em> High = RI-&gt;getSubReg(MO1.getReg(), Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>);</td></tr>
<tr><th id="464">464</th><td>      <em>unsigned</em> Low = RI-&gt;getSubReg(MO1.getReg(), Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>);</td></tr>
<tr><th id="465">465</th><td>      <i>// Add a new operand for the second register in the pair.</i></td></tr>
<tr><th id="466">466</th><td>      TmpInst.addOperand(MCOperand::createReg(High));</td></tr>
<tr><th id="467">467</th><td>      TmpInst.addOperand(MCOperand::createReg(Low));</td></tr>
<tr><th id="468">468</th><td>      MappedInst = TmpInst;</td></tr>
<tr><th id="469">469</th><td>      <b>return</b>;</td></tr>
<tr><th id="470">470</th><td>    }</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>    <b>if</b> (Inst.getOpcode() == Hexagon::<span class='error' title="no member named &apos;S2_asr_i_p_rnd_goodsyntax&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asr_i_p_rnd_goodsyntax</span>)</td></tr>
<tr><th id="473">473</th><td>      TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;S2_asr_i_p_rnd&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asr_i_p_rnd</span>);</td></tr>
<tr><th id="474">474</th><td>    <b>else</b></td></tr>
<tr><th id="475">475</th><td>      TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;S5_vasrhrnd&apos; in namespace &apos;llvm::Hexagon&apos;">S5_vasrhrnd</span>);</td></tr>
<tr><th id="476">476</th><td>    TmpInst.addOperand(MappedInst.getOperand(<var>0</var>));</td></tr>
<tr><th id="477">477</th><td>    TmpInst.addOperand(MappedInst.getOperand(<var>1</var>));</td></tr>
<tr><th id="478">478</th><td>    <em>const</em> MCExpr *One = MCConstantExpr::create(<var>1</var>, OutContext);</td></tr>
<tr><th id="479">479</th><td>    <em>const</em> MCExpr *Sub = MCBinaryExpr::createSub(Expr, One, OutContext);</td></tr>
<tr><th id="480">480</th><td>    TmpInst.addOperand(</td></tr>
<tr><th id="481">481</th><td>        MCOperand::createExpr(HexagonMCExpr::create(Sub, OutContext)));</td></tr>
<tr><th id="482">482</th><td>    MappedInst = TmpInst;</td></tr>
<tr><th id="483">483</th><td>    <b>return</b>;</td></tr>
<tr><th id="484">484</th><td>  }</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <i>// if ("#u5==0") Assembler mapped to: "Rd=Rs"; else Rd=asr(Rs,#u5-1):rnd</i></td></tr>
<tr><th id="487">487</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_asr_i_r_rnd_goodsyntax&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asr_i_r_rnd_goodsyntax</span>: {</td></tr>
<tr><th id="488">488</th><td>    MCOperand &amp;MO = Inst.getOperand(<var>2</var>);</td></tr>
<tr><th id="489">489</th><td>    MCExpr <em>const</em> *Expr = MO.getExpr();</td></tr>
<tr><th id="490">490</th><td>    int64_t Imm;</td></tr>
<tr><th id="491">491</th><td>    <em>bool</em> Success = Expr-&gt;evaluateAsAbsolute(Imm);</td></tr>
<tr><th id="492">492</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Success &amp;&amp; &quot;Expected immediate and none was found&quot;) ? void (0) : __assert_fail (&quot;Success &amp;&amp; \&quot;Expected immediate and none was found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 492, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Success &amp;&amp; <q>"Expected immediate and none was found"</q>);</td></tr>
<tr><th id="493">493</th><td>    (<em>void</em>)Success;</td></tr>
<tr><th id="494">494</th><td>    MCInst TmpInst;</td></tr>
<tr><th id="495">495</th><td>    <b>if</b> (Imm == <var>0</var>) {</td></tr>
<tr><th id="496">496</th><td>      TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_tfr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfr</span>);</td></tr>
<tr><th id="497">497</th><td>      TmpInst.addOperand(MappedInst.getOperand(<var>0</var>));</td></tr>
<tr><th id="498">498</th><td>      TmpInst.addOperand(MappedInst.getOperand(<var>1</var>));</td></tr>
<tr><th id="499">499</th><td>      MappedInst = TmpInst;</td></tr>
<tr><th id="500">500</th><td>      <b>return</b>;</td></tr>
<tr><th id="501">501</th><td>    }</td></tr>
<tr><th id="502">502</th><td>    TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;S2_asr_i_r_rnd&apos; in namespace &apos;llvm::Hexagon&apos;">S2_asr_i_r_rnd</span>);</td></tr>
<tr><th id="503">503</th><td>    TmpInst.addOperand(MappedInst.getOperand(<var>0</var>));</td></tr>
<tr><th id="504">504</th><td>    TmpInst.addOperand(MappedInst.getOperand(<var>1</var>));</td></tr>
<tr><th id="505">505</th><td>    <em>const</em> MCExpr *One = MCConstantExpr::create(<var>1</var>, OutContext);</td></tr>
<tr><th id="506">506</th><td>    <em>const</em> MCExpr *Sub = MCBinaryExpr::createSub(Expr, One, OutContext);</td></tr>
<tr><th id="507">507</th><td>    TmpInst.addOperand(</td></tr>
<tr><th id="508">508</th><td>        MCOperand::createExpr(HexagonMCExpr::create(Sub, OutContext)));</td></tr>
<tr><th id="509">509</th><td>    MappedInst = TmpInst;</td></tr>
<tr><th id="510">510</th><td>    <b>return</b>;</td></tr>
<tr><th id="511">511</th><td>  }</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <i>// Translate a "$Rdd = #imm" to "$Rdd = combine(#[-1,0], #imm)"</i></td></tr>
<tr><th id="514">514</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>: {</td></tr>
<tr><th id="515">515</th><td>    MCInst TmpInst;</td></tr>
<tr><th id="516">516</th><td>    MCOperand &amp;Rdd = MappedInst.getOperand(<var>0</var>);</td></tr>
<tr><th id="517">517</th><td>    MCOperand &amp;MO = MappedInst.getOperand(<var>1</var>);</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>    TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>);</td></tr>
<tr><th id="520">520</th><td>    TmpInst.addOperand(Rdd);</td></tr>
<tr><th id="521">521</th><td>    int64_t Imm;</td></tr>
<tr><th id="522">522</th><td>    <em>bool</em> Success = MO.getExpr()-&gt;evaluateAsAbsolute(Imm);</td></tr>
<tr><th id="523">523</th><td>    <b>if</b> (Success &amp;&amp; Imm &lt; <var>0</var>) {</td></tr>
<tr><th id="524">524</th><td>      <em>const</em> MCExpr *MOne = MCConstantExpr::create(-<var>1</var>, OutContext);</td></tr>
<tr><th id="525">525</th><td>      <em>const</em> HexagonMCExpr *E = HexagonMCExpr::create(MOne, OutContext);</td></tr>
<tr><th id="526">526</th><td>      TmpInst.addOperand(MCOperand::createExpr(E));</td></tr>
<tr><th id="527">527</th><td>    } <b>else</b> {</td></tr>
<tr><th id="528">528</th><td>      <em>const</em> MCExpr *Zero = MCConstantExpr::create(<var>0</var>, OutContext);</td></tr>
<tr><th id="529">529</th><td>      <em>const</em> HexagonMCExpr *E = HexagonMCExpr::create(Zero, OutContext);</td></tr>
<tr><th id="530">530</th><td>      TmpInst.addOperand(MCOperand::createExpr(E));</td></tr>
<tr><th id="531">531</th><td>    }</td></tr>
<tr><th id="532">532</th><td>    TmpInst.addOperand(MO);</td></tr>
<tr><th id="533">533</th><td>    MappedInst = TmpInst;</td></tr>
<tr><th id="534">534</th><td>    <b>return</b>;</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <i>// Translate a "$Rdd = $Rss" to "$Rdd = combine($Rs, $Rt)"</i></td></tr>
<tr><th id="538">538</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrp</span>: {</td></tr>
<tr><th id="539">539</th><td>    MCOperand &amp;MO = MappedInst.getOperand(<var>1</var>);</td></tr>
<tr><th id="540">540</th><td>    <em>unsigned</em> High = RI-&gt;getSubReg(MO.getReg(), Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>);</td></tr>
<tr><th id="541">541</th><td>    <em>unsigned</em> Low = RI-&gt;getSubReg(MO.getReg(), Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>);</td></tr>
<tr><th id="542">542</th><td>    MO.setReg(High);</td></tr>
<tr><th id="543">543</th><td>    <i>// Add a new operand for the second register in the pair.</i></td></tr>
<tr><th id="544">544</th><td>    MappedInst.addOperand(MCOperand::createReg(Low));</td></tr>
<tr><th id="545">545</th><td>    MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_combinew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combinew</span>);</td></tr>
<tr><th id="546">546</th><td>    <b>return</b>;</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrpt&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpt</span>:</td></tr>
<tr><th id="550">550</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrpf&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpf</span>: {</td></tr>
<tr><th id="551">551</th><td>    MCOperand &amp;MO = MappedInst.getOperand(<var>2</var>);</td></tr>
<tr><th id="552">552</th><td>    <em>unsigned</em> High = RI-&gt;getSubReg(MO.getReg(), Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>);</td></tr>
<tr><th id="553">553</th><td>    <em>unsigned</em> Low = RI-&gt;getSubReg(MO.getReg(), Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>);</td></tr>
<tr><th id="554">554</th><td>    MO.setReg(High);</td></tr>
<tr><th id="555">555</th><td>    <i>// Add a new operand for the second register in the pair.</i></td></tr>
<tr><th id="556">556</th><td>    MappedInst.addOperand(MCOperand::createReg(Low));</td></tr>
<tr><th id="557">557</th><td>    MappedInst.setOpcode((Inst.getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_tfrpt&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpt</span>)</td></tr>
<tr><th id="558">558</th><td>                          ? Hexagon::<span class='error' title="no member named &apos;C2_ccombinewt&apos; in namespace &apos;llvm::Hexagon&apos;">C2_ccombinewt</span></td></tr>
<tr><th id="559">559</th><td>                          : Hexagon::<span class='error' title="no member named &apos;C2_ccombinewf&apos; in namespace &apos;llvm::Hexagon&apos;">C2_ccombinewf</span>);</td></tr>
<tr><th id="560">560</th><td>    <b>return</b>;</td></tr>
<tr><th id="561">561</th><td>  }</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrptnew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrptnew</span>:</td></tr>
<tr><th id="564">564</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrpfnew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpfnew</span>: {</td></tr>
<tr><th id="565">565</th><td>    MCOperand &amp;MO = MappedInst.getOperand(<var>2</var>);</td></tr>
<tr><th id="566">566</th><td>    <em>unsigned</em> High = RI-&gt;getSubReg(MO.getReg(), Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>);</td></tr>
<tr><th id="567">567</th><td>    <em>unsigned</em> Low = RI-&gt;getSubReg(MO.getReg(), Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>);</td></tr>
<tr><th id="568">568</th><td>    MO.setReg(High);</td></tr>
<tr><th id="569">569</th><td>    <i>// Add a new operand for the second register in the pair.</i></td></tr>
<tr><th id="570">570</th><td>    MappedInst.addOperand(MCOperand::createReg(Low));</td></tr>
<tr><th id="571">571</th><td>    MappedInst.setOpcode(Inst.getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_tfrptnew&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrptnew</span></td></tr>
<tr><th id="572">572</th><td>                            ? Hexagon::<span class='error' title="no member named &apos;C2_ccombinewnewt&apos; in namespace &apos;llvm::Hexagon&apos;">C2_ccombinewnewt</span></td></tr>
<tr><th id="573">573</th><td>                            : Hexagon::<span class='error' title="no member named &apos;C2_ccombinewnewf&apos; in namespace &apos;llvm::Hexagon&apos;">C2_ccombinewnewf</span>);</td></tr>
<tr><th id="574">574</th><td>    <b>return</b>;</td></tr>
<tr><th id="575">575</th><td>  }</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;M2_mpysmi&apos; in namespace &apos;llvm::Hexagon&apos;">M2_mpysmi</span>: {</td></tr>
<tr><th id="578">578</th><td>    MCOperand &amp;Imm = MappedInst.getOperand(<var>2</var>);</td></tr>
<tr><th id="579">579</th><td>    MCExpr <em>const</em> *Expr = Imm.getExpr();</td></tr>
<tr><th id="580">580</th><td>    int64_t Value;</td></tr>
<tr><th id="581">581</th><td>    <em>bool</em> Success = Expr-&gt;evaluateAsAbsolute(Value);</td></tr>
<tr><th id="582">582</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Success) ? void (0) : __assert_fail (&quot;Success&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 582, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Success);</td></tr>
<tr><th id="583">583</th><td>    (<em>void</em>)Success;</td></tr>
<tr><th id="584">584</th><td>    <b>if</b> (Value &lt; <var>0</var> &amp;&amp; Value &gt; -<var>256</var>) {</td></tr>
<tr><th id="585">585</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;M2_mpysin&apos; in namespace &apos;llvm::Hexagon&apos;">M2_mpysin</span>);</td></tr>
<tr><th id="586">586</th><td>      Imm.setExpr(HexagonMCExpr::create(</td></tr>
<tr><th id="587">587</th><td>          MCUnaryExpr::createMinus(Expr, OutContext), OutContext));</td></tr>
<tr><th id="588">588</th><td>    } <b>else</b></td></tr>
<tr><th id="589">589</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;M2_mpysip&apos; in namespace &apos;llvm::Hexagon&apos;">M2_mpysip</span>);</td></tr>
<tr><th id="590">590</th><td>    <b>return</b>;</td></tr>
<tr><th id="591">591</th><td>  }</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_addsp&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addsp</span>: {</td></tr>
<tr><th id="594">594</th><td>    MCOperand &amp;Rt = Inst.getOperand(<var>1</var>);</td></tr>
<tr><th id="595">595</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Rt.isReg() &amp;&amp; &quot;Expected register and none was found&quot;) ? void (0) : __assert_fail (&quot;Rt.isReg() &amp;&amp; \&quot;Expected register and none was found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 595, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Rt.isReg() &amp;&amp; <q>"Expected register and none was found"</q>);</td></tr>
<tr><th id="596">596</th><td>    <em>unsigned</em> Reg = RI-&gt;getEncodingValue(Rt.getReg());</td></tr>
<tr><th id="597">597</th><td>    <b>if</b> (Reg &amp; <var>1</var>)</td></tr>
<tr><th id="598">598</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_addsph&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addsph</span>);</td></tr>
<tr><th id="599">599</th><td>    <b>else</b></td></tr>
<tr><th id="600">600</th><td>      MappedInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;A2_addspl&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addspl</span>);</td></tr>
<tr><th id="601">601</th><td>    Rt.setReg(getHexagonRegisterPair(Rt.getReg(), RI));</td></tr>
<tr><th id="602">602</th><td>    <b>return</b>;</td></tr>
<tr><th id="603">603</th><td>  }</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vd0&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vd0</span>: {</td></tr>
<tr><th id="606">606</th><td>    MCInst TmpInst;</td></tr>
<tr><th id="607">607</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Inst.getOperand(0).isReg() &amp;&amp; &quot;Expected register and none was found&quot;) ? void (0) : __assert_fail (&quot;Inst.getOperand(0).isReg() &amp;&amp; \&quot;Expected register and none was found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 608, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Inst.getOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="608">608</th><td>           <q>"Expected register and none was found"</q>);</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>    TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;V6_vxor&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vxor</span>);</td></tr>
<tr><th id="611">611</th><td>    TmpInst.addOperand(Inst.getOperand(<var>0</var>));</td></tr>
<tr><th id="612">612</th><td>    TmpInst.addOperand(Inst.getOperand(<var>0</var>));</td></tr>
<tr><th id="613">613</th><td>    TmpInst.addOperand(Inst.getOperand(<var>0</var>));</td></tr>
<tr><th id="614">614</th><td>    MappedInst = TmpInst;</td></tr>
<tr><th id="615">615</th><td>    <b>return</b>;</td></tr>
<tr><th id="616">616</th><td>  }</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vdd0&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vdd0</span>: {</td></tr>
<tr><th id="619">619</th><td>    MCInst TmpInst;</td></tr>
<tr><th id="620">620</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Inst.getOperand(0).isReg() &amp;&amp; &quot;Expected register and none was found&quot;) ? void (0) : __assert_fail (&quot;Inst.getOperand(0).isReg() &amp;&amp; \&quot;Expected register and none was found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 621, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (Inst.getOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="621">621</th><td>            <q>"Expected register and none was found"</q>);</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>    TmpInst.setOpcode(Hexagon::<span class='error' title="no member named &apos;V6_vsubw_dv&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vsubw_dv</span>);</td></tr>
<tr><th id="624">624</th><td>    TmpInst.addOperand(Inst.getOperand(<var>0</var>));</td></tr>
<tr><th id="625">625</th><td>    TmpInst.addOperand(Inst.getOperand(<var>0</var>));</td></tr>
<tr><th id="626">626</th><td>    TmpInst.addOperand(Inst.getOperand(<var>0</var>));</td></tr>
<tr><th id="627">627</th><td>    MappedInst = TmpInst;</td></tr>
<tr><th id="628">628</th><td>    <b>return</b>;</td></tr>
<tr><th id="629">629</th><td>  }</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32Ub_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32Ub_pi</span>:</td></tr>
<tr><th id="632">632</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_pi</span>:</td></tr>
<tr><th id="633">633</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_pi</span>:</td></tr>
<tr><th id="634">634</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_pi</span>:</td></tr>
<tr><th id="635">635</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_pi</span>:</td></tr>
<tr><th id="636">636</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_tmp_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_tmp_pi</span>:</td></tr>
<tr><th id="637">637</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_tmp_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_tmp_pi</span>:</td></tr>
<tr><th id="638">638</th><td>    MappedInst = ScaleVectorOffset(Inst, <var>3</var>, VectorSize, OutContext);</td></tr>
<tr><th id="639">639</th><td>    <b>return</b>;</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32Ub_ai</span>:</td></tr>
<tr><th id="642">642</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ai</span>:</td></tr>
<tr><th id="643">643</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_ai</span>:</td></tr>
<tr><th id="644">644</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_ai</span>:</td></tr>
<tr><th id="645">645</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_ai</span>:</td></tr>
<tr><th id="646">646</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_tmp_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_tmp_ai</span>:</td></tr>
<tr><th id="647">647</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_tmp_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_tmp_ai</span>:</td></tr>
<tr><th id="648">648</th><td>    MappedInst = ScaleVectorOffset(Inst, <var>2</var>, VectorSize, OutContext);</td></tr>
<tr><th id="649">649</th><td>    <b>return</b>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_pi</span>:</td></tr>
<tr><th id="652">652</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_pi</span>:</td></tr>
<tr><th id="653">653</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_new_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_new_pi</span>:</td></tr>
<tr><th id="654">654</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_pi</span>:</td></tr>
<tr><th id="655">655</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_pi</span>:</td></tr>
<tr><th id="656">656</th><td>    MappedInst = ScaleVectorOffset(Inst, <var>2</var>, VectorSize, OutContext);</td></tr>
<tr><th id="657">657</th><td>    <b>return</b>;</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_ai</span>:</td></tr>
<tr><th id="660">660</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_ai</span>:</td></tr>
<tr><th id="661">661</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_ai</span>:</td></tr>
<tr><th id="662">662</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_ai</span>:</td></tr>
<tr><th id="663">663</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_new_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_new_ai</span>:</td></tr>
<tr><th id="664">664</th><td>    MappedInst = ScaleVectorOffset(Inst, <var>1</var>, VectorSize, OutContext);</td></tr>
<tr><th id="665">665</th><td>    <b>return</b>;</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_npred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_npred_pi</span>:</td></tr>
<tr><th id="668">668</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_pred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_pred_pi</span>:</td></tr>
<tr><th id="669">669</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_npred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_npred_pi</span>:</td></tr>
<tr><th id="670">670</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_npred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_npred_pi</span>:</td></tr>
<tr><th id="671">671</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_pred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_pred_pi</span>:</td></tr>
<tr><th id="672">672</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_npred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_npred_pi</span>:</td></tr>
<tr><th id="673">673</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_pred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_pred_pi</span>:</td></tr>
<tr><th id="674">674</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_tmp_npred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_tmp_npred_pi</span>:</td></tr>
<tr><th id="675">675</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_tmp_pred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_tmp_pred_pi</span>:</td></tr>
<tr><th id="676">676</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_pred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_pred_pi</span>:</td></tr>
<tr><th id="677">677</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_tmp_npred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_tmp_npred_pi</span>:</td></tr>
<tr><th id="678">678</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_tmp_pred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_tmp_pred_pi</span>:</td></tr>
<tr><th id="679">679</th><td>    MappedInst = ScaleVectorOffset(Inst, <var>4</var>, VectorSize, OutContext);</td></tr>
<tr><th id="680">680</th><td>    <b>return</b>;</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_npred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_npred_ai</span>:</td></tr>
<tr><th id="683">683</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_cur_pred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_cur_pred_ai</span>:</td></tr>
<tr><th id="684">684</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_npred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_npred_ai</span>:</td></tr>
<tr><th id="685">685</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_npred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_npred_ai</span>:</td></tr>
<tr><th id="686">686</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_cur_pred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_cur_pred_ai</span>:</td></tr>
<tr><th id="687">687</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_npred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_npred_ai</span>:</td></tr>
<tr><th id="688">688</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_pred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_pred_ai</span>:</td></tr>
<tr><th id="689">689</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_tmp_npred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_tmp_npred_ai</span>:</td></tr>
<tr><th id="690">690</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_nt_tmp_pred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_nt_tmp_pred_ai</span>:</td></tr>
<tr><th id="691">691</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_pred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_pred_ai</span>:</td></tr>
<tr><th id="692">692</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_tmp_npred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_tmp_npred_ai</span>:</td></tr>
<tr><th id="693">693</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vL32b_tmp_pred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_tmp_pred_ai</span>:</td></tr>
<tr><th id="694">694</th><td>    MappedInst = ScaleVectorOffset(Inst, <var>3</var>, VectorSize, OutContext);</td></tr>
<tr><th id="695">695</th><td>    <b>return</b>;</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_npred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_npred_pi</span>:</td></tr>
<tr><th id="698">698</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_pred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_pred_pi</span>:</td></tr>
<tr><th id="699">699</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_npred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_npred_pi</span>:</td></tr>
<tr><th id="700">700</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_pred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_pred_pi</span>:</td></tr>
<tr><th id="701">701</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_npred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_npred_pi</span>:</td></tr>
<tr><th id="702">702</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nqpred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nqpred_pi</span>:</td></tr>
<tr><th id="703">703</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_new_npred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_new_npred_pi</span>:</td></tr>
<tr><th id="704">704</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_new_pred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_new_pred_pi</span>:</td></tr>
<tr><th id="705">705</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_npred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_npred_pi</span>:</td></tr>
<tr><th id="706">706</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_nqpred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_nqpred_pi</span>:</td></tr>
<tr><th id="707">707</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_pred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_pred_pi</span>:</td></tr>
<tr><th id="708">708</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_qpred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_qpred_pi</span>:</td></tr>
<tr><th id="709">709</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_pred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_pred_pi</span>:</td></tr>
<tr><th id="710">710</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_qpred_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_qpred_pi</span>:</td></tr>
<tr><th id="711">711</th><td>    MappedInst = ScaleVectorOffset(Inst, <var>3</var>, VectorSize, OutContext);</td></tr>
<tr><th id="712">712</th><td>    <b>return</b>;</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_npred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_npred_ai</span>:</td></tr>
<tr><th id="715">715</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_pred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_pred_ai</span>:</td></tr>
<tr><th id="716">716</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_npred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_npred_ai</span>:</td></tr>
<tr><th id="717">717</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_new_pred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_new_pred_ai</span>:</td></tr>
<tr><th id="718">718</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_npred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_npred_ai</span>:</td></tr>
<tr><th id="719">719</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nqpred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nqpred_ai</span>:</td></tr>
<tr><th id="720">720</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_new_npred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_new_npred_ai</span>:</td></tr>
<tr><th id="721">721</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_new_pred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_new_pred_ai</span>:</td></tr>
<tr><th id="722">722</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_npred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_npred_ai</span>:</td></tr>
<tr><th id="723">723</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_nqpred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_nqpred_ai</span>:</td></tr>
<tr><th id="724">724</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_pred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_pred_ai</span>:</td></tr>
<tr><th id="725">725</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_nt_qpred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_nt_qpred_ai</span>:</td></tr>
<tr><th id="726">726</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_pred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_pred_ai</span>:</td></tr>
<tr><th id="727">727</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_qpred_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_qpred_ai</span>:</td></tr>
<tr><th id="728">728</th><td>    MappedInst = ScaleVectorOffset(Inst, <var>2</var>, VectorSize, OutContext);</td></tr>
<tr><th id="729">729</th><td>    <b>return</b>;</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>  <i>// V65+</i></td></tr>
<tr><th id="732">732</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_srls_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_srls_ai</span>:</td></tr>
<tr><th id="733">733</th><td>    MappedInst = ScaleVectorOffset(Inst, <var>1</var>, VectorSize, OutContext);</td></tr>
<tr><th id="734">734</th><td>    <b>return</b>;</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;V6_vS32b_srls_pi&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_srls_pi</span>:</td></tr>
<tr><th id="737">737</th><td>    MappedInst = ScaleVectorOffset(Inst, <var>2</var>, VectorSize, OutContext);</td></tr>
<tr><th id="738">738</th><td>    <b>return</b>;</td></tr>
<tr><th id="739">739</th><td>  }</td></tr>
<tr><th id="740">740</th><td>}</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><i class="doc">/// Print out a single Hexagon MI to the current output stream.</i></td></tr>
<tr><th id="743">743</th><td><em>void</em> <a class="type" href="HexagonAsmPrinter.h.html#llvm::HexagonAsmPrinter" title='llvm::HexagonAsmPrinter' data-ref="llvm::HexagonAsmPrinter">HexagonAsmPrinter</a>::<dfn class="virtual decl def" id="_ZN4llvm17HexagonAsmPrinter15EmitInstructionEPKNS_12MachineInstrE" title='llvm::HexagonAsmPrinter::EmitInstruction' data-ref="_ZN4llvm17HexagonAsmPrinter15EmitInstructionEPKNS_12MachineInstrE">EmitInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1063MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="1063MI">MI</dfn>) {</td></tr>
<tr><th id="744">744</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col4 decl" id="1064MCB" title='MCB' data-type='llvm::MCInst' data-ref="1064MCB">MCB</dfn>;</td></tr>
<tr><th id="745">745</th><td>  MCB.setOpcode(Hexagon::<span class='error' title="no member named &apos;BUNDLE&apos; in namespace &apos;llvm::Hexagon&apos;">BUNDLE</span>);</td></tr>
<tr><th id="746">746</th><td>  <a class="local col4 ref" href="#1064MCB" title='MCB' data-ref="1064MCB">MCB</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>));</td></tr>
<tr><th id="747">747</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::HexagonInstrInfo&apos; to &apos;const llvm::MCInstrInfo&apos;"><dfn class="local col5 decl" id="1065MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="1065MCII">MCII</dfn></span> = *Subtarget-&gt;getInstrInfo();</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <b>if</b> (<a class="local col3 ref" href="#1063MI" title='MI' data-ref="1063MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="750">750</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>* <dfn class="local col6 decl" id="1066MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="1066MBB">MBB</dfn> = <a class="local col3 ref" href="#1063MI" title='MI' data-ref="1063MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="751">751</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col7 decl" id="1067MII" title='MII' data-type='MachineBasicBlock::const_instr_iterator' data-ref="1067MII">MII</dfn> = <a class="local col3 ref" href="#1063MI" title='MI' data-ref="1063MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>    <b>for</b> (++MII; MII != MBB-&gt;instr_end() &amp;&amp; MII-&gt;isInsideBundle(); ++MII)</td></tr>
<tr><th id="754">754</th><td>      <b>if</b> (!MII-&gt;isDebugInstr() &amp;&amp; !MII-&gt;isImplicitDef())</td></tr>
<tr><th id="755">755</th><td>        HexagonLowerToMC(MCII, &amp;*MII, MCB, *<b>this</b>);</td></tr>
<tr><th id="756">756</th><td>  } <b>else</b> {</td></tr>
<tr><th id="757">757</th><td>    HexagonLowerToMC(MCII, MI, MCB, *<b>this</b>);</td></tr>
<tr><th id="758">758</th><td>  }</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="1068MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1068MF">MF</dfn> = *<a class="local col3 ref" href="#1063MI" title='MI' data-ref="1063MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="761">761</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="1069HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="1069HII">HII</dfn> = *<a class="local col8 ref" href="#1068MF" title='MF' data-ref="1068MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="762">762</th><td>  <b>if</b> (<a class="local col3 ref" href="#1063MI" title='MI' data-ref="1063MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>() &amp;&amp; <a class="local col9 ref" href="#1069HII" title='HII' data-ref="1069HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15getBundleNoShufERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getBundleNoShuf' data-ref="_ZNK4llvm16HexagonInstrInfo15getBundleNoShufERKNS_12MachineInstrE">getBundleNoShuf</a>(*<a class="local col3 ref" href="#1063MI" title='MI' data-ref="1063MI">MI</a>))</td></tr>
<tr><th id="763">763</th><td>    <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="MCTargetDesc/HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo21setMemReorderDisabledERNS_6MCInstE" title='llvm::HexagonMCInstrInfo::setMemReorderDisabled' data-ref="_ZN4llvm18HexagonMCInstrInfo21setMemReorderDisabledERNS_6MCInstE">setMemReorderDisabled</a>(<span class='refarg'><a class="local col4 ref" href="#1064MCB" title='MCB' data-ref="1064MCB">MCB</a></span>);</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col0 decl" id="1070Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="1070Ctx">Ctx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>();</td></tr>
<tr><th id="766">766</th><td>  <em>bool</em> <dfn class="local col1 decl" id="1071Ok" title='Ok' data-type='bool' data-ref="1071Ok">Ok</dfn> = HexagonMCInstrInfo::canonicalizePacket(MCII, *Subtarget, Ctx,</td></tr>
<tr><th id="767">767</th><td>                                                   MCB, <b>nullptr</b>);</td></tr>
<tr><th id="768">768</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ok) ? void (0) : __assert_fail (&quot;Ok&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp&quot;, 768, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#1071Ok" title='Ok' data-ref="1071Ok">Ok</a>); (<em>void</em>)<a class="local col1 ref" href="#1071Ok" title='Ok' data-ref="1071Ok">Ok</a>;</td></tr>
<tr><th id="769">769</th><td>  <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="MCTargetDesc/HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo10bundleSizeERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::bundleSize' data-ref="_ZN4llvm18HexagonMCInstrInfo10bundleSizeERKNS_6MCInstE">bundleSize</a>(<a class="local col4 ref" href="#1064MCB" title='MCB' data-ref="1064MCB">MCB</a>) == <var>0</var>)</td></tr>
<tr><th id="770">770</th><td>    <b>return</b>;</td></tr>
<tr><th id="771">771</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::EmitInstruction' data-ref="_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">EmitInstruction</a>(<a class="local col4 ref" href="#1064MCB" title='MCB' data-ref="1064MCB">MCB</a>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="772">772</th><td>}</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl def" id="LLVMInitializeHexagonAsmPrinter" title='LLVMInitializeHexagonAsmPrinter' data-ref="LLVMInitializeHexagonAsmPrinter">LLVMInitializeHexagonAsmPrinter</dfn>() {</td></tr>
<tr><th id="775">775</th><td>  <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterAsmPrinter" title='llvm::RegisterAsmPrinter' data-ref="llvm::RegisterAsmPrinter">RegisterAsmPrinter</a>&lt;<a class="type" href="HexagonAsmPrinter.h.html#llvm::HexagonAsmPrinter" title='llvm::HexagonAsmPrinter' data-ref="llvm::HexagonAsmPrinter">HexagonAsmPrinter</a>&gt; <dfn class="local col2 decl" id="1072X" title='X' data-type='RegisterAsmPrinter&lt;llvm::HexagonAsmPrinter&gt;' data-ref="1072X">X</dfn><a class="ref" href="../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm18RegisterAsmPrinterC1ERNS_6TargetE" title='llvm::RegisterAsmPrinter::RegisterAsmPrinter&lt;AsmPrinterImpl&gt;' data-ref="_ZN4llvm18RegisterAsmPrinterC1ERNS_6TargetE">(</a><a class="ref" href="TargetInfo/HexagonTargetInfo.h.html#_ZN4llvm19getTheHexagonTargetEv" title='llvm::getTheHexagonTarget' data-ref="_ZN4llvm19getTheHexagonTargetEv">getTheHexagonTarget</a>());</td></tr>
<tr><th id="776">776</th><td>}</td></tr>
<tr><th id="777">777</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
