
---------- Begin Simulation Statistics ----------
final_tick                                 3236910500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147154                       # Simulator instruction rate (inst/s)
host_mem_usage                                 874968                       # Number of bytes of host memory used
host_op_rate                                   168057                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.36                       # Real time elapsed on the host
host_tick_rate                               49520723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003237                       # Number of seconds simulated
sim_ticks                                  3236910500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.343676                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1122059                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1129472                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 25                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27385                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1713512                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78286                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79852                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1566                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2615310                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  346965                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          657                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4473955                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3675524                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24564                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                553229                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          931706                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6027889                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.823053                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.545289                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2911397     48.30%     48.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       929917     15.43%     63.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       565440      9.38%     73.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       409887      6.80%     79.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       234576      3.89%     83.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       240091      3.98%     87.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       149352      2.48%     90.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34000      0.56%     90.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       553229      9.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6027889                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.673047                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.673047                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1179318                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2869                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1115026                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12088180                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2502369                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2306837                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24896                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  8696                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                142888                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2615310                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1940181                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3382569                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 10039                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          188                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10744908                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   55434                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.403982                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2745809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1547310                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.659747                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6156308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.989405                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.772090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3520478     57.18%     57.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   176579      2.87%     60.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   481029      7.81%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   447671      7.27%     75.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   162376      2.64%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   380106      6.17%     83.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   269453      4.38%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   149938      2.44%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   568678      9.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6156308                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        95456                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         2856                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       101463                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        131119                       # number of prefetches that crossed the page
system.cpu.idleCycles                          317514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26855                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2497419                       # Number of branches executed
system.cpu.iew.exec_nop                          6218                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.807445                       # Inst execution rate
system.cpu.iew.exec_refs                      2534867                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1154825                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  244612                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1334128                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                398                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2701                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1207848                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11921256                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1380042                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41367                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11701080                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1639                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 19909                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24896                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 23204                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36209                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        67848                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        86436                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       113387                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            260                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17118                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9737                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11150418                       # num instructions consuming a value
system.cpu.iew.wb_count                      11610552                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520501                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5803801                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.793462                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11620052                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13138363                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8465735                       # number of integer regfile writes
system.cpu.ipc                               1.485780                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.485780                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               599      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8877742     75.60%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90730      0.77%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7486      0.06%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11867      0.10%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56289      0.48%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48936      0.42%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20584      0.18%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23877      0.20%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39748      0.34%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3207      0.03%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1331      0.01%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3140      0.03%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2405      0.02%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1970      0.02%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1389001     11.83%     90.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1163516      9.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11742447                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      115949                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009874                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   34865     30.07%     30.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15209     13.12%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               473      0.41%     43.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    11      0.01%     43.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10910      9.41%     53.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     53.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     10      0.01%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21979     18.96%     72.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32467     28.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11537380                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29145151                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11322580                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12398705                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11914640                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11742447                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 398                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          930006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1960                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       675078                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6156308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.907385                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.016867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2054964     33.38%     33.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1228080     19.95%     53.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              892651     14.50%     67.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              786125     12.77%     80.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              331485      5.38%     85.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              394935      6.42%     92.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              274718      4.46%     96.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              125033      2.03%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               68317      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6156308                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.813835                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 320417                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             613960                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       287972                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            446592                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            112697                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           100263                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1334128                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1207848                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8348808                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          6473822                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  394358                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 216109                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2563728                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4436                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8341                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19488925                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12005060                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12973866                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2381515                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 153511                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24896                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                425974                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1084755                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13440903                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         365837                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19129                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    690194                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            434                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           412251                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17394136                       # The number of ROB reads
system.cpu.rob.rob_writes                    23970482                       # The number of ROB writes
system.cpu.timesIdled                           27504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325885                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220451                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9152                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        88256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       177601                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5307                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3766                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5307                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            79                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       580672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  580672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9152                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9152    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9152                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11097500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47857250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             84663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        65224                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4569                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         65289                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19375                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          112                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          112                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       195801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                266945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8352768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2136256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10489024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            89345                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005795                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  89342    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              89345                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          172762605                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36006930                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          97935992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                33360                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        29621                       # number of demand (read+write) hits
system.l2.demand_hits::total                    80159                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               33360                       # number of overall hits
system.l2.overall_hits::.cpu.data               17178                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        29621                       # number of overall hits
system.l2.overall_hits::total                   80159                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2308                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6766                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9074                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2308                       # number of overall misses
system.l2.overall_misses::.cpu.data              6766                       # number of overall misses
system.l2.overall_misses::total                  9074                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    177730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    513922500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        691652500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    177730000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    513922500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       691652500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            35668                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        29621                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89233                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           35668                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        29621                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89233                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.064708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282576                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.101689                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.064708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282576                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.101689                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77006.065858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75956.621342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76223.550804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77006.065858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75956.621342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76223.550804                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    154660000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    446262500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    600922500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    154660000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    446262500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    600922500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.064708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.101689                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.064708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101689                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67010.398614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65956.621342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66224.652854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67010.398614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65956.621342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66224.652854                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9435                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9435                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        65221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            65221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        65221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        65221                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               803                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   803                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3766                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    286840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     286840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.824250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.824250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76165.825810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76165.825810                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3766                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3766                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    249180500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    249180500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.824250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.824250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66165.825810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66165.825810                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          33360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        29621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              62981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    177730000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    177730000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        35668                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        29621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          65289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.064708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.035351                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77006.065858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77006.065858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    154660000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    154660000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.064708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.035351                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67010.398614                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67010.398614                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    227082000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    227082000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        75694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        75694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    197082000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    197082000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        65694                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        65694                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                33                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           79                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              79                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          112                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           112                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.705357                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.705357                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           79                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           79                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1514000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1514000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.705357                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.705357                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19164.556962                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19164.556962                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6043.462988                       # Cycle average of tags in use
system.l2.tags.total_refs                      177518                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.350120                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.976723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1654.152677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4342.333588                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.050481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.132518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.184432                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          594                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8081                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.278961                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1429958                       # Number of tag accesses
system.l2.tags.data_accesses                  1429958                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         147648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         433024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             580672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       147648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147648                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9073                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45613865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         133776946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             179390811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45613865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45613865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45613865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        133776946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            179390811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000625500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18893                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9073                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9073                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     58331500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               228450250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6429.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25179.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7809                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9073                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    462.006390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   278.043335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.202582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          313     25.00%     25.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          249     19.89%     44.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          121      9.66%     54.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           74      5.91%     60.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           50      3.99%     64.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      3.12%     67.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           45      3.59%     71.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      3.04%     74.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          323     25.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1252                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 580672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  580672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       179.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    179.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3236818000                       # Total gap between requests
system.mem_ctrls.avgGap                     356752.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       147648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       433024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 45613865.443607412279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 133776945.639986023307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59729250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    168721000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25890.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24936.59                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4698120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2470545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31551660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     255075600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        459561360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        855974880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1609332165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        497.181545                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2220243750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    107900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    908766750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4326840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2280795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33229560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     255075600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        448009170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        865703040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1608625005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.963078                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2245342250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    107900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    883668250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1897625                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1897625                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1897625                       # number of overall hits
system.cpu.icache.overall_hits::total         1897625                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42556                       # number of overall misses
system.cpu.icache.overall_misses::total         42556                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    742650992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    742650992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    742650992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    742650992                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1940181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1940181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1940181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1940181                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021934                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021934                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021934                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021934                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17451.146536                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17451.146536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17451.146536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17451.146536                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3671                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               229                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.030568                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             13287                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        65224                       # number of writebacks
system.cpu.icache.writebacks::total             65224                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         6888                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6888                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         6888                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6888                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        35668                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        35668                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        35668                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        29621                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        65289                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    617426996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    617426996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    617426996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    357672326                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    975099322                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018384                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018384                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018384                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.033651                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17310.390154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17310.390154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17310.390154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12074.957834                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14935.124171                       # average overall mshr miss latency
system.cpu.icache.replacements                  65224                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1897625                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1897625                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42556                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    742650992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    742650992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1940181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1940181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17451.146536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17451.146536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         6888                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6888                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        35668                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        35668                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    617426996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    617426996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17310.390154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17310.390154                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        29621                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        29621                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    357672326                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    357672326                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12074.957834                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12074.957834                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.947050                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1962913                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             65288                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.065448                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    46.325274                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    17.621775                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.275340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999173                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3945650                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3945650                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2305769                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2305769                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2307390                       # number of overall hits
system.cpu.dcache.overall_hits::total         2307390                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66767                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66767                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66794                       # number of overall misses
system.cpu.dcache.overall_misses::total         66794                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2689138714                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2689138714                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2689138714                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2689138714                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2372536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2372536                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2374184                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2374184                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028133                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028133                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40276.464631                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40276.464631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40260.183759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40260.183759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        58436                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        33769                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2042                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             271                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.617042                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   124.608856                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9435                       # number of writebacks
system.cpu.dcache.writebacks::total              9435                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        42743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        42743                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42743                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24051                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24051                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    733737383                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    733737383                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    734290883                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    734290883                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30541.849109                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30541.849109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30530.575984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30530.575984                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23032                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1238154                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1238154                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        39827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1145649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1145649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1277981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1277981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28765.648932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28765.648932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    427941000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    427941000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22123.817402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22123.817402                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1067454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1067454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        26862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1541168272                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1541168272                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57373.548954                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57373.548954                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4603                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4603                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    303553441                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    303553441                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65946.869650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65946.869650                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1621                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1621                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1648                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1648                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016383                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016383                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       553500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       553500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016383                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016383                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        20500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        20500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2320942                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2320942                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29755.666667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29755.666667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2242942                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2242942                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28755.666667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28755.666667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       547000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       547000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029221                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029221                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 60777.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 60777.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       400500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       400500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016234                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016234                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        80100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           925.709262                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2332012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24056                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.940971                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   925.709262                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.904013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.904013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          570                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4773574                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4773574                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3236910500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3236910500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
