@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'iq' on host 'iq-OptiPlex-9010' (Linux_x86_64 version 4.4.0-92-generic) on Sat Aug 26 11:22:04 PKT 2017
            in directory '/home/iq/Documents/marketinternational_filter/HLS_IPs/Packet_Parser'
@I [HLS-10] Opening project '/home/iq/Documents/marketinternational_filter/HLS_IPs/Packet_Parser/Packet_lo_pl'.
@I [HLS-10] Adding design file 'Packet_lo_pl/sources/globals.hpp' to the project
@I [HLS-10] Adding design file 'Packet_lo_pl/sources/hlsDPI_IP.cpp' to the project
@I [HLS-10] Adding design file 'Packet_lo_pl/sources/ip_handler.cpp' to the project
@I [HLS-10] Adding design file 'Packet_lo_pl/sources/ip_handler.hpp' to the project
@I [HLS-10] Adding design file 'Packet_lo_pl/sources/packet_filter.cpp' to the project
@I [HLS-10] Adding design file 'Packet_lo_pl/sources/packet_filter.hpp' to the project
@I [HLS-10] Adding test bench file 'Packet_lo_pl/sources/csim/filter_in.dat' to the project
@I [HLS-10] Adding test bench file 'Packet_lo_pl/sources/csim/filter_out.dat' to the project
@I [HLS-10] Adding test bench file 'Packet_lo_pl/sources/csim/gold.dat' to the project
@I [HLS-10] Adding test bench file 'Packet_lo_pl/sources/hlsDPI_IP_tb.cpp' to the project
@I [HLS-10] Adding test bench file 'Packet_lo_pl/sources/csim/in.dat.bak' to the project
@I [HLS-10] Adding test bench file 'Packet_lo_pl/sources/csim/queryReply.dat' to the project
@I [HLS-10] Adding test bench file 'Packet_lo_pl/sources/csim/queryReply.dat.bak' to the project
@I [HLS-10] Opening solution '/home/iq/Documents/marketinternational_filter/HLS_IPs/Packet_Parser/Packet_lo_pl/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [HLS-10] Analyzing design file 'Packet_lo_pl/sources/packet_filter.cpp' ... 
@I [HLS-10] Analyzing design file 'Packet_lo_pl/sources/ip_handler.cpp' ... 
@I [HLS-10] Analyzing design file 'Packet_lo_pl/sources/hlsDPI_IP.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'parser' into 'hlsDPI' (Packet_lo_pl/sources/hlsDPI_IP.cpp:17).
@I [XFORM-603] Inlining function 'cam_filter::compare' into 'dpi' (Packet_lo_pl/sources/packet_filter.cpp:207).
@I [XFORM-603] Inlining function 'cam_filter::write' into 'dpi' (Packet_lo_pl/sources/packet_filter.cpp:211).
@I [XFORM-603] Inlining function 'cam_filter::compare' into 'dpi' (Packet_lo_pl/sources/packet_filter.cpp:220).
@I [XFORM-603] Inlining function 'cam_filter::clear' into 'dpi' (Packet_lo_pl/sources/packet_filter.cpp:223).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all loops for pipelining in function 'dpi' (Packet_lo_pl/sources/packet_filter.cpp:64).
@I [XFORM-501] Unrolling loop 'Loop-1' (Packet_lo_pl/sources/packet_filter.cpp:50) in function 'dpi' completely.
@I [XFORM-501] Unrolling loop 'Loop-2' (Packet_lo_pl/sources/packet_filter.cpp:17) in function 'dpi' completely.
@I [XFORM-501] Unrolling loop 'Loop-3' (Packet_lo_pl/sources/packet_filter.cpp:50) in function 'dpi' completely.
@I [XFORM-501] Unrolling loop 'Loop-4' (Packet_lo_pl/sources/packet_filter.cpp:35) in function 'dpi' completely.
@I [XFORM-101] Partitioning array 'filterTable.filterEntries.ipAddress.V'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'filterTable.filterEntries.macAddress.V'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'filterTable.filterEntries.Port.V'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'filterTable.filterEntries.valid.V'  in dimension 1 completely.
@I [XFORM-712] Applying dataflow to function 'hlsDPI' (Packet_lo_pl/sources/hlsDPI_IP.cpp:4), detected/extracted 2 process function(s):
	 'ethernetDetection'
	 'dpi'.
@I [XFORM-401] Performing if-conversion on hyperblock from (Packet_lo_pl/sources/packet_filter.cpp:188:10) to (Packet_lo_pl/sources/packet_filter.cpp:197:15) in function 'dpi'... converting 4 basic blocks.
@I [HLS-111] Elapsed time: 8.21119 seconds; current memory usage: 149 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'hlsDPI' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hlsDPI_ethernetDetection' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'hlsDPI_ethernetDetection'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.122436 seconds; current memory usage: 150 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hlsDPI_ethernetDetection' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.014912 seconds; current memory usage: 150 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hlsDPI_dpi' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'hlsDPI_dpi'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@W [SCHED-21] Estimated clock period (16.9ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	fifo read on port 'parser2dpi_V_data_V' (Packet_lo_pl/sources/packet_filter.cpp:138) (4.38 ns)
	'partset' operation ('__Result__', Packet_lo_pl/sources/packet_filter.cpp:172) (0 ns)
	multiplexor before 'phi' operation ('__Result__') with incoming values : ('__Val2__', Packet_lo_pl/sources/packet_filter.cpp:168) ('__Result__', Packet_lo_pl/sources/packet_filter.cpp:172) ('__Result__', Packet_lo_pl/sources/packet_filter.cpp:168) (1.57 ns)
	'icmp' operation ('tmp_2', Packet_lo_pl/sources/packet_filter.cpp:188) (2.52 ns)
	'and' operation ('or_cond_25', Packet_lo_pl/sources/packet_filter.cpp:188) (1.37 ns)
	'xor' operation ('tmp4', Packet_lo_pl/sources/packet_filter.cpp:188) (1.37 ns)
	'and' operation ('sel_tmp2', Packet_lo_pl/sources/packet_filter.cpp:188) (1.37 ns)
	'select' operation ('newSel', Packet_lo_pl/sources/packet_filter.cpp:188) (1.37 ns)
	'select' operation ('newSel7', Packet_lo_pl/sources/packet_filter.cpp:188) (1.37 ns)
	'store' operation (Packet_lo_pl/sources/packet_filter.cpp:189) of variable 'newSel7', Packet_lo_pl/sources/packet_filter.cpp:188 on static variable 'dpiState' (1.57 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.145195 seconds; current memory usage: 152 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hlsDPI_dpi' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.060933 seconds; current memory usage: 153 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hlsDPI' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (16.9ns) of 'call' operation (Packet_lo_pl/sources/hlsDPI_IP.cpp:18) to 'hlsDPI_dpi' exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1.25ns, effective cycle time: 8.75ns).
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.074484 seconds; current memory usage: 153 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hlsDPI' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.032131 seconds; current memory usage: 153 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hlsDPI_ethernetDetection' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'dpiDetectState' is power-on initialization.
@W [RTGEN-101] Register 'dmp_prevWord_data_V' is power-on initialization.
@W [RTGEN-101] Register 'dmp_prevWord_strb_V' is power-on initialization.
@W [RTGEN-101] Register 'dmp_prevWord_user_V' is power-on initialization.
@W [RTGEN-101] Register 'dmp_prevWord_last_V' is power-on initialization.
@W [RTGEN-101] Register 'dmp_macType_V' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'hlsDPI_ethernetDetection'.
@I [HLS-111] Elapsed time: 0.085091 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hlsDPI_dpi' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'dpiState' is power-on initialization.
@W [RTGEN-101] Register 'MAC_SRC_V' is power-on initialization.
@W [RTGEN-101] Register 'srcIP_V' is power-on initialization.
@W [RTGEN-101] Register 'newFilterIP_V' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_vali_7' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_ipAd_7' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_vali_6' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_ipAd_6' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_vali_5' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_ipAd_5' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_vali_4' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_ipAd_4' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_vali_3' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_ipAd_3' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_vali_2' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_ipAd_2' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_vali_1' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_ipAd_1' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_vali' is power-on initialization.
@W [RTGEN-101] Register 'filterTable_filterEntries_ipAd' is power-on initialization.
@W [RTGEN-101] Register 'registeredFilters_V' is power-on initialization.
@W [RTGEN-101] Register 'sendCount' is power-on initialization.
@W [RTGEN-101] Register 'wordCount' is power-on initialization.
@W [RTGEN-101] Register 'dstIP_V' is power-on initialization.
@W [RTGEN-101] Register 'dpiCode_V' is power-on initialization.
@W [RTGEN-101] Register 'ethType_V' is power-on initialization.
@W [RTGEN-101] Register 'version_V' is power-on initialization.
@W [RTGEN-101] Register 'IHL_V' is power-on initialization.
@W [RTGEN-101] Register 'ECN_V' is power-on initialization.
@W [RTGEN-101] Register 'totalLength_V' is power-on initialization.
@W [RTGEN-101] Register 'ident_V' is power-on initialization.
@W [RTGEN-101] Register 'flags_V' is power-on initialization.
@W [RTGEN-101] Register 'fragOffset_V' is power-on initialization.
@W [RTGEN-101] Register 'TTL_V' is power-on initialization.
@W [RTGEN-101] Register 'protocol_V' is power-on initialization.
@W [RTGEN-101] Register 'headerCRC_V' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'hlsDPI_dpi'.
@I [HLS-111] Elapsed time: 0.149509 seconds; current memory usage: 156 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hlsDPI' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'hlsDPI/inData_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hlsDPI/inData_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hlsDPI/inData_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hlsDPI/inData_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hlsDPI/outData_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hlsDPI/outData_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hlsDPI/outData_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hlsDPI/outData_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'hlsDPI' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'hlsDPI'.
@I [HLS-111] Elapsed time: 0.291904 seconds; current memory usage: 161 MB.
@I [RTMG-285] Implementing FIFO 'FIFO_hlsDPI_parser2dpi_V_data_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_hlsDPI_parser2dpi_V_strb_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_hlsDPI_parser2dpi_V_user_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_hlsDPI_parser2dpi_V_last_V' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'hlsDPI'.
@I [WVHDL-304] Generating RTL VHDL for 'hlsDPI'.
@I [WVLOG-307] Generating RTL Verilog for 'hlsDPI'.
@I [HLS-112] Total elapsed time: 34.48 seconds; peak memory usage: 161 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
