{"Source Block": ["hdl/library/xilinx/common/ad_serdes_clk.v@132:158@HdlStmIf", "      .up_drp_locked (up_drp_locked));\n    end\n  endgenerate\n\n  generate\n  if (MMCM_OR_BUFR_N == 0) begin\n    BUFIO i_clk_buf (\n      .I (clk_in_s),\n      .O (clk));\n\n    BUFR #(.BUFR_DIVIDE(BUFR_DIVIDE)) i_div_clk_buf (\n      .CLR (1'b0),\n      .CE (1'b1),\n      .I (clk_in_s),\n      .O (div_clk));\n\n    assign out_clk = clk;\n    assign up_drp_rdata[15:0] = 'd0;\n    assign up_drp_ready = 'd0;\n    assign up_drp_locked = 'd0;\n\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[142, "    BUFR #(.BUFR_DIVIDE(BUFR_DIVIDE)) i_div_clk_buf (\n"]], "Add": [[142, "    BUFR #(\n"], [142, "      .BUFR_DIVIDE(BUFR_DIVIDE)\n"], [142, "    ) i_div_clk_buf (\n"]]}}