// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _relu_HH_
#define _relu_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct relu : public sc_module {
    // Port declarations 5
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<12> > norm_V;
    sc_out< sc_lv<12> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    relu(sc_module_name name);
    SC_HAS_PROCESS(relu);

    ~relu();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<12> > p_Val2_2_fu_148_p3;
    sc_signal< sc_lv<12> > p_Val2_2_reg_493;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<11> > trunc_ln703_fu_156_p1;
    sc_signal< sc_lv<11> > trunc_ln703_reg_499;
    sc_signal< sc_lv<23> > r_V_2_fu_176_p2;
    sc_signal< sc_lv<23> > r_V_2_reg_504;
    sc_signal< sc_lv<20> > trunc_ln1192_fu_182_p1;
    sc_signal< sc_lv<20> > trunc_ln1192_reg_509;
    sc_signal< sc_lv<12> > lhs_V_fu_70_p0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<13> > lhs_V_fu_70_p1;
    sc_signal< sc_lv<13> > ret_V_fu_74_p2;
    sc_signal< sc_lv<12> > tmp_V_fu_88_p1;
    sc_signal< sc_lv<12> > tmp_V_fu_88_p2;
    sc_signal< sc_lv<1> > p_Result_1_fu_94_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_80_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_102_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_120_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_114_p2;
    sc_signal< sc_lv<1> > underflow_fu_108_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_126_p2;
    sc_signal< sc_lv<12> > select_ln340_fu_132_p3;
    sc_signal< sc_lv<12> > select_ln388_fu_140_p3;
    sc_signal< sc_lv<22> > tmp_fu_164_p3;
    sc_signal< sc_lv<23> > sext_ln1118_fu_172_p1;
    sc_signal< sc_lv<23> > r_V_fu_160_p1;
    sc_signal< sc_lv<12> > p_Val2_3_fu_191_p2;
    sc_signal< sc_lv<23> > ret_V_1_fu_209_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_245_p3;
    sc_signal< sc_lv<12> > p_Val2_6_fu_227_p4;
    sc_signal< sc_lv<12> > zext_ln415_fu_253_p1;
    sc_signal< sc_lv<12> > p_Val2_7_fu_257_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_263_p3;
    sc_signal< sc_lv<1> > p_Result_4_fu_237_p3;
    sc_signal< sc_lv<1> > xor_ln416_fu_271_p2;
    sc_signal< sc_lv<3> > tmp_1_fu_291_p4;
    sc_signal< sc_lv<4> > tmp_2_fu_307_p4;
    sc_signal< sc_lv<1> > carry_1_fu_277_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_317_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_323_p2;
    sc_signal< sc_lv<1> > p_Result_2_fu_201_p3;
    sc_signal< sc_lv<11> > add_ln746_fu_196_p2;
    sc_signal< sc_lv<11> > select_ln746_fu_337_p3;
    sc_signal< sc_lv<20> > add_ln1192_1_fu_214_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_349_p3;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_301_p2;
    sc_signal< sc_lv<1> > xor_ln779_fu_357_p2;
    sc_signal< sc_lv<1> > and_ln779_fu_363_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_329_p3;
    sc_signal< sc_lv<1> > p_Result_5_fu_283_p3;
    sc_signal< sc_lv<1> > xor_ln785_fu_383_p2;
    sc_signal< sc_lv<1> > p_Result_3_fu_219_p3;
    sc_signal< sc_lv<1> > or_ln785_fu_389_p2;
    sc_signal< sc_lv<1> > xor_ln785_1_fu_395_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_369_p3;
    sc_signal< sc_lv<1> > and_ln781_fu_377_p2;
    sc_signal< sc_lv<1> > and_ln786_fu_407_p2;
    sc_signal< sc_lv<1> > or_ln786_fu_413_p2;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_419_p2;
    sc_signal< sc_lv<1> > underflow_1_fu_425_p2;
    sc_signal< sc_lv<1> > overflow_fu_401_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_437_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_431_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_186_p2;
    sc_signal< sc_lv<12> > zext_ln746_fu_345_p1;
    sc_signal< sc_lv<12> > select_ln388_1_fu_457_p3;
    sc_signal< sc_lv<1> > or_ln340_3_fu_443_p2;
    sc_signal< sc_lv<1> > xor_ln1494_fu_473_p2;
    sc_signal< sc_lv<1> > and_ln340_fu_479_p2;
    sc_signal< sc_lv<12> > select_ln340_2_fu_449_p3;
    sc_signal< sc_lv<12> > sel_tmp4_fu_465_p3;
    sc_signal< sc_lv<12> > select_ln340_3_fu_485_p3;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<12> > ap_return_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<13> ap_const_lv13_7FE;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<12> ap_const_lv12_7FE;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<12> ap_const_lv12_7FF;
    static const sc_lv<12> ap_const_lv12_800;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<11> ap_const_lv11_7FE;
    static const sc_lv<23> ap_const_lv23_3FF00;
    static const sc_lv<20> ap_const_lv20_3FF00;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<11> ap_const_lv11_7FF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_317_p2();
    void thread_Range1_all_zeros_fu_323_p2();
    void thread_Range2_all_ones_fu_301_p2();
    void thread_add_ln1192_1_fu_214_p2();
    void thread_add_ln746_fu_196_p2();
    void thread_and_ln340_fu_479_p2();
    void thread_and_ln779_fu_363_p2();
    void thread_and_ln781_fu_377_p2();
    void thread_and_ln786_fu_407_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_return();
    void thread_carry_1_fu_277_p2();
    void thread_deleted_ones_fu_369_p3();
    void thread_deleted_zeros_fu_329_p3();
    void thread_icmp_ln1494_fu_186_p2();
    void thread_lhs_V_fu_70_p0();
    void thread_lhs_V_fu_70_p1();
    void thread_or_ln340_1_fu_431_p2();
    void thread_or_ln340_2_fu_437_p2();
    void thread_or_ln340_3_fu_443_p2();
    void thread_or_ln340_fu_126_p2();
    void thread_or_ln785_fu_389_p2();
    void thread_or_ln786_fu_413_p2();
    void thread_overflow_fu_401_p2();
    void thread_p_Result_1_fu_94_p3();
    void thread_p_Result_2_fu_201_p3();
    void thread_p_Result_3_fu_219_p3();
    void thread_p_Result_4_fu_237_p3();
    void thread_p_Result_5_fu_283_p3();
    void thread_p_Result_s_fu_80_p3();
    void thread_p_Val2_2_fu_148_p3();
    void thread_p_Val2_3_fu_191_p2();
    void thread_p_Val2_6_fu_227_p4();
    void thread_p_Val2_7_fu_257_p2();
    void thread_r_V_2_fu_176_p2();
    void thread_r_V_fu_160_p1();
    void thread_ret_V_1_fu_209_p2();
    void thread_ret_V_fu_74_p2();
    void thread_sel_tmp4_fu_465_p3();
    void thread_select_ln340_2_fu_449_p3();
    void thread_select_ln340_3_fu_485_p3();
    void thread_select_ln340_fu_132_p3();
    void thread_select_ln388_1_fu_457_p3();
    void thread_select_ln388_fu_140_p3();
    void thread_select_ln746_fu_337_p3();
    void thread_sext_ln1118_fu_172_p1();
    void thread_tmp_11_fu_349_p3();
    void thread_tmp_1_fu_291_p4();
    void thread_tmp_2_fu_307_p4();
    void thread_tmp_8_fu_245_p3();
    void thread_tmp_9_fu_263_p3();
    void thread_tmp_V_fu_88_p1();
    void thread_tmp_V_fu_88_p2();
    void thread_tmp_fu_164_p3();
    void thread_trunc_ln1192_fu_182_p1();
    void thread_trunc_ln703_fu_156_p1();
    void thread_underflow_1_fu_425_p2();
    void thread_underflow_fu_108_p2();
    void thread_xor_ln1494_fu_473_p2();
    void thread_xor_ln340_1_fu_114_p2();
    void thread_xor_ln340_fu_120_p2();
    void thread_xor_ln416_fu_271_p2();
    void thread_xor_ln779_fu_357_p2();
    void thread_xor_ln785_1_fu_395_p2();
    void thread_xor_ln785_fu_383_p2();
    void thread_xor_ln786_1_fu_419_p2();
    void thread_xor_ln786_fu_102_p2();
    void thread_zext_ln415_fu_253_p1();
    void thread_zext_ln746_fu_345_p1();
};

}

using namespace ap_rtl;

#endif
