#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 17 12:29:49 2021
# Process ID: 3033
# Current directory: /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1
# Command line: vivado
# Log file: /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/vivado.log
# Journal file: /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/ju_monitor'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/other/mm_accelerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 6177.102 ; gain = 139.121 ; free physical = 13001 ; free virtual = 15603
update_compile_order -fileset sources_1
launch_simulation
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mb_tb'...
Generating merged BMM file for the design top 'mb_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'mb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mb_tb_vlog.prj
xvhdl --incr --relax -prj mb_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 2d0932824623451892145fbe1243a482 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_13 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_1 -L lib_fifo_v1_0_10 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_17 -L axi_sg_v4_1_8 -L axi_cdma_v4_1_15 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_17 -L axi_uartlite_v2_0_19 -L blk_mem_gen_v8_4_1 -L mdm_v3_2_12 -L microblaze_v10_0_5 -L caph -L proc_sys_reset_v5_0_12 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L lmb_bram_if_cntlr_v4_0_14 -L lmb_v10_v3_0_9 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L axi_protocol_converter_v2_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_tb_behav xil_defaultlib.mb_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:264]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:274]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_wuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:280]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_arid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:288]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_aruser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_data [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_full [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:226]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:312]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:332]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:352]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:372]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 6199.117 ; gain = 0.000 ; free physical = 12868 ; free virtual = 15586
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mb_tb_behav -key {Behavioral:sim_1:Functional:mb_tb} -tclbatch {mb_tb.tcl} -view {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg
source mb_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 227500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 232500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 237500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 242500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 247500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 252500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 257500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 262500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 267500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance mb_tb.dut.design_1_i.clk_wiz_0.inst.mmcm_adv_inst 
blk_mem_gen_v8_4_1 collision detected at time: 272500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 277500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 282500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 287500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 292500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 297500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 302500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 307500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 312500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 317500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 322500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 327500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 332500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 337500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 342500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 347500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 352500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 357500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 362500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 367500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 372500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 377500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 382500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 387500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 392500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 397500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 402500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 407500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 412500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 417500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 422500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 427500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 432500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 437500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 442500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 447500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 452500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 457500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 462500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 467500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 472500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 477500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 482500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 487500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 492500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 497500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 502500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 507500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 512500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 517500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 522500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 527500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 532500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 537500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 542500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 547500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 552500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 557500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 562500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 567500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6286.035 ; gain = 78.059 ; free physical = 12784 ; free virtual = 15521
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mb_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 6286.035 ; gain = 90.906 ; free physical = 12784 ; free virtual = 15521
add_wave {{/mb_tb/dut/design_1_i/mm_accelerator_0/inst}} 
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
relaunch_sim
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mb_tb'...
Generating merged BMM file for the design top 'mb_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'mb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mb_tb_vlog.prj
xvhdl --incr --relax -prj mb_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6290.266 ; gain = 0.000 ; free physical = 12800 ; free virtual = 15558
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 2d0932824623451892145fbe1243a482 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_13 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_1 -L lib_fifo_v1_0_10 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_17 -L axi_sg_v4_1_8 -L axi_cdma_v4_1_15 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_17 -L axi_uartlite_v2_0_19 -L blk_mem_gen_v8_4_1 -L mdm_v3_2_12 -L microblaze_v10_0_5 -L caph -L proc_sys_reset_v5_0_12 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L lmb_bram_if_cntlr_v4_0_14 -L lmb_v10_v3_0_9 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L axi_protocol_converter_v2_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_tb_behav xil_defaultlib.mb_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:264]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:274]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_wuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:280]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_arid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:288]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_aruser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_data [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_full [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:226]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:312]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:332]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:352]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:372]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6290.266 ; gain = 0.000 ; free physical = 12780 ; free virtual = 15538
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6290.266 ; gain = 0.000 ; free physical = 12780 ; free virtual = 15538
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 227500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 232500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 237500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 242500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 247500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 252500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 257500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 262500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 267500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance mb_tb.dut.design_1_i.clk_wiz_0.inst.mmcm_adv_inst 
blk_mem_gen_v8_4_1 collision detected at time: 272500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 277500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 282500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 287500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 292500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 297500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 302500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 307500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 312500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 317500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 322500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 327500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 332500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 337500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 342500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 347500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 352500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 357500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 362500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 367500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 372500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 377500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 382500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 387500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 392500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 397500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 402500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 407500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 412500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 417500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 422500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 427500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 432500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 437500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 442500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 447500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 452500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 457500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 462500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 467500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 472500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 477500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 482500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 487500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 492500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 497500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 502500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 507500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 512500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 517500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 522500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 527500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 532500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 537500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 542500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 547500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 552500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 557500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 562500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 567500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 6290.266 ; gain = 0.000 ; free physical = 12766 ; free virtual = 15524
run 30 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6314.352 ; gain = 12.004 ; free physical = 12743 ; free virtual = 15509
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
open_bd_design {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_2
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- user.org:user:mm_accelerator:1.0 - mm_accelerator_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- user.org:user:global_mon:1.0 - global_mon_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /global_mon_0/uclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /global_mon_0/rsta_ram(undef) and /blk_mem_gen_1/rsta(rst)
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file </home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6442.871 ; gain = 115.301 ; free physical = 12595 ; free virtual = 15400
open_bd_design {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
relaunch_sim
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mb_tb'...
Generating merged BMM file for the design top 'mb_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'mb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mb_tb_vlog.prj
xvhdl --incr --relax -prj mb_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6444.871 ; gain = 0.000 ; free physical = 12624 ; free virtual = 15423
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 2d0932824623451892145fbe1243a482 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_13 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_1 -L lib_fifo_v1_0_10 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_17 -L axi_sg_v4_1_8 -L axi_cdma_v4_1_15 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_17 -L axi_uartlite_v2_0_19 -L blk_mem_gen_v8_4_1 -L mdm_v3_2_12 -L microblaze_v10_0_5 -L caph -L proc_sys_reset_v5_0_12 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L lmb_bram_if_cntlr_v4_0_14 -L lmb_v10_v3_0_9 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L axi_protocol_converter_v2_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_tb_behav xil_defaultlib.mb_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:264]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:274]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_wuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:280]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_arid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:288]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_aruser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_data [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_full [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:226]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:312]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:332]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:352]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:372]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6444.871 ; gain = 0.000 ; free physical = 12633 ; free virtual = 15432
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6444.871 ; gain = 0.000 ; free physical = 12633 ; free virtual = 15432
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 227500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 232500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 237500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 242500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 247500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 252500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 257500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 262500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 267500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance mb_tb.dut.design_1_i.clk_wiz_0.inst.mmcm_adv_inst 
blk_mem_gen_v8_4_1 collision detected at time: 272500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 277500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 282500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 287500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 292500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 297500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 302500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 307500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 312500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 317500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 322500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 327500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 332500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 337500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 342500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 347500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 352500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 357500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 362500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 367500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 372500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 377500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 382500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 387500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 392500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 397500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 402500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 407500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 412500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 417500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 422500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 427500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 432500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 437500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 442500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 447500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 452500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 457500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 462500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 467500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 472500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 477500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 482500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 487500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 492500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 497500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 502500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 507500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 512500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 517500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 522500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 527500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 532500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 537500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 542500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 547500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 552500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 557500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 562500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 567500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 6444.871 ; gain = 0.000 ; free physical = 12607 ; free virtual = 15406
run 30 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6444.871 ; gain = 0.000 ; free physical = 12585 ; free virtual = 15392
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
open_bd_design {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
relaunch_sim
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mb_tb'...
Generating merged BMM file for the design top 'mb_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'mb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mb_tb_vlog.prj
xvhdl --incr --relax -prj mb_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 2d0932824623451892145fbe1243a482 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_13 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_1 -L lib_fifo_v1_0_10 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_17 -L axi_sg_v4_1_8 -L axi_cdma_v4_1_15 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_17 -L axi_uartlite_v2_0_19 -L blk_mem_gen_v8_4_1 -L mdm_v3_2_12 -L microblaze_v10_0_5 -L caph -L proc_sys_reset_v5_0_12 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L lmb_bram_if_cntlr_v4_0_14 -L lmb_v10_v3_0_9 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L axi_protocol_converter_v2_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_tb_behav xil_defaultlib.mb_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:264]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:274]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_wuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:280]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_arid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:288]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_aruser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_data [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_full [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:226]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:312]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:332]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:352]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:372]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6444.871 ; gain = 0.000 ; free physical = 12615 ; free virtual = 15415
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6444.871 ; gain = 0.000 ; free physical = 12615 ; free virtual = 15415
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 227500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 232500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 237500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 242500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 247500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 252500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 257500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 262500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 267500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance mb_tb.dut.design_1_i.clk_wiz_0.inst.mmcm_adv_inst 
blk_mem_gen_v8_4_1 collision detected at time: 272500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 277500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 282500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 287500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 292500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 297500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 302500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 307500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 312500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 317500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 322500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 327500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 332500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 337500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 342500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 347500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 352500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 357500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 362500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 367500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 372500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 377500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 382500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 387500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 392500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 397500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 402500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 407500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 412500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 417500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 422500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 427500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 432500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 437500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 442500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 447500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 452500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 457500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 462500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 467500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 472500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 477500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 482500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 487500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 492500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 497500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 502500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 507500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 512500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 517500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 522500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 527500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 532500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 537500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 542500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 547500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 552500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 557500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 562500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 567500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 6444.871 ; gain = 0.000 ; free physical = 12587 ; free virtual = 15386
run 30 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6444.871 ; gain = 0.000 ; free physical = 12561 ; free virtual = 15369
open_bd_design {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
open_bd_design {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
open_bd_design {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
open_bd_design {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
Wrote  : </home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
write_hwdef -force  -file /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/esp1/design_1_wrapper.hdf
launch_sdk -workspace /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/ws1 -hwspec /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/esp1/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/ws1 -hwspec /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/esp1/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
add_files -fileset sim_1 -norecurse /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/ws1/test/Debug/test.elf
set_property SCOPED_TO_REF "" [get_files -all -of_objects [get_fileset sim_1] {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sdk/test/Debug/test.elf}]
set_property SCOPED_TO_CELLS { } [get_files -all -of_objects [get_fileset sim_1] {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sdk/test/Debug/test.elf}]
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sim_1] {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/ws1/test/Debug/test.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sim_1] {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/ws1/test/Debug/test.elf}]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mb_tb'...
Generating merged BMM file for the design top 'mb_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'mb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mb_tb_vlog.prj
xvhdl --incr --relax -prj mb_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 2d0932824623451892145fbe1243a482 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_13 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_1 -L lib_fifo_v1_0_10 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_17 -L axi_sg_v4_1_8 -L axi_cdma_v4_1_15 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_17 -L axi_uartlite_v2_0_19 -L blk_mem_gen_v8_4_1 -L mdm_v3_2_12 -L microblaze_v10_0_5 -L caph -L proc_sys_reset_v5_0_12 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L lmb_bram_if_cntlr_v4_0_14 -L lmb_v10_v3_0_9 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L axi_protocol_converter_v2_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_tb_behav xil_defaultlib.mb_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:264]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:274]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_wuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:280]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_arid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:288]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_aruser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_data [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_full [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:226]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:312]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:332]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:352]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:372]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6493.527 ; gain = 0.000 ; free physical = 11563 ; free virtual = 14628
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mb_tb_behav -key {Behavioral:sim_1:Functional:mb_tb} -tclbatch {mb_tb.tcl} -view {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg
source mb_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 227500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 232500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 237500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 242500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 247500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 252500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 257500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 262500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 267500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance mb_tb.dut.design_1_i.clk_wiz_0.inst.mmcm_adv_inst 
blk_mem_gen_v8_4_1 collision detected at time: 272500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 277500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 282500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 287500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 292500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 297500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 302500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 307500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 312500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 317500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 322500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 327500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 332500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 337500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 342500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 347500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 352500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 357500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 362500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 367500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 372500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 377500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 382500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 387500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 392500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 397500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 402500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 407500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 412500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 417500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 422500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 427500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 432500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 437500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 442500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 447500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 452500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 457500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 462500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 467500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 472500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 477500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 482500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 487500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 492500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 497500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 502500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 507500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 512500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 517500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 522500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 527500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 532500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 537500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 542500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 547500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 552500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 557500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 562500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 567500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mb_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 6501.512 ; gain = 7.984 ; free physical = 11524 ; free virtual = 14588
run 30 us
run: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:06 . Memory (MB): peak = 6501.512 ; gain = 0.000 ; free physical = 11503 ; free virtual = 14576
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
relaunch_sim
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mb_tb'...
Generating merged BMM file for the design top 'mb_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'mb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mb_tb_vlog.prj
xvhdl --incr --relax -prj mb_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 2d0932824623451892145fbe1243a482 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_13 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_1 -L lib_fifo_v1_0_10 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_17 -L axi_sg_v4_1_8 -L axi_cdma_v4_1_15 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_17 -L axi_uartlite_v2_0_19 -L blk_mem_gen_v8_4_1 -L mdm_v3_2_12 -L microblaze_v10_0_5 -L caph -L proc_sys_reset_v5_0_12 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L lmb_bram_if_cntlr_v4_0_14 -L lmb_v10_v3_0_9 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L axi_protocol_converter_v2_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_tb_behav xil_defaultlib.mb_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:264]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:274]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_wuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:280]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_arid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:288]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_aruser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_data [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_full [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:226]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:312]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:332]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:352]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:372]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6503.512 ; gain = 0.000 ; free physical = 11534 ; free virtual = 14599
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6503.512 ; gain = 0.000 ; free physical = 11534 ; free virtual = 14599
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 227500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 232500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 237500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 242500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 247500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 252500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 257500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 262500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 267500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance mb_tb.dut.design_1_i.clk_wiz_0.inst.mmcm_adv_inst 
blk_mem_gen_v8_4_1 collision detected at time: 272500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 277500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 282500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 287500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 292500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 297500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 302500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 307500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 312500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 317500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 322500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 327500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 332500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 337500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 342500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 347500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 352500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 357500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 362500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 367500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 372500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 377500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 382500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 387500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 392500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 397500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 402500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 407500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 412500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 417500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 422500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 427500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 432500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 437500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 442500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 447500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 452500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 457500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 462500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 467500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 472500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 477500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 482500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 487500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 492500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 497500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 502500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 507500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 512500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 517500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 522500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 527500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 532500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 537500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 542500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 547500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 552500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 557500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 562500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 567500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 6503.512 ; gain = 0.000 ; free physical = 11504 ; free virtual = 14569
run 30 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6503.512 ; gain = 0.000 ; free physical = 11482 ; free virtual = 14556
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
relaunch_sim
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mb_tb'...
Generating merged BMM file for the design top 'mb_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'mb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mb_tb_vlog.prj
xvhdl --incr --relax -prj mb_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6509.023 ; gain = 0.000 ; free physical = 11425 ; free virtual = 14501
Generating merged BMM file for the design top 'mb_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 2d0932824623451892145fbe1243a482 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_13 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_1 -L lib_fifo_v1_0_10 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_17 -L axi_sg_v4_1_8 -L axi_cdma_v4_1_15 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_17 -L axi_uartlite_v2_0_19 -L blk_mem_gen_v8_4_1 -L mdm_v3_2_12 -L microblaze_v10_0_5 -L caph -L proc_sys_reset_v5_0_12 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L lmb_bram_if_cntlr_v4_0_14 -L lmb_v10_v3_0_9 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L axi_protocol_converter_v2_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_tb_behav xil_defaultlib.mb_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:264]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_awuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:274]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_wuser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:280]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_arid [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:288]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s01_axi_aruser [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mm_accelerator_0_0/sim/design_1_mm_accelerator_0_0.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_data [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port count_full [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:226]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:312]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:332]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:352]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port address_a [/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mm_accelerator.v:372]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6509.023 ; gain = 0.000 ; free physical = 11424 ; free virtual = 14501
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6509.023 ; gain = 0.000 ; free physical = 11424 ; free virtual = 14501
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mb_tb.dut.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 227500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 232500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 237500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 242500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 247500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 252500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 257500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 262500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 267500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance mb_tb.dut.design_1_i.clk_wiz_0.inst.mmcm_adv_inst 
blk_mem_gen_v8_4_1 collision detected at time: 272500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 277500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 282500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 287500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 292500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 297500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 302500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 307500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 312500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 317500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 322500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 327500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 332500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 337500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 342500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 347500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 352500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 357500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 362500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 367500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 372500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 377500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 382500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 387500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 392500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 397500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 402500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 407500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 412500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 417500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 422500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 427500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 432500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 437500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 442500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 447500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 452500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 457500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 462500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 467500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 472500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 477500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 482500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 487500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 492500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 497500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 502500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 507500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 512500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 517500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 522500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 527500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 532500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 537500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 542500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 547500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 552500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 557500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 562500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 567500, Instance: mb_tb.dut.design_1_i.blk_mem_gen_1.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 6509.023 ; gain = 0.000 ; free physical = 11394 ; free virtual = 14470
run 30 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6509.023 ; gain = 0.000 ; free physical = 11368 ; free virtual = 14454
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
save_wave_config {/home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/mb_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 22 12:17:37 2021] Launched synth_1...
Run output will be captured here: /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.runs/synth_1/runme.log
[Mon Mar 22 12:17:37 2021] Launched impl_1...
Run output will be captured here: /home/sohrabi/Desktop/monitor_for_accelerators/monitor_accelerator/further_modification/clean_test2/mb/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 11:14:42 2021...
