0.6
2018.2
Jun 14 2018
20:41:02
F:/FPGA-Proje/full_adder/project_1.srcs/sim_1/new/faddertest.vhd,1547391125,vhdl,,,,faddertest,,,,,,,,
F:/FPGA-Proje/full_adder/project_1.srcs/sources_1/new/full_adder.vhd,1547391116,vhdl,,,,fulladder,,,,,,,,
F:/FPGA-Proje/full_adder/project_1.srcs/sources_1/new/halfadder.vhd,1547387661,vhdl,,,,halfadder,,,,,,,,
