{"vcs1":{"timestamp_begin":1684314019.264310429, "rt":1.30, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684314020.651646502, "rt":1.24, "ut":0.43, "st":0.19}}
{"link":{"timestamp_begin":1684314021.963790853, "rt":0.47, "ut":0.22, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684314018.611705467}
{"VCS_COMP_START_TIME": 1684314018.611705467}
{"VCS_COMP_END_TIME": 1684314024.014561557}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330620}}
{"stitch_vcselab": {"peak_mem": 211964}}
