{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509337434754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509337434754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 22:23:54 2017 " "Processing started: Sun Oct 29 22:23:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509337434754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509337434754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyboard1 -c keyboard1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off keyboard1 -c keyboard1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509337434754 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1509337435154 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ps2_to_ascii.sv(16) " "Verilog HDL Expression warning at ps2_to_ascii.sv(16): truncated literal to match 5 bits" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1509337435214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_to_ascii.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_to_ascii.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_to_ascii " "Found entity 1: ps2_to_ascii" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_lcd_interface_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_lcd_interface_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_lcd_interface_tb " "Found entity 1: ps2_lcd_interface_tb" {  } { { "ps2_lcd_interface_tb.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_lcd_interface_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rst rsT ps2_lcd_interface.sv(4) " "Verilog HDL Declaration information at ps2_lcd_interface.sv(4): object \"rst\" differs only in case from object \"rsT\" in the same scope" {  } { { "ps2_lcd_interface.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_lcd_interface.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1509337435234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_lcd_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_lcd_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_lcd_interface " "Found entity 1: ps2_lcd_interface" {  } { { "ps2_lcd_interface.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_lcd_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435234 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rom.sv " "Can't analyze file -- file rom.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1509337435244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2interface " "Found entity 1: ps2interface" {  } { { "ps2interface.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddebouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddebouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddebouncer " "Found entity 1: ddebouncer" {  } { { "ddebouncer.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ddebouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_tb " "Found entity 1: debouncer_tb" {  } { { "debouncer_tb.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/debouncer_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/Users/Elias g/projects/keyboard1/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bit4to7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bit4to7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit4To7Seg " "Found entity 1: bit4To7Seg" {  } { { "output_files/bit4To7Seg.v" "" { Text "C:/Users/Elias g/projects/keyboard1/output_files/bit4To7Seg.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2interface_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2interface_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2interface_tb " "Found entity 1: ps2interface_tb" {  } { { "ps2interface_tb.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2interface_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main2.sv 1 1 " "Found 1 design units, including 1 entities, in source file main2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main2 " "Found entity 1: main2" {  } { { "main2.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/main2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "en_done EN_DONE enabler.sv(10) " "Verilog HDL Declaration information at enabler.sv(10): object \"en_done\" differs only in case from object \"EN_DONE\" in the same scope" {  } { { "enabler.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/enabler.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1509337435334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabler.sv 1 1 " "Found 1 design units, including 1 entities, in source file enabler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enabler " "Found entity 1: enabler" {  } { { "enabler.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/enabler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabler_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file enabler_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enabler_tb " "Found entity 1: enabler_tb" {  } { { "enabler_tb.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/enabler_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE initializer.sv(10) " "Verilog HDL Declaration information at initializer.sv(10): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "initializer.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/initializer.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1509337435354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file initializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initializer " "Found entity 1: initializer" {  } { { "initializer.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/initializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initializer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file initializer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initializer_tb " "Found entity 1: initializer_tb" {  } { { "initializer_tb.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/initializer_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT init lcd_driver.sv(18) " "Verilog HDL Declaration information at lcd_driver.sv(18): object \"INIT\" differs only in case from object \"init\" in the same scope" {  } { { "lcd_driver.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/lcd_driver.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1509337435374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/lcd_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main3.sv 1 1 " "Found 1 design units, including 1 entities, in source file main3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main3 " "Found entity 1: main3" {  } { { "main3.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/main3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file main3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main3_tb " "Found entity 1: main3_tb" {  } { { "main3_tb.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/main3_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509337435394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509337435394 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_done lcd_driver.sv(31) " "Verilog HDL Implicit Net warning at lcd_driver.sv(31): created implicit net for \"en_done\"" {  } { { "lcd_driver.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/lcd_driver.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509337435394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main3 " "Elaborating entity \"main3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1509337435434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2interface ps2interface:ps2 " "Elaborating entity \"ps2interface\" for hierarchy \"ps2interface:ps2\"" {  } { { "main3.sv" "ps2" { Text "C:/Users/Elias g/projects/keyboard1/main3.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509337435434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_lcd_interface ps2_lcd_interface:interface0 " "Elaborating entity \"ps2_lcd_interface\" for hierarchy \"ps2_lcd_interface:interface0\"" {  } { { "main3.sv" "interface0" { Text "C:/Users/Elias g/projects/keyboard1/main3.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509337435434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_to_ascii ps2_lcd_interface:interface0\|ps2_to_ascii:ps2ascii " "Elaborating entity \"ps2_to_ascii\" for hierarchy \"ps2_lcd_interface:interface0\|ps2_to_ascii:ps2ascii\"" {  } { { "ps2_lcd_interface.sv" "ps2ascii" { Text "C:/Users/Elias g/projects/keyboard1/ps2_lcd_interface.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509337435444 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(108) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(108): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 108 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(109) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(109): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 109 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(110) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(110): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 110 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(111) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(111): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 111 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(112) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(112): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 112 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(113) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(113): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 113 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(114) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(114): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 114 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(115) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(115): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 115 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(116) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(116): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 116 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(117) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(117): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 117 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(118) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(118): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 118 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(119) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(119): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 119 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(120) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(120): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 120 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(121) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(121): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 121 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(122) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(122): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 122 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(123) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(123): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 123 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(124) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(124): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 124 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(125) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(125): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 125 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(126) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(126): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 126 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(127) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(127): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 127 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(128) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(128): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 128 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(129) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(129): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 129 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(130) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(130): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 130 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(131) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(131): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 131 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(132) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(132): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 132 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(133) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(133): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 133 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(134) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(134): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 134 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2_to_ascii.sv(138) " "Verilog HDL Case Statement warning at ps2_to_ascii.sv(138): case item expression covers a value already covered by a previous case item" {  } { { "ps2_to_ascii.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/ps2_to_ascii.sv" 138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1509337435444 "|main3|ps2_lcd_interface:interface0|ps2_to_ascii:ps2ascii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver ps2_lcd_interface:interface0\|lcd_driver:lcd_driver0 " "Elaborating entity \"lcd_driver\" for hierarchy \"ps2_lcd_interface:interface0\|lcd_driver:lcd_driver0\"" {  } { { "ps2_lcd_interface.sv" "lcd_driver0" { Text "C:/Users/Elias g/projects/keyboard1/ps2_lcd_interface.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509337435464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initializer ps2_lcd_interface:interface0\|lcd_driver:lcd_driver0\|initializer:initializer0 " "Elaborating entity \"initializer\" for hierarchy \"ps2_lcd_interface:interface0\|lcd_driver:lcd_driver0\|initializer:initializer0\"" {  } { { "lcd_driver.sv" "initializer0" { Text "C:/Users/Elias g/projects/keyboard1/lcd_driver.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509337435474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enabler ps2_lcd_interface:interface0\|lcd_driver:lcd_driver0\|initializer:initializer0\|enabler:enabler0 " "Elaborating entity \"enabler\" for hierarchy \"ps2_lcd_interface:interface0\|lcd_driver:lcd_driver0\|initializer:initializer0\|enabler:enabler0\"" {  } { { "initializer.sv" "enabler0" { Text "C:/Users/Elias g/projects/keyboard1/initializer.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509337435474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4To7Seg bit4To7Seg:D7Seg0 " "Elaborating entity \"bit4To7Seg\" for hierarchy \"bit4To7Seg:D7Seg0\"" {  } { { "main3.sv" "D7Seg0" { Text "C:/Users/Elias g/projects/keyboard1/main3.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509337435484 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEXD_3\[1\] GND " "Pin \"HEXD_3\[1\]\" is stuck at GND" {  } { { "main3.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/main3.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509337436293 "|main3|HEXD_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXD_3\[2\] GND " "Pin \"HEXD_3\[2\]\" is stuck at GND" {  } { { "main3.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/main3.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509337436293 "|main3|HEXD_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXD_3\[6\] VCC " "Pin \"HEXD_3\[6\]\" is stuck at VCC" {  } { { "main3.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/main3.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509337436293 "|main3|HEXD_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "main3.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/main3.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509337436293 "|main3|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1509337436293 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1509337436933 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elias g/projects/keyboard1/output_files/keyboard1.map.smsg " "Generated suppressed messages file C:/Users/Elias g/projects/keyboard1/output_files/keyboard1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1509337437003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1509337437123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509337437123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "405 " "Implemented 405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1509337437203 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1509337437203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "336 " "Implemented 336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1509337437203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1509337437203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509337437243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 22:23:57 2017 " "Processing ended: Sun Oct 29 22:23:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509337437243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509337437243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509337437243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509337437243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509337438383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509337438383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 22:23:58 2017 " "Processing started: Sun Oct 29 22:23:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509337438383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1509337438383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off keyboard1 -c keyboard1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off keyboard1 -c keyboard1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1509337438383 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1509337438463 ""}
{ "Info" "0" "" "Project  = keyboard1" {  } {  } 0 0 "Project  = keyboard1" 0 0 "Fitter" 0 0 1509337438463 ""}
{ "Info" "0" "" "Revision = keyboard1" {  } {  } 0 0 "Revision = keyboard1" 0 0 "Fitter" 0 0 1509337438463 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1509337438543 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "keyboard1 EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"keyboard1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509337438553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509337438593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509337438593 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509337438673 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1509337438683 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1509337439748 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Elias g/projects/keyboard1/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1509337439748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Elias g/projects/keyboard1/" { { 0 { 0 ""} 0 828 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1509337439748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Elias g/projects/keyboard1/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1509337439748 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1509337439748 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "keyboard1.sdc " "Synopsys Design Constraints File file not found: 'keyboard1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1509337440078 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1509337440078 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1509337440088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN E16 (CLK8, LVDSCLK4n, Input)) " "Automatically promoted node clk (placed in PIN E16 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1509337440108 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "main3.sv" "" { Text "C:/Users/Elias g/projects/keyboard1/main3.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Elias g/projects/keyboard1/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509337440108 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509337440238 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509337440238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509337440238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509337440238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509337440238 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1509337440238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1509337440238 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509337440238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509337440258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1509337440258 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509337440258 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509337440308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509337443168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509337443377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509337443377 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509337446191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509337446191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509337446281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y26 X11_Y38 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38" {  } { { "loc" "" { Generic "C:/Users/Elias g/projects/keyboard1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38"} 0 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1509337448721 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509337448721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509337449818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1509337449818 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509337449818 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.00 " "Total time spent on timing analysis during the Fitter is 1.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1509337449838 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509337449838 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r 0 " "Pin \"led_r\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[0\] 0 " "Pin \"led_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[1\] 0 " "Pin \"led_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[2\] 0 " "Pin \"led_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[3\] 0 " "Pin \"led_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[4\] 0 " "Pin \"led_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[5\] 0 " "Pin \"led_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[6\] 0 " "Pin \"led_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_g\[7\] 0 " "Pin \"led_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_r2 0 " "Pin \"led_r2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_7\[0\] 0 " "Pin \"HEXD_7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_7\[1\] 0 " "Pin \"HEXD_7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_7\[2\] 0 " "Pin \"HEXD_7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_7\[3\] 0 " "Pin \"HEXD_7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_7\[4\] 0 " "Pin \"HEXD_7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_7\[5\] 0 " "Pin \"HEXD_7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_7\[6\] 0 " "Pin \"HEXD_7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_6\[0\] 0 " "Pin \"HEXD_6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_6\[1\] 0 " "Pin \"HEXD_6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_6\[2\] 0 " "Pin \"HEXD_6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_6\[3\] 0 " "Pin \"HEXD_6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_6\[4\] 0 " "Pin \"HEXD_6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_6\[5\] 0 " "Pin \"HEXD_6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_6\[6\] 0 " "Pin \"HEXD_6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_5\[0\] 0 " "Pin \"HEXD_5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_5\[1\] 0 " "Pin \"HEXD_5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_5\[2\] 0 " "Pin \"HEXD_5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_5\[3\] 0 " "Pin \"HEXD_5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_5\[4\] 0 " "Pin \"HEXD_5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_5\[5\] 0 " "Pin \"HEXD_5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_5\[6\] 0 " "Pin \"HEXD_5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_4\[0\] 0 " "Pin \"HEXD_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_4\[1\] 0 " "Pin \"HEXD_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_4\[2\] 0 " "Pin \"HEXD_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_4\[3\] 0 " "Pin \"HEXD_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_4\[4\] 0 " "Pin \"HEXD_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_4\[5\] 0 " "Pin \"HEXD_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_4\[6\] 0 " "Pin \"HEXD_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_3\[0\] 0 " "Pin \"HEXD_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_3\[1\] 0 " "Pin \"HEXD_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_3\[2\] 0 " "Pin \"HEXD_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_3\[3\] 0 " "Pin \"HEXD_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_3\[4\] 0 " "Pin \"HEXD_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_3\[5\] 0 " "Pin \"HEXD_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_3\[6\] 0 " "Pin \"HEXD_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_2\[0\] 0 " "Pin \"HEXD_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_2\[1\] 0 " "Pin \"HEXD_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_2\[2\] 0 " "Pin \"HEXD_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_2\[3\] 0 " "Pin \"HEXD_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_2\[4\] 0 " "Pin \"HEXD_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_2\[5\] 0 " "Pin \"HEXD_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEXD_2\[6\] 0 " "Pin \"HEXD_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1509337449848 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1509337449848 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509337450078 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509337450098 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509337450408 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509337450988 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1509337451168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elias g/projects/keyboard1/output_files/keyboard1.fit.smsg " "Generated suppressed messages file C:/Users/Elias g/projects/keyboard1/output_files/keyboard1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1509337451318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509337451738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 22:24:11 2017 " "Processing ended: Sun Oct 29 22:24:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509337451738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509337451738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509337451738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509337451738 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1509337452769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509337452769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 22:24:12 2017 " "Processing started: Sun Oct 29 22:24:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509337452769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1509337452769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off keyboard1 -c keyboard1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off keyboard1 -c keyboard1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1509337452769 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1509337455677 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1509337455798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509337456781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 22:24:16 2017 " "Processing ended: Sun Oct 29 22:24:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509337456781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509337456781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509337456781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1509337456781 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1509337457440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1509337457971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509337457971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 22:24:17 2017 " "Processing started: Sun Oct 29 22:24:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509337457971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509337457971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta keyboard1 -c keyboard1 " "Command: quartus_sta keyboard1 -c keyboard1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509337457971 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1509337458050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1509337458330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1509337458400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1509337458400 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "keyboard1.sdc " "Synopsys Design Constraints File file not found: 'keyboard1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1509337458600 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1509337458600 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458600 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_clk ps2_clk " "create_clock -period 1.000 -name ps2_clk ps2_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458600 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458600 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1509337458610 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1509337458630 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1509337458660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.741 " "Worst-case setup slack is -4.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.741      -279.768 clk  " "   -4.741      -279.768 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101        -0.170 ps2_clk  " "   -0.101        -0.170 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509337458700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.298 " "Worst-case hold slack is -0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298        -0.298 ps2_clk  " "   -0.298        -0.298 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226         0.000 clk  " "    0.226         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509337458710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1509337458720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1509337458730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -139.380 clk  " "   -1.380      -139.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -12.222 ps2_clk  " "   -1.222       -12.222 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509337458740 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1509337458880 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1509337458880 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1509337458900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.862 " "Worst-case setup slack is -1.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.862       -67.299 clk  " "   -1.862       -67.299 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458         0.000 ps2_clk  " "    0.458         0.000 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509337458910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.224 " "Worst-case hold slack is -0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224        -0.224 clk  " "   -0.224        -0.224 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216         0.000 ps2_clk  " "    0.216         0.000 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509337458910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1509337458920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1509337458920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -139.380 clk  " "   -1.380      -139.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -12.222 ps2_clk  " "   -1.222       -12.222 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509337458930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509337458930 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1509337459001 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1509337459040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1509337459051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509337459190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 22:24:19 2017 " "Processing ended: Sun Oct 29 22:24:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509337459190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509337459190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509337459190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509337459190 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509337459854 ""}
