

================================================================
== Vivado HLS Report for 'image_filter_sqrtf1'
================================================================
* Date:           Thu Jun  4 17:29:34 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        image_filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.00|      3.39|        0.75|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   27|   27|   27|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     832|    657|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     56|
|Register         |        -|      -|      61|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     893|    714|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+-------+-----+-----+
    |                Instance                |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------+------------------------------------+---------+-------+-----+-----+
    |image_filter_fsqrt_32ns_32ns_32_28_U60  |image_filter_fsqrt_32ns_32ns_32_28  |        0|      0|  832|  657|
    +----------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                   |                                    |        0|      0|  832|  657|
    +----------------------------------------+------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_61  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  24|         29|    1|         29|
    |ap_return  |  32|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  56|         31|   33|         93|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  28|   0|   28|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ap_return_preg  |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  61|   0|   61|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | image_filter_sqrtf1 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | image_filter_sqrtf1 | return value |
|ap_start     |  in |    1| ap_ctrl_hs | image_filter_sqrtf1 | return value |
|ap_done      | out |    1| ap_ctrl_hs | image_filter_sqrtf1 | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | image_filter_sqrtf1 | return value |
|ap_idle      | out |    1| ap_ctrl_hs | image_filter_sqrtf1 | return value |
|ap_ready     | out |    1| ap_ctrl_hs | image_filter_sqrtf1 | return value |
|ap_return    | out |   32| ap_ctrl_hs | image_filter_sqrtf1 | return value |
|p_read       |  in |   32|   ap_none  |        p_read       |    scalar    |
+-------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 28
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
* FSM state operations: 

 <State 1>: 3.39ns
ST_1: p_read_2 [1/1] 0.00ns
:0  %p_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)

ST_1: tmp [28/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 2>: 3.39ns
ST_2: tmp [27/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 3>: 3.39ns
ST_3: tmp [26/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 4>: 3.39ns
ST_4: tmp [25/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 5>: 3.39ns
ST_5: tmp [24/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 6>: 3.39ns
ST_6: tmp [23/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 7>: 3.39ns
ST_7: tmp [22/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 8>: 3.39ns
ST_8: tmp [21/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 9>: 3.39ns
ST_9: tmp [20/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 10>: 3.39ns
ST_10: tmp [19/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 11>: 3.39ns
ST_11: tmp [18/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 12>: 3.39ns
ST_12: tmp [17/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 13>: 3.39ns
ST_13: tmp [16/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 14>: 3.39ns
ST_14: tmp [15/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 15>: 3.39ns
ST_15: tmp [14/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 16>: 3.39ns
ST_16: tmp [13/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 17>: 3.39ns
ST_17: tmp [12/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 18>: 3.39ns
ST_18: tmp [11/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 19>: 3.39ns
ST_19: tmp [10/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 20>: 3.39ns
ST_20: tmp [9/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 21>: 3.39ns
ST_21: tmp [8/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 22>: 3.39ns
ST_22: tmp [7/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 23>: 3.39ns
ST_23: tmp [6/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 24>: 3.39ns
ST_24: tmp [5/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 25>: 3.39ns
ST_25: tmp [4/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 26>: 3.39ns
ST_26: tmp [3/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 27>: 3.39ns
ST_27: tmp [2/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)


 <State 28>: 3.39ns
ST_28: tmp [1/28] 3.39ns
:1  %tmp = call float @llvm.sqrt.f32(float %p_read_2)

ST_28: stg_58 [1/1] 0.00ns
:2  ret float %tmp



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c292f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_2 (read ) [ 00111111111111111111111111111]
tmp      (fsqrt) [ 00000000000000000000000000000]
stg_58   (ret  ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1004" name="p_read_2_read_fu_6">
<pin_list>
<pin id="7" dir="0" index="0" bw="32" slack="0"/>
<pin id="8" dir="0" index="1" bw="32" slack="0"/>
<pin id="9" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="13" class="1004" name="grp_fu_13">
<pin_list>
<pin id="14" dir="0" index="0" bw="32" slack="0"/>
<pin id="15" dir="0" index="1" bw="32" slack="0"/>
<pin id="16" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="19" class="1005" name="p_read_2_reg_19">
<pin_list>
<pin id="20" dir="0" index="0" bw="32" slack="1"/>
<pin id="21" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="10"><net_src comp="2" pin="0"/><net_sink comp="6" pin=0"/></net>

<net id="11"><net_src comp="0" pin="0"/><net_sink comp="6" pin=1"/></net>

<net id="17"><net_src comp="4" pin="0"/><net_sink comp="13" pin=0"/></net>

<net id="18"><net_src comp="6" pin="2"/><net_sink comp="13" pin=1"/></net>

<net id="22"><net_src comp="6" pin="2"/><net_sink comp="19" pin=0"/></net>

<net id="23"><net_src comp="19" pin="1"/><net_sink comp="13" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		stg_58 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fsqrt  |      grp_fu_13     |    0    |   832   |   657   |
|----------|--------------------|---------|---------|---------|
|   read   | p_read_2_read_fu_6 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |   832   |   657   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|p_read_2_reg_19|   32   |
+---------------+--------+
|     Total     |   32   |
+---------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_13 |  p1  |   2  |  32  |   64   ||    32   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  1.571  ||    32   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   832  |   657  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   864  |   689  |
+-----------+--------+--------+--------+--------+
