<?xml version="1.0" encoding="ISO-8859-1" ?>
<opml version="1.0">
	<head>
		<title>VCS dump file for DVE debugging</title>
		<vcsVersion>G-2012.09_Full64</vcsVersion>
		<dateCreated>Tue Nov 12 09:06:26 2019</dateCreated>
	</head>
	<body>
		<!-- VCS compile options -->
		<vcsCompileOptions text="/share/instsww/synopsys/G-2012.09/amd64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -O -I/share/instsww/synopsys/G-2012.09/include  -Mldflags=  -Mout=bios_testbench.tb -Mamsrun= -Mvcsaceobjs= -Mobjects= /share/instsww/synopsys/G-2012.09/amd64/lib/libvirsim.so /share/instsww/synopsys/G-2012.09/amd64/lib/liberrorinf.so /share/instsww/synopsys/G-2012.09/amd64/lib/libsnpsmalloc.so  -Msaverestoreobj=/share/instsww/synopsys/G-2012.09/amd64/lib/vcs_save_restore_new.o -Mcrt0= -Mcrtn= -Mcsrc= -Msyslibs=-ldl -lm  -full64 -Xnotice -pp_used +vcsd +itf+/share/instsww/synopsys/G-2012.09/amd64/lib/vcsdp.tab -line +lint=all,noVCDE +v2k -timescale=1ns/10ps -Xcbug=0x1 +define+ABS_TOP=/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware -o bios_testbench.tb -top bios_testbench +cli+4 -debug=4 +memcbk -sverilog +vpi -gen_obj +incdir+/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/audio/tone_generator.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/button_parser.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/debouncer.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/edge_detector.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/fifo.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/synchronizer.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/uart.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/uart_receiver.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/uart_transmitter.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/memories/bios_mem.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/memories/dmem.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/memories/imem.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/Riscv151.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/alu.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/alu_sel.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/branch_comp.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/control.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/decode.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/dmem_rsel.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/dmem_wsel.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/execute.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/forward_sel.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/csr.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/imem_sel.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/imm_gen.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/load_extend.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/pc4_gen.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/pc_sel.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/reg_file.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/wb_sel.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/writeback.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/branch_pred.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/counter.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/z1top.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/sim_models/BUFG.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/sim_models/PLLE2_ADV.v /home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/sim_models/glbl.v bios_testbench.v "/>
		<!-- File list for the whole design -->
		<fileList>
			<file fid="0" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/uart.v" />
			<file fid="1" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/debouncer.v" />
			<file fid="2" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/memories/imem.v" />
			<file fid="3" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/uart_receiver.v" />
			<file fid="4" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/reg_file.v" />
			<file fid="5" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/branch_pred.v" />
			<file fid="6" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/Riscv151.v" />
			<file fid="7" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/fifo.v" />
			<file fid="8" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/counter.v" />
			<file fid="9" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/edge_detector.v" />
			<file fid="10" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/button_parser.v" />
			<file fid="11" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/alu_sel.v" />
			<file fid="12" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/synchronizer.v" />
			<file fid="13" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/imm_gen.v" />
			<file fid="14" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/control.v" />
			<file fid="15" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/alu.v" />
			<file fid="16" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/dmem_rsel.v" />
			<file fid="17" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/execute.v" />
			<file fid="18" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/decode.v" />
			<file fid="19" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/audio/tone_generator.v" />
			<file fid="21" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/pc_sel.v" />
			<file fid="22" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/sim_models/glbl.v" />
			<file fid="20" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/forward_sel.v" />
			<file fid="24" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/sim_models/PLLE2_ADV.v" />
			<file fid="23" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/branch_comp.v" />
			<file fid="25" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/load_extend.v" />
			<file fid="26" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/dmem_wsel.v" />
			<file fid="27" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/csr.v" />
			<file fid="28" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/Opcode.vh" />
			<file fid="29" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/imem_sel.v" />
			<file fid="30" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/pc4_gen.v" />
			<file fid="31" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/sim_models/BUFG.v" />
			<file fid="32" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/z1top.v" />
			<file fid="33" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/writeback.v" />
			<file fid="34" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/sim/bios_testbench.v" />
			<file fid="35" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/memories/dmem.v" />
			<file fid="36" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/memories/bios_mem.v" />
			<file fid="37" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/riscv_core/wb_sel.v" />
			<file fid="38" path="/home/cc/eecs151/fa19/class/eecs151-abl/Desktop/fa19_team14/hardware/src/io_circuits/uart_transmitter.v" />
		</fileList>
		<!-- Include file list for the whole design -->
		<includeFileList>
			<incfile fid="13" lineno="1" includeID="28" />
			<incfile fid="15" lineno="1" includeID="28" />
			<incfile fid="25" lineno="1" includeID="28" />
		</includeFileList>
		<!-- Encrypted codes list for the whole design -->
		<encryptedCodesList>
		</encryptedCodesList>
		<!-- Inactive codes list for the whole design -->
		<inactiveCodesList>
			<inactiveCodes fid="24" lineno="51:57 498:520 3441:3480" />
			<inactiveCodes fid="31" lineno="29:31 43:43 54:59" />
			<inactiveCodes fid="34" lineno="57:60" />
			<inactiveCodes fid="36" lineno="25:27" />
		</inactiveCodesList>
		<!-- Compile options UUM based -->
		<langKeywords>
			<svFiles fid="0-38" />
		</langKeywords>
		<!--  Case insensitive file list -->
		<caseInsensitiveFiles fid="" />
		<!-- Macro definition list for the whole design --> 
		<macroDefinitionList>
			<macro name="OPC_JAL_5" module="branch_pred" sourceID="5" lineno="19" defID="28" defLine="30" value="1"  vip="false"/>
			<macro name="OPC_BRANCH_5" module="branch_pred" sourceID="5" lineno="19" defID="28" defLine="32" value="2"  vip="false"/>
			<macro name="OPC_LUI_5" module="unnamed$$_0" sourceID="13" lineno="10" defID="28" defLine="28" value="3"  vip="false"/>
			<macro name="OPC_AUIPC_5" module="unnamed$$_0" sourceID="13" lineno="12" defID="28" defLine="29" value="4"  vip="false"/>
			<macro name="OPC_JAL_5" module="unnamed$$_0" sourceID="13" lineno="14" defID="28" defLine="30" value="1"  vip="false"/>
			<macro name="OPC_JALR_5" module="unnamed$$_0" sourceID="13" lineno="16" defID="28" defLine="31" value="5"  vip="false"/>
			<macro name="OPC_BRANCH_5" module="unnamed$$_0" sourceID="13" lineno="18" defID="28" defLine="32" value="2"  vip="false"/>
			<macro name="OPC_STORE_5" module="unnamed$$_0" sourceID="13" lineno="20" defID="28" defLine="33" value="6"  vip="false"/>
			<macro name="OPC_CSR_5" module="unnamed$$_0" sourceID="13" lineno="22" defID="28" defLine="37" value="7"  vip="false"/>
			<macro name="FNC_BEQ" module="unnamed$$_0" sourceID="14" lineno="39" defID="28" defLine="42" value="8"  vip="false"/>
			<macro name="FNC_BNE" module="unnamed$$_0" sourceID="14" lineno="41" defID="28" defLine="43" value="9"  vip="false"/>
			<macro name="FNC_BLT" module="unnamed$$_0" sourceID="14" lineno="43" defID="28" defLine="44" value="10"  vip="false"/>
			<macro name="FNC_BGE" module="unnamed$$_0" sourceID="14" lineno="45" defID="28" defLine="45" value="11"  vip="false"/>
			<macro name="FNC_BLTU" module="unnamed$$_0" sourceID="14" lineno="47" defID="28" defLine="46" value="12"  vip="false"/>
			<macro name="FNC_BGEU" module="unnamed$$_0" sourceID="14" lineno="49" defID="28" defLine="47" value="13"  vip="false"/>
			<macro name="OPC_JAL_5" module="control" sourceID="14" lineno="63" defID="28" defLine="30" value="1"  vip="false"/>
			<macro name="OPC_JALR_5" module="control" sourceID="14" lineno="63" defID="28" defLine="31" value="5"  vip="false"/>
			<macro name="OPC_BRANCH_5" module="control" sourceID="14" lineno="63" defID="28" defLine="32" value="2"  vip="false"/>
			<macro name="OPC_BRANCH_5" module="control" sourceID="14" lineno="68" defID="28" defLine="32" value="2"  vip="false"/>
			<macro name="OPC_BRANCH_5" module="control" sourceID="14" lineno="69" defID="28" defLine="32" value="2"  vip="false"/>
			<macro name="OPC_AUIPC_5" module="control" sourceID="14" lineno="77" defID="28" defLine="29" value="4"  vip="false"/>
			<macro name="OPC_JAL_5" module="control" sourceID="14" lineno="77" defID="28" defLine="30" value="1"  vip="false"/>
			<macro name="OPC_BRANCH_5" module="control" sourceID="14" lineno="77" defID="28" defLine="32" value="2"  vip="false"/>
			<macro name="OPC_ARI_RTYPE_5" module="control" sourceID="14" lineno="78" defID="28" defLine="35" value="14"  vip="false"/>
			<macro name="FNC_BLT" module="control" sourceID="14" lineno="80" defID="28" defLine="44" value="10"  vip="false"/>
			<macro name="FNC_BGE" module="control" sourceID="14" lineno="80" defID="28" defLine="45" value="11"  vip="false"/>
			<macro name="OPC_CSR_5" module="control" sourceID="14" lineno="82" defID="28" defLine="37" value="7"  vip="false"/>
			<macro name="OPC_STORE_5" module="control" sourceID="14" lineno="85" defID="28" defLine="33" value="6"  vip="false"/>
			<macro name="OPC_LOAD_5" module="control" sourceID="14" lineno="87" defID="28" defLine="34" value="15"  vip="false"/>
			<macro name="OPC_JAL_5" module="unnamed$$_2" sourceID="14" lineno="94" defID="28" defLine="30" value="1"  vip="false"/>
			<macro name="OPC_JALR_5" module="unnamed$$_2" sourceID="14" lineno="96" defID="28" defLine="31" value="5"  vip="false"/>
			<macro name="OPC_LOAD_5" module="unnamed$$_2" sourceID="14" lineno="98" defID="28" defLine="34" value="15"  vip="false"/>
			<macro name="OPC_JAL_5" module="control" sourceID="14" lineno="105" defID="28" defLine="30" value="1"  vip="false"/>
			<macro name="OPC_JALR_5" module="control" sourceID="14" lineno="105" defID="28" defLine="31" value="5"  vip="false"/>
			<macro name="OPC_LOAD_5" module="control" sourceID="14" lineno="105" defID="28" defLine="34" value="15"  vip="false"/>
			<macro name="OPC_LUI_5" module="control" sourceID="14" lineno="105" defID="28" defLine="28" value="3"  vip="false"/>
			<macro name="OPC_AUIPC_5" module="control" sourceID="14" lineno="105" defID="28" defLine="29" value="4"  vip="false"/>
			<macro name="OPC_ARI_RTYPE_5" module="control" sourceID="14" lineno="105" defID="28" defLine="35" value="14"  vip="false"/>
			<macro name="OPC_ARI_ITYPE_5" module="control" sourceID="14" lineno="105" defID="28" defLine="36" value="16"  vip="false"/>
			<macro name="OPC_ARI_RTYPE_5" module="unnamed$$_0" sourceID="15" lineno="13" defID="28" defLine="35" value="14"  vip="false"/>
			<macro name="OPC_ARI_ITYPE_5" module="unnamed$$_0" sourceID="15" lineno="13" defID="28" defLine="36" value="16"  vip="false"/>
			<macro name="FNC_ADD_SUB" module="unnamed$$_0" sourceID="15" lineno="15" defID="28" defLine="60" value="8"  vip="false"/>
			<macro name="OPC_ARI_RTYPE_5" module="unnamed$$_0" sourceID="15" lineno="16" defID="28" defLine="35" value="14"  vip="false"/>
			<macro name="FNC2_ADD" module="unnamed$$_0" sourceID="15" lineno="16" defID="28" defLine="72" value="17"  vip="false"/>
			<macro name="FNC_SLL" module="unnamed$$_0" sourceID="15" lineno="20" defID="28" defLine="61" value="9"  vip="false"/>
			<macro name="FNC_SLT" module="unnamed$$_0" sourceID="15" lineno="22" defID="28" defLine="62" value="18"  vip="false"/>
			<macro name="FNC_SLTU" module="unnamed$$_0" sourceID="15" lineno="24" defID="28" defLine="63" value="19"  vip="false"/>
			<macro name="FNC_XOR" module="unnamed$$_0" sourceID="15" lineno="26" defID="28" defLine="64" value="10"  vip="false"/>
			<macro name="FNC_OR" module="unnamed$$_0" sourceID="15" lineno="28" defID="28" defLine="65" value="12"  vip="false"/>
			<macro name="FNC_AND" module="unnamed$$_0" sourceID="15" lineno="30" defID="28" defLine="66" value="13"  vip="false"/>
			<macro name="FNC_SRL_SRA" module="unnamed$$_0" sourceID="15" lineno="32" defID="28" defLine="67" value="11"  vip="false"/>
			<macro name="FNC2_SRL" module="unnamed$$_0" sourceID="15" lineno="33" defID="28" defLine="74" value="17"  vip="false"/>
			<macro name="OPC_LUI_5" module="unnamed$$_0" sourceID="15" lineno="40" defID="28" defLine="28" value="3"  vip="false"/>
			<macro name="FNC_LB" module="unnamed$$_0" sourceID="25" lineno="12" defID="28" defLine="50" value="8"  vip="false"/>
			<macro name="FNC_LH" module="unnamed$$_0" sourceID="25" lineno="23" defID="28" defLine="51" value="9"  vip="false"/>
			<macro name="FNC_LBU" module="unnamed$$_0" sourceID="25" lineno="30" defID="28" defLine="53" value="10"  vip="false"/>
			<macro name="FNC_LHU" module="unnamed$$_0" sourceID="25" lineno="41" defID="28" defLine="54" value="11"  vip="false"/>
			<macro name="OPC_STORE_5" module="unnamed$$_0" sourceID="26" lineno="18" defID="28" defLine="33" value="6"  vip="false"/>
			<macro name="FNC_SB" module="unnamed$$_0" sourceID="26" lineno="20" defID="28" defLine="55" value="8"  vip="false"/>
			<macro name="FNC_SH" module="unnamed$$_0" sourceID="26" lineno="39" defID="28" defLine="56" value="9"  vip="false"/>
			<macro name="FNC_SW" module="unnamed$$_0" sourceID="26" lineno="50" defID="28" defLine="57" value="18"  vip="false"/>
		</macroDefinitionList>
		<!-- Macro value list for the whole design --> 
		<macroValueList>
			<mv i="7" n="5&apos;b11100" />
			<mv i="15" n="5&apos;b00000" />
			<mv i="10" n="3&apos;b100" />
			<mv i="11" n="3&apos;b101" />
			<mv i="6" n="5&apos;b01000" />
			<mv i="12" n="3&apos;b110" />
			<mv i="2" n="5&apos;b11000" />
			<mv i="8" n="3&apos;b000" />
			<mv i="13" n="3&apos;b111" />
			<mv i="5" n="5&apos;b11001" />
			<mv i="9" n="3&apos;b001" />
			<mv i="18" n="3&apos;b010" />
			<mv i="1" n="5&apos;b11011" />
			<mv i="19" n="3&apos;b011" />
			<mv i="16" n="5&apos;b00100" />
			<mv i="4" n="5&apos;b00101" />
			<mv i="14" n="5&apos;b01100" />
			<mv i="3" n="5&apos;b01101" />
			<mv i="17" n="1&apos;b0" />
		</macroValueList>
	</body>
</opml>
