#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Oct  7 02:45:51 2024
# Process ID: 38204
# Current directory: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.runs/group_0_inst_0_param_file_0_0_synth_1
# Command line: vivado.exe -log group_0_inst_0_param_file_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source group_0_inst_0_param_file_0_0.tcl
# Log file: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.runs/group_0_inst_0_param_file_0_0_synth_1/group_0_inst_0_param_file_0_0.vds
# Journal file: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.runs/group_0_inst_0_param_file_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source group_0_inst_0_param_file_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/tyqca/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Matt/Documents/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.cache/ip 
Command: synth_design -top group_0_inst_0_param_file_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 90908
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'group_0_inst_0_param_file_0_0' [c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/bd/group_0_inst_0/ip/group_0_inst_0_param_file_0_0/synth/group_0_inst_0_param_file_0_0.vhd:70]
INFO: [Synth 8-3491] module 'param_file' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/param_file.vhd:34' bound to instance 'U0' of component 'param_file' [c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/bd/group_0_inst_0/ip/group_0_inst_0_param_file_0_0/synth/group_0_inst_0_param_file_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'param_file' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/param_file.vhd:48]
INFO: [Synth 8-3491] module 'range_mapper' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/ranger_mapper.vhd:25' bound to instance 'wav_map' of component 'range_mapper' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/param_file.vhd:98]
INFO: [Synth 8-638] synthesizing module 'range_mapper' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/ranger_mapper.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'range_mapper' (1#1) [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/ranger_mapper.vhd:36]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pl_reg' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:5' bound to instance 'wavetype_reg' of component 'pl_reg' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/param_file.vhd:104]
INFO: [Synth 8-638] synthesizing module 'pl_reg' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:16]
INFO: [Synth 8-3491] module 'd_ff' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:5' bound to instance 'DFF' of component 'd_ff' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:33]
INFO: [Synth 8-638] synthesizing module 'd_ff' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'd_ff' (2#1) [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:17]
INFO: [Synth 8-3491] module 'd_ff' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:5' bound to instance 'DFF' of component 'd_ff' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'pl_reg' (3#1) [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:16]
INFO: [Synth 8-3491] module 'adsr_config' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/adsr_config.vhd:24' bound to instance 'adsr_config_inst' of component 'adsr_config' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/param_file.vhd:119]
INFO: [Synth 8-638] synthesizing module 'adsr_config' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/adsr_config.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/adsr_config.vhd:52]
INFO: [Synth 8-3491] module 'pl_reg' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:5' bound to instance 'reg_attack' of component 'pl_reg' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/adsr_config.vhd:73]
INFO: [Synth 8-638] synthesizing module 'pl_reg__parameterized1' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:16]
INFO: [Synth 8-3491] module 'd_ff' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:5' bound to instance 'DFF' of component 'd_ff' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:33]
INFO: [Synth 8-3491] module 'd_ff' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:5' bound to instance 'DFF' of component 'd_ff' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:33]
INFO: [Synth 8-3491] module 'd_ff' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:5' bound to instance 'DFF' of component 'd_ff' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:33]
INFO: [Synth 8-3491] module 'd_ff' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:5' bound to instance 'DFF' of component 'd_ff' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:33]
INFO: [Synth 8-3491] module 'd_ff' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:5' bound to instance 'DFF' of component 'd_ff' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:33]
INFO: [Synth 8-3491] module 'd_ff' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:5' bound to instance 'DFF' of component 'd_ff' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:33]
INFO: [Synth 8-3491] module 'd_ff' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:5' bound to instance 'DFF' of component 'd_ff' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:33]
INFO: [Synth 8-3491] module 'd_ff' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/dflipflop.vhd:5' bound to instance 'DFF' of component 'd_ff' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'pl_reg__parameterized1' (3#1) [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:16]
INFO: [Synth 8-3491] module 'pl_reg' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:5' bound to instance 'reg_decay' of component 'pl_reg' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/adsr_config.vhd:81]
INFO: [Synth 8-3491] module 'pl_reg' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:5' bound to instance 'reg_sustain' of component 'pl_reg' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/adsr_config.vhd:89]
INFO: [Synth 8-3491] module 'pl_reg' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/imports/new/n_parallel_register.vhd:5' bound to instance 'reg_rel' of component 'pl_reg' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/adsr_config.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'adsr_config' (4#1) [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/adsr_config.vhd:34]
INFO: [Synth 8-3491] module 'adsr_config' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/adsr_config.vhd:24' bound to instance 'adsr_config_inst' of component 'adsr_config' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/param_file.vhd:119]
INFO: [Synth 8-3491] module 'adsr_config' declared at 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/adsr_config.vhd:24' bound to instance 'adsr_config_inst' of component 'adsr_config' [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/param_file.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'param_file' (5#1) [C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.srcs/sources_1/imports/sources_1/new/param_file.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'group_0_inst_0_param_file_0_0' (6#1) [c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/bd/group_0_inst_0/ip/group_0_inst_0_param_file_0_0/synth/group_0_inst_0_param_file_0_0.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1156.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1156.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 99    
+---Muxes : 
	   4 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT3 |    12|
|3     |LUT5 |     1|
|4     |LUT6 |     3|
|5     |FDCE |    98|
|6     |FDRE |   112|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.711 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1156.711 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.711 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1156.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e50778bb
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1159.148 ; gain = 2.438
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.runs/group_0_inst_0_param_file_0_0_synth_1/group_0_inst_0_param_file_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP group_0_inst_0_param_file_0_0, cache-ID = 7db60fa269b2577e
INFO: [Coretcl 2-1174] Renamed 115 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface/MIDI_Interface.runs/group_0_inst_0_param_file_0_0_synth_1/group_0_inst_0_param_file_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file group_0_inst_0_param_file_0_0_utilization_synth.rpt -pb group_0_inst_0_param_file_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 02:46:11 2024...
