

================================================================
== Vitis HLS Report for 'xf_cv_subtract'
================================================================
* Date:           Sun Jul 21 20:36:56 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  4147216|  4147216|  41.472 ms|  41.472 ms|  4147217|  4147217|  dataflow|
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                      |                                     |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |               Instance               |                Module               |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +--------------------------------------+-------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |entry_proc1_U0                        |entry_proc1                          |        0|        0|       0 ns|       0 ns|        0|        0|       no|
        |Array2xfMat_32_16_1920_1080_1_2_U0    |Array2xfMat_32_16_1920_1080_1_2_s    |  4147216|  4147216|  41.472 ms|  41.472 ms|  4147216|  4147216|       no|
        |Array2xfMat_32_16_1920_1080_1_2_1_U0  |Array2xfMat_32_16_1920_1080_1_2_1    |  4147216|  4147216|  41.472 ms|  41.472 ms|  4147216|  4147216|       no|
        |subtract_0_16_1920_1080_1_2_2_2_U0    |subtract_0_16_1920_1080_1_2_2_2_s    |  2083201|  2083201|  20.832 ms|  20.832 ms|  2083201|  2083201|       no|
        |xfMat2Array_32_16_1920_1080_1_2_1_U0  |xfMat2Array_32_16_1920_1080_1_2_1_s  |  2073607|  2073607|  20.736 ms|  20.736 ms|  2073607|  2073607|       no|
        +--------------------------------------+-------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|     396|    272|    -|
|Instance         |        6|    -|    4318|   8183|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    0|    4717|   8498|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       4|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |               Instance               |                Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |Array2xfMat_32_16_1920_1080_1_2_1_U0  |Array2xfMat_32_16_1920_1080_1_2_1    |        0|   0|  717|  2109|    0|
    |Array2xfMat_32_16_1920_1080_1_2_U0    |Array2xfMat_32_16_1920_1080_1_2_s    |        0|   0|  718|  2118|    0|
    |control_s_axi_U                       |control_s_axi                        |        0|   0|  246|   424|    0|
    |entry_proc1_U0                        |entry_proc1                          |        0|   0|    3|    29|    0|
    |gmem0_m_axi_U                         |gmem0_m_axi                          |        2|   0|  671|   657|    0|
    |gmem1_m_axi_U                         |gmem1_m_axi                          |        2|   0|  671|   657|    0|
    |gmem2_m_axi_U                         |gmem2_m_axi                          |        2|   0|  665|   646|    0|
    |subtract_0_16_1920_1080_1_2_2_2_U0    |subtract_0_16_1920_1080_1_2_2_2_s    |        0|   0|   56|   250|    0|
    |xfMat2Array_32_16_1920_1080_1_2_1_U0  |xfMat2Array_32_16_1920_1080_1_2_1_s  |        0|   0|  571|  1293|    0|
    +--------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |Total                                 |                                     |        6|   0| 4318|  8183|    0|
    +--------------------------------------+-------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+-----+------+-----+---------+
    |imgInput1_data_U  |        0|  99|   0|    -|     2|   24|       48|
    |imgInput2_data_U  |        0|  99|   0|    -|     2|   24|       48|
    |imgOutput_data_U  |        0|  99|   0|    -|     2|   24|       48|
    |img_out_c_U       |        0|  99|   0|    -|     4|   64|      256|
    +------------------+---------+----+----+-----+------+-----+---------+
    |Total             |        0| 396|   0|    0|    10|  136|      400|
    +------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Array2xfMat_32_16_1920_1080_1_2_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Array2xfMat_32_16_1920_1080_1_2_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                          |       and|   0|  0|   2|           1|           1|
    |entry_proc1_U0_ap_start                                |       and|   0|  0|   2|           1|           1|
    |ap_sync_Array2xfMat_32_16_1920_1080_1_2_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Array2xfMat_32_16_1920_1080_1_2_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc1_U0_ap_ready                        |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|  16|           8|           8|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                           | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Array2xfMat_32_16_1920_1080_1_2_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Array2xfMat_32_16_1920_1080_1_2_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc1_U0_ap_ready                        |   9|          2|    1|          2|
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                      |  27|          6|    3|          6|
    +-----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Array2xfMat_32_16_1920_1080_1_2_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Array2xfMat_32_16_1920_1080_1_2_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc1_U0_ap_ready                        |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |  3|   0|    3|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  xf_cv_subtract|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  xf_cv_subtract|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  xf_cv_subtract|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|           gmem2|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.63>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%img_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_out" [xf_cv_subtract.cpp:37]   --->   Operation 8 'read' 'img_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%img_in2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_in2" [xf_cv_subtract.cpp:37]   --->   Operation 9 'read' 'img_in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%img_in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_in1" [xf_cv_subtract.cpp:37]   --->   Operation 10 'read' 'img_in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%img_out_c = alloca i64 1" [xf_cv_subtract.cpp:37]   --->   Operation 11 'alloca' 'img_out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%imgInput1_data = alloca i64 1" [xf_cv_subtract.cpp:32]   --->   Operation 12 'alloca' 'imgInput1_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%imgInput2_data = alloca i64 1" [xf_cv_subtract.cpp:33]   --->   Operation 13 'alloca' 'imgInput2_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imgOutput_data = alloca i64 1" [xf_cv_subtract.cpp:34]   --->   Operation 14 'alloca' 'imgOutput_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%call_ln37 = call void @entry_proc1, i64 %img_out_read, i64 %img_out_c" [xf_cv_subtract.cpp:37]   --->   Operation 15 'call' 'call_ln37' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 16 [2/2] (7.30ns)   --->   "%call_ln39 = call void @Array2xfMat<32, 16, 1920, 1080, 1, 2>, i32 %gmem0, i64 %img_in1_read, i24 %imgInput1_data" [xf_cv_subtract.cpp:39]   --->   Operation 16 'call' 'call_ln39' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [2/2] (7.30ns)   --->   "%call_ln40 = call void @Array2xfMat<32, 16, 1920, 1080, 1, 2>.1, i32 %gmem1, i64 %img_in2_read, i24 %imgInput2_data" [xf_cv_subtract.cpp:40]   --->   Operation 17 'call' 'call_ln40' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln39 = call void @Array2xfMat<32, 16, 1920, 1080, 1, 2>, i32 %gmem0, i64 %img_in1_read, i24 %imgInput1_data" [xf_cv_subtract.cpp:39]   --->   Operation 18 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln40 = call void @Array2xfMat<32, 16, 1920, 1080, 1, 2>.1, i32 %gmem1, i64 %img_in2_read, i24 %imgInput2_data" [xf_cv_subtract.cpp:40]   --->   Operation 19 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln42 = call void @subtract<0, 16, 1920, 1080, 1, 2, 2, 2>, i24 %imgInput1_data, i24 %imgInput2_data, i24 %imgOutput_data" [xf_cv_subtract.cpp:42]   --->   Operation 20 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.63>
ST_5 : Operation 21 [1/2] (1.63ns)   --->   "%call_ln42 = call void @subtract<0, 16, 1920, 1080, 1, 2, 2, 2>, i24 %imgInput1_data, i24 %imgInput2_data, i24 %imgOutput_data" [xf_cv_subtract.cpp:42]   --->   Operation 21 'call' 'call_ln42' <Predicate = true> <Delay = 1.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln44 = call void @xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>, i24 %imgOutput_data, i32 %gmem2, i64 %img_out_c" [xf_cv_subtract.cpp:44]   --->   Operation 22 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @img_out_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %img_out_c, i64 %img_out_c" [xf_cv_subtract.cpp:37]   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln37 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [xf_cv_subtract.cpp:37]   --->   Operation 24 'specinterface' 'specinterface_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln37 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_10" [xf_cv_subtract.cpp:37]   --->   Operation 25 'specdataflowpipeline' 'specdataflowpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [xf_cv_subtract.cpp:21]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 1555200, void @empty_11, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 1555200, void @empty_13, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 1555200, void @empty_14, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_in1, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_16, void @empty_17, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_in1, void @empty, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_in2, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_16, void @empty_0, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_in2, void @empty, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_16, void @empty_1, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_16, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput1_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %imgInput1_data, i24 %imgInput1_data"   --->   Operation 40 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput1_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput2_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %imgInput2_data, i24 %imgInput2_data"   --->   Operation 42 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput2_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %imgOutput_data, i24 %imgOutput_data"   --->   Operation 44 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln44 = call void @xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>, i24 %imgOutput_data, i32 %gmem2, i64 %img_out_c" [xf_cv_subtract.cpp:44]   --->   Operation 46 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [xf_cv_subtract.cpp:46]   --->   Operation 47 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img_in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_out_read              (read                ) [ 00000000]
img_in2_read              (read                ) [ 00110000]
img_in1_read              (read                ) [ 00110000]
img_out_c                 (alloca              ) [ 01111111]
imgInput1_data            (alloca              ) [ 00111111]
imgInput2_data            (alloca              ) [ 00111111]
imgOutput_data            (alloca              ) [ 00111111]
call_ln37                 (call                ) [ 00000000]
call_ln39                 (call                ) [ 00000000]
call_ln40                 (call                ) [ 00000000]
call_ln42                 (call                ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln37        (specinterface       ) [ 00000000]
specdataflowpipeline_ln37 (specdataflowpipeline) [ 00000000]
spectopmodule_ln21        (spectopmodule       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_34                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_35                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_36                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
call_ln44                 (call                ) [ 00000000]
ret_ln46                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_in1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_in2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2xfMat<32, 16, 1920, 1080, 1, 2>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2xfMat<32, 16, 1920, 1080, 1, 2>.1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subtract<0, 16, 1920, 1080, 1, 2, 2, 2>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_c_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput2_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="img_out_c_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_out_c/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="imgInput1_data_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput1_data/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="imgInput2_data_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput2_data/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="imgOutput_data_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput_data/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="img_out_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_out_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="img_in2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="img_in1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="call_ln37_entry_proc1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_Array2xfMat_32_16_1920_1080_1_2_s_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="64" slack="1"/>
<pin id="137" dir="0" index="3" bw="24" slack="1"/>
<pin id="138" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_Array2xfMat_32_16_1920_1080_1_2_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="64" slack="1"/>
<pin id="145" dir="0" index="3" bw="24" slack="1"/>
<pin id="146" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_subtract_0_16_1920_1080_1_2_2_2_s_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="3"/>
<pin id="152" dir="0" index="2" bw="24" slack="3"/>
<pin id="153" dir="0" index="3" bw="24" slack="3"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_xfMat2Array_32_16_1920_1080_1_2_1_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="5"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="0" index="3" bw="64" slack="5"/>
<pin id="161" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/6 "/>
</bind>
</comp>

<comp id="164" class="1005" name="img_in2_read_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="img_in2_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="img_in1_read_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="img_in1_read "/>
</bind>
</comp>

<comp id="174" class="1005" name="img_out_c_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="img_out_c "/>
</bind>
</comp>

<comp id="180" class="1005" name="imgInput1_data_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="1"/>
<pin id="182" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="imgInput1_data "/>
</bind>
</comp>

<comp id="186" class="1005" name="imgInput2_data_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="1"/>
<pin id="188" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="imgInput2_data "/>
</bind>
</comp>

<comp id="192" class="1005" name="imgOutput_data_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="24" slack="3"/>
<pin id="194" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="imgOutput_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="108" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="114" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="172"><net_src comp="120" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="177"><net_src comp="92" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="183"><net_src comp="96" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="133" pin=3"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="189"><net_src comp="100" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="141" pin=3"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="195"><net_src comp="104" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="149" pin=3"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="156" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {6 7 }
 - Input state : 
	Port: xf_cv_subtract : gmem0 | {2 3 }
	Port: xf_cv_subtract : gmem1 | {2 3 }
	Port: xf_cv_subtract : img_in1 | {1 }
	Port: xf_cv_subtract : img_in2 | {1 }
	Port: xf_cv_subtract : img_out | {1 }
  - Chain level:
	State 1
		call_ln37 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|          |          call_ln37_entry_proc1_fu_126          |    0    |    0    |    0    |
|          |  grp_Array2xfMat_32_16_1920_1080_1_2_s_fu_133  |  4.764  |   901   |   1192  |
|   call   |  grp_Array2xfMat_32_16_1920_1080_1_2_1_fu_141  |  4.764  |   901   |   1192  |
|          |  grp_subtract_0_16_1920_1080_1_2_2_2_s_fu_149  |    0    |    47   |   117   |
|          | grp_xfMat2Array_32_16_1920_1080_1_2_1_s_fu_156 |  4.764  |   572   |   476   |
|----------|------------------------------------------------|---------|---------|---------|
|          |            img_out_read_read_fu_108            |    0    |    0    |    0    |
|   read   |            img_in2_read_read_fu_114            |    0    |    0    |    0    |
|          |            img_in1_read_read_fu_120            |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |  14.292 |   2421  |   2977  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|imgInput1_data_reg_180|   24   |
|imgInput2_data_reg_186|   24   |
|imgOutput_data_reg_192|   24   |
| img_in1_read_reg_169 |   64   |
| img_in2_read_reg_164 |   64   |
|   img_out_c_reg_174  |   64   |
+----------------------+--------+
|         Total        |   264  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   14   |  2421  |  2977  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   264  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |  2685  |  2977  |
+-----------+--------+--------+--------+
