Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 5b856135895048fbadeafbacf47dbe5a --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_7 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_gate_bit_v12_0_3 -L xbip_counter_v3_0_3 -L c_counter_binary_v12_0_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_10.c_counter_binary_v12_0_10_viv_co...
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package xbip_counter_v3_0_3.xbip_counter_v3_0_3_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_3.xbip_counter_v3_0_3_pkg
Compiling package c_counter_binary_v12_0_10.c_counter_binary_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.top_xlconstant_1_1
Compiling module xil_defaultlib.xup_4_to_1_mux_vector
Compiling module xil_defaultlib.top_xup_4_to_1_mux_vector_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.full_adder_1_bit_xup_inv_0_0
Compiling module xil_defaultlib.xup_nand2
Compiling module xil_defaultlib.full_adder_1_bit_xup_nand2_0_0
Compiling module xil_defaultlib.full_adder_1_bit_xup_nand2_1_0
Compiling module xil_defaultlib.full_adder_1_bit_xup_nand2_2_0
Compiling module xil_defaultlib.xup_xnor2
Compiling module xil_defaultlib.full_adder_1_bit_xup_xnor2_0_0
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.full_adder_1_bit_xup_xor2_0_0
Compiling module xil_defaultlib.full_adder_1_bit
Compiling module xil_defaultlib.full_adder_4_bit_full_adder_1_bi...
Compiling module xil_defaultlib.full_adder_4_bit_full_adder_1_bi...
Compiling module xil_defaultlib.full_adder_4_bit_full_adder_1_bi...
Compiling module xil_defaultlib.full_adder_4_bit_full_adder_1_bi...
Compiling module xil_defaultlib.full_adder_4_bit
Compiling module xil_defaultlib.complement_full_adder_4_bit_0_0
Compiling module xil_defaultlib.complement_xlconstant_1_0
Compiling module xil_defaultlib.complement_xup_xor2_0_0
Compiling module xil_defaultlib.complement_xup_xor2_1_0
Compiling module xil_defaultlib.complement_xup_xor2_2_0
Compiling module xil_defaultlib.complement_xup_xor2_3_0
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.calculator_complement_0_0
Compiling module xil_defaultlib.calculator_complement_1_0
Compiling module xil_defaultlib.calculator_complement_2_0
Compiling module xil_defaultlib.calculator_full_adder_4_bit_0_0
Compiling module xil_defaultlib.calculator_xlconstant_0_0
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.top_calculator_0_0
Compiling module xil_defaultlib.xup_clk_divider(SIZE=400000)
Compiling module xil_defaultlib.top_xup_clk_divider_0_0
Compiling module xil_defaultlib.xlconcat(dout_width=4,NUM_PORTS=...
Compiling module xil_defaultlib.top_xlconcat_2_0
Compiling module xil_defaultlib.top_xlconcat_0_1
Compiling module xil_defaultlib.top_xlconcat_0_0
Compiling module xil_defaultlib.top_xlconcat_1_0
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=2,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_10.c_counter_binary_v12_0_10_legacy [\c_counter_binary_v12_0_10_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_10.c_counter_binary_v12_0_10_viv [\c_counter_binary_v12_0_10_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_10.c_counter_binary_v12_0_10 [\c_counter_binary_v12_0_10(c_xde...]
Compiling architecture top_c_counter_binary_0_0_arch of entity xil_defaultlib.top_c_counter_binary_0_0 [top_c_counter_binary_0_0_default]
Compiling module xil_defaultlib.xlslice(DIN_WIDTH=2,DIN_FROM=0,D...
Compiling module xil_defaultlib.two_four_decoder_xlslice_0_0
Compiling module xil_defaultlib.xlslice(DIN_WIDTH=2,DIN_FROM=1,D...
Compiling module xil_defaultlib.two_four_decoder_xlslice_1_0
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.two_four_decoder_xup_and2_0_0
Compiling module xil_defaultlib.two_four_decoder_xup_and2_1_0
Compiling module xil_defaultlib.two_four_decoder_xup_and2_0_1
Compiling module xil_defaultlib.two_four_decoder_xup_and2_0_2
Compiling module xil_defaultlib.two_four_decoder_xup_inv_0_0
Compiling module xil_defaultlib.two_four_decoder_xup_inv_1_0
Compiling module xil_defaultlib.two_four_decoder
Compiling module xil_defaultlib.top_two_four_decoder_0_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_ver
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
