// Seed: 1123368903
module module_0 ();
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input tri id_2,
    input wire id_3,
    input tri id_4,
    output tri id_5,
    input wand id_6,
    input wire id_7,
    input uwire id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11,
    input tri1 id_12,
    input supply1 id_13
);
  logic [7:0] id_15;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_15[1] = id_12;
  nor primCall (
      id_0, id_1, id_10, id_11, id_12, id_13, id_15, id_2, id_3, id_4, id_6, id_7, id_8, id_9
  );
endmodule
