JX1 Pin	MicroZed Net Name	Zynq Pin	Zynq Name	VME
1	JTAG_TCK	F9	TCK_0	SDATA
2	JTAG_TMS	J6	TMS_0	CS_Enable
3	JTAG_TDO	F6	TDO_0	SCL
4	JTAG_TDI	G6	TDI_0	SDA
5	NetJX1_5	#N/A	#N/A	SPI_SCLK
6	NetJX1_6	#N/A	#N/A	
7	FPGA_VBATT	F11	VCCBATT_0	
8	FPGA_DONE	R11	DONE_0	
9	JX1_SE_0	R19	IO_0_34	
10	JX1_SE_1	T19	IO_25_34	
11	JX1_LVDS_0_P	T11	IO_L1P_T0_34	
12	JX1_LVDS_1_P	T12	IO_L2P_T0_34	
13	JX1_LVDS_0_N	T10	IO_L1N_T0_34	B.Trig3
14	JX1_LVDS_1_N	U12	IO_L2N_T0_34	B.Trig4
15	GND	A8	GND	
16	GND	A8	GND	
17	JX1_LVDS_2_P	U13	IO_L3P_T0_DQS_PUDC_B_34	B.Trig2
18	JX1_LVDS_3_P	V12	IO_L4P_T0_34	B.Hsclk_P
19	JX1_LVDS_2_N	V13	IO_L3N_T0_DQS_34	B.Trig1
20	JX1_LVDS_3_N	W13	IO_L4N_T0_34	B.Hsclk_N
21	GND	A8	GND	
22	GND	A8	GND	
23	JX1_LVDS_4_P	T14	IO_L5P_T0_34	B.RAMP
24	JX1_LVDS_5_P	P14	IO_L6P_T0_34	B.PCLK
25	JX1_LVDS_4_N	T15	IO_L5N_T0_34	B.SS_LD_dir
26	JX1_LVDS_5_N	R14	IO_L6N_T0_VREF_34	B.SHOUT
27	GND	A8	GND	
28	GND	A8	GND	
29	JX1_LVDS_6_P	Y16	IO_L7P_T1_34	B.SS_LD_sin
30	JX1_LVDS_7_P	W14	IO_L8P_T1_34	B.WR_RS_S0
31	JX1_LVDS_6_N	Y17	IO_L7N_T1_34	B.SS_Reset
32	JX1_LVDS_7_N	Y14	IO_L8N_T1_34	B.WR_RS_S1
33	GND	A8	GND	
34	GND	A8	GND	
35	JX1_LVDS_8_P	T16	IO_L9P_T1_DQS_34	B.DONE
36	JX1_LVDS_9_P	V15	IO_L10P_T1_34	B.WR_CS_S0
37	JX1_LVDS_8_N	U17	IO_L9N_T1_DQS_34	B.DO_1
38	JX1_LVDS_9_N	W15	IO_L10N_T1_34	B.WR_CS_S1
39	GND	A8	GND	
40	GND	A8	GND	
41	JX1_LVDS_10_P	U14	IO_L11P_T1_SRCC_34	SyncAck_N
42	JX1_LVDS_11_P	U18	IO_L12P_T1_MRCC_34	B.WR_CS_S2
43	JX1_LVDS_10_N	U15	IO_L11N_T1_SRCC_34	SyncAck_P
44	JX1_LVDS_11_N	U19	IO_L12N_T1_MRCC_34	B.WR_CS_S3
45	GND	A8	GND	
46	GND	A8	GND	
47	JX1_LVDS_12_P	N18	IO_L13P_T2_MRCC_34	SyncClk_N
48	JX1_LVDS_13_P	N20	IO_L14P_T2_SRCC_34	B.WR_CS_S4
49	JX1_LVDS_12_N	P19	IO_L13N_T2_MRCC_34	SyncClk_P
50	JX1_LVDS_13_N	P20	IO_L14N_T2_SRCC_34	B.WR_CS_S5
51	GND	A8	GND	
52	GND	A8	GND	
53	JX1_LVDS_14_P	T20	IO_L15P_T2_DQS_34	SyncTrig_P
54	JX1_LVDS_15_P	V20	IO_L16P_T2_34	B.GCC_Reset
55	JX1_LVDS_14_N	U20	IO_L15N_T2_DQS_34	SyncTrig_N
56	JX1_LVDS_15_N	W20	IO_L16N_T2_34	B.RDAD_clk
57	VIN_HDR	#N/A	#N/A	
58	VIN_HDR	#N/A	#N/A	
59	VIN_HDR	#N/A	#N/A	
60	VIN_HDR	#N/A	#N/A	
61	JX1_LVDS_16_P	Y18	IO_L17P_T2_34	Frame_clk_P
62	JX1_LVDS_17_P	V16	IO_L18P_T2_34	B.RDAD_sin
63	JX1_LVDS_16_N	Y19	IO_L17N_T2_34	Frame_clk_N
64	JX1_LVDS_17_N	W16	IO_L18N_T2_34	B.RDAD_dir
65	GND	A8	GND	
66	GND	A8	GND	
67	JX1_LVDS_18_P	R16	IO_L19P_T3_34	CH2.outA_P
68	JX1_LVDS_19_P	T17	IO_L20P_T3_34	B.SAMPLESEL_ANY
69	JX1_LVDS_18_N	R17	IO_L19N_T3_VREF_34	CH2.outA_N
70	JX1_LVDS_19_N	R18	IO_L20N_T3_34	B.DO_16
71	GND	A8	GND	
72	GND	A8	GND	
73	JX1_LVDS_20_P	V17	IO_L21P_T3_DQS_34	CH2.outB_P
74	JX1_LVDS_21_P	W18	IO_L22P_T3_34	B.DO_15
75	JX1_LVDS_20_N	V18	IO_L21N_T3_DQS_34	CH2.outB_N
76	JX1_LVDS_21_N	W19	IO_L22N_T3_34	B.DO_14
77	GND	A8	GND	
78	VCCO_34	N19	VCCO_34	
79	VCCO_34	N19	VCCO_34	
80	VCCO_34	N19	VCCO_34	
81	JX1_LVDS_22_P	N17	IO_L23P_T3_34	Input_clk_N
82	JX1_LVDS_23_P	P15	IO_L24P_T3_34	B.DO_13
83	JX1_LVDS_22_N	P18	IO_L23N_T3_34	Input_clk_P
84	JX1_LVDS_23_N	P16	IO_L24N_T3_34	B.DO_12
85	GND	A8	GND	
86	GND	A8	GND	
87	BANK13_LVDS_0_P	U7	IO_L11P_T1_SRCC_13	B.DO_2
88	BANK13_LVDS_1_P	T9	IO_L12P_T1_MRCC_13	B.DO_11
89	BANK13_LVDS_0_N	V7	IO_L11N_T1_SRCC_13	B.DO_3
90	BANK13_LVDS_1_N	U10	IO_L12N_T1_MRCC_13	B.DO_10
91	BANK13_LVDS_2_P	V8	IO_L15P_T2_DQS_13	
92	BANK13_LVDS_3_P	T5	IO_L19P_T3_13	
93	BANK13_LVDS_2_N	W8	IO_L15N_T2_DQS_13	B.DO_4
94	BANK13_LVDS_3_N	U5	IO_L19N_T3_VREF_13	B.DO_19
95	GND	A8	GND	B.DO_5
96	GND	A8	GND	B.SS_Incr
97	NetJX1_97	K9	VP_0	B.DO_6
98	NetJX1_98	M9	DXP_0	
99	NetJX1_99	L10	VN_0	B.DO_7
100	NetJX1_100	M10	DXN_0	B.DO_8
