$date
	Sat Oct 22 18:44:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#263404
b1100 !
1"
#263406
b1100 &
b1100 %
1$
#263407
0"
#263410
b110 &
b110 %
#263414
b11 &
b11 %
#263418
b1010 &
b1010 %
#263422
b101 &
b101 %
#263426
b10000 &
b10000 %
#263430
b1000 &
b1000 %
#263434
b100 &
b100 %
#263438
b10 &
b10 %
#263442
b1 &
b1 %
1#
#263446
b0 &
0#
b0 %
0$
#1231517
b10000 !
1"
#1231518
b10000 &
b10000 %
1$
#1231519
0"
#1231522
b1000 &
b1000 %
#1231526
b100 &
b100 %
#1231530
b10 &
b10 %
#1231534
b1 &
1#
b1 %
#1231538
b0 &
b0 %
0#
0$
#2260295
b10 !
1"
#2260298
b10 &
b10 %
1$
#2260299
0"
#2260302
b1 &
1#
b1 %
#2260306
b0 &
b0 %
0#
0$
#4500012
