{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 17:10:06 2019 " "Info: Processing started: Thu May 02 17:10:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mem_2_port -c mem_2_port " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mem_2_port -c mem_2_port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_2_port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_2_port-SYN " "Info: Found design unit 1: mem_2_port-SYN" {  } { { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem_2_port " "Info: Found entity 1: mem_2_port" {  } { { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_2_port " "Info: Elaborating entity \"mem_2_port\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:altsyncram_component\"" {  } { { "mem_2_port.vhd" "altsyncram_component" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"altsyncram:altsyncram_component\"" {  } { { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 112 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:altsyncram_component " "Info: Instantiated megafunction \"altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Info: Parameter \"numwords_b\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Info: Parameter \"widthad_b\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 112 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9a72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9a72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9a72 " "Info: Found entity 1: altsyncram_9a72" {  } { { "db/altsyncram_9a72.tdf" "" { Text "X:/psi3451/aula_8/mem_2_port/db/altsyncram_9a72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9a72 altsyncram:altsyncram_component\|altsyncram_9a72:auto_generated " "Info: Elaborating entity \"altsyncram_9a72\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_9a72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Info: Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Info: Implemented 32 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Info: Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 17:10:13 2019 " "Info: Processing ended: Thu May 02 17:10:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 17:10:14 2019 " "Info: Processing started: Thu May 02 17:10:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mem_2_port -c mem_2_port " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mem_2_port -c mem_2_port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "mem_2_port EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"mem_2_port\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 245 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 246 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 247 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "Critical Warning: No exact pin location assignment(s) for 48 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_a\[0\] " "Info: Pin q_a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_a[0] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 53 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 41 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_a\[1\] " "Info: Pin q_a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_a[1] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 53 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 42 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_a\[2\] " "Info: Pin q_a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_a[2] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 53 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 43 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_a\[3\] " "Info: Pin q_a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_a[3] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 53 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 44 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_a\[4\] " "Info: Pin q_a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_a[4] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 53 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 45 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_a\[5\] " "Info: Pin q_a\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_a[5] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 53 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 46 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_a\[6\] " "Info: Pin q_a\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_a[6] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 53 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 47 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_a\[7\] " "Info: Pin q_a\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_a[7] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 53 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 48 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_b\[0\] " "Info: Pin q_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_b[0] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 54 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 49 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_b\[1\] " "Info: Pin q_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_b[1] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 54 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 50 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_b\[2\] " "Info: Pin q_b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_b[2] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 54 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 51 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_b\[3\] " "Info: Pin q_b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_b[3] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 54 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 52 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_b\[4\] " "Info: Pin q_b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_b[4] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 54 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 53 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_b\[5\] " "Info: Pin q_b\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_b[5] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 54 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 54 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_b\[6\] " "Info: Pin q_b\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_b[6] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 54 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 55 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q_b\[7\] " "Info: Pin q_b\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { q_b[7] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 54 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 56 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren_a " "Info: Pin wren_a not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { wren_a } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 51 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wren_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 58 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren_b " "Info: Pin wren_b not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { wren_b } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 52 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wren_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 59 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { clock } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 48 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 57 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_a\[0\] " "Info: Pin data_a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_a[0] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 49 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 25 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_a\[0\] " "Info: Pin address_a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_a[0] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 45 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 12 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_a\[1\] " "Info: Pin address_a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_a[1] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 45 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 13 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_a\[2\] " "Info: Pin address_a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_a[2] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 45 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 14 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_a\[3\] " "Info: Pin address_a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_a[3] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 45 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 15 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_a\[4\] " "Info: Pin address_a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_a[4] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 45 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 16 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_a\[5\] " "Info: Pin address_a\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_a[5] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 45 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 17 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byteena_a\[0\] " "Info: Pin byteena_a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { byteena_a[0] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 47 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { byteena_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_b\[0\] " "Info: Pin data_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_b[0] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 50 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 33 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_b\[0\] " "Info: Pin address_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_b[0] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 46 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 18 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_b\[1\] " "Info: Pin address_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_b[1] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 46 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 19 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_b\[2\] " "Info: Pin address_b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_b[2] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 46 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 20 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_b\[3\] " "Info: Pin address_b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_b[3] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 46 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 21 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_b\[4\] " "Info: Pin address_b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_b[4] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 46 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 22 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_b\[5\] " "Info: Pin address_b\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { address_b[5] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 46 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 23 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_a\[1\] " "Info: Pin data_a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_a[1] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 49 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 26 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_b\[1\] " "Info: Pin data_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_b[1] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 50 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 34 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_a\[2\] " "Info: Pin data_a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_a[2] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 49 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 27 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_b\[2\] " "Info: Pin data_b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_b[2] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 50 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_a\[3\] " "Info: Pin data_a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_a[3] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 49 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_b\[3\] " "Info: Pin data_b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_b[3] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 50 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 36 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_a\[4\] " "Info: Pin data_a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_a[4] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 49 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_b\[4\] " "Info: Pin data_b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_b[4] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 50 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 37 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_a\[5\] " "Info: Pin data_a\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_a[5] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 49 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_b\[5\] " "Info: Pin data_b\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_b[5] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 50 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 38 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_a\[6\] " "Info: Pin data_a\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_a[6] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 49 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_b\[6\] " "Info: Pin data_b\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_b[6] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 50 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 39 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_a\[7\] " "Info: Pin data_a\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_a[7] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 49 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_b\[7\] " "Info: Pin data_b\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { data_b[7] } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 50 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 40 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mem_2_port.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'mem_2_port.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { clock } } } { "mem_2_port.vhd" "" { Text "X:/psi3451/aula_8/mem_2_port/mem_2_port.vhd" 48 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi3451/aula_8/mem_2_port/" { { 0 { 0 ""} 0 57 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 3.3V 31 16 0 " "Info: Number of I/O pins in group: 47 (unused VREF, 3.3V VCCIO, 31 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y24 X32_Y36 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[0\] 0 " "Info: Pin \"q_a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[1\] 0 " "Info: Pin \"q_a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[2\] 0 " "Info: Pin \"q_a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[3\] 0 " "Info: Pin \"q_a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[4\] 0 " "Info: Pin \"q_a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[5\] 0 " "Info: Pin \"q_a\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[6\] 0 " "Info: Pin \"q_a\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[7\] 0 " "Info: Pin \"q_a\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[0\] 0 " "Info: Pin \"q_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[1\] 0 " "Info: Pin \"q_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[2\] 0 " "Info: Pin \"q_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[3\] 0 " "Info: Pin \"q_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[4\] 0 " "Info: Pin \"q_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[5\] 0 " "Info: Pin \"q_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[6\] 0 " "Info: Pin \"q_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[7\] 0 " "Info: Pin \"q_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/psi3451/aula_8/mem_2_port/mem_2_port.fit.smsg " "Info: Generated suppressed messages file X:/psi3451/aula_8/mem_2_port/mem_2_port.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Info: Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 17:10:22 2019 " "Info: Processing ended: Thu May 02 17:10:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 17:10:24 2019 " "Info: Processing started: Thu May 02 17:10:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mem_2_port -c mem_2_port " "Info: Command: quartus_sta mem_2_port -c mem_2_port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 17:10:25 2019 " "Info: Processing started: Thu May 02 17:10:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mem_2_port -c mem_2_port " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off mem_2_port -c mem_2_port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mem_2_port.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'mem_2_port.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "Info: create_clock -period 1.000 -name clock clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.189 " "Info: Worst-case setup slack is -2.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189       -65.456 clock  " "Info:    -2.189       -65.456 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.645 " "Info: Worst-case hold slack is 2.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.645         0.000 clock  " "Info:     2.645         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Info: Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -253.380 clock  " "Info:    -2.000      -253.380 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[0\] 0 " "Info: Pin \"q_a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[1\] 0 " "Info: Pin \"q_a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[2\] 0 " "Info: Pin \"q_a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[3\] 0 " "Info: Pin \"q_a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[4\] 0 " "Info: Pin \"q_a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[5\] 0 " "Info: Pin \"q_a\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[6\] 0 " "Info: Pin \"q_a\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_a\[7\] 0 " "Info: Pin \"q_a\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[0\] 0 " "Info: Pin \"q_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[1\] 0 " "Info: Pin \"q_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[2\] 0 " "Info: Pin \"q_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[3\] 0 " "Info: Pin \"q_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[4\] 0 " "Info: Pin \"q_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[5\] 0 " "Info: Pin \"q_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[6\] 0 " "Info: Pin \"q_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q_b\[7\] 0 " "Info: Pin \"q_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Info: Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 17:10:28 2019 " "Info: Processing ended: Thu May 02 17:10:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.460 " "Info: Worst-case setup slack is -1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -39.016 clock  " "Info:    -1.460       -39.016 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.840 " "Info: Worst-case hold slack is 1.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.840         0.000 clock  " "Info:     1.840         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Info: Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -253.380 clock  " "Info:    -2.000      -253.380 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Info: Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 17:10:28 2019 " "Info: Processing ended: Thu May 02 17:10:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 17:10:30 2019 " "Info: Processing started: Thu May 02 17:10:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mem_2_port -c mem_2_port " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off mem_2_port -c mem_2_port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "mem_2_port.vho\", \"mem_2_port_fast.vho mem_2_port_vhd.sdo mem_2_port_vhd_fast.sdo X:/psi3451/aula_8/mem_2_port/simulation/modelsim/ simulation " "Info: Generated files \"mem_2_port.vho\", \"mem_2_port_fast.vho\", \"mem_2_port_vhd.sdo\" and \"mem_2_port_vhd_fast.sdo\" in directory \"X:/psi3451/aula_8/mem_2_port/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 17:10:31 2019 " "Info: Processing ended: Thu May 02 17:10:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
