<div id="pf6b" class="pf w0 h0" data-page-no="6b"><div class="pc pc6b w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg6b.png"/><div class="t m0 x9 he y17c ff1 fs1 fc0 sc0 ls0 ws0">4.3.1<span class="_ _b"> </span>Alternate Non-Volatile IRC User Trim Description</div><div class="t m0 x9 hf y17d ff3 fs5 fc0 sc0 ls0 ws0">The following non-volatile locations (4 bytes) are reserved for custom IRC user trim</div><div class="t m0 x9 hf y80d ff3 fs5 fc0 sc0 ls0 ws0">supported by some development tools. An alternate IRC trim to the factory loaded trim</div><div class="t m0 x9 hf y80e ff3 fs5 fc0 sc0 ls0 ws0">can be stored at this location. To override the factory trim, user software must load new</div><div class="t m0 x9 hf y80f ff3 fs5 fc0 sc0 ls0 ws0">values into the MCG trim registers.</div><div class="t m0 x9a h6 y810 ff1 fs3 fc0 sc0 ls0 ws0">Non-Volatile Byte Address<span class="_ _11c"> </span>Alternate IRC Trim Value</div><div class="t m0 x89 h7 y811 ff2 fs4 fc0 sc0 ls0 ws1f5">0x0000_03FC Reserved</div><div class="t m0 x89 h7 y812 ff2 fs4 fc0 sc0 ls0 ws1f5">0x0000_03FD Reserved</div><div class="t m0 x89 h7 y813 ff2 fs4 fc0 sc0 ls0 ws0">0x0000_03FE (bit 0)<span class="_ _11d"> </span>SCFTRIM</div><div class="t m0 x89 h7 y814 ff2 fs4 fc0 sc0 ls0 ws0">0x0000_03FE (bit 4:1)<span class="_ _cc"> </span>FCTRIM</div><div class="t m0 x89 h7 y815 ff2 fs4 fc0 sc0 ls0 ws1f6">0x0000_03FF SCTRIM</div><div class="t m0 x9 hd y816 ff1 fs7 fc0 sc0 ls0 ws0">4.4<span class="_ _b"> </span>SRAM memory map</div><div class="t m0 x9 hf y817 ff3 fs5 fc0 sc0 ls0 ws0">The on-chip RAM is split between SRAM_L and SRAM_U. The RAM is also</div><div class="t m0 x9 hf y818 ff3 fs5 fc0 sc0 ls0 ws0">implemented such that the SRAM_L and SRAM_U ranges form a contiguous block in</div><div class="t m0 x9 hf y819 ff3 fs5 fc0 sc0 ls0 ws0">the memory map. See <span class="fc1">SRAM Ranges</span> for details.</div><div class="t m0 x9 hf y81a ff3 fs5 fc0 sc0 ls0 ws0">Accesses to the SRAM_L and SRAM_U memory ranges outside the amount of RAM on</div><div class="t m0 x9 hf y81b ff3 fs5 fc0 sc0 ls0 ws0">the device causes the bus cycle to be terminated with an error followed by the appropriate</div><div class="t m0 x9 hf y81c ff3 fs5 fc0 sc0 ls0 ws0">response in the requesting bus master.</div><div class="t m0 x9 hd y81d ff1 fs7 fc0 sc0 ls0 ws0">4.5<span class="_ _b"> </span>Bit Manipulation Engine</div><div class="t m0 x9 hf y81e ff3 fs5 fc0 sc0 ls0 ws0">The Bit Manipulation Engine (BME) provides hardware support for atomic read-modify-</div><div class="t m0 x9 hf y81f ff3 fs5 fc0 sc0 ls0 ws0">write memory operations to the peripheral address space. By combining the basic load</div><div class="t m0 x9 hf y820 ff3 fs5 fc0 sc0 ls0 ws0">and store instruction support in the Cortex-M instruction set architecture with the concept</div><div class="t m0 x9 hf y821 ff3 fs5 fc0 sc0 ls0 ws0">of decorated storage provided by the BME, the resulting implementation provides a</div><div class="t m0 x9 hf y822 ff3 fs5 fc0 sc0 ls0 ws0">robust and efficient read-modify-write capability to this class of ultra low-end</div><div class="t m0 x9 hf y823 ff3 fs5 fc0 sc0 ls0 ws0">microcontrollers. See the <span class="fc1">Bit Manipulation Engine Block Guide (BME)</span> for a detailed</div><div class="t m0 x9 hf y824 ff3 fs5 fc0 sc0 ls0 ws0">description of BME functionality.</div><div class="t m0 xd5 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 4 Memory Map</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>107</div><a class="l" href="#pf4c" data-dest-detail='[76,"XYZ",null,353.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:179.594000px;bottom:405.750000px;width:84.392000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10f" data-dest-detail='[271,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:197.864000px;bottom:185.750000px;width:257.054000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
