-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "07/11/2023 09:52:43"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	main IS
    PORT (
	rw_control : OUT std_logic;
	clock_adiantado : IN std_logic;
	clock : IN std_logic;
	mem_to_reg : OUT std_logic;
	re_en : OUT std_logic;
	reg_dst : OUT std_logic;
	wr_mem_en : OUT std_logic;
	adress_reduzido : OUT std_logic_vector(15 DOWNTO 0);
	banco_reg : OUT std_logic_vector(31 DOWNTO 0);
	in_2_alu : OUT std_logic_vector(31 DOWNTO 0);
	instruction_total : OUT std_logic_vector(31 DOWNTO 0);
	pc_pre : OUT std_logic_vector(7 DOWNTO 0);
	read_data1 : OUT std_logic_vector(31 DOWNTO 0);
	read_data2 : OUT std_logic_vector(31 DOWNTO 0);
	read_reg1 : OUT std_logic_vector(4 DOWNTO 0);
	read_reg_2 : OUT std_logic_vector(4 DOWNTO 0);
	ula_saida : OUT std_logic_vector(31 DOWNTO 0);
	write_reg : OUT std_logic_vector(4 DOWNTO 0)
	);
END main;

-- Design Ports Information
-- rw_control	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_to_reg	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- re_en	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_dst	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wr_mem_en	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[15]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[14]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[13]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[12]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[11]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[10]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[9]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[8]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[7]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[6]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[4]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[3]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[2]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[1]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- adress_reduzido[0]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[31]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[30]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[29]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[28]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[27]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[26]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[25]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[24]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[23]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[22]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[21]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[20]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[19]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[18]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[17]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[16]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[15]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[14]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[13]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[12]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[11]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[10]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[9]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[8]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[7]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[5]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[4]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[2]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[1]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- banco_reg[0]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[31]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[30]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[29]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[28]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[27]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[26]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[25]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[24]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[23]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[22]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[21]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[20]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[19]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[18]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[17]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[16]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[14]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[13]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[12]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[11]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[10]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[9]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[8]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[7]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[5]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[4]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[3]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[1]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- in_2_alu[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[31]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[30]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[29]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[28]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[27]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[26]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[25]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[24]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[23]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[22]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[21]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[20]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[19]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[18]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[17]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[16]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[15]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[14]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[13]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[12]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[11]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[10]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[9]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[6]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[5]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[4]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[3]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_total[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_pre[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_pre[6]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_pre[5]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_pre[4]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_pre[3]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_pre[2]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_pre[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_pre[0]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[31]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[30]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[29]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[28]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[27]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[26]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[25]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[24]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[23]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[22]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[21]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[20]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[19]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[18]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[17]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[16]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[15]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[14]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[13]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[12]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[11]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[10]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[9]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[8]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[7]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[6]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[5]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[3]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[1]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[31]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[30]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[29]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[28]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[27]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[26]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[25]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[24]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[23]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[22]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[21]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[20]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[19]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[18]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[17]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[16]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[15]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[14]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[13]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[12]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[11]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[10]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[9]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[8]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[7]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[6]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[5]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[4]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[3]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[2]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1[2]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1[1]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg_2[4]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg_2[3]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg_2[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg_2[1]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg_2[0]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[31]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[30]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[29]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[28]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[27]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[26]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[25]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[24]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[23]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[22]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[21]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[20]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[19]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[18]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[17]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[16]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[15]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[14]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[13]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[12]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[11]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[10]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[9]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[8]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[7]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[6]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[5]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[4]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[3]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[2]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ula_saida[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg[2]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg[1]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_adiantado	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF main IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_rw_control : std_logic;
SIGNAL ww_clock_adiantado : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_mem_to_reg : std_logic;
SIGNAL ww_re_en : std_logic;
SIGNAL ww_reg_dst : std_logic;
SIGNAL ww_wr_mem_en : std_logic;
SIGNAL ww_adress_reduzido : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_banco_reg : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_in_2_alu : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_instruction_total : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_pc_pre : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_read_data1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_reg1 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_read_reg_2 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_ula_saida : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_write_reg : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clock_adiantado~input_o\ : std_logic;
SIGNAL \clock_adiantado~inputCLKENA0_outclk\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \inst46|Add0~26\ : std_logic;
SIGNAL \inst46|Add0~22\ : std_logic;
SIGNAL \inst46|Add0~18\ : std_logic;
SIGNAL \inst46|Add0~14\ : std_logic;
SIGNAL \inst46|Add0~10\ : std_logic;
SIGNAL \inst46|Add0~6\ : std_logic;
SIGNAL \inst46|Add0~1_sumout\ : std_logic;
SIGNAL \inst22|Mux4~0_combout\ : std_logic;
SIGNAL \inst55|Mux1~0_combout\ : std_logic;
SIGNAL \inst55|Mux2~0_combout\ : std_logic;
SIGNAL \inst22|Mux9~0_combout\ : std_logic;
SIGNAL \inst22|Mux9~1_combout\ : std_logic;
SIGNAL \inst22|Mux8~0_combout\ : std_logic;
SIGNAL \inst55|Mux5~0_combout\ : std_logic;
SIGNAL \inst55|Mux0~0_combout\ : std_logic;
SIGNAL \inst3|Mux2~0_combout\ : std_logic;
SIGNAL \inst3|Mux2~2_combout\ : std_logic;
SIGNAL \inst22|Mux0~0_combout\ : std_logic;
SIGNAL \inst22|Mux5~0_combout\ : std_logic;
SIGNAL \inst55|Mux3~0_combout\ : std_logic;
SIGNAL \inst55|Mux5~1_combout\ : std_logic;
SIGNAL \inst10|output[1]~3_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3174_combout\ : std_logic;
SIGNAL \inst10|output[0]~4_combout\ : std_logic;
SIGNAL \inst10|output[3]~1_combout\ : std_logic;
SIGNAL \inst10|output[2]~2_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3175_combout\ : std_logic;
SIGNAL \inst2|reg_mem~213_q\ : std_logic;
SIGNAL \inst2|reg_mem~277feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3176_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3177_combout\ : std_logic;
SIGNAL \inst2|reg_mem~277_q\ : std_logic;
SIGNAL \inst2|reg_mem~3179_combout\ : std_logic;
SIGNAL \inst2|reg_mem~245_q\ : std_logic;
SIGNAL \inst2|reg_mem~3193_combout\ : std_logic;
SIGNAL \inst2|reg_mem~85_q\ : std_logic;
SIGNAL \inst2|reg_mem~117feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3196_combout\ : std_logic;
SIGNAL \inst2|reg_mem~117_q\ : std_logic;
SIGNAL \inst2|reg_mem~53feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3195_combout\ : std_logic;
SIGNAL \inst2|reg_mem~53_q\ : std_logic;
SIGNAL \inst2|reg_mem~2150_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3178_combout\ : std_logic;
SIGNAL \inst2|reg_mem~181_q\ : std_logic;
SIGNAL \inst2|reg_mem~1062_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3184_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3189_combout\ : std_logic;
SIGNAL \inst2|reg_mem~981_q\ : std_logic;
SIGNAL \inst2|reg_mem~3190_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1045_q\ : std_logic;
SIGNAL \inst2|reg_mem~1013feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3192_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1013_q\ : std_logic;
SIGNAL \inst2|reg_mem~3205_combout\ : std_logic;
SIGNAL \inst2|reg_mem~853_q\ : std_logic;
SIGNAL \inst2|reg_mem~3208_combout\ : std_logic;
SIGNAL \inst2|reg_mem~885_q\ : std_logic;
SIGNAL \inst2|reg_mem~3206_combout\ : std_logic;
SIGNAL \inst2|reg_mem~917_q\ : std_logic;
SIGNAL \inst2|reg_mem~821feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3207_combout\ : std_logic;
SIGNAL \inst2|reg_mem~821_q\ : std_logic;
SIGNAL \inst2|reg_mem~2162_combout\ : std_logic;
SIGNAL \inst2|reg_mem~949feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3191_combout\ : std_logic;
SIGNAL \inst2|reg_mem~949_q\ : std_logic;
SIGNAL \inst2|reg_mem~1074_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3185_combout\ : std_logic;
SIGNAL \inst2|reg_mem~725_q\ : std_logic;
SIGNAL \inst2|reg_mem~757feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3188_combout\ : std_logic;
SIGNAL \inst2|reg_mem~757_q\ : std_logic;
SIGNAL \inst2|reg_mem~3186_combout\ : std_logic;
SIGNAL \inst2|reg_mem~789_q\ : std_logic;
SIGNAL \inst2|reg_mem~3202_combout\ : std_logic;
SIGNAL \inst2|reg_mem~661_q\ : std_logic;
SIGNAL \inst2|reg_mem~629feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3204_combout\ : std_logic;
SIGNAL \inst2|reg_mem~629_q\ : std_logic;
SIGNAL \inst2|reg_mem~3201_combout\ : std_logic;
SIGNAL \inst2|reg_mem~597_q\ : std_logic;
SIGNAL \inst2|reg_mem~565feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3203_combout\ : std_logic;
SIGNAL \inst2|reg_mem~565_q\ : std_logic;
SIGNAL \inst2|reg_mem~2158_combout\ : std_logic;
SIGNAL \inst2|reg_mem~693feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3187_combout\ : std_logic;
SIGNAL \inst2|reg_mem~693_q\ : std_logic;
SIGNAL \inst2|reg_mem~1070_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3181_combout\ : std_logic;
SIGNAL \inst2|reg_mem~533_q\ : std_logic;
SIGNAL \inst2|reg_mem~3180_combout\ : std_logic;
SIGNAL \inst2|reg_mem~469_q\ : std_logic;
SIGNAL \inst2|reg_mem~501feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3183_combout\ : std_logic;
SIGNAL \inst2|reg_mem~501_q\ : std_logic;
SIGNAL \inst2|reg_mem~3197_combout\ : std_logic;
SIGNAL \inst2|reg_mem~341_q\ : std_logic;
SIGNAL \inst2|reg_mem~3198_combout\ : std_logic;
SIGNAL \inst2|reg_mem~405_q\ : std_logic;
SIGNAL \inst2|reg_mem~373feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3200_combout\ : std_logic;
SIGNAL \inst2|reg_mem~373_q\ : std_logic;
SIGNAL \inst2|reg_mem~309feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3199_combout\ : std_logic;
SIGNAL \inst2|reg_mem~309_q\ : std_logic;
SIGNAL \inst2|reg_mem~2154_combout\ : std_logic;
SIGNAL \inst2|reg_mem~437feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3182_combout\ : std_logic;
SIGNAL \inst2|reg_mem~437_q\ : std_logic;
SIGNAL \inst2|reg_mem~1066_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1078_combout\ : std_logic;
SIGNAL \inst2|reg_mem~724_q\ : std_logic;
SIGNAL \inst2|reg_mem~788_q\ : std_logic;
SIGNAL \inst2|reg_mem~756_q\ : std_logic;
SIGNAL \inst2|reg_mem~596_q\ : std_logic;
SIGNAL \inst2|reg_mem~628feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~628_q\ : std_logic;
SIGNAL \inst2|reg_mem~660_q\ : std_logic;
SIGNAL \inst2|reg_mem~564feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~564_q\ : std_logic;
SIGNAL \inst2|reg_mem~2190_combout\ : std_logic;
SIGNAL \inst2|reg_mem~692_q\ : std_logic;
SIGNAL \inst2|reg_mem~1104_combout\ : std_logic;
SIGNAL \inst2|reg_mem~980feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~980_q\ : std_logic;
SIGNAL \inst2|reg_mem~1044_q\ : std_logic;
SIGNAL \inst2|reg_mem~1012_q\ : std_logic;
SIGNAL \inst2|reg_mem~852_q\ : std_logic;
SIGNAL \inst2|reg_mem~916_q\ : std_logic;
SIGNAL \inst2|reg_mem~884_q\ : std_logic;
SIGNAL \inst2|reg_mem~820feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~820_q\ : std_logic;
SIGNAL \inst2|reg_mem~2194_combout\ : std_logic;
SIGNAL \inst2|reg_mem~948_q\ : std_logic;
SIGNAL \inst2|reg_mem~1108_combout\ : std_logic;
SIGNAL \inst2|reg_mem~276_q\ : std_logic;
SIGNAL \inst2|reg_mem~244feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~244_q\ : std_logic;
SIGNAL \inst2|reg_mem~212feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~212_q\ : std_logic;
SIGNAL \inst2|reg_mem~3194_combout\ : std_logic;
SIGNAL \inst2|reg_mem~148_q\ : std_logic;
SIGNAL \inst2|reg_mem~116feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~116_q\ : std_logic;
SIGNAL \inst2|reg_mem~84feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~84_q\ : std_logic;
SIGNAL \inst2|reg_mem~52feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~52_q\ : std_logic;
SIGNAL \inst2|reg_mem~2182_combout\ : std_logic;
SIGNAL \inst2|reg_mem~180feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~180_q\ : std_logic;
SIGNAL \inst2|reg_mem~1096_combout\ : std_logic;
SIGNAL \inst2|reg_mem~468feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~468_q\ : std_logic;
SIGNAL \inst2|reg_mem~532_q\ : std_logic;
SIGNAL \inst2|reg_mem~500_q\ : std_logic;
SIGNAL \inst2|reg_mem~372_q\ : std_logic;
SIGNAL \inst2|reg_mem~404_q\ : std_logic;
SIGNAL \inst2|reg_mem~308feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~308_q\ : std_logic;
SIGNAL \inst2|reg_mem~2186_combout\ : std_logic;
SIGNAL \inst2|reg_mem~436_q\ : std_logic;
SIGNAL \inst2|reg_mem~1100_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1112_combout\ : std_logic;
SIGNAL \inst2|reg_mem~723_q\ : std_logic;
SIGNAL \inst2|reg_mem~755_q\ : std_logic;
SIGNAL \inst2|reg_mem~787_q\ : std_logic;
SIGNAL \inst2|reg_mem~595_q\ : std_logic;
SIGNAL \inst2|reg_mem~659feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~659_q\ : std_logic;
SIGNAL \inst2|reg_mem~627_q\ : std_logic;
SIGNAL \inst2|reg_mem~563feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~563_q\ : std_logic;
SIGNAL \inst2|reg_mem~2222_combout\ : std_logic;
SIGNAL \inst2|reg_mem~691_q\ : std_logic;
SIGNAL \inst2|reg_mem~1138_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1043_q\ : std_logic;
SIGNAL \inst2|reg_mem~1011_q\ : std_logic;
SIGNAL \inst2|reg_mem~979feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~979_q\ : std_logic;
SIGNAL \inst2|reg_mem~915_q\ : std_logic;
SIGNAL \inst2|reg_mem~883_q\ : std_logic;
SIGNAL \inst2|reg_mem~851_q\ : std_logic;
SIGNAL \inst2|reg_mem~819_q\ : std_logic;
SIGNAL \inst2|reg_mem~2226_combout\ : std_logic;
SIGNAL \inst2|reg_mem~947_q\ : std_logic;
SIGNAL \inst2|reg_mem~1142_combout\ : std_logic;
SIGNAL \inst2|reg_mem~243_q\ : std_logic;
SIGNAL \inst2|reg_mem~275_q\ : std_logic;
SIGNAL \inst2|reg_mem~83_q\ : std_logic;
SIGNAL \inst2|reg_mem~115feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~115_q\ : std_logic;
SIGNAL \inst2|reg_mem~147_q\ : std_logic;
SIGNAL \inst2|reg_mem~51feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~51_q\ : std_logic;
SIGNAL \inst2|reg_mem~2214_combout\ : std_logic;
SIGNAL \inst2|reg_mem~179feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~179_q\ : std_logic;
SIGNAL \inst2|reg_mem~1130_combout\ : std_logic;
SIGNAL \inst2|reg_mem~467_q\ : std_logic;
SIGNAL \inst2|reg_mem~499feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~499_q\ : std_logic;
SIGNAL \inst2|reg_mem~531_q\ : std_logic;
SIGNAL \inst2|reg_mem~403_q\ : std_logic;
SIGNAL \inst2|reg_mem~339_q\ : std_logic;
SIGNAL \inst2|reg_mem~371feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~371_q\ : std_logic;
SIGNAL \inst2|reg_mem~307_q\ : std_logic;
SIGNAL \inst2|reg_mem~2218_combout\ : std_logic;
SIGNAL \inst2|reg_mem~435feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~435_q\ : std_logic;
SIGNAL \inst2|reg_mem~1134_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1146_combout\ : std_logic;
SIGNAL \inst3|Add0~5_sumout\ : std_logic;
SIGNAL \inst55|Mux4~0_combout\ : std_logic;
SIGNAL \inst55|Mux3~1_combout\ : std_logic;
SIGNAL \inst3|Mux2~1_combout\ : std_logic;
SIGNAL \inst3|Mux17~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|_~0_combout\ : std_logic;
SIGNAL \inst3|Mux32~0_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1060feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1060_q\ : std_logic;
SIGNAL \inst2|reg_mem~1028_q\ : std_logic;
SIGNAL \inst2|reg_mem~932feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~932_q\ : std_logic;
SIGNAL \inst2|reg_mem~900_q\ : std_logic;
SIGNAL \inst2|reg_mem~868feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~868_q\ : std_logic;
SIGNAL \inst2|reg_mem~836feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~836_q\ : std_logic;
SIGNAL \inst2|reg_mem~3106_combout\ : std_logic;
SIGNAL \inst2|reg_mem~964_q\ : std_logic;
SIGNAL \inst2|reg_mem~2077_combout\ : std_logic;
SIGNAL \inst2|reg_mem~484feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~484_q\ : std_logic;
SIGNAL \inst2|reg_mem~548feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~548_q\ : std_logic;
SIGNAL \inst2|reg_mem~516feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~516_q\ : std_logic;
SIGNAL \inst2|reg_mem~420_q\ : std_logic;
SIGNAL \inst2|reg_mem~356_q\ : std_logic;
SIGNAL \inst2|reg_mem~388feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~388_q\ : std_logic;
SIGNAL \inst2|reg_mem~324feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~324_q\ : std_logic;
SIGNAL \inst2|reg_mem~3098_combout\ : std_logic;
SIGNAL \inst2|reg_mem~452feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~452_q\ : std_logic;
SIGNAL \inst2|reg_mem~2069_combout\ : std_logic;
SIGNAL \inst2|reg_mem~228_q\ : std_logic;
SIGNAL \inst2|reg_mem~292_q\ : std_logic;
SIGNAL \inst2|reg_mem~260_q\ : std_logic;
SIGNAL \inst2|reg_mem~164feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~164_q\ : std_logic;
SIGNAL \inst2|reg_mem~100_q\ : std_logic;
SIGNAL \inst2|reg_mem~132feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~132_q\ : std_logic;
SIGNAL \inst2|reg_mem~68feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~68_q\ : std_logic;
SIGNAL \inst2|reg_mem~3094_combout\ : std_logic;
SIGNAL \inst2|reg_mem~196_q\ : std_logic;
SIGNAL \inst2|reg_mem~2065_combout\ : std_logic;
SIGNAL \inst2|reg_mem~804feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~804_q\ : std_logic;
SIGNAL \inst2|reg_mem~740feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~740_q\ : std_logic;
SIGNAL \inst2|reg_mem~772_q\ : std_logic;
SIGNAL \inst2|reg_mem~676feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~676_q\ : std_logic;
SIGNAL \inst2|reg_mem~644feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~644_q\ : std_logic;
SIGNAL \inst2|reg_mem~612feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~612_q\ : std_logic;
SIGNAL \inst2|reg_mem~580feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~580_q\ : std_logic;
SIGNAL \inst2|reg_mem~3102_combout\ : std_logic;
SIGNAL \inst2|reg_mem~708feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~708_q\ : std_logic;
SIGNAL \inst2|reg_mem~2073_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2081_combout\ : std_logic;
SIGNAL \inst2|reg_mem~455feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~455_q\ : std_logic;
SIGNAL \inst2|reg_mem~391_q\ : std_logic;
SIGNAL \inst2|reg_mem~359feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~359_q\ : std_logic;
SIGNAL \inst2|reg_mem~327feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~327_q\ : std_logic;
SIGNAL \inst2|reg_mem~295feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~295_q\ : std_logic;
SIGNAL \inst2|reg_mem~2618_combout\ : std_logic;
SIGNAL \inst2|reg_mem~487_q\ : std_logic;
SIGNAL \inst2|reg_mem~519_q\ : std_logic;
SIGNAL \inst2|reg_mem~423feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~423_q\ : std_logic;
SIGNAL \inst2|reg_mem~1559_combout\ : std_logic;
SIGNAL \inst2|reg_mem~903_q\ : std_logic;
SIGNAL \inst2|reg_mem~871feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~871_q\ : std_logic;
SIGNAL \inst2|reg_mem~839_q\ : std_logic;
SIGNAL \inst2|reg_mem~807_q\ : std_logic;
SIGNAL \inst2|reg_mem~2626_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1031_q\ : std_logic;
SIGNAL \inst2|reg_mem~999feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~999_q\ : std_logic;
SIGNAL \inst2|reg_mem~935feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~935_q\ : std_logic;
SIGNAL \inst2|reg_mem~1567_combout\ : std_logic;
SIGNAL \inst2|reg_mem~711feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~711_q\ : std_logic;
SIGNAL \inst2|reg_mem~647_q\ : std_logic;
SIGNAL \inst2|reg_mem~615feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~615_q\ : std_logic;
SIGNAL \inst2|reg_mem~583_q\ : std_logic;
SIGNAL \inst2|reg_mem~551feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~551_q\ : std_logic;
SIGNAL \inst2|reg_mem~2622_combout\ : std_logic;
SIGNAL \inst2|reg_mem~743_q\ : std_logic;
SIGNAL \inst2|reg_mem~775_q\ : std_logic;
SIGNAL \inst2|reg_mem~679feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~679_q\ : std_logic;
SIGNAL \inst2|reg_mem~1563_combout\ : std_logic;
SIGNAL \inst2|reg_mem~199feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~199_q\ : std_logic;
SIGNAL \inst2|reg_mem~263feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~263_q\ : std_logic;
SIGNAL \inst2|reg_mem~231feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~231_q\ : std_logic;
SIGNAL \inst2|reg_mem~135feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~135_q\ : std_logic;
SIGNAL \inst2|reg_mem~103feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~103_q\ : std_logic;
SIGNAL \inst2|reg_mem~71_q\ : std_logic;
SIGNAL \inst2|reg_mem~39feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~39_q\ : std_logic;
SIGNAL \inst2|reg_mem~2614_combout\ : std_logic;
SIGNAL \inst2|reg_mem~167feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~167_q\ : std_logic;
SIGNAL \inst2|reg_mem~1555_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1571_combout\ : std_logic;
SIGNAL \inst2|reg_mem~713feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~713_q\ : std_logic;
SIGNAL \inst2|reg_mem~585_q\ : std_logic;
SIGNAL \inst2|reg_mem~617feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~617_q\ : std_logic;
SIGNAL \inst2|reg_mem~649_q\ : std_logic;
SIGNAL \inst2|reg_mem~553_q\ : std_logic;
SIGNAL \inst2|reg_mem~2558_combout\ : std_logic;
SIGNAL \inst2|reg_mem~745_q\ : std_logic;
SIGNAL \inst2|reg_mem~681feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~681_q\ : std_logic;
SIGNAL \inst2|reg_mem~1495_combout\ : std_logic;
SIGNAL \inst2|reg_mem~457feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~457_q\ : std_logic;
SIGNAL \inst2|reg_mem~393feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~393_q\ : std_logic;
SIGNAL \inst2|reg_mem~361_q\ : std_logic;
SIGNAL \inst2|reg_mem~329feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~329_q\ : std_logic;
SIGNAL \inst2|reg_mem~297_q\ : std_logic;
SIGNAL \inst2|reg_mem~2554_combout\ : std_logic;
SIGNAL \inst2|reg_mem~489feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~489_q\ : std_logic;
SIGNAL \inst2|reg_mem~521_q\ : std_logic;
SIGNAL \inst2|reg_mem~425_q\ : std_logic;
SIGNAL \inst2|reg_mem~1491_combout\ : std_logic;
SIGNAL \inst2|reg_mem~841feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~841_q\ : std_logic;
SIGNAL \inst2|reg_mem~873_q\ : std_logic;
SIGNAL \inst2|reg_mem~905feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~905_q\ : std_logic;
SIGNAL \inst2|reg_mem~809feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~809_q\ : std_logic;
SIGNAL \inst2|reg_mem~2562_combout\ : std_logic;
SIGNAL \inst2|reg_mem~969feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~969_q\ : std_logic;
SIGNAL \inst2|reg_mem~1001_q\ : std_logic;
SIGNAL \inst2|reg_mem~1033_q\ : std_logic;
SIGNAL \inst2|reg_mem~937_q\ : std_logic;
SIGNAL \inst2|reg_mem~1499_combout\ : std_logic;
SIGNAL \inst2|reg_mem~201feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~201_q\ : std_logic;
SIGNAL \inst2|reg_mem~265feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~265_q\ : std_logic;
SIGNAL \inst2|reg_mem~233feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~233_q\ : std_logic;
SIGNAL \inst2|reg_mem~73feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~73_q\ : std_logic;
SIGNAL \inst2|reg_mem~105feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~105_q\ : std_logic;
SIGNAL \inst2|reg_mem~137feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~137_q\ : std_logic;
SIGNAL \inst2|reg_mem~41feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~41_q\ : std_logic;
SIGNAL \inst2|reg_mem~2550_combout\ : std_logic;
SIGNAL \inst2|reg_mem~169_q\ : std_logic;
SIGNAL \inst2|reg_mem~1487_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1503_combout\ : std_logic;
SIGNAL \inst2|reg_mem~396feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~396_q\ : std_logic;
SIGNAL \inst2|reg_mem~364feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~364_q\ : std_logic;
SIGNAL \inst2|reg_mem~332feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~332_q\ : std_logic;
SIGNAL \inst2|reg_mem~300feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~300_q\ : std_logic;
SIGNAL \inst2|reg_mem~2458_combout\ : std_logic;
SIGNAL \inst2|reg_mem~460_q\ : std_logic;
SIGNAL \inst2|reg_mem~492feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~492_q\ : std_logic;
SIGNAL \inst2|reg_mem~428feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~428_q\ : std_logic;
SIGNAL \inst2|reg_mem~1389_combout\ : std_logic;
SIGNAL \inst2|reg_mem~844feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~844_q\ : std_logic;
SIGNAL \inst2|reg_mem~876_q\ : std_logic;
SIGNAL \inst2|reg_mem~908_q\ : std_logic;
SIGNAL \inst2|reg_mem~812feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~812_q\ : std_logic;
SIGNAL \inst2|reg_mem~2466_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1004feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1004_q\ : std_logic;
SIGNAL \inst2|reg_mem~972_q\ : std_logic;
SIGNAL \inst2|reg_mem~1036feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1036_q\ : std_logic;
SIGNAL \inst2|reg_mem~940_q\ : std_logic;
SIGNAL \inst2|reg_mem~1397_combout\ : std_logic;
SIGNAL \inst2|reg_mem~652_q\ : std_logic;
SIGNAL \inst2|reg_mem~620feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~620_q\ : std_logic;
SIGNAL \inst2|reg_mem~588_q\ : std_logic;
SIGNAL \inst2|reg_mem~556_q\ : std_logic;
SIGNAL \inst2|reg_mem~2462_combout\ : std_logic;
SIGNAL \inst2|reg_mem~748feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~748_q\ : std_logic;
SIGNAL \inst2|reg_mem~716feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~716_q\ : std_logic;
SIGNAL \inst2|reg_mem~780feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~780_q\ : std_logic;
SIGNAL \inst2|reg_mem~684feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~684_q\ : std_logic;
SIGNAL \inst2|reg_mem~1393_combout\ : std_logic;
SIGNAL \inst2|reg_mem~268_q\ : std_logic;
SIGNAL \inst2|reg_mem~204feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~204_q\ : std_logic;
SIGNAL \inst2|reg_mem~236_q\ : std_logic;
SIGNAL \inst2|reg_mem~76feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~76_q\ : std_logic;
SIGNAL \inst2|reg_mem~108_q\ : std_logic;
SIGNAL \inst2|reg_mem~140feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~140_q\ : std_logic;
SIGNAL \inst2|reg_mem~44feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~44_q\ : std_logic;
SIGNAL \inst2|reg_mem~2454_combout\ : std_logic;
SIGNAL \inst2|reg_mem~172_q\ : std_logic;
SIGNAL \inst2|reg_mem~1385_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1401_combout\ : std_logic;
SIGNAL \inst2|reg_mem~719feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~719_q\ : std_logic;
SIGNAL \inst2|reg_mem~591_q\ : std_logic;
SIGNAL \inst2|reg_mem~623_q\ : std_logic;
SIGNAL \inst2|reg_mem~655feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~655_q\ : std_logic;
SIGNAL \inst2|reg_mem~559feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~559_q\ : std_logic;
SIGNAL \inst2|reg_mem~2366_combout\ : std_logic;
SIGNAL \inst2|reg_mem~751_q\ : std_logic;
SIGNAL \inst2|reg_mem~783feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~783_q\ : std_logic;
SIGNAL \inst2|reg_mem~687feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~687_q\ : std_logic;
SIGNAL \inst2|reg_mem~1291_combout\ : std_logic;
SIGNAL \inst2|reg_mem~847_q\ : std_logic;
SIGNAL \inst2|reg_mem~879_q\ : std_logic;
SIGNAL \inst2|reg_mem~911_q\ : std_logic;
SIGNAL \inst2|reg_mem~815_q\ : std_logic;
SIGNAL \inst2|reg_mem~2370_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1007feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1007_q\ : std_logic;
SIGNAL \inst2|reg_mem~1039feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1039_q\ : std_logic;
SIGNAL \inst2|reg_mem~943feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~943_q\ : std_logic;
SIGNAL \inst2|reg_mem~1295_combout\ : std_logic;
SIGNAL \inst2|reg_mem~271_q\ : std_logic;
SIGNAL \inst2|reg_mem~207feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~207_q\ : std_logic;
SIGNAL \inst2|reg_mem~239_q\ : std_logic;
SIGNAL \inst2|reg_mem~79_q\ : std_logic;
SIGNAL \inst2|reg_mem~111feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~111_q\ : std_logic;
SIGNAL \inst2|reg_mem~143feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~143_q\ : std_logic;
SIGNAL \inst2|reg_mem~47feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~47_q\ : std_logic;
SIGNAL \inst2|reg_mem~2358_combout\ : std_logic;
SIGNAL \inst2|reg_mem~175_q\ : std_logic;
SIGNAL \inst2|reg_mem~1283_combout\ : std_logic;
SIGNAL \inst2|reg_mem~463feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~463_q\ : std_logic;
SIGNAL \inst2|reg_mem~399feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~399_q\ : std_logic;
SIGNAL \inst2|reg_mem~367_q\ : std_logic;
SIGNAL \inst2|reg_mem~335_q\ : std_logic;
SIGNAL \inst2|reg_mem~303feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~303_q\ : std_logic;
SIGNAL \inst2|reg_mem~2362_combout\ : std_logic;
SIGNAL \inst2|reg_mem~495_q\ : std_logic;
SIGNAL \inst2|reg_mem~527_q\ : std_logic;
SIGNAL \inst2|reg_mem~431feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~431_q\ : std_logic;
SIGNAL \inst2|reg_mem~1287_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1299_combout\ : std_logic;
SIGNAL \inst2|reg_mem~721feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~721_q\ : std_logic;
SIGNAL \inst2|reg_mem~593feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~593_q\ : std_logic;
SIGNAL \inst2|reg_mem~625feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~625_q\ : std_logic;
SIGNAL \inst2|reg_mem~657_q\ : std_logic;
SIGNAL \inst2|reg_mem~561feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~561_q\ : std_logic;
SIGNAL \inst2|reg_mem~2302_combout\ : std_logic;
SIGNAL \inst2|reg_mem~753_q\ : std_logic;
SIGNAL \inst2|reg_mem~785_q\ : std_logic;
SIGNAL \inst2|reg_mem~689feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~689_q\ : std_logic;
SIGNAL \inst2|reg_mem~1223_combout\ : std_logic;
SIGNAL \inst2|reg_mem~113_q\ : std_logic;
SIGNAL \inst2|reg_mem~145_q\ : std_logic;
SIGNAL \inst2|reg_mem~81_q\ : std_logic;
SIGNAL \inst2|reg_mem~49feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~49_q\ : std_logic;
SIGNAL \inst2|reg_mem~2294_combout\ : std_logic;
SIGNAL \inst2|reg_mem~273_q\ : std_logic;
SIGNAL \inst2|reg_mem~241_q\ : std_logic;
SIGNAL \inst2|reg_mem~209_q\ : std_logic;
SIGNAL \inst2|reg_mem~177_q\ : std_logic;
SIGNAL \inst2|reg_mem~1215_combout\ : std_logic;
SIGNAL \inst2|reg_mem~529_q\ : std_logic;
SIGNAL \inst2|reg_mem~337_q\ : std_logic;
SIGNAL \inst2|reg_mem~369feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~369_q\ : std_logic;
SIGNAL \inst2|reg_mem~401_q\ : std_logic;
SIGNAL \inst2|reg_mem~305feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~305_q\ : std_logic;
SIGNAL \inst2|reg_mem~2298_combout\ : std_logic;
SIGNAL \inst2|reg_mem~497feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~497_q\ : std_logic;
SIGNAL \inst2|reg_mem~433feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~433_q\ : std_logic;
SIGNAL \inst2|reg_mem~1219_combout\ : std_logic;
SIGNAL \inst2|reg_mem~977feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~977_q\ : std_logic;
SIGNAL \inst2|reg_mem~849_q\ : std_logic;
SIGNAL \inst2|reg_mem~881feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~881_q\ : std_logic;
SIGNAL \inst2|reg_mem~913_q\ : std_logic;
SIGNAL \inst2|reg_mem~817_q\ : std_logic;
SIGNAL \inst2|reg_mem~2306_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1009_q\ : std_logic;
SIGNAL \inst2|reg_mem~1041_q\ : std_logic;
SIGNAL \inst2|reg_mem~945_q\ : std_logic;
SIGNAL \inst2|reg_mem~1227_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1231_combout\ : std_logic;
SIGNAL \inst2|reg_mem~466feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~466_q\ : std_logic;
SIGNAL \inst2|reg_mem~530feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~530_q\ : std_logic;
SIGNAL \inst2|reg_mem~498feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~498_q\ : std_logic;
SIGNAL \inst2|reg_mem~402_q\ : std_logic;
SIGNAL \inst2|reg_mem~370_q\ : std_logic;
SIGNAL \inst2|reg_mem~338_q\ : std_logic;
SIGNAL \inst2|reg_mem~306_q\ : std_logic;
SIGNAL \inst2|reg_mem~2250_combout\ : std_logic;
SIGNAL \inst2|reg_mem~434feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~434_q\ : std_logic;
SIGNAL \inst2|reg_mem~1168_combout\ : std_logic;
SIGNAL \inst2|reg_mem~978feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~978_q\ : std_logic;
SIGNAL \inst2|reg_mem~1042_q\ : std_logic;
SIGNAL \inst2|reg_mem~1010feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1010_q\ : std_logic;
SIGNAL \inst2|reg_mem~914_q\ : std_logic;
SIGNAL \inst2|reg_mem~882_q\ : std_logic;
SIGNAL \inst2|reg_mem~850_q\ : std_logic;
SIGNAL \inst2|reg_mem~818feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~818_q\ : std_logic;
SIGNAL \inst2|reg_mem~2258_combout\ : std_logic;
SIGNAL \inst2|reg_mem~946feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~946_q\ : std_logic;
SIGNAL \inst2|reg_mem~1176_combout\ : std_logic;
SIGNAL \inst2|reg_mem~210feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~210_q\ : std_logic;
SIGNAL \inst2|reg_mem~242_q\ : std_logic;
SIGNAL \inst2|reg_mem~274_q\ : std_logic;
SIGNAL \inst2|reg_mem~82feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~82_q\ : std_logic;
SIGNAL \inst2|reg_mem~114feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~114_q\ : std_logic;
SIGNAL \inst2|reg_mem~146_q\ : std_logic;
SIGNAL \inst2|reg_mem~50_q\ : std_logic;
SIGNAL \inst2|reg_mem~2246_combout\ : std_logic;
SIGNAL \inst2|reg_mem~178_q\ : std_logic;
SIGNAL \inst2|reg_mem~1164_combout\ : std_logic;
SIGNAL \inst2|reg_mem~754_q\ : std_logic;
SIGNAL \inst2|reg_mem~786_q\ : std_logic;
SIGNAL \inst2|reg_mem~658_q\ : std_logic;
SIGNAL \inst2|reg_mem~626feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~626_q\ : std_logic;
SIGNAL \inst2|reg_mem~594_q\ : std_logic;
SIGNAL \inst2|reg_mem~562feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~562_q\ : std_logic;
SIGNAL \inst2|reg_mem~2254_combout\ : std_logic;
SIGNAL \inst2|reg_mem~690feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~690_q\ : std_logic;
SIGNAL \inst2|reg_mem~1172_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1180_combout\ : std_logic;
SIGNAL \inst12|output[11]~4_combout\ : std_logic;
SIGNAL \inst2|reg_mem~272_q\ : std_logic;
SIGNAL \inst2|reg_mem~208feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~208_q\ : std_logic;
SIGNAL \inst2|reg_mem~240feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~240_q\ : std_logic;
SIGNAL \inst2|reg_mem~144_q\ : std_logic;
SIGNAL \inst2|reg_mem~80_q\ : std_logic;
SIGNAL \inst2|reg_mem~112_q\ : std_logic;
SIGNAL \inst2|reg_mem~48feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~48_q\ : std_logic;
SIGNAL \inst2|reg_mem~2310_combout\ : std_logic;
SIGNAL \inst2|reg_mem~176feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~176_q\ : std_logic;
SIGNAL \inst2|reg_mem~1232_combout\ : std_logic;
SIGNAL \inst2|reg_mem~976_q\ : std_logic;
SIGNAL \inst2|reg_mem~1008_q\ : std_logic;
SIGNAL \inst2|reg_mem~1040feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1040_q\ : std_logic;
SIGNAL \inst2|reg_mem~912_q\ : std_logic;
SIGNAL \inst2|reg_mem~880feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~880_q\ : std_logic;
SIGNAL \inst2|reg_mem~848_q\ : std_logic;
SIGNAL \inst2|reg_mem~816feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~816_q\ : std_logic;
SIGNAL \inst2|reg_mem~2322_combout\ : std_logic;
SIGNAL \inst2|reg_mem~944_q\ : std_logic;
SIGNAL \inst2|reg_mem~1244_combout\ : std_logic;
SIGNAL \inst2|reg_mem~464feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~464_q\ : std_logic;
SIGNAL \inst2|reg_mem~528_q\ : std_logic;
SIGNAL \inst2|reg_mem~496feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~496_q\ : std_logic;
SIGNAL \inst2|reg_mem~336_q\ : std_logic;
SIGNAL \inst2|reg_mem~400_q\ : std_logic;
SIGNAL \inst2|reg_mem~368feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~368_q\ : std_logic;
SIGNAL \inst2|reg_mem~304feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~304_q\ : std_logic;
SIGNAL \inst2|reg_mem~2314_combout\ : std_logic;
SIGNAL \inst2|reg_mem~432feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~432_q\ : std_logic;
SIGNAL \inst2|reg_mem~1236_combout\ : std_logic;
SIGNAL \inst2|reg_mem~784_q\ : std_logic;
SIGNAL \inst2|reg_mem~752feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~752_q\ : std_logic;
SIGNAL \inst2|reg_mem~656feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~656_q\ : std_logic;
SIGNAL \inst2|reg_mem~592feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~592_q\ : std_logic;
SIGNAL \inst2|reg_mem~624feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~624_q\ : std_logic;
SIGNAL \inst2|reg_mem~560feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~560_q\ : std_logic;
SIGNAL \inst2|reg_mem~2318_combout\ : std_logic;
SIGNAL \inst2|reg_mem~688_q\ : std_logic;
SIGNAL \inst2|reg_mem~1240_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1248_combout\ : std_logic;
SIGNAL \inst12|output[9]~6_combout\ : std_logic;
SIGNAL \inst2|reg_mem~206_q\ : std_logic;
SIGNAL \inst2|reg_mem~238feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~238_q\ : std_logic;
SIGNAL \inst2|reg_mem~270feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~270_q\ : std_logic;
SIGNAL \inst2|reg_mem~78feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~78_q\ : std_logic;
SIGNAL \inst2|reg_mem~142feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~142_q\ : std_logic;
SIGNAL \inst2|reg_mem~110_q\ : std_logic;
SIGNAL \inst2|reg_mem~46feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~46_q\ : std_logic;
SIGNAL \inst2|reg_mem~2374_combout\ : std_logic;
SIGNAL \inst2|reg_mem~174_q\ : std_logic;
SIGNAL \inst2|reg_mem~1300_combout\ : std_logic;
SIGNAL \inst2|reg_mem~718_q\ : std_logic;
SIGNAL \inst2|reg_mem~750_q\ : std_logic;
SIGNAL \inst2|reg_mem~782_q\ : std_logic;
SIGNAL \inst2|reg_mem~590_q\ : std_logic;
SIGNAL \inst2|reg_mem~654_q\ : std_logic;
SIGNAL \inst2|reg_mem~622_q\ : std_logic;
SIGNAL \inst2|reg_mem~558feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~558_q\ : std_logic;
SIGNAL \inst2|reg_mem~2382_combout\ : std_logic;
SIGNAL \inst2|reg_mem~686_q\ : std_logic;
SIGNAL \inst2|reg_mem~1308_combout\ : std_logic;
SIGNAL \inst2|reg_mem~462_q\ : std_logic;
SIGNAL \inst2|reg_mem~526_q\ : std_logic;
SIGNAL \inst2|reg_mem~494feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~494_q\ : std_logic;
SIGNAL \inst2|reg_mem~398_q\ : std_logic;
SIGNAL \inst2|reg_mem~366feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~366_q\ : std_logic;
SIGNAL \inst2|reg_mem~302feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~302_q\ : std_logic;
SIGNAL \inst2|reg_mem~2378_combout\ : std_logic;
SIGNAL \inst2|reg_mem~430feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~430_q\ : std_logic;
SIGNAL \inst2|reg_mem~1304_combout\ : std_logic;
SIGNAL \inst2|reg_mem~974feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~974_q\ : std_logic;
SIGNAL \inst2|reg_mem~1038feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1038_q\ : std_logic;
SIGNAL \inst2|reg_mem~1006_q\ : std_logic;
SIGNAL \inst2|reg_mem~846_q\ : std_logic;
SIGNAL \inst2|reg_mem~878_q\ : std_logic;
SIGNAL \inst2|reg_mem~910_q\ : std_logic;
SIGNAL \inst2|reg_mem~814_q\ : std_logic;
SIGNAL \inst2|reg_mem~2386_combout\ : std_logic;
SIGNAL \inst2|reg_mem~942_q\ : std_logic;
SIGNAL \inst2|reg_mem~1312_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1316_combout\ : std_logic;
SIGNAL \inst2|reg_mem~717feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~717_q\ : std_logic;
SIGNAL \inst2|reg_mem~749_q\ : std_logic;
SIGNAL \inst2|reg_mem~653feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~653_q\ : std_logic;
SIGNAL \inst2|reg_mem~589feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~589_q\ : std_logic;
SIGNAL \inst2|reg_mem~621feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~621_q\ : std_logic;
SIGNAL \inst2|reg_mem~557feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~557_q\ : std_logic;
SIGNAL \inst2|reg_mem~2414_combout\ : std_logic;
SIGNAL \inst2|reg_mem~685feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~685_q\ : std_logic;
SIGNAL \inst2|reg_mem~1342_combout\ : std_logic;
SIGNAL \inst2|reg_mem~973feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~973_q\ : std_logic;
SIGNAL \inst2|reg_mem~1037feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1037_q\ : std_logic;
SIGNAL \inst2|reg_mem~1005feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1005_q\ : std_logic;
SIGNAL \inst2|reg_mem~909_q\ : std_logic;
SIGNAL \inst2|reg_mem~877_q\ : std_logic;
SIGNAL \inst2|reg_mem~845_q\ : std_logic;
SIGNAL \inst2|reg_mem~813_q\ : std_logic;
SIGNAL \inst2|reg_mem~2418_combout\ : std_logic;
SIGNAL \inst2|reg_mem~941feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~941_q\ : std_logic;
SIGNAL \inst2|reg_mem~1346_combout\ : std_logic;
SIGNAL \inst2|reg_mem~269_q\ : std_logic;
SIGNAL \inst2|reg_mem~205feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~205_q\ : std_logic;
SIGNAL \inst2|reg_mem~237feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~237_q\ : std_logic;
SIGNAL \inst2|reg_mem~77feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~77_q\ : std_logic;
SIGNAL \inst2|reg_mem~141_q\ : std_logic;
SIGNAL \inst2|reg_mem~109_q\ : std_logic;
SIGNAL \inst2|reg_mem~45feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~45_q\ : std_logic;
SIGNAL \inst2|reg_mem~2406_combout\ : std_logic;
SIGNAL \inst2|reg_mem~173feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~173_q\ : std_logic;
SIGNAL \inst2|reg_mem~1334_combout\ : std_logic;
SIGNAL \inst2|reg_mem~461feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~461_q\ : std_logic;
SIGNAL \inst2|reg_mem~525_q\ : std_logic;
SIGNAL \inst2|reg_mem~493feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~493_q\ : std_logic;
SIGNAL \inst2|reg_mem~333feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~333_q\ : std_logic;
SIGNAL \inst2|reg_mem~397_q\ : std_logic;
SIGNAL \inst2|reg_mem~365feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~365_q\ : std_logic;
SIGNAL \inst2|reg_mem~301_q\ : std_logic;
SIGNAL \inst2|reg_mem~2410_combout\ : std_logic;
SIGNAL \inst2|reg_mem~429feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~429_q\ : std_logic;
SIGNAL \inst2|reg_mem~1338_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1350_combout\ : std_logic;
SIGNAL \inst12|output[6]~9_combout\ : std_logic;
SIGNAL \inst2|reg_mem~971feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~971_q\ : std_logic;
SIGNAL \inst2|reg_mem~1035_q\ : std_logic;
SIGNAL \inst2|reg_mem~1003feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1003_q\ : std_logic;
SIGNAL \inst2|reg_mem~907_q\ : std_logic;
SIGNAL \inst2|reg_mem~843feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~843_q\ : std_logic;
SIGNAL \inst2|reg_mem~875feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~875_q\ : std_logic;
SIGNAL \inst2|reg_mem~811feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~811_q\ : std_logic;
SIGNAL \inst2|reg_mem~2482_combout\ : std_logic;
SIGNAL \inst2|reg_mem~939feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~939_q\ : std_logic;
SIGNAL \inst2|reg_mem~1414_combout\ : std_logic;
SIGNAL \inst2|reg_mem~715feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~715_q\ : std_logic;
SIGNAL \inst2|reg_mem~747feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~747_q\ : std_logic;
SIGNAL \inst2|reg_mem~587_q\ : std_logic;
SIGNAL \inst2|reg_mem~619_q\ : std_logic;
SIGNAL \inst2|reg_mem~651_q\ : std_logic;
SIGNAL \inst2|reg_mem~555feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~555_q\ : std_logic;
SIGNAL \inst2|reg_mem~2478_combout\ : std_logic;
SIGNAL \inst2|reg_mem~683feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~683_q\ : std_logic;
SIGNAL \inst2|reg_mem~1410_combout\ : std_logic;
SIGNAL \inst2|reg_mem~203feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~203_q\ : std_logic;
SIGNAL \inst2|reg_mem~235_q\ : std_logic;
SIGNAL \inst2|reg_mem~267_q\ : std_logic;
SIGNAL \inst2|reg_mem~139feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~139_q\ : std_logic;
SIGNAL \inst2|reg_mem~75feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~75_q\ : std_logic;
SIGNAL \inst2|reg_mem~107feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~107_q\ : std_logic;
SIGNAL \inst2|reg_mem~43_q\ : std_logic;
SIGNAL \inst2|reg_mem~2470_combout\ : std_logic;
SIGNAL \inst2|reg_mem~171_q\ : std_logic;
SIGNAL \inst2|reg_mem~1402_combout\ : std_logic;
SIGNAL \inst2|reg_mem~523feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~523_q\ : std_logic;
SIGNAL \inst2|reg_mem~491feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~491_q\ : std_logic;
SIGNAL \inst2|reg_mem~459_q\ : std_logic;
SIGNAL \inst2|reg_mem~395_q\ : std_logic;
SIGNAL \inst2|reg_mem~331_q\ : std_logic;
SIGNAL \inst2|reg_mem~363_q\ : std_logic;
SIGNAL \inst2|reg_mem~299feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~299_q\ : std_logic;
SIGNAL \inst2|reg_mem~2474_combout\ : std_logic;
SIGNAL \inst2|reg_mem~427feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~427_q\ : std_logic;
SIGNAL \inst2|reg_mem~1406_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1418_combout\ : std_logic;
SIGNAL \inst2|reg_mem~714_q\ : std_logic;
SIGNAL \inst2|reg_mem~778_q\ : std_logic;
SIGNAL \inst2|reg_mem~746_q\ : std_logic;
SIGNAL \inst2|reg_mem~650_q\ : std_logic;
SIGNAL \inst2|reg_mem~618feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~618_q\ : std_logic;
SIGNAL \inst2|reg_mem~586_q\ : std_logic;
SIGNAL \inst2|reg_mem~554feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~554_q\ : std_logic;
SIGNAL \inst2|reg_mem~2510_combout\ : std_logic;
SIGNAL \inst2|reg_mem~682feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~682_q\ : std_logic;
SIGNAL \inst2|reg_mem~1444_combout\ : std_logic;
SIGNAL \inst2|reg_mem~202_q\ : std_logic;
SIGNAL \inst2|reg_mem~234feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~234_q\ : std_logic;
SIGNAL \inst2|reg_mem~266_q\ : std_logic;
SIGNAL \inst2|reg_mem~74_q\ : std_logic;
SIGNAL \inst2|reg_mem~106feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~106_q\ : std_logic;
SIGNAL \inst2|reg_mem~138feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~138_q\ : std_logic;
SIGNAL \inst2|reg_mem~42feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~42_q\ : std_logic;
SIGNAL \inst2|reg_mem~2502_combout\ : std_logic;
SIGNAL \inst2|reg_mem~170_q\ : std_logic;
SIGNAL \inst2|reg_mem~1436_combout\ : std_logic;
SIGNAL \inst2|reg_mem~522_q\ : std_logic;
SIGNAL \inst2|reg_mem~490feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~490_q\ : std_logic;
SIGNAL \inst2|reg_mem~458feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~458_q\ : std_logic;
SIGNAL \inst2|reg_mem~394feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~394_q\ : std_logic;
SIGNAL \inst2|reg_mem~362_q\ : std_logic;
SIGNAL \inst2|reg_mem~330feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~330_q\ : std_logic;
SIGNAL \inst2|reg_mem~298feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~298_q\ : std_logic;
SIGNAL \inst2|reg_mem~2506_combout\ : std_logic;
SIGNAL \inst2|reg_mem~426feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~426_q\ : std_logic;
SIGNAL \inst2|reg_mem~1440_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1034feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1034_q\ : std_logic;
SIGNAL \inst2|reg_mem~1002feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1002_q\ : std_logic;
SIGNAL \inst2|reg_mem~906feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~906_q\ : std_logic;
SIGNAL \inst2|reg_mem~842_q\ : std_logic;
SIGNAL \inst2|reg_mem~874_q\ : std_logic;
SIGNAL \inst2|reg_mem~810_q\ : std_logic;
SIGNAL \inst2|reg_mem~2514_combout\ : std_logic;
SIGNAL \inst2|reg_mem~938feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~938_q\ : std_logic;
SIGNAL \inst2|reg_mem~1448_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1452_combout\ : std_logic;
SIGNAL \inst12|output[3]~12_combout\ : std_logic;
SIGNAL \inst2|reg_mem~776feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~776_q\ : std_logic;
SIGNAL \inst2|reg_mem~712_q\ : std_logic;
SIGNAL \inst2|reg_mem~744_q\ : std_logic;
SIGNAL \inst2|reg_mem~648_q\ : std_logic;
SIGNAL \inst2|reg_mem~616feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~616_q\ : std_logic;
SIGNAL \inst2|reg_mem~584_q\ : std_logic;
SIGNAL \inst2|reg_mem~552feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~552_q\ : std_logic;
SIGNAL \inst2|reg_mem~2574_combout\ : std_logic;
SIGNAL \inst2|reg_mem~680feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~680_q\ : std_logic;
SIGNAL \inst2|reg_mem~1512_combout\ : std_logic;
SIGNAL \inst2|reg_mem~264feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~264_q\ : std_logic;
SIGNAL \inst2|reg_mem~200_q\ : std_logic;
SIGNAL \inst2|reg_mem~232feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~232_q\ : std_logic;
SIGNAL \inst2|reg_mem~136feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~136_q\ : std_logic;
SIGNAL \inst2|reg_mem~72_q\ : std_logic;
SIGNAL \inst2|reg_mem~104feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~104_q\ : std_logic;
SIGNAL \inst2|reg_mem~40feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~40_q\ : std_logic;
SIGNAL \inst2|reg_mem~2566_combout\ : std_logic;
SIGNAL \inst2|reg_mem~168_q\ : std_logic;
SIGNAL \inst2|reg_mem~1504_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1032_q\ : std_logic;
SIGNAL \inst2|reg_mem~1000feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1000_q\ : std_logic;
SIGNAL \inst2|reg_mem~968feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~968_q\ : std_logic;
SIGNAL \inst2|reg_mem~904feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~904_q\ : std_logic;
SIGNAL \inst2|reg_mem~872_q\ : std_logic;
SIGNAL \inst2|reg_mem~808feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~808_q\ : std_logic;
SIGNAL \inst2|reg_mem~2578_combout\ : std_logic;
SIGNAL \inst2|reg_mem~936feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~936_q\ : std_logic;
SIGNAL \inst2|reg_mem~1516_combout\ : std_logic;
SIGNAL \inst2|reg_mem~456_q\ : std_logic;
SIGNAL \inst2|reg_mem~488_q\ : std_logic;
SIGNAL \inst2|reg_mem~520_q\ : std_logic;
SIGNAL \inst2|reg_mem~328_q\ : std_logic;
SIGNAL \inst2|reg_mem~360_q\ : std_logic;
SIGNAL \inst2|reg_mem~392_q\ : std_logic;
SIGNAL \inst2|reg_mem~296_q\ : std_logic;
SIGNAL \inst2|reg_mem~2570_combout\ : std_logic;
SIGNAL \inst2|reg_mem~424_q\ : std_logic;
SIGNAL \inst2|reg_mem~1508_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1520_combout\ : std_logic;
SIGNAL \inst12|output[1]~14_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst43|output[0]~94_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst43|output[0]~93_combout\ : std_logic;
SIGNAL \inst43|output[0]~95_combout\ : std_logic;
SIGNAL \inst2|reg_mem~198feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~198_q\ : std_logic;
SIGNAL \inst2|reg_mem~70_q\ : std_logic;
SIGNAL \inst2|reg_mem~102feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~102_q\ : std_logic;
SIGNAL \inst2|reg_mem~134_q\ : std_logic;
SIGNAL \inst2|reg_mem~38_q\ : std_logic;
SIGNAL \inst2|reg_mem~2838_combout\ : std_logic;
SIGNAL \inst2|reg_mem~230feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~230_q\ : std_logic;
SIGNAL \inst2|reg_mem~262_q\ : std_logic;
SIGNAL \inst2|reg_mem~166_q\ : std_logic;
SIGNAL \inst2|reg_mem~1793_combout\ : std_logic;
SIGNAL \inst2|reg_mem~710feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~710_q\ : std_logic;
SIGNAL \inst2|reg_mem~742feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~742_q\ : std_logic;
SIGNAL \inst2|reg_mem~582_q\ : std_logic;
SIGNAL \inst2|reg_mem~614feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~614_q\ : std_logic;
SIGNAL \inst2|reg_mem~646_q\ : std_logic;
SIGNAL \inst2|reg_mem~550feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~550_q\ : std_logic;
SIGNAL \inst2|reg_mem~2846_combout\ : std_logic;
SIGNAL \inst2|reg_mem~774_q\ : std_logic;
SIGNAL \inst2|reg_mem~678feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~678_q\ : std_logic;
SIGNAL \inst2|reg_mem~1801_combout\ : std_logic;
SIGNAL \inst2|reg_mem~966_q\ : std_logic;
SIGNAL \inst2|reg_mem~998feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~998_q\ : std_logic;
SIGNAL \inst2|reg_mem~838_q\ : std_logic;
SIGNAL \inst2|reg_mem~870_q\ : std_logic;
SIGNAL \inst2|reg_mem~902_q\ : std_logic;
SIGNAL \inst2|reg_mem~806feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~806_q\ : std_logic;
SIGNAL \inst2|reg_mem~2850_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1030_q\ : std_logic;
SIGNAL \inst2|reg_mem~934_q\ : std_logic;
SIGNAL \inst2|reg_mem~1805_combout\ : std_logic;
SIGNAL \inst2|reg_mem~454_q\ : std_logic;
SIGNAL \inst2|reg_mem~390feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~390_q\ : std_logic;
SIGNAL \inst2|reg_mem~358feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~358_q\ : std_logic;
SIGNAL \inst2|reg_mem~326_q\ : std_logic;
SIGNAL \inst2|reg_mem~294feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~294_q\ : std_logic;
SIGNAL \inst2|reg_mem~2842_combout\ : std_logic;
SIGNAL \inst2|reg_mem~486feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~486_q\ : std_logic;
SIGNAL \inst2|reg_mem~518_q\ : std_logic;
SIGNAL \inst2|reg_mem~422_q\ : std_logic;
SIGNAL \inst2|reg_mem~1797_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1809_combout\ : std_logic;
SIGNAL \inst12|output[0]~17_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2822_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1776_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2834_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1788_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2830_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1784_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2826_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1780_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1792_combout\ : std_logic;
SIGNAL \inst22|Mux9~2_combout\ : std_logic;
SIGNAL \inst3|Add0~130_cout\ : std_logic;
SIGNAL \inst3|Add0~62\ : std_logic;
SIGNAL \inst3|Add0~58\ : std_logic;
SIGNAL \inst3|Add0~54\ : std_logic;
SIGNAL \inst3|Add0~50\ : std_logic;
SIGNAL \inst3|Add0~46\ : std_logic;
SIGNAL \inst3|Add0~42\ : std_logic;
SIGNAL \inst3|Add0~38\ : std_logic;
SIGNAL \inst3|Add0~34\ : std_logic;
SIGNAL \inst3|Add0~30\ : std_logic;
SIGNAL \inst3|Add0~26\ : std_logic;
SIGNAL \inst3|Add0~22\ : std_logic;
SIGNAL \inst3|Add0~18\ : std_logic;
SIGNAL \inst3|Add0~13_sumout\ : std_logic;
SIGNAL \inst3|Mux19~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \inst43|output[11]~60_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst43|output[11]~61_combout\ : std_logic;
SIGNAL \inst43|output[11]~62_combout\ : std_logic;
SIGNAL \inst2|reg_mem~465_q\ : std_logic;
SIGNAL \inst2|reg_mem~2282_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1202_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2290_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1210_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2286_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1206_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2278_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1198_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1214_combout\ : std_logic;
SIGNAL \inst3|Add0~17_sumout\ : std_logic;
SIGNAL \inst3|Mux20~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst43|output[10]~64_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst43|output[10]~63_combout\ : std_logic;
SIGNAL \inst43|output[10]~65_combout\ : std_logic;
SIGNAL \inst2|reg_mem~720feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~720_q\ : std_logic;
SIGNAL \inst2|reg_mem~2334_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1257_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2330_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1253_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2326_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1249_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2338_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1261_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1265_combout\ : std_logic;
SIGNAL \inst12|output[10]~5_combout\ : std_logic;
SIGNAL \inst3|Add0~21_sumout\ : std_logic;
SIGNAL \inst3|Mux21~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst43|output[9]~67_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \inst43|output[9]~66_combout\ : std_logic;
SIGNAL \inst43|output[9]~68_combout\ : std_logic;
SIGNAL \inst2|reg_mem~975_q\ : std_logic;
SIGNAL \inst2|reg_mem~2354_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1278_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2350_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1274_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2346_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1270_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2342_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1266_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1282_combout\ : std_logic;
SIGNAL \inst3|Add0~25_sumout\ : std_logic;
SIGNAL \inst3|Mux22~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst43|output[8]~70_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst43|output[8]~69_combout\ : std_logic;
SIGNAL \inst43|output[8]~71_combout\ : std_logic;
SIGNAL \inst2|reg_mem~334_q\ : std_logic;
SIGNAL \inst2|reg_mem~2394_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1321_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2402_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1329_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2398_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1325_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2390_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1317_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1333_combout\ : std_logic;
SIGNAL \inst12|output[8]~7_combout\ : std_logic;
SIGNAL \inst3|Add0~29_sumout\ : std_logic;
SIGNAL \inst3|Mux23~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \inst43|output[7]~72_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst43|output[7]~73_combout\ : std_logic;
SIGNAL \inst43|output[7]~74_combout\ : std_logic;
SIGNAL \inst2|reg_mem~781_q\ : std_logic;
SIGNAL \inst2|reg_mem~2430_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1359_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2422_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1351_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2434_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1363_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2426_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1355_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1367_combout\ : std_logic;
SIGNAL \inst12|output[7]~8_combout\ : std_logic;
SIGNAL \inst3|Add0~33_sumout\ : std_logic;
SIGNAL \inst3|Mux24~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst43|output[6]~75_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst43|output[6]~76_combout\ : std_logic;
SIGNAL \inst43|output[6]~77_combout\ : std_logic;
SIGNAL \inst2|reg_mem~524_q\ : std_logic;
SIGNAL \inst2|reg_mem~2442_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1372_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2450_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1380_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2438_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1368_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2446_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1376_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1384_combout\ : std_logic;
SIGNAL \inst3|Add0~37_sumout\ : std_logic;
SIGNAL \inst3|Mux25~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \inst43|output[5]~78_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst43|output[5]~79_combout\ : std_logic;
SIGNAL \inst43|output[5]~80_combout\ : std_logic;
SIGNAL \inst2|reg_mem~779_q\ : std_logic;
SIGNAL \inst2|reg_mem~2494_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1427_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2498_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1431_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2486_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1419_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2490_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1423_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1435_combout\ : std_logic;
SIGNAL \inst12|output[5]~10_combout\ : std_logic;
SIGNAL \inst3|Add0~41_sumout\ : std_logic;
SIGNAL \inst3|Mux26~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst43|output[4]~82_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst43|output[4]~81_combout\ : std_logic;
SIGNAL \inst43|output[4]~83_combout\ : std_logic;
SIGNAL \inst2|reg_mem~970feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~970_q\ : std_logic;
SIGNAL \inst2|reg_mem~2530_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1465_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2518_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1453_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2526_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1461_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2522_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1457_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1469_combout\ : std_logic;
SIGNAL \inst12|output[4]~11_combout\ : std_logic;
SIGNAL \inst3|Add0~45_sumout\ : std_logic;
SIGNAL \inst3|Mux27~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst43|output[3]~85_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \inst43|output[3]~84_combout\ : std_logic;
SIGNAL \inst43|output[3]~86_combout\ : std_logic;
SIGNAL \inst2|reg_mem~777_q\ : std_logic;
SIGNAL \inst2|reg_mem~2542_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1478_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2534_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1470_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2546_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1482_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2538_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1474_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1486_combout\ : std_logic;
SIGNAL \inst3|Add0~49_sumout\ : std_logic;
SIGNAL \inst3|Mux28~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst43|output[2]~87_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst43|output[2]~88_combout\ : std_logic;
SIGNAL \inst43|output[2]~89_combout\ : std_logic;
SIGNAL \inst2|reg_mem~840_q\ : std_logic;
SIGNAL \inst2|reg_mem~2594_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1533_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2582_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1521_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2590_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1529_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2586_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1525_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1537_combout\ : std_logic;
SIGNAL \inst12|output[2]~13_combout\ : std_logic;
SIGNAL \inst3|Add0~53_sumout\ : std_logic;
SIGNAL \inst3|Mux29~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \inst43|output[1]~90_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst43|output[1]~91_combout\ : std_logic;
SIGNAL \inst43|output[1]~92_combout\ : std_logic;
SIGNAL \inst2|reg_mem~967feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~967_q\ : std_logic;
SIGNAL \inst2|reg_mem~2610_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1550_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2598_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1538_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2606_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1546_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2602_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1542_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1554_combout\ : std_logic;
SIGNAL \inst3|Add0~57_sumout\ : std_logic;
SIGNAL \inst3|Mux30~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst43|output[30]~4_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst43|output[30]~3_combout\ : std_logic;
SIGNAL \inst3|Mux32~1_combout\ : std_logic;
SIGNAL \inst12|output[30]~26_combout\ : std_logic;
SIGNAL \inst3|Mux1~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst43|output[29]~7_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \inst43|output[29]~6_combout\ : std_logic;
SIGNAL \inst2|reg_mem~739feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~739_q\ : std_logic;
SIGNAL \inst2|reg_mem~803_q\ : std_logic;
SIGNAL \inst2|reg_mem~771feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~771_q\ : std_logic;
SIGNAL \inst2|reg_mem~611_q\ : std_logic;
SIGNAL \inst2|reg_mem~675_q\ : std_logic;
SIGNAL \inst2|reg_mem~643_q\ : std_logic;
SIGNAL \inst2|reg_mem~579feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~579_q\ : std_logic;
SIGNAL \inst2|reg_mem~3150_combout\ : std_logic;
SIGNAL \inst2|reg_mem~707_q\ : std_logic;
SIGNAL \inst2|reg_mem~2124_combout\ : std_logic;
SIGNAL \inst2|reg_mem~995_q\ : std_logic;
SIGNAL \inst2|reg_mem~1027feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1027_q\ : std_logic;
SIGNAL \inst2|reg_mem~867_q\ : std_logic;
SIGNAL \inst2|reg_mem~931_q\ : std_logic;
SIGNAL \inst2|reg_mem~899_q\ : std_logic;
SIGNAL \inst2|reg_mem~835_q\ : std_logic;
SIGNAL \inst2|reg_mem~3154_combout\ : std_logic;
SIGNAL \inst2|reg_mem~963feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~963_q\ : std_logic;
SIGNAL \inst2|reg_mem~2128_combout\ : std_logic;
SIGNAL \inst2|reg_mem~227_q\ : std_logic;
SIGNAL \inst2|reg_mem~291feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~291_q\ : std_logic;
SIGNAL \inst2|reg_mem~259feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~259_q\ : std_logic;
SIGNAL \inst2|reg_mem~163feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~163_q\ : std_logic;
SIGNAL \inst2|reg_mem~99feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~99_q\ : std_logic;
SIGNAL \inst2|reg_mem~131_q\ : std_logic;
SIGNAL \inst2|reg_mem~67feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~67_q\ : std_logic;
SIGNAL \inst2|reg_mem~3142_combout\ : std_logic;
SIGNAL \inst2|reg_mem~195feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~195_q\ : std_logic;
SIGNAL \inst2|reg_mem~2116_combout\ : std_logic;
SIGNAL \inst2|reg_mem~547_q\ : std_logic;
SIGNAL \inst2|reg_mem~483_q\ : std_logic;
SIGNAL \inst2|reg_mem~515_q\ : std_logic;
SIGNAL \inst2|reg_mem~355_q\ : std_logic;
SIGNAL \inst2|reg_mem~419_q\ : std_logic;
SIGNAL \inst2|reg_mem~387feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~387_q\ : std_logic;
SIGNAL \inst2|reg_mem~323feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~323_q\ : std_logic;
SIGNAL \inst2|reg_mem~3146_combout\ : std_logic;
SIGNAL \inst2|reg_mem~451_q\ : std_logic;
SIGNAL \inst2|reg_mem~2120_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2132_combout\ : std_logic;
SIGNAL \inst3|Mux2~3_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst43|output[28]~9_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst43|output[28]~10_combout\ : std_logic;
SIGNAL \inst2|reg_mem~802feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~802_q\ : std_logic;
SIGNAL \inst2|reg_mem~770feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~770_q\ : std_logic;
SIGNAL \inst2|reg_mem~738_q\ : std_logic;
SIGNAL \inst2|reg_mem~610_q\ : std_logic;
SIGNAL \inst2|reg_mem~642_q\ : std_logic;
SIGNAL \inst2|reg_mem~674feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~674_q\ : std_logic;
SIGNAL \inst2|reg_mem~578feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~578_q\ : std_logic;
SIGNAL \inst2|reg_mem~2862_combout\ : std_logic;
SIGNAL \inst2|reg_mem~706feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~706_q\ : std_logic;
SIGNAL \inst2|reg_mem~1818_combout\ : std_logic;
SIGNAL \inst2|reg_mem~482feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~482_q\ : std_logic;
SIGNAL \inst2|reg_mem~514_q\ : std_logic;
SIGNAL \inst2|reg_mem~546_q\ : std_logic;
SIGNAL \inst2|reg_mem~418_q\ : std_logic;
SIGNAL \inst2|reg_mem~354_q\ : std_logic;
SIGNAL \inst2|reg_mem~386feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~386_q\ : std_logic;
SIGNAL \inst2|reg_mem~322feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~322_q\ : std_logic;
SIGNAL \inst2|reg_mem~2858_combout\ : std_logic;
SIGNAL \inst2|reg_mem~450_q\ : std_logic;
SIGNAL \inst2|reg_mem~1814_combout\ : std_logic;
SIGNAL \inst2|reg_mem~994_q\ : std_logic;
SIGNAL \inst2|reg_mem~1058_q\ : std_logic;
SIGNAL \inst2|reg_mem~1026feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1026_q\ : std_logic;
SIGNAL \inst2|reg_mem~930_q\ : std_logic;
SIGNAL \inst2|reg_mem~866_q\ : std_logic;
SIGNAL \inst2|reg_mem~898feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~898_q\ : std_logic;
SIGNAL \inst2|reg_mem~834feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~834_q\ : std_logic;
SIGNAL \inst2|reg_mem~2866_combout\ : std_logic;
SIGNAL \inst2|reg_mem~962_q\ : std_logic;
SIGNAL \inst2|reg_mem~1822_combout\ : std_logic;
SIGNAL \inst2|reg_mem~290_q\ : std_logic;
SIGNAL \inst2|reg_mem~258feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~258_q\ : std_logic;
SIGNAL \inst2|reg_mem~98_q\ : std_logic;
SIGNAL \inst2|reg_mem~162feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~162_q\ : std_logic;
SIGNAL \inst2|reg_mem~130_q\ : std_logic;
SIGNAL \inst2|reg_mem~66_q\ : std_logic;
SIGNAL \inst2|reg_mem~2854_combout\ : std_logic;
SIGNAL \inst2|reg_mem~194feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~194_q\ : std_logic;
SIGNAL \inst2|reg_mem~1810_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1826_combout\ : std_logic;
SIGNAL \inst3|Mux3~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \inst43|output[27]~12_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst43|output[27]~13_combout\ : std_logic;
SIGNAL \inst2|reg_mem~225_q\ : std_logic;
SIGNAL \inst2|reg_mem~257feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~257_q\ : std_logic;
SIGNAL \inst2|reg_mem~97feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~97_q\ : std_logic;
SIGNAL \inst2|reg_mem~129_q\ : std_logic;
SIGNAL \inst2|reg_mem~161_q\ : std_logic;
SIGNAL \inst2|reg_mem~65_q\ : std_logic;
SIGNAL \inst2|reg_mem~2886_combout\ : std_logic;
SIGNAL \inst2|reg_mem~289_q\ : std_logic;
SIGNAL \inst2|reg_mem~193_q\ : std_logic;
SIGNAL \inst2|reg_mem~1844_combout\ : std_logic;
SIGNAL \inst2|reg_mem~801_q\ : std_logic;
SIGNAL \inst2|reg_mem~769feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~769_q\ : std_logic;
SIGNAL \inst2|reg_mem~737_q\ : std_logic;
SIGNAL \inst2|reg_mem~609_q\ : std_logic;
SIGNAL \inst2|reg_mem~673_q\ : std_logic;
SIGNAL \inst2|reg_mem~641feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~641_q\ : std_logic;
SIGNAL \inst2|reg_mem~577feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~577_q\ : std_logic;
SIGNAL \inst2|reg_mem~2894_combout\ : std_logic;
SIGNAL \inst2|reg_mem~705feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~705_q\ : std_logic;
SIGNAL \inst2|reg_mem~1852_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1057_q\ : std_logic;
SIGNAL \inst2|reg_mem~993_q\ : std_logic;
SIGNAL \inst2|reg_mem~1025_q\ : std_logic;
SIGNAL \inst2|reg_mem~929feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~929_q\ : std_logic;
SIGNAL \inst2|reg_mem~865feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~865_q\ : std_logic;
SIGNAL \inst2|reg_mem~897_q\ : std_logic;
SIGNAL \inst2|reg_mem~833feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~833_q\ : std_logic;
SIGNAL \inst2|reg_mem~2898_combout\ : std_logic;
SIGNAL \inst2|reg_mem~961feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~961_q\ : std_logic;
SIGNAL \inst2|reg_mem~1856_combout\ : std_logic;
SIGNAL \inst2|reg_mem~545feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~545_q\ : std_logic;
SIGNAL \inst2|reg_mem~513feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~513_q\ : std_logic;
SIGNAL \inst2|reg_mem~353_q\ : std_logic;
SIGNAL \inst2|reg_mem~417_q\ : std_logic;
SIGNAL \inst2|reg_mem~385_q\ : std_logic;
SIGNAL \inst2|reg_mem~321feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~321_q\ : std_logic;
SIGNAL \inst2|reg_mem~2890_combout\ : std_logic;
SIGNAL \inst2|reg_mem~449_q\ : std_logic;
SIGNAL \inst2|reg_mem~1848_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1860_combout\ : std_logic;
SIGNAL \inst3|Mux4~0_combout\ : std_logic;
SIGNAL \inst2|reg_mem~224_q\ : std_logic;
SIGNAL \inst2|reg_mem~288_q\ : std_logic;
SIGNAL \inst2|reg_mem~256_q\ : std_logic;
SIGNAL \inst2|reg_mem~160_q\ : std_logic;
SIGNAL \inst2|reg_mem~96_q\ : std_logic;
SIGNAL \inst2|reg_mem~128feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~128_q\ : std_logic;
SIGNAL \inst2|reg_mem~64feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~64_q\ : std_logic;
SIGNAL \inst2|reg_mem~2934_combout\ : std_logic;
SIGNAL \inst2|reg_mem~192_q\ : std_logic;
SIGNAL \inst2|reg_mem~1895_combout\ : std_logic;
SIGNAL \inst2|reg_mem~736_q\ : std_logic;
SIGNAL \inst2|reg_mem~800_q\ : std_logic;
SIGNAL \inst2|reg_mem~768feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~768_q\ : std_logic;
SIGNAL \inst2|reg_mem~672feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~672_q\ : std_logic;
SIGNAL \inst2|reg_mem~640feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~640_q\ : std_logic;
SIGNAL \inst2|reg_mem~608_q\ : std_logic;
SIGNAL \inst2|reg_mem~576feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~576_q\ : std_logic;
SIGNAL \inst2|reg_mem~2942_combout\ : std_logic;
SIGNAL \inst2|reg_mem~704_q\ : std_logic;
SIGNAL \inst2|reg_mem~1903_combout\ : std_logic;
SIGNAL \inst2|reg_mem~480feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~480_q\ : std_logic;
SIGNAL \inst2|reg_mem~512feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~512_q\ : std_logic;
SIGNAL \inst2|reg_mem~544feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~544_q\ : std_logic;
SIGNAL \inst2|reg_mem~352_q\ : std_logic;
SIGNAL \inst2|reg_mem~384_q\ : std_logic;
SIGNAL \inst2|reg_mem~416_q\ : std_logic;
SIGNAL \inst2|reg_mem~320feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~320_q\ : std_logic;
SIGNAL \inst2|reg_mem~2938_combout\ : std_logic;
SIGNAL \inst2|reg_mem~448_q\ : std_logic;
SIGNAL \inst2|reg_mem~1899_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1024feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1024_q\ : std_logic;
SIGNAL \inst2|reg_mem~1056_q\ : std_logic;
SIGNAL \inst2|reg_mem~864feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~864_q\ : std_logic;
SIGNAL \inst2|reg_mem~896_q\ : std_logic;
SIGNAL \inst2|reg_mem~928feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~928_q\ : std_logic;
SIGNAL \inst2|reg_mem~832feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~832_q\ : std_logic;
SIGNAL \inst2|reg_mem~2946_combout\ : std_logic;
SIGNAL \inst2|reg_mem~960feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~960_q\ : std_logic;
SIGNAL \inst2|reg_mem~1907_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1911_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst43|output[26]~16_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst43|output[26]~15_combout\ : std_logic;
SIGNAL \inst12|output[26]~24_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \inst43|output[25]~18_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst43|output[25]~19_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1023_q\ : std_logic;
SIGNAL \inst2|reg_mem~1055_q\ : std_logic;
SIGNAL \inst2|reg_mem~863feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~863_q\ : std_logic;
SIGNAL \inst2|reg_mem~895_q\ : std_logic;
SIGNAL \inst2|reg_mem~927_q\ : std_logic;
SIGNAL \inst2|reg_mem~831_q\ : std_logic;
SIGNAL \inst2|reg_mem~2962_combout\ : std_logic;
SIGNAL \inst2|reg_mem~959_q\ : std_logic;
SIGNAL \inst2|reg_mem~1924_combout\ : std_logic;
SIGNAL \inst2|reg_mem~223feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~223_q\ : std_logic;
SIGNAL \inst2|reg_mem~255_q\ : std_logic;
SIGNAL \inst2|reg_mem~287_q\ : std_logic;
SIGNAL \inst2|reg_mem~159_q\ : std_logic;
SIGNAL \inst2|reg_mem~127feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~127_q\ : std_logic;
SIGNAL \inst2|reg_mem~95feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~95_q\ : std_logic;
SIGNAL \inst2|reg_mem~63_q\ : std_logic;
SIGNAL \inst2|reg_mem~2950_combout\ : std_logic;
SIGNAL \inst2|reg_mem~191_q\ : std_logic;
SIGNAL \inst2|reg_mem~1912_combout\ : std_logic;
SIGNAL \inst2|reg_mem~735_q\ : std_logic;
SIGNAL \inst2|reg_mem~799feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~799_q\ : std_logic;
SIGNAL \inst2|reg_mem~767_q\ : std_logic;
SIGNAL \inst2|reg_mem~607_q\ : std_logic;
SIGNAL \inst2|reg_mem~639feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~639_q\ : std_logic;
SIGNAL \inst2|reg_mem~671_q\ : std_logic;
SIGNAL \inst2|reg_mem~575feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~575_q\ : std_logic;
SIGNAL \inst2|reg_mem~2958_combout\ : std_logic;
SIGNAL \inst2|reg_mem~703feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~703_q\ : std_logic;
SIGNAL \inst2|reg_mem~1920_combout\ : std_logic;
SIGNAL \inst2|reg_mem~479feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~479_q\ : std_logic;
SIGNAL \inst2|reg_mem~543feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~543_q\ : std_logic;
SIGNAL \inst2|reg_mem~511feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~511_q\ : std_logic;
SIGNAL \inst2|reg_mem~415feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~415_q\ : std_logic;
SIGNAL \inst2|reg_mem~351feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~351_q\ : std_logic;
SIGNAL \inst2|reg_mem~383feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~383_q\ : std_logic;
SIGNAL \inst2|reg_mem~319feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~319_q\ : std_logic;
SIGNAL \inst2|reg_mem~2954_combout\ : std_logic;
SIGNAL \inst2|reg_mem~447feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~447_q\ : std_logic;
SIGNAL \inst2|reg_mem~1916_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1928_combout\ : std_logic;
SIGNAL \inst3|Mux6~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst43|output[24]~22_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst43|output[24]~21_combout\ : std_logic;
SIGNAL \inst2|reg_mem~478_q\ : std_logic;
SIGNAL \inst2|reg_mem~510feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~510_q\ : std_logic;
SIGNAL \inst2|reg_mem~350_q\ : std_logic;
SIGNAL \inst2|reg_mem~414_q\ : std_logic;
SIGNAL \inst2|reg_mem~382feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~382_q\ : std_logic;
SIGNAL \inst2|reg_mem~318feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~318_q\ : std_logic;
SIGNAL \inst2|reg_mem~2986_combout\ : std_logic;
SIGNAL \inst2|reg_mem~446feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~446_q\ : std_logic;
SIGNAL \inst2|reg_mem~1950_combout\ : std_logic;
SIGNAL \inst2|reg_mem~734feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~734_q\ : std_logic;
SIGNAL \inst2|reg_mem~798_q\ : std_logic;
SIGNAL \inst2|reg_mem~766_q\ : std_logic;
SIGNAL \inst2|reg_mem~606_q\ : std_logic;
SIGNAL \inst2|reg_mem~670_q\ : std_logic;
SIGNAL \inst2|reg_mem~638feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~638_q\ : std_logic;
SIGNAL \inst2|reg_mem~574feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~574_q\ : std_logic;
SIGNAL \inst2|reg_mem~2990_combout\ : std_logic;
SIGNAL \inst2|reg_mem~702_q\ : std_logic;
SIGNAL \inst2|reg_mem~1954_combout\ : std_logic;
SIGNAL \inst2|reg_mem~990feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~990_q\ : std_logic;
SIGNAL \inst2|reg_mem~1022_q\ : std_logic;
SIGNAL \inst2|reg_mem~1054feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1054_q\ : std_logic;
SIGNAL \inst2|reg_mem~862feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~862_q\ : std_logic;
SIGNAL \inst2|reg_mem~926_q\ : std_logic;
SIGNAL \inst2|reg_mem~894_q\ : std_logic;
SIGNAL \inst2|reg_mem~830feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~830_q\ : std_logic;
SIGNAL \inst2|reg_mem~2994_combout\ : std_logic;
SIGNAL \inst2|reg_mem~958_q\ : std_logic;
SIGNAL \inst2|reg_mem~1958_combout\ : std_logic;
SIGNAL \inst2|reg_mem~222_q\ : std_logic;
SIGNAL \inst2|reg_mem~254_q\ : std_logic;
SIGNAL \inst2|reg_mem~286_q\ : std_logic;
SIGNAL \inst2|reg_mem~94feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~94_q\ : std_logic;
SIGNAL \inst2|reg_mem~126_q\ : std_logic;
SIGNAL \inst2|reg_mem~158_q\ : std_logic;
SIGNAL \inst2|reg_mem~62feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~62_q\ : std_logic;
SIGNAL \inst2|reg_mem~2982_combout\ : std_logic;
SIGNAL \inst2|reg_mem~190_q\ : std_logic;
SIGNAL \inst2|reg_mem~1946_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1962_combout\ : std_logic;
SIGNAL \inst3|Mux7~0_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1053_q\ : std_logic;
SIGNAL \inst2|reg_mem~1021feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1021_q\ : std_logic;
SIGNAL \inst2|reg_mem~989_q\ : std_logic;
SIGNAL \inst2|reg_mem~861feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~861_q\ : std_logic;
SIGNAL \inst2|reg_mem~925feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~925_q\ : std_logic;
SIGNAL \inst2|reg_mem~893_q\ : std_logic;
SIGNAL \inst2|reg_mem~829feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~829_q\ : std_logic;
SIGNAL \inst2|reg_mem~3042_combout\ : std_logic;
SIGNAL \inst2|reg_mem~957feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~957_q\ : std_logic;
SIGNAL \inst2|reg_mem~2009_combout\ : std_logic;
SIGNAL \inst2|reg_mem~797_q\ : std_logic;
SIGNAL \inst2|reg_mem~765feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~765_q\ : std_logic;
SIGNAL \inst2|reg_mem~605feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~605_q\ : std_logic;
SIGNAL \inst2|reg_mem~637feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~637_q\ : std_logic;
SIGNAL \inst2|reg_mem~669feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~669_q\ : std_logic;
SIGNAL \inst2|reg_mem~573feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~573_q\ : std_logic;
SIGNAL \inst2|reg_mem~3038_combout\ : std_logic;
SIGNAL \inst2|reg_mem~701feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~701_q\ : std_logic;
SIGNAL \inst2|reg_mem~2005_combout\ : std_logic;
SIGNAL \inst2|reg_mem~285_q\ : std_logic;
SIGNAL \inst2|reg_mem~221_q\ : std_logic;
SIGNAL \inst2|reg_mem~253_q\ : std_logic;
SIGNAL \inst2|reg_mem~157feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~157_q\ : std_logic;
SIGNAL \inst2|reg_mem~125feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~125_q\ : std_logic;
SIGNAL \inst2|reg_mem~93_q\ : std_logic;
SIGNAL \inst2|reg_mem~61feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~61_q\ : std_logic;
SIGNAL \inst2|reg_mem~3030_combout\ : std_logic;
SIGNAL \inst2|reg_mem~189feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~189_q\ : std_logic;
SIGNAL \inst2|reg_mem~1997_combout\ : std_logic;
SIGNAL \inst2|reg_mem~541feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~541_q\ : std_logic;
SIGNAL \inst2|reg_mem~477feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~477_q\ : std_logic;
SIGNAL \inst2|reg_mem~509_q\ : std_logic;
SIGNAL \inst2|reg_mem~413_q\ : std_logic;
SIGNAL \inst2|reg_mem~381feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~381_q\ : std_logic;
SIGNAL \inst2|reg_mem~349_q\ : std_logic;
SIGNAL \inst2|reg_mem~317feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~317_q\ : std_logic;
SIGNAL \inst2|reg_mem~3034_combout\ : std_logic;
SIGNAL \inst2|reg_mem~445_q\ : std_logic;
SIGNAL \inst2|reg_mem~2001_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2013_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \inst43|output[23]~24_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst43|output[23]~25_combout\ : std_logic;
SIGNAL \inst12|output[23]~29_combout\ : std_logic;
SIGNAL \inst3|Mux8~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst43|output[22]~28_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst43|output[22]~27_combout\ : std_logic;
SIGNAL \inst2|reg_mem~476feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~476_q\ : std_logic;
SIGNAL \inst2|reg_mem~508feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~508_q\ : std_logic;
SIGNAL \inst2|reg_mem~540_q\ : std_logic;
SIGNAL \inst2|reg_mem~412_q\ : std_logic;
SIGNAL \inst2|reg_mem~348_q\ : std_logic;
SIGNAL \inst2|reg_mem~380feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~380_q\ : std_logic;
SIGNAL \inst2|reg_mem~316feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~316_q\ : std_logic;
SIGNAL \inst2|reg_mem~3050_combout\ : std_logic;
SIGNAL \inst2|reg_mem~444_q\ : std_logic;
SIGNAL \inst2|reg_mem~2018_combout\ : std_logic;
SIGNAL \inst2|reg_mem~796_q\ : std_logic;
SIGNAL \inst2|reg_mem~764feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~764_q\ : std_logic;
SIGNAL \inst2|reg_mem~732_q\ : std_logic;
SIGNAL \inst2|reg_mem~604_q\ : std_logic;
SIGNAL \inst2|reg_mem~636feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~636_q\ : std_logic;
SIGNAL \inst2|reg_mem~668_q\ : std_logic;
SIGNAL \inst2|reg_mem~572feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~572_q\ : std_logic;
SIGNAL \inst2|reg_mem~3054_combout\ : std_logic;
SIGNAL \inst2|reg_mem~700_q\ : std_logic;
SIGNAL \inst2|reg_mem~2022_combout\ : std_logic;
SIGNAL \inst2|reg_mem~220feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~220_q\ : std_logic;
SIGNAL \inst2|reg_mem~252feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~252_q\ : std_logic;
SIGNAL \inst2|reg_mem~284feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~284_q\ : std_logic;
SIGNAL \inst2|reg_mem~156feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~156_q\ : std_logic;
SIGNAL \inst2|reg_mem~92feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~92_q\ : std_logic;
SIGNAL \inst2|reg_mem~124feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~124_q\ : std_logic;
SIGNAL \inst2|reg_mem~60feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~60_q\ : std_logic;
SIGNAL \inst2|reg_mem~3046_combout\ : std_logic;
SIGNAL \inst2|reg_mem~188feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~188_q\ : std_logic;
SIGNAL \inst2|reg_mem~2014_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1052_q\ : std_logic;
SIGNAL \inst2|reg_mem~1020feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1020_q\ : std_logic;
SIGNAL \inst2|reg_mem~860_q\ : std_logic;
SIGNAL \inst2|reg_mem~892feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~892_q\ : std_logic;
SIGNAL \inst2|reg_mem~924_q\ : std_logic;
SIGNAL \inst2|reg_mem~828feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~828_q\ : std_logic;
SIGNAL \inst2|reg_mem~3058_combout\ : std_logic;
SIGNAL \inst2|reg_mem~956feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~956_q\ : std_logic;
SIGNAL \inst2|reg_mem~2026_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2030_combout\ : std_logic;
SIGNAL \inst3|Mux9~0_combout\ : std_logic;
SIGNAL \inst2|reg_mem~987_q\ : std_logic;
SIGNAL \inst2|reg_mem~1051_q\ : std_logic;
SIGNAL \inst2|reg_mem~1019feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1019_q\ : std_logic;
SIGNAL \inst2|reg_mem~859_q\ : std_logic;
SIGNAL \inst2|reg_mem~891feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~891_q\ : std_logic;
SIGNAL \inst2|reg_mem~923_q\ : std_logic;
SIGNAL \inst2|reg_mem~827feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~827_q\ : std_logic;
SIGNAL \inst2|reg_mem~2658_combout\ : std_logic;
SIGNAL \inst2|reg_mem~955_q\ : std_logic;
SIGNAL \inst2|reg_mem~1601_combout\ : std_logic;
SIGNAL \inst2|reg_mem~795_q\ : std_logic;
SIGNAL \inst2|reg_mem~731_q\ : std_logic;
SIGNAL \inst2|reg_mem~763feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~763_q\ : std_logic;
SIGNAL \inst2|reg_mem~667_q\ : std_logic;
SIGNAL \inst2|reg_mem~635feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~635_q\ : std_logic;
SIGNAL \inst2|reg_mem~603_q\ : std_logic;
SIGNAL \inst2|reg_mem~571feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~571_q\ : std_logic;
SIGNAL \inst2|reg_mem~2654_combout\ : std_logic;
SIGNAL \inst2|reg_mem~699feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~699_q\ : std_logic;
SIGNAL \inst2|reg_mem~1597_combout\ : std_logic;
SIGNAL \inst2|reg_mem~283_q\ : std_logic;
SIGNAL \inst2|reg_mem~251feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~251_q\ : std_logic;
SIGNAL \inst2|reg_mem~91_q\ : std_logic;
SIGNAL \inst2|reg_mem~123_q\ : std_logic;
SIGNAL \inst2|reg_mem~155_q\ : std_logic;
SIGNAL \inst2|reg_mem~59feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~59_q\ : std_logic;
SIGNAL \inst2|reg_mem~2646_combout\ : std_logic;
SIGNAL \inst2|reg_mem~187_q\ : std_logic;
SIGNAL \inst2|reg_mem~1589_combout\ : std_logic;
SIGNAL \inst2|reg_mem~475_q\ : std_logic;
SIGNAL \inst2|reg_mem~539_q\ : std_logic;
SIGNAL \inst2|reg_mem~507feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~507_q\ : std_logic;
SIGNAL \inst2|reg_mem~347_q\ : std_logic;
SIGNAL \inst2|reg_mem~411_q\ : std_logic;
SIGNAL \inst2|reg_mem~379_q\ : std_logic;
SIGNAL \inst2|reg_mem~315feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~315_q\ : std_logic;
SIGNAL \inst2|reg_mem~2650_combout\ : std_logic;
SIGNAL \inst2|reg_mem~443feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~443_q\ : std_logic;
SIGNAL \inst2|reg_mem~1593_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1605_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst43|output[21]~31_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \inst43|output[21]~30_combout\ : std_logic;
SIGNAL \inst12|output[21]~18_combout\ : std_logic;
SIGNAL \inst3|Mux10~0_combout\ : std_logic;
SIGNAL \inst2|reg_mem~474feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~474_q\ : std_logic;
SIGNAL \inst2|reg_mem~538_q\ : std_logic;
SIGNAL \inst2|reg_mem~506feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~506_q\ : std_logic;
SIGNAL \inst2|reg_mem~410_q\ : std_logic;
SIGNAL \inst2|reg_mem~378feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~378_q\ : std_logic;
SIGNAL \inst2|reg_mem~346_q\ : std_logic;
SIGNAL \inst2|reg_mem~314feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~314_q\ : std_logic;
SIGNAL \inst2|reg_mem~2682_combout\ : std_logic;
SIGNAL \inst2|reg_mem~442feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~442_q\ : std_logic;
SIGNAL \inst2|reg_mem~1627_combout\ : std_logic;
SIGNAL \inst2|reg_mem~250feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~250_q\ : std_logic;
SIGNAL \inst2|reg_mem~282_q\ : std_logic;
SIGNAL \inst2|reg_mem~154_q\ : std_logic;
SIGNAL \inst2|reg_mem~90_q\ : std_logic;
SIGNAL \inst2|reg_mem~122feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~122_q\ : std_logic;
SIGNAL \inst2|reg_mem~58feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~58_q\ : std_logic;
SIGNAL \inst2|reg_mem~2678_combout\ : std_logic;
SIGNAL \inst2|reg_mem~186feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~186_q\ : std_logic;
SIGNAL \inst2|reg_mem~1623_combout\ : std_logic;
SIGNAL \inst2|reg_mem~986_q\ : std_logic;
SIGNAL \inst2|reg_mem~1018_q\ : std_logic;
SIGNAL \inst2|reg_mem~1050feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1050_q\ : std_logic;
SIGNAL \inst2|reg_mem~922_q\ : std_logic;
SIGNAL \inst2|reg_mem~890_q\ : std_logic;
SIGNAL \inst2|reg_mem~858_q\ : std_logic;
SIGNAL \inst2|reg_mem~826_q\ : std_logic;
SIGNAL \inst2|reg_mem~2690_combout\ : std_logic;
SIGNAL \inst2|reg_mem~954feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~954_q\ : std_logic;
SIGNAL \inst2|reg_mem~1635_combout\ : std_logic;
SIGNAL \inst2|reg_mem~794feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~794_q\ : std_logic;
SIGNAL \inst2|reg_mem~762feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~762_q\ : std_logic;
SIGNAL \inst2|reg_mem~730_q\ : std_logic;
SIGNAL \inst2|reg_mem~666feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~666_q\ : std_logic;
SIGNAL \inst2|reg_mem~602_q\ : std_logic;
SIGNAL \inst2|reg_mem~634_q\ : std_logic;
SIGNAL \inst2|reg_mem~570feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~570_q\ : std_logic;
SIGNAL \inst2|reg_mem~2686_combout\ : std_logic;
SIGNAL \inst2|reg_mem~698_q\ : std_logic;
SIGNAL \inst2|reg_mem~1631_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1639_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst43|output[20]~34_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst43|output[20]~33_combout\ : std_logic;
SIGNAL \inst12|output[20]~19_combout\ : std_logic;
SIGNAL \inst3|Mux11~0_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1049feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1049_q\ : std_logic;
SIGNAL \inst2|reg_mem~1017feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1017_q\ : std_logic;
SIGNAL \inst2|reg_mem~921_q\ : std_logic;
SIGNAL \inst2|reg_mem~889_q\ : std_logic;
SIGNAL \inst2|reg_mem~857_q\ : std_logic;
SIGNAL \inst2|reg_mem~825feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~825_q\ : std_logic;
SIGNAL \inst2|reg_mem~2786_combout\ : std_logic;
SIGNAL \inst2|reg_mem~953feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~953_q\ : std_logic;
SIGNAL \inst2|reg_mem~1737_combout\ : std_logic;
SIGNAL \inst2|reg_mem~793_q\ : std_logic;
SIGNAL \inst2|reg_mem~729feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~729_q\ : std_logic;
SIGNAL \inst2|reg_mem~761feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~761_q\ : std_logic;
SIGNAL \inst2|reg_mem~665_q\ : std_logic;
SIGNAL \inst2|reg_mem~633feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~633_q\ : std_logic;
SIGNAL \inst2|reg_mem~601feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~601_q\ : std_logic;
SIGNAL \inst2|reg_mem~569feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~569_q\ : std_logic;
SIGNAL \inst2|reg_mem~2782_combout\ : std_logic;
SIGNAL \inst2|reg_mem~697feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~697_q\ : std_logic;
SIGNAL \inst2|reg_mem~1733_combout\ : std_logic;
SIGNAL \inst2|reg_mem~537_q\ : std_logic;
SIGNAL \inst2|reg_mem~473_q\ : std_logic;
SIGNAL \inst2|reg_mem~505feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~505_q\ : std_logic;
SIGNAL \inst2|reg_mem~345_q\ : std_logic;
SIGNAL \inst2|reg_mem~409_q\ : std_logic;
SIGNAL \inst2|reg_mem~377feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~377_q\ : std_logic;
SIGNAL \inst2|reg_mem~313feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~313_q\ : std_logic;
SIGNAL \inst2|reg_mem~2778_combout\ : std_logic;
SIGNAL \inst2|reg_mem~441feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~441_q\ : std_logic;
SIGNAL \inst2|reg_mem~1729_combout\ : std_logic;
SIGNAL \inst2|reg_mem~217feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~217_q\ : std_logic;
SIGNAL \inst2|reg_mem~249_q\ : std_logic;
SIGNAL \inst2|reg_mem~281feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~281_q\ : std_logic;
SIGNAL \inst2|reg_mem~153_q\ : std_logic;
SIGNAL \inst2|reg_mem~89_q\ : std_logic;
SIGNAL \inst2|reg_mem~121feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~121_q\ : std_logic;
SIGNAL \inst2|reg_mem~57feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~57_q\ : std_logic;
SIGNAL \inst2|reg_mem~2774_combout\ : std_logic;
SIGNAL \inst2|reg_mem~185_q\ : std_logic;
SIGNAL \inst2|reg_mem~1725_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1741_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \inst43|output[19]~36_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst43|output[19]~37_combout\ : std_logic;
SIGNAL \inst12|output[19]~30_combout\ : std_logic;
SIGNAL \inst3|Mux12~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst43|output[18]~40_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst43|output[18]~39_combout\ : std_logic;
SIGNAL \inst2|reg_mem~728_q\ : std_logic;
SIGNAL \inst2|reg_mem~760feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~760_q\ : std_logic;
SIGNAL \inst2|reg_mem~792_q\ : std_logic;
SIGNAL \inst2|reg_mem~600_q\ : std_logic;
SIGNAL \inst2|reg_mem~632_q\ : std_logic;
SIGNAL \inst2|reg_mem~664_q\ : std_logic;
SIGNAL \inst2|reg_mem~568feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~568_q\ : std_logic;
SIGNAL \inst2|reg_mem~2798_combout\ : std_logic;
SIGNAL \inst2|reg_mem~696feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~696_q\ : std_logic;
SIGNAL \inst2|reg_mem~1750_combout\ : std_logic;
SIGNAL \inst2|reg_mem~216_q\ : std_logic;
SIGNAL \inst2|reg_mem~248feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~248_q\ : std_logic;
SIGNAL \inst2|reg_mem~152_q\ : std_logic;
SIGNAL \inst2|reg_mem~88_q\ : std_logic;
SIGNAL \inst2|reg_mem~120_q\ : std_logic;
SIGNAL \inst2|reg_mem~56feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~56_q\ : std_logic;
SIGNAL \inst2|reg_mem~2790_combout\ : std_logic;
SIGNAL \inst2|reg_mem~184_q\ : std_logic;
SIGNAL \inst2|reg_mem~1742_combout\ : std_logic;
SIGNAL \inst2|reg_mem~472_q\ : std_logic;
SIGNAL \inst2|reg_mem~504_q\ : std_logic;
SIGNAL \inst2|reg_mem~536_q\ : std_logic;
SIGNAL \inst2|reg_mem~408_q\ : std_logic;
SIGNAL \inst2|reg_mem~376feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~376_q\ : std_logic;
SIGNAL \inst2|reg_mem~344_q\ : std_logic;
SIGNAL \inst2|reg_mem~312feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~312_q\ : std_logic;
SIGNAL \inst2|reg_mem~2794_combout\ : std_logic;
SIGNAL \inst2|reg_mem~440feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~440_q\ : std_logic;
SIGNAL \inst2|reg_mem~1746_combout\ : std_logic;
SIGNAL \inst2|reg_mem~984feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~984_q\ : std_logic;
SIGNAL \inst2|reg_mem~1016feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1016_q\ : std_logic;
SIGNAL \inst2|reg_mem~1048feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1048_q\ : std_logic;
SIGNAL \inst2|reg_mem~920_q\ : std_logic;
SIGNAL \inst2|reg_mem~856_q\ : std_logic;
SIGNAL \inst2|reg_mem~888_q\ : std_logic;
SIGNAL \inst2|reg_mem~824feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~824_q\ : std_logic;
SIGNAL \inst2|reg_mem~2802_combout\ : std_logic;
SIGNAL \inst2|reg_mem~952feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~952_q\ : std_logic;
SIGNAL \inst2|reg_mem~1754_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1758_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst43|output[17]~43_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \inst43|output[17]~42_combout\ : std_logic;
SIGNAL \inst2|reg_mem~791_q\ : std_logic;
SIGNAL \inst2|reg_mem~759feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~759_q\ : std_logic;
SIGNAL \inst2|reg_mem~663_q\ : std_logic;
SIGNAL \inst2|reg_mem~599feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~599_q\ : std_logic;
SIGNAL \inst2|reg_mem~631_q\ : std_logic;
SIGNAL \inst2|reg_mem~567_q\ : std_logic;
SIGNAL \inst2|reg_mem~2702_combout\ : std_logic;
SIGNAL \inst2|reg_mem~695feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~695_q\ : std_logic;
SIGNAL \inst2|reg_mem~1648_combout\ : std_logic;
SIGNAL \inst2|reg_mem~983feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~983_q\ : std_logic;
SIGNAL \inst2|reg_mem~1047_q\ : std_logic;
SIGNAL \inst2|reg_mem~1015feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1015_q\ : std_logic;
SIGNAL \inst2|reg_mem~855feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~855_q\ : std_logic;
SIGNAL \inst2|reg_mem~887_q\ : std_logic;
SIGNAL \inst2|reg_mem~919_q\ : std_logic;
SIGNAL \inst2|reg_mem~823feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~823_q\ : std_logic;
SIGNAL \inst2|reg_mem~2706_combout\ : std_logic;
SIGNAL \inst2|reg_mem~951feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~951_q\ : std_logic;
SIGNAL \inst2|reg_mem~1652_combout\ : std_logic;
SIGNAL \inst2|reg_mem~215_q\ : std_logic;
SIGNAL \inst2|reg_mem~279_q\ : std_logic;
SIGNAL \inst2|reg_mem~247feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~247_q\ : std_logic;
SIGNAL \inst2|reg_mem~87_q\ : std_logic;
SIGNAL \inst2|reg_mem~119_q\ : std_logic;
SIGNAL \inst2|reg_mem~151_q\ : std_logic;
SIGNAL \inst2|reg_mem~55_q\ : std_logic;
SIGNAL \inst2|reg_mem~2694_combout\ : std_logic;
SIGNAL \inst2|reg_mem~183_q\ : std_logic;
SIGNAL \inst2|reg_mem~1640_combout\ : std_logic;
SIGNAL \inst2|reg_mem~535_q\ : std_logic;
SIGNAL \inst2|reg_mem~471feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~471_q\ : std_logic;
SIGNAL \inst2|reg_mem~503_q\ : std_logic;
SIGNAL \inst2|reg_mem~407_q\ : std_logic;
SIGNAL \inst2|reg_mem~343_q\ : std_logic;
SIGNAL \inst2|reg_mem~375_q\ : std_logic;
SIGNAL \inst2|reg_mem~311feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~311_q\ : std_logic;
SIGNAL \inst2|reg_mem~2698_combout\ : std_logic;
SIGNAL \inst2|reg_mem~439_q\ : std_logic;
SIGNAL \inst2|reg_mem~1644_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1656_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst43|output[16]~45_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst43|output[16]~46_combout\ : std_logic;
SIGNAL \inst2|reg_mem~982_q\ : std_logic;
SIGNAL \inst2|reg_mem~1046_q\ : std_logic;
SIGNAL \inst2|reg_mem~1014feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1014_q\ : std_logic;
SIGNAL \inst2|reg_mem~854feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~854_q\ : std_logic;
SIGNAL \inst2|reg_mem~886_q\ : std_logic;
SIGNAL \inst2|reg_mem~918_q\ : std_logic;
SIGNAL \inst2|reg_mem~822_q\ : std_logic;
SIGNAL \inst2|reg_mem~2738_combout\ : std_logic;
SIGNAL \inst2|reg_mem~950_q\ : std_logic;
SIGNAL \inst2|reg_mem~1686_combout\ : std_logic;
SIGNAL \inst2|reg_mem~214_q\ : std_logic;
SIGNAL \inst2|reg_mem~278_q\ : std_logic;
SIGNAL \inst2|reg_mem~246feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~246_q\ : std_logic;
SIGNAL \inst2|reg_mem~86_q\ : std_logic;
SIGNAL \inst2|reg_mem~118feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~118_q\ : std_logic;
SIGNAL \inst2|reg_mem~150_q\ : std_logic;
SIGNAL \inst2|reg_mem~54feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~54_q\ : std_logic;
SIGNAL \inst2|reg_mem~2726_combout\ : std_logic;
SIGNAL \inst2|reg_mem~182feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~182_q\ : std_logic;
SIGNAL \inst2|reg_mem~1674_combout\ : std_logic;
SIGNAL \inst2|reg_mem~342_q\ : std_logic;
SIGNAL \inst2|reg_mem~406_q\ : std_logic;
SIGNAL \inst2|reg_mem~374feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~374_q\ : std_logic;
SIGNAL \inst2|reg_mem~310feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~310_q\ : std_logic;
SIGNAL \inst2|reg_mem~2730_combout\ : std_logic;
SIGNAL \inst2|reg_mem~470_q\ : std_logic;
SIGNAL \inst2|reg_mem~502_q\ : std_logic;
SIGNAL \inst2|reg_mem~534_q\ : std_logic;
SIGNAL \inst2|reg_mem~438_q\ : std_logic;
SIGNAL \inst2|reg_mem~1678_combout\ : std_logic;
SIGNAL \inst2|reg_mem~790_q\ : std_logic;
SIGNAL \inst2|reg_mem~758feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~758_q\ : std_logic;
SIGNAL \inst2|reg_mem~598_q\ : std_logic;
SIGNAL \inst2|reg_mem~662_q\ : std_logic;
SIGNAL \inst2|reg_mem~630_q\ : std_logic;
SIGNAL \inst2|reg_mem~566feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~566_q\ : std_logic;
SIGNAL \inst2|reg_mem~2734_combout\ : std_logic;
SIGNAL \inst2|reg_mem~694feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~694_q\ : std_logic;
SIGNAL \inst2|reg_mem~1682_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1690_combout\ : std_logic;
SIGNAL \inst3|Mux15~0_combout\ : std_logic;
SIGNAL \inst3|Add0~2\ : std_logic;
SIGNAL \inst3|Add0~125_sumout\ : std_logic;
SIGNAL \inst3|Mux15~1_combout\ : std_logic;
SIGNAL \inst43|output[16]~47_combout\ : std_logic;
SIGNAL \inst2|reg_mem~726feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~726_q\ : std_logic;
SIGNAL \inst2|reg_mem~2750_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1699_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2742_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1691_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2754_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1703_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2746_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1695_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1707_combout\ : std_logic;
SIGNAL \inst12|output[16]~16_combout\ : std_logic;
SIGNAL \inst3|Add0~126\ : std_logic;
SIGNAL \inst3|Add0~121_sumout\ : std_logic;
SIGNAL \inst3|Mux14~0_combout\ : std_logic;
SIGNAL \inst3|Mux14~1_combout\ : std_logic;
SIGNAL \inst43|output[17]~44_combout\ : std_logic;
SIGNAL \inst2|reg_mem~727feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~727_q\ : std_logic;
SIGNAL \inst2|reg_mem~2718_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1665_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2722_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1669_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2710_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1657_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2714_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1661_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1673_combout\ : std_logic;
SIGNAL \inst12|output[17]~15_combout\ : std_logic;
SIGNAL \inst3|Add0~122\ : std_logic;
SIGNAL \inst3|Add0~117_sumout\ : std_logic;
SIGNAL \inst3|Mux13~0_combout\ : std_logic;
SIGNAL \inst3|Mux13~1_combout\ : std_logic;
SIGNAL \inst43|output[18]~41_combout\ : std_logic;
SIGNAL \inst2|reg_mem~280feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~280_q\ : std_logic;
SIGNAL \inst2|reg_mem~2806_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1759_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2814_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1767_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2810_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1763_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2818_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1771_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1775_combout\ : std_logic;
SIGNAL \inst12|output[18]~31_combout\ : std_logic;
SIGNAL \inst3|Add0~118\ : std_logic;
SIGNAL \inst3|Add0~113_sumout\ : std_logic;
SIGNAL \inst3|Mux12~1_combout\ : std_logic;
SIGNAL \inst43|output[19]~38_combout\ : std_logic;
SIGNAL \inst2|reg_mem~985_q\ : std_logic;
SIGNAL \inst2|reg_mem~2770_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1720_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2766_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1716_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2762_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1712_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2758_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1708_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1724_combout\ : std_logic;
SIGNAL \inst3|Add0~114\ : std_logic;
SIGNAL \inst3|Add0~109_sumout\ : std_logic;
SIGNAL \inst3|Mux11~1_combout\ : std_logic;
SIGNAL \inst43|output[20]~35_combout\ : std_logic;
SIGNAL \inst2|reg_mem~218_q\ : std_logic;
SIGNAL \inst2|reg_mem~2662_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1606_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2666_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1610_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2674_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1618_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2670_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1614_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1622_combout\ : std_logic;
SIGNAL \inst3|Add0~110\ : std_logic;
SIGNAL \inst3|Add0~105_sumout\ : std_logic;
SIGNAL \inst3|Mux10~1_combout\ : std_logic;
SIGNAL \inst43|output[21]~32_combout\ : std_logic;
SIGNAL \inst2|reg_mem~219feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~219_q\ : std_logic;
SIGNAL \inst2|reg_mem~2630_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1572_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2634_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1576_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2642_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1584_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2638_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1580_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1588_combout\ : std_logic;
SIGNAL \inst3|Add0~106\ : std_logic;
SIGNAL \inst3|Add0~101_sumout\ : std_logic;
SIGNAL \inst3|Mux9~1_combout\ : std_logic;
SIGNAL \inst43|output[22]~29_combout\ : std_logic;
SIGNAL \inst2|reg_mem~988_q\ : std_logic;
SIGNAL \inst2|reg_mem~3074_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2043_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3070_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2039_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3066_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2035_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3062_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2031_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2047_combout\ : std_logic;
SIGNAL \inst12|output[22]~20_combout\ : std_logic;
SIGNAL \inst3|Add0~102\ : std_logic;
SIGNAL \inst3|Add0~97_sumout\ : std_logic;
SIGNAL \inst3|Mux8~1_combout\ : std_logic;
SIGNAL \inst43|output[23]~26_combout\ : std_logic;
SIGNAL \inst2|reg_mem~733feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~733_q\ : std_logic;
SIGNAL \inst2|reg_mem~3022_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1988_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3026_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1992_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3014_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1980_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3018_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1984_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1996_combout\ : std_logic;
SIGNAL \inst3|Add0~98\ : std_logic;
SIGNAL \inst3|Add0~93_sumout\ : std_logic;
SIGNAL \inst3|Mux7~1_combout\ : std_logic;
SIGNAL \inst43|output[24]~23_combout\ : std_logic;
SIGNAL \inst2|reg_mem~542feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~542_q\ : std_logic;
SIGNAL \inst2|reg_mem~3002_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1967_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3010_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1975_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2998_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1963_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3006_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1971_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1979_combout\ : std_logic;
SIGNAL \inst12|output[24]~25_combout\ : std_logic;
SIGNAL \inst3|Add0~94\ : std_logic;
SIGNAL \inst3|Add0~89_sumout\ : std_logic;
SIGNAL \inst3|Mux6~1_combout\ : std_logic;
SIGNAL \inst43|output[25]~20_combout\ : std_logic;
SIGNAL \inst2|reg_mem~991_q\ : std_logic;
SIGNAL \inst2|reg_mem~2978_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1941_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2970_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1933_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2966_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1929_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2974_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1937_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1945_combout\ : std_logic;
SIGNAL \inst12|output[25]~21_combout\ : std_logic;
SIGNAL \inst3|Add0~90\ : std_logic;
SIGNAL \inst3|Add0~85_sumout\ : std_logic;
SIGNAL \inst3|Mux5~0_combout\ : std_logic;
SIGNAL \inst3|Mux5~1_combout\ : std_logic;
SIGNAL \inst43|output[26]~17_combout\ : std_logic;
SIGNAL \inst2|reg_mem~992feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~992_q\ : std_logic;
SIGNAL \inst2|reg_mem~2930_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1890_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2926_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1886_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2922_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1882_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2918_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1878_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1894_combout\ : std_logic;
SIGNAL \inst3|Add0~86\ : std_logic;
SIGNAL \inst3|Add0~81_sumout\ : std_logic;
SIGNAL \inst3|Mux4~1_combout\ : std_logic;
SIGNAL \inst43|output[27]~14_combout\ : std_logic;
SIGNAL \inst2|reg_mem~481feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~481_q\ : std_logic;
SIGNAL \inst2|reg_mem~2906_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1865_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2902_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1861_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2910_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1869_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2914_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1873_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1877_combout\ : std_logic;
SIGNAL \inst12|output[27]~23_combout\ : std_logic;
SIGNAL \inst3|Add0~82\ : std_logic;
SIGNAL \inst3|Add0~77_sumout\ : std_logic;
SIGNAL \inst3|Mux3~1_combout\ : std_logic;
SIGNAL \inst43|output[28]~11_combout\ : std_logic;
SIGNAL \inst2|reg_mem~226_q\ : std_logic;
SIGNAL \inst2|reg_mem~2870_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1827_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2874_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1831_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2878_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1835_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2882_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1839_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1843_combout\ : std_logic;
SIGNAL \inst12|output[28]~22_combout\ : std_logic;
SIGNAL \inst3|Add0~78\ : std_logic;
SIGNAL \inst3|Add0~73_sumout\ : std_logic;
SIGNAL \inst3|Mux2~4_combout\ : std_logic;
SIGNAL \inst43|output[29]~8_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1059feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1059_q\ : std_logic;
SIGNAL \inst2|reg_mem~3170_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2145_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3166_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2141_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3158_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2133_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3162_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2137_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2149_combout\ : std_logic;
SIGNAL \inst12|output[29]~27_combout\ : std_logic;
SIGNAL \inst3|Add0~74\ : std_logic;
SIGNAL \inst3|Add0~69_sumout\ : std_logic;
SIGNAL \inst3|Mux1~1_combout\ : std_logic;
SIGNAL \inst43|output[30]~5_combout\ : std_logic;
SIGNAL \inst2|reg_mem~996feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~996_q\ : std_logic;
SIGNAL \inst2|reg_mem~3090_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2060_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3086_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2056_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3082_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2052_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3078_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2048_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2064_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst43|output[31]~1_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \inst43|output[31]~0_combout\ : std_logic;
SIGNAL \inst12|output[31]~28_combout\ : std_logic;
SIGNAL \inst2|reg_mem~805feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~805_q\ : std_logic;
SIGNAL \inst2|reg_mem~741_q\ : std_logic;
SIGNAL \inst2|reg_mem~773_q\ : std_logic;
SIGNAL \inst2|reg_mem~677feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~677_q\ : std_logic;
SIGNAL \inst2|reg_mem~613_q\ : std_logic;
SIGNAL \inst2|reg_mem~645feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~645_q\ : std_logic;
SIGNAL \inst2|reg_mem~581feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~581_q\ : std_logic;
SIGNAL \inst2|reg_mem~3118_combout\ : std_logic;
SIGNAL \inst2|reg_mem~709feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~709_q\ : std_logic;
SIGNAL \inst2|reg_mem~2090_combout\ : std_logic;
SIGNAL \inst2|reg_mem~229_q\ : std_logic;
SIGNAL \inst2|reg_mem~261_q\ : std_logic;
SIGNAL \inst2|reg_mem~293_q\ : std_logic;
SIGNAL \inst2|reg_mem~101_q\ : std_logic;
SIGNAL \inst2|reg_mem~165feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~165_q\ : std_logic;
SIGNAL \inst2|reg_mem~133feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~133_q\ : std_logic;
SIGNAL \inst2|reg_mem~69feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~69_q\ : std_logic;
SIGNAL \inst2|reg_mem~3110_combout\ : std_logic;
SIGNAL \inst2|reg_mem~197_q\ : std_logic;
SIGNAL \inst2|reg_mem~2082_combout\ : std_logic;
SIGNAL \inst2|reg_mem~549feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~549_q\ : std_logic;
SIGNAL \inst2|reg_mem~517feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~517_q\ : std_logic;
SIGNAL \inst2|reg_mem~421_q\ : std_logic;
SIGNAL \inst2|reg_mem~357_q\ : std_logic;
SIGNAL \inst2|reg_mem~389_q\ : std_logic;
SIGNAL \inst2|reg_mem~325feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~325_q\ : std_logic;
SIGNAL \inst2|reg_mem~3114_combout\ : std_logic;
SIGNAL \inst2|reg_mem~453_q\ : std_logic;
SIGNAL \inst2|reg_mem~2086_combout\ : std_logic;
SIGNAL \inst2|reg_mem~997_q\ : std_logic;
SIGNAL \inst2|reg_mem~1061_q\ : std_logic;
SIGNAL \inst2|reg_mem~1029_q\ : std_logic;
SIGNAL \inst2|reg_mem~869_q\ : std_logic;
SIGNAL \inst2|reg_mem~933feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~933_q\ : std_logic;
SIGNAL \inst2|reg_mem~901_q\ : std_logic;
SIGNAL \inst2|reg_mem~837_q\ : std_logic;
SIGNAL \inst2|reg_mem~3122_combout\ : std_logic;
SIGNAL \inst2|reg_mem~965_q\ : std_logic;
SIGNAL \inst2|reg_mem~2094_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2098_combout\ : std_logic;
SIGNAL \inst3|Mux0~0_combout\ : std_logic;
SIGNAL \inst3|Add0~70\ : std_logic;
SIGNAL \inst3|Add0~65_sumout\ : std_logic;
SIGNAL \inst3|Mux0~1_combout\ : std_logic;
SIGNAL \inst43|output[31]~2_combout\ : std_logic;
SIGNAL \inst2|reg_mem~485_q\ : std_logic;
SIGNAL \inst2|reg_mem~3130_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2103_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3138_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2111_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3134_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2107_combout\ : std_logic;
SIGNAL \inst2|reg_mem~3126_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2099_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2115_combout\ : std_logic;
SIGNAL \inst3|LessThan0~35_combout\ : std_logic;
SIGNAL \inst3|Mux31~0_combout\ : std_logic;
SIGNAL \inst3|LessThan0~31_combout\ : std_logic;
SIGNAL \inst3|LessThan0~17_combout\ : std_logic;
SIGNAL \inst3|LessThan0~16_combout\ : std_logic;
SIGNAL \inst3|LessThan0~30_combout\ : std_logic;
SIGNAL \inst3|LessThan0~18_combout\ : std_logic;
SIGNAL \inst3|LessThan0~20_combout\ : std_logic;
SIGNAL \inst3|LessThan0~19_combout\ : std_logic;
SIGNAL \inst3|LessThan0~29_combout\ : std_logic;
SIGNAL \inst3|LessThan0~32_combout\ : std_logic;
SIGNAL \inst3|LessThan0~33_combout\ : std_logic;
SIGNAL \inst3|LessThan0~34_combout\ : std_logic;
SIGNAL \inst3|Mux31~1_combout\ : std_logic;
SIGNAL \inst3|Mux31~2_combout\ : std_logic;
SIGNAL \inst3|Add0~61_sumout\ : std_logic;
SIGNAL \inst3|Mux31~3_combout\ : std_logic;
SIGNAL \inst3|LessThan0~9_combout\ : std_logic;
SIGNAL \inst3|Equal1~2_combout\ : std_logic;
SIGNAL \inst3|LessThan0~8_combout\ : std_logic;
SIGNAL \inst3|Equal1~3_combout\ : std_logic;
SIGNAL \inst3|LessThan0~6_combout\ : std_logic;
SIGNAL \inst3|LessThan0~7_combout\ : std_logic;
SIGNAL \inst3|Equal1~1_combout\ : std_logic;
SIGNAL \inst3|LessThan0~10_combout\ : std_logic;
SIGNAL \inst3|LessThan0~11_combout\ : std_logic;
SIGNAL \inst3|LessThan0~13_combout\ : std_logic;
SIGNAL \inst3|LessThan0~14_combout\ : std_logic;
SIGNAL \inst3|LessThan0~12_combout\ : std_logic;
SIGNAL \inst3|LessThan0~15_combout\ : std_logic;
SIGNAL \inst3|LessThan0~0_combout\ : std_logic;
SIGNAL \inst3|LessThan0~1_combout\ : std_logic;
SIGNAL \inst3|LessThan0~2_combout\ : std_logic;
SIGNAL \inst3|LessThan0~22_combout\ : std_logic;
SIGNAL \inst3|LessThan0~23_combout\ : std_logic;
SIGNAL \inst3|LessThan0~24_combout\ : std_logic;
SIGNAL \inst3|LessThan0~25_combout\ : std_logic;
SIGNAL \inst3|LessThan0~26_combout\ : std_logic;
SIGNAL \inst3|LessThan0~27_combout\ : std_logic;
SIGNAL \inst3|LessThan0~4_combout\ : std_logic;
SIGNAL \inst3|LessThan0~3_combout\ : std_logic;
SIGNAL \inst3|LessThan0~5_combout\ : std_logic;
SIGNAL \inst3|LessThan0~21_combout\ : std_logic;
SIGNAL \inst3|Equal1~6_combout\ : std_logic;
SIGNAL \inst3|LessThan0~28_combout\ : std_logic;
SIGNAL \inst3|Mux31~4_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst43|output[12]~57_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst43|output[12]~58_combout\ : std_logic;
SIGNAL \inst43|output[12]~59_combout\ : std_logic;
SIGNAL \inst2|reg_mem~722feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~722_q\ : std_logic;
SIGNAL \inst2|reg_mem~2270_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1189_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2274_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1193_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2262_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1181_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2266_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1185_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1197_combout\ : std_logic;
SIGNAL \inst12|output[12]~3_combout\ : std_logic;
SIGNAL \inst3|Add0~14\ : std_logic;
SIGNAL \inst3|Add0~10\ : std_logic;
SIGNAL \inst3|Add0~6\ : std_logic;
SIGNAL \inst3|Add0~1_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \inst43|output[13]~54_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst43|output[13]~55_combout\ : std_logic;
SIGNAL \inst43|output[13]~56_combout\ : std_logic;
SIGNAL \inst2|reg_mem~211_q\ : std_logic;
SIGNAL \inst2|reg_mem~2230_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1147_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2238_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1155_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2242_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1159_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2234_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1151_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1163_combout\ : std_logic;
SIGNAL \inst12|output[13]~2_combout\ : std_logic;
SIGNAL \inst3|Add0~9_sumout\ : std_logic;
SIGNAL \inst3|Mux18~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst43|output[15]~49_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \inst43|output[15]~48_combout\ : std_logic;
SIGNAL \inst43|output[15]~50_combout\ : std_logic;
SIGNAL \inst2|reg_mem~149feeder_combout\ : std_logic;
SIGNAL \inst2|reg_mem~149_q\ : std_logic;
SIGNAL \inst2|reg_mem~2166_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1079_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2170_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1083_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2178_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1091_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2174_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1087_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1095_combout\ : std_logic;
SIGNAL \inst12|output[15]~0_combout\ : std_logic;
SIGNAL \inst3|Mux16~0_combout\ : std_logic;
SIGNAL \inst3|Mux16~1_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst43|output[14]~51_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst43|output[14]~52_combout\ : std_logic;
SIGNAL \inst43|output[14]~53_combout\ : std_logic;
SIGNAL \inst2|reg_mem~340_q\ : std_logic;
SIGNAL \inst2|reg_mem~2202_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1117_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2206_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1121_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2210_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1125_combout\ : std_logic;
SIGNAL \inst2|reg_mem~2198_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1113_combout\ : std_logic;
SIGNAL \inst2|reg_mem~1129_combout\ : std_logic;
SIGNAL \inst12|output[14]~1_combout\ : std_logic;
SIGNAL \inst3|Equal1~0_combout\ : std_logic;
SIGNAL \inst3|Equal1~4_combout\ : std_logic;
SIGNAL \inst3|Equal1~5_combout\ : std_logic;
SIGNAL \inst3|Equal0~0_combout\ : std_logic;
SIGNAL \inst4~0_combout\ : std_logic;
SIGNAL \inst3|Equal1~7_combout\ : std_logic;
SIGNAL \inst3|Equal1~8_combout\ : std_logic;
SIGNAL \inst3|Equal1~9_combout\ : std_logic;
SIGNAL \inst49|Add0~30\ : std_logic;
SIGNAL \inst49|Add0~26\ : std_logic;
SIGNAL \inst49|Add0~22\ : std_logic;
SIGNAL \inst49|Add0~18\ : std_logic;
SIGNAL \inst49|Add0~14\ : std_logic;
SIGNAL \inst49|Add0~10\ : std_logic;
SIGNAL \inst49|Add0~6\ : std_logic;
SIGNAL \inst49|Add0~1_sumout\ : std_logic;
SIGNAL \inst49|Add0~5_sumout\ : std_logic;
SIGNAL \inst49|Add0~9_sumout\ : std_logic;
SIGNAL \inst49|Add0~13_sumout\ : std_logic;
SIGNAL \inst49|Add0~17_sumout\ : std_logic;
SIGNAL \inst49|Add0~21_sumout\ : std_logic;
SIGNAL \inst11|Add0~22\ : std_logic;
SIGNAL \inst11|Add0~18\ : std_logic;
SIGNAL \inst11|Add0~14\ : std_logic;
SIGNAL \inst11|Add0~10\ : std_logic;
SIGNAL \inst11|Add0~6\ : std_logic;
SIGNAL \inst11|Add0~1_sumout\ : std_logic;
SIGNAL \inst16|output[7]~13_combout\ : std_logic;
SIGNAL \inst22|Mux1~0_combout\ : std_logic;
SIGNAL \inst46|Add0~5_sumout\ : std_logic;
SIGNAL \inst11|Add0~5_sumout\ : std_logic;
SIGNAL \inst16|output[6]~12_combout\ : std_logic;
SIGNAL \inst46|Add0~9_sumout\ : std_logic;
SIGNAL \inst11|Add0~9_sumout\ : std_logic;
SIGNAL \inst16|output[5]~11_combout\ : std_logic;
SIGNAL \inst46|Add0~13_sumout\ : std_logic;
SIGNAL \inst11|Add0~13_sumout\ : std_logic;
SIGNAL \inst16|output[4]~10_combout\ : std_logic;
SIGNAL \inst46|Add0~17_sumout\ : std_logic;
SIGNAL \inst11|Add0~17_sumout\ : std_logic;
SIGNAL \inst16|output[3]~9_combout\ : std_logic;
SIGNAL \inst46|Add0~21_sumout\ : std_logic;
SIGNAL \inst11|Add0~21_sumout\ : std_logic;
SIGNAL \inst16|output[2]~8_combout\ : std_logic;
SIGNAL \inst46|Add0~25_sumout\ : std_logic;
SIGNAL \inst|current_address[1]~feeder_combout\ : std_logic;
SIGNAL \inst49|Add0~25_sumout\ : std_logic;
SIGNAL \inst|current_address[0]~feeder_combout\ : std_logic;
SIGNAL \inst49|Add0~29_sumout\ : std_logic;
SIGNAL \inst22|Mux7~0_combout\ : std_logic;
SIGNAL \inst4~combout\ : std_logic;
SIGNAL \inst16|output[7]~0_combout\ : std_logic;
SIGNAL \inst16|output[6]~1_combout\ : std_logic;
SIGNAL \inst16|output[5]~2_combout\ : std_logic;
SIGNAL \inst16|output[4]~3_combout\ : std_logic;
SIGNAL \inst16|output[3]~4_combout\ : std_logic;
SIGNAL \inst16|output[2]~5_combout\ : std_logic;
SIGNAL \inst16|output[1]~6_combout\ : std_logic;
SIGNAL \inst16|output[0]~7_combout\ : std_logic;
SIGNAL \inst10|output[4]~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|current_address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|alu_result_sig\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1329_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1325_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1321_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1317_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1312_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1308_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1304_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1300_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1295_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1291_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1287_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1283_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1278_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1274_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1270_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1266_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1261_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1257_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1253_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1249_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1244_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1240_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1236_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1232_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1227_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1223_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1219_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1215_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1210_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1206_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1202_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1198_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1193_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1189_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1185_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1181_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1176_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1172_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1168_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1164_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1159_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1155_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1151_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1147_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1142_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1138_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1134_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1130_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1125_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1121_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1117_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1113_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1108_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1104_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1100_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1096_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1091_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1087_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1083_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1079_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1074_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1070_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1066_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1062_combout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1805_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1801_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1797_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1793_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1788_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1784_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1780_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1776_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1771_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1767_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1763_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1759_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1754_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1750_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1746_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1742_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1737_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1733_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1729_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1725_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1720_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1716_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1712_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1708_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1703_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1699_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1695_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1691_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1686_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1682_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1678_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1674_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1669_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1665_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1661_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1657_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1652_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1648_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1644_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1640_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1635_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1631_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1627_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1623_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1618_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1614_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1610_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1606_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1601_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1597_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1593_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1589_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1584_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1580_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1576_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1572_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1567_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1563_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1559_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1555_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1550_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1546_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1542_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1538_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1533_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1529_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1525_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1521_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1516_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1512_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1508_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1504_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1499_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1495_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1491_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1487_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1482_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1478_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1474_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1470_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1465_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1461_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1457_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1453_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1448_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1444_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1440_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1436_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1431_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1427_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1423_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1419_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1414_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1410_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1406_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1402_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1397_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1393_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1389_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1385_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1380_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1376_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1372_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1368_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1363_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1359_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1355_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1351_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1346_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1342_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1338_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1334_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2145_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2141_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2137_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2133_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2128_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2124_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2120_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2116_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2111_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2107_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2103_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2099_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2094_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2090_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2086_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2082_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2077_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2073_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2069_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2065_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2060_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2056_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2052_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2048_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2043_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2039_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2035_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2031_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2026_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2022_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2018_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2014_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2009_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2005_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2001_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1997_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1992_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1988_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1984_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1980_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1975_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1971_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1967_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1963_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1958_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1954_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1950_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1946_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1941_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1937_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1933_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1929_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1924_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1920_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1916_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1912_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1907_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1903_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1899_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1895_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1890_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1886_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1882_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1878_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1873_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1869_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1865_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1861_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1856_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1852_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1848_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1844_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1839_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1835_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1831_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1827_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1822_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1818_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1814_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1810_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst46|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst49|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst46|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst49|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst49|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst46|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2510_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2506_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2502_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2498_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2494_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2490_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2486_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2482_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2478_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2474_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2470_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2466_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2462_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2458_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2454_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2450_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2446_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2442_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2438_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2434_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2430_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2426_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2422_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2418_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2414_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2410_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2406_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2402_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2398_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2394_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2390_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2386_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2382_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2378_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2374_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2370_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2366_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2362_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2358_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2354_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2350_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2346_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2342_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2338_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2334_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2330_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2326_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2322_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2318_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2314_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2310_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2306_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2302_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2298_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2294_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2290_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2286_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2282_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2278_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2274_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2270_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2266_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2262_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2258_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2254_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2250_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2246_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2242_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2238_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2234_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2230_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2226_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2222_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2218_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2214_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2210_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2206_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2202_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2198_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2194_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2190_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2186_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2182_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2178_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2174_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2170_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2166_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2162_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2158_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2154_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2150_combout\ : std_logic;
SIGNAL \inst|ALT_INV_current_address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst49|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst49|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst46|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst46|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst49|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst46|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst49|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst46|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst49|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3018_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3014_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3010_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3006_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3002_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2998_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2994_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2990_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2986_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2982_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2978_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2974_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2970_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2966_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2962_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2958_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2954_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2950_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2946_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2942_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2938_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2934_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2930_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2926_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2922_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2918_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2914_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2910_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2906_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2902_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2898_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2894_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2890_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2886_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2882_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2878_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2874_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2870_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2866_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2862_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2858_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2854_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2850_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2846_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2842_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2838_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2834_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2830_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2826_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2822_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2818_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2814_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2810_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2806_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2802_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2798_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2794_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2790_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2786_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2782_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2778_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2774_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2770_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2766_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2762_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2758_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2754_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2750_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2746_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2742_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2738_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2734_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2730_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2726_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2722_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2718_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2714_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2710_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2706_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2702_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2698_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2694_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2690_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2686_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2682_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2678_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2674_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2670_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2666_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2662_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2658_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2654_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2650_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2646_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2642_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2638_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2634_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2630_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2626_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2622_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2618_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2614_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2610_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2606_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2602_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2598_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2594_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2590_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2586_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2582_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2578_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2574_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2570_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2566_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2562_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2558_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2554_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2550_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2546_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2542_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2538_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2534_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2530_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2526_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2522_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2518_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2514_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[17]~15_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1673_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1656_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1639_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1622_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1605_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1588_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[1]~14_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1571_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1554_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[2]~13_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1537_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1520_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[3]~12_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1503_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1486_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[4]~11_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1469_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1452_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[5]~10_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1435_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1418_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[6]~9_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1401_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1384_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[7]~8_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1367_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1350_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[8]~7_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1333_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1316_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[9]~6_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1299_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1282_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[10]~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1265_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1248_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[11]~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1231_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1214_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[12]~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1197_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1180_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[13]~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1163_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1146_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[14]~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1129_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1112_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst55|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst55|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst55|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst55|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[15]~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1095_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1078_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst55|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst22|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst22|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst55|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst55|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst22|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst55|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst22|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst22|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst22|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst22|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3170_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3166_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3162_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3158_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3154_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3150_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3146_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3142_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3138_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3134_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3130_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3126_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3122_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3118_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3114_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3110_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3106_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3102_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3098_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3094_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3090_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3086_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3082_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3078_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3074_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3070_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3066_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3062_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3058_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3054_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3050_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3046_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3042_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3038_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3034_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3030_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3026_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3022_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~600_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~376_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~312_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~408_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~344_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~120_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~56_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~152_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~88_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~889_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~825_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~921_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~857_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~633_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~569_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~665_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~601_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~377_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~313_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~409_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~345_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~121_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~57_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~153_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~89_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~886_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~822_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~918_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~854_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~630_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~566_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~662_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~598_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~374_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~310_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~406_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~342_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~118_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~54_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~150_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~86_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~887_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~823_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~919_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~855_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~631_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~567_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~663_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~599_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~375_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~311_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~407_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~343_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~119_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~55_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~151_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~87_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~890_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~826_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~922_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~858_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~634_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~570_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~666_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~602_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~378_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~314_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~410_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~346_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~122_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~58_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~154_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~90_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~891_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~827_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~923_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~859_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~635_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~571_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~667_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~603_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~379_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~315_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~411_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~347_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~123_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~59_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~155_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~91_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~871_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~807_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~903_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~839_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~615_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~551_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~647_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~583_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~359_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~295_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~391_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~327_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~103_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~39_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~135_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~71_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~872_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~808_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~904_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~840_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~616_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~552_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~648_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~584_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~360_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~296_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~392_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~328_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~104_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~40_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~136_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~72_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~873_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~809_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~905_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~841_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~617_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~553_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~649_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~585_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~361_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~297_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~393_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~329_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~105_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~41_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~137_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~73_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~874_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~810_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~906_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~842_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~618_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~554_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~650_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~586_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~362_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~298_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~394_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~330_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~106_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~42_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~138_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~74_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~875_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~811_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~907_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~843_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~619_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~555_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~651_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~587_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~363_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~299_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~395_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~331_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~107_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~43_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~139_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~75_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~876_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~812_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~908_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~844_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~620_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~556_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~652_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~588_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~364_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~300_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~396_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~332_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~108_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~44_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~140_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~76_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~877_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~813_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~909_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~845_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~621_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~557_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~653_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~589_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~365_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~301_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~397_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~333_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~109_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~45_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~141_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~77_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~878_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~814_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~910_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~846_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~622_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~558_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~654_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~590_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~366_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~302_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~398_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~334_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~110_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~46_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~142_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~78_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~879_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~815_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~911_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~847_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~623_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~559_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~655_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~591_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~367_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~303_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~399_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~335_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~111_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~47_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~143_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~79_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~880_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~816_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~912_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~848_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~624_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~560_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~656_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~592_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~368_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~304_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~400_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~336_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~112_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~48_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~144_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~80_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~881_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~817_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~913_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~849_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~625_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~561_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~657_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~593_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~369_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~305_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~401_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~337_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~113_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~49_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~145_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~81_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~882_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~818_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~914_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~850_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~626_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~562_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~658_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~594_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~370_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~306_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~402_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~338_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~114_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~50_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~146_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~82_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~883_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~819_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~915_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~851_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~627_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~563_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~659_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~595_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~371_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~307_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~403_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~339_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~115_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~51_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~147_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~83_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~884_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~820_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~916_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~852_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~628_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~564_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~660_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~596_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~372_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~308_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~404_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~340_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~116_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~52_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~148_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~84_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~885_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~821_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~917_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~853_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~629_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~565_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~661_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~597_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3184_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~373_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~309_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~405_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~341_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~117_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~53_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~149_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~85_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3176_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~3174_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV__~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1027_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~963_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1059_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~995_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~771_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~707_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~803_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~739_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~515_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~451_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~547_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~483_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~259_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~195_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~291_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~227_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1029_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~965_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1061_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~997_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~773_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~709_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~805_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~741_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~517_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~453_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~549_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~485_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~261_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~197_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~293_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~229_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1028_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~964_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1060_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~996_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~772_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~708_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~804_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~740_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~516_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~452_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~548_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~484_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~260_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~196_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~292_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~228_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1020_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~956_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1052_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~988_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~764_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~700_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~796_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~732_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~508_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~444_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~540_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~476_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~252_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~188_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~284_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~220_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1021_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~957_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1053_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~989_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~765_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~701_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~797_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~733_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~509_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~445_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~541_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~477_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~253_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~189_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~285_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~221_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1022_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~958_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1054_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~990_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~766_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~702_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~798_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~734_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~510_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~446_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~542_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~478_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~254_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~190_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~286_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~222_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1023_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~959_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1055_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~991_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~767_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~703_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~799_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~735_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~511_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~447_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~543_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~479_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~255_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~191_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~287_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~223_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1024_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~960_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1056_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~992_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~768_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~704_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~800_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~736_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~512_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~448_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~544_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~480_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~256_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~192_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~288_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~224_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1025_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~961_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1057_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~993_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~769_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~705_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~801_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~737_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~513_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~449_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~545_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~481_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~257_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~193_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~289_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~225_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1026_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~962_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1058_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~994_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~770_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~706_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~802_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~738_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~514_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~450_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~546_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~482_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~258_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~194_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~290_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~226_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~998_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~934_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1030_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~966_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~742_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~678_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~774_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~710_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~486_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~422_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~518_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~454_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~230_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~166_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~262_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~198_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1016_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~952_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1048_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~984_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~760_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~696_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~792_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~728_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~504_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~440_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~536_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~472_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~248_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~184_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~280_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~216_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1017_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~953_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1049_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~985_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~761_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~697_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~793_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~729_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~505_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~441_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~537_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~473_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~249_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~185_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~281_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~217_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1014_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~950_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1046_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~982_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~758_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~694_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~790_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~726_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~502_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~438_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~534_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~470_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~246_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~182_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~278_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~214_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1015_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~951_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1047_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~983_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~759_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~695_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~791_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~727_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~503_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~439_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~535_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~471_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~247_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~183_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~279_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~215_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1018_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~954_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1050_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~986_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~762_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~698_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~794_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~730_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~506_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~442_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~538_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~474_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~250_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~186_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~282_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~218_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1019_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~955_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1051_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~987_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~763_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~699_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~795_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~731_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~507_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~443_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~539_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~475_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~251_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~187_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~283_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~219_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~999_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~935_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1031_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~967_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~743_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~679_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~775_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~711_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~487_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~423_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~519_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~455_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~231_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~167_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~263_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~199_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1000_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~936_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1032_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~968_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~744_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~680_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~776_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~712_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~488_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~424_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~520_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~456_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~232_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~168_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~264_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~200_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1001_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~937_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1033_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~969_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~745_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~681_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~777_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~713_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~489_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~425_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~521_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~457_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~233_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~169_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~265_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~201_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1002_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~938_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1034_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~970_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~746_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~682_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~778_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~714_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~490_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~426_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~522_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~458_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~234_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~170_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~266_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~202_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1003_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~939_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1035_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~971_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~747_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~683_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~779_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~715_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~491_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~427_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~523_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~459_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~235_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~171_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~267_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~203_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1004_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~940_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1036_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~972_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~748_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~684_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~780_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~716_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~492_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~428_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~524_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~460_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~236_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~172_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~268_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~204_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1005_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~941_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1037_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~973_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~749_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~685_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~781_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~717_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~493_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~429_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~525_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~461_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~237_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~173_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~269_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~205_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1006_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~942_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1038_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~974_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~750_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~686_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~782_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~718_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~494_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~430_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~526_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~462_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~238_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~174_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~270_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~206_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1007_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~943_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1039_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~975_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~751_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~687_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~783_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~719_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~495_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~431_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~527_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~463_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~239_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~175_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~271_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~207_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1008_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~944_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1040_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~976_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~752_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~688_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~784_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~720_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~496_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~432_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~528_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~464_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~240_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~176_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~272_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~208_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1009_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~945_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1041_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~977_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~753_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~689_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~785_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~721_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~497_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~433_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~529_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~465_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~241_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~177_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~273_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~209_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1010_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~946_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1042_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~978_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~754_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~690_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~786_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~722_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~498_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~434_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~530_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~466_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~242_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~178_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~274_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~210_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1011_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~947_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1043_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~979_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~755_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~691_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~787_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~723_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~499_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~435_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~531_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~467_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~243_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~179_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~275_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~211_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1012_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~948_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1044_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~980_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~756_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~692_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~788_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~724_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~500_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~436_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~532_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~468_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~244_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~180_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~276_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~212_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1013_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~949_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1045_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~981_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~757_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~693_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~789_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~725_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~501_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~437_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~533_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~469_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~245_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~181_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~277_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~213_q\ : std_logic;
SIGNAL \inst10|ALT_INV_output[0]~4_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_output[1]~3_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_output[2]~2_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_output[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_inst4~combout\ : std_logic;
SIGNAL \ALT_INV_inst4~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal1~9_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal1~8_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal1~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst22|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[0]~95_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[0]~94_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[0]~93_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[1]~92_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[1]~91_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[1]~90_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[2]~89_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[2]~88_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[2]~87_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[3]~86_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[3]~85_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[3]~84_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[4]~83_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[4]~82_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[4]~81_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[5]~80_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[5]~79_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[5]~78_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[6]~77_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[6]~76_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[6]~75_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[7]~74_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[7]~73_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[7]~72_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[8]~71_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[8]~70_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[8]~69_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[9]~68_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[9]~67_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[9]~66_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[10]~65_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[10]~64_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[10]~63_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[11]~62_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[11]~61_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[11]~60_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[12]~59_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[12]~58_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[12]~57_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[13]~56_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[13]~55_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[13]~54_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[14]~53_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[14]~52_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[14]~51_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[15]~50_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[15]~49_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[15]~48_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[16]~47_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[16]~46_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[16]~45_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[17]~44_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[17]~43_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[17]~42_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[18]~41_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[18]~40_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[18]~39_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[18]~31_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[19]~38_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[19]~37_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[19]~36_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[19]~30_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[20]~35_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[20]~34_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[20]~33_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[21]~32_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[21]~31_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[21]~30_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[22]~29_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[22]~28_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[22]~27_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[23]~26_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[23]~25_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[23]~24_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[23]~29_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[24]~23_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[24]~22_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[24]~21_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[25]~20_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[25]~19_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[25]~18_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[26]~17_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[26]~16_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[26]~15_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[27]~14_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[27]~13_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[27]~12_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[28]~11_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[28]~10_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[28]~9_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[29]~8_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[29]~7_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[29]~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[30]~5_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[30]~4_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[30]~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[31]~2_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[31]~1_combout\ : std_logic;
SIGNAL \inst43|ALT_INV_output[31]~0_combout\ : std_logic;
SIGNAL \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[31]~28_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[29]~27_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2149_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2132_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~35_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2115_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2098_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[30]~26_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2081_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2064_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~34_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~33_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~32_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[24]~25_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~31_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[26]~24_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[27]~23_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[28]~22_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~30_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[25]~21_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~29_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[22]~20_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~28_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~27_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~26_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~25_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[20]~19_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[21]~18_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~24_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~23_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~22_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~21_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2047_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2030_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~20_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~2013_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1996_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~19_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1979_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1962_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~18_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1945_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1928_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1911_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1894_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1877_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1860_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1843_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1826_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[0]~17_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1809_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1792_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1775_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1758_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1741_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1724_combout\ : std_logic;
SIGNAL \inst12|ALT_INV_output[16]~16_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1707_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~1690_combout\ : std_logic;
SIGNAL \ALT_INV_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \inst3|ALT_INV_alu_result_sig\ : std_logic_vector(31 DOWNTO 16);
SIGNAL \inst22|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~899_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~835_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~931_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~867_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~643_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~579_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~675_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~611_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~387_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~323_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~419_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~355_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~131_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~67_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~163_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~99_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~901_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~837_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~933_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~869_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~645_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~581_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~677_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~613_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~389_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~325_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~421_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~357_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~133_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~69_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~165_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~101_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~900_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~836_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~932_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~868_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~644_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~580_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~676_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~612_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~388_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~324_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~420_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~356_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~132_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~68_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~164_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~100_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~892_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~828_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~924_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~860_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~636_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~572_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~668_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~604_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~380_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~316_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~412_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~348_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~124_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~60_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~156_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~92_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~893_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~829_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~925_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~861_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~637_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~573_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~669_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~605_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~381_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~317_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~413_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~349_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~125_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~61_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~157_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~93_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~894_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~830_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~926_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~862_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~638_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~574_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~670_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~606_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~382_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~318_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~414_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~350_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~126_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~62_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~158_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~94_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~895_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~831_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~927_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~863_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~639_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~575_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~671_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~607_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~383_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~319_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~415_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~351_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~127_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~63_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~159_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~95_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~896_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~832_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~928_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~864_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~640_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~576_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~672_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~608_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~384_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~320_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~416_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~352_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~128_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~64_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~160_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~96_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~897_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~833_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~929_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~865_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~641_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~577_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~673_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~609_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~385_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~321_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~417_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~353_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~129_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~65_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~161_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~97_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~898_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~834_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~930_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~866_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~642_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~578_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~674_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~610_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~386_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~322_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~418_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~354_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~130_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~66_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~162_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~98_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~870_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~806_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~902_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~838_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~614_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~550_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~646_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~582_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~358_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~294_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~390_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~326_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~102_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~38_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~134_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~70_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~888_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~824_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~920_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~856_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~632_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~568_q\ : std_logic;
SIGNAL \inst2|ALT_INV_reg_mem~664_q\ : std_logic;

BEGIN

rw_control <= ww_rw_control;
ww_clock_adiantado <= clock_adiantado;
ww_clock <= clock;
mem_to_reg <= ww_mem_to_reg;
re_en <= ww_re_en;
reg_dst <= ww_reg_dst;
wr_mem_en <= ww_wr_mem_en;
adress_reduzido <= ww_adress_reduzido;
banco_reg <= ww_banco_reg;
in_2_alu <= ww_in_2_alu;
instruction_total <= ww_instruction_total;
pc_pre <= ww_pc_pre;
read_data1 <= ww_read_data1;
read_data2 <= ww_read_data2;
read_reg1 <= ww_read_reg1;
read_reg_2 <= ww_read_reg_2;
ula_saida <= ww_ula_saida;
write_reg <= ww_write_reg;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|current_address\(7) & \inst|current_address\(6) & \inst|current_address\(5) & \inst|current_address\(4) & \inst|current_address\(3) & \inst|current_address\(2) & 
\inst|current_address\(1) & \inst|current_address\(0));

\inst5|altsyncram_component|auto_generated|q_a\(0) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst5|altsyncram_component|auto_generated|q_a\(1) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst5|altsyncram_component|auto_generated|q_a\(2) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst5|altsyncram_component|auto_generated|q_a\(3) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst5|altsyncram_component|auto_generated|q_a\(4) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst5|altsyncram_component|auto_generated|q_a\(5) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst5|altsyncram_component|auto_generated|q_a\(6) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst5|altsyncram_component|auto_generated|q_a\(7) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst5|altsyncram_component|auto_generated|q_a\(8) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst5|altsyncram_component|auto_generated|q_a\(9) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst5|altsyncram_component|auto_generated|q_a\(10) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst5|altsyncram_component|auto_generated|q_a\(11) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst5|altsyncram_component|auto_generated|q_a\(12) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst5|altsyncram_component|auto_generated|q_a\(13) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst5|altsyncram_component|auto_generated|q_a\(14) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst5|altsyncram_component|auto_generated|q_a\(15) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst5|altsyncram_component|auto_generated|q_a\(16) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst5|altsyncram_component|auto_generated|q_a\(17) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\inst5|altsyncram_component|auto_generated|q_a\(18) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\inst5|altsyncram_component|auto_generated|q_a\(19) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\inst5|altsyncram_component|auto_generated|q_a\(20) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\inst5|altsyncram_component|auto_generated|q_a\(21) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\inst5|altsyncram_component|auto_generated|q_a\(22) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\inst5|altsyncram_component|auto_generated|q_a\(23) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\inst5|altsyncram_component|auto_generated|q_a\(24) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\inst5|altsyncram_component|auto_generated|q_a\(25) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\inst5|altsyncram_component|auto_generated|q_a\(26) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\inst5|altsyncram_component|auto_generated|q_a\(27) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\inst5|altsyncram_component|auto_generated|q_a\(28) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\inst5|altsyncram_component|auto_generated|q_a\(29) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\inst5|altsyncram_component|auto_generated|q_a\(30) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\inst5|altsyncram_component|auto_generated|q_a\(31) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);

\inst15|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2115_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a159~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2115_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a191~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2115_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a223~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2115_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a255~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2115_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2115_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2115_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2115_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2081_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a158~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2081_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a190~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2081_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a222~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2081_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a254~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2081_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2081_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2081_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2081_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2149_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a157~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2149_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a189~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2149_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a221~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2149_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a253~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2149_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2149_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2149_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2149_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1843_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a156~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1843_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a188~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1843_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a220~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1843_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a252~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1843_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1843_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1843_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1843_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1877_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a155~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1877_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a187~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1877_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a219~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1877_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a251~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1877_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1877_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1877_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1877_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1911_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a154~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1911_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a186~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1911_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a218~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1911_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a250~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1911_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1911_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1911_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1911_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1945_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a153~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1945_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a185~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1945_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a217~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1945_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a249~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1945_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1945_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1945_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1945_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1979_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a152~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1979_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a184~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1979_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a216~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1979_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a248~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1979_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1979_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1979_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1979_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2013_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a151~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2013_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a183~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2013_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a215~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2013_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a247~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2013_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2013_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2013_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2013_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2047_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a150~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2047_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a182~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2047_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a214~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2047_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a246~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2047_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2047_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2047_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \inst2|reg_mem~2047_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1605_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a149~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1605_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a181~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1605_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a213~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1605_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a245~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1605_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1605_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1605_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1605_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1639_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a148~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1639_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a180~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1639_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a212~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1639_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a244~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1639_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1639_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1639_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1639_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1741_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a147~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1741_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a179~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1741_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a211~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1741_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a243~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1741_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1741_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1741_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1741_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1775_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a146~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1775_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a178~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1775_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a210~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1775_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a242~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1775_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1775_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1775_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1775_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1673_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a145~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1673_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a177~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1673_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a209~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1673_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a241~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1673_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1673_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1673_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1673_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1707_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a144~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1707_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a176~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1707_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a208~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1707_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a240~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1707_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1707_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1707_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1707_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1095_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a143~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1095_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a175~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1095_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a207~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1095_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a239~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1095_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1095_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1095_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1095_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1129_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a142~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1129_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a174~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1129_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a206~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1129_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a238~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1129_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1129_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1129_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1129_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1163_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a141~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1163_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a173~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1163_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a205~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1163_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a237~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1163_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1163_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1163_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1163_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1197_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a140~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1197_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a172~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1197_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a204~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1197_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a236~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1197_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1197_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1197_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1197_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1231_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a139~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1231_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a171~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1231_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a203~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1231_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a235~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1231_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1231_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1231_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1231_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1265_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a138~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1265_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a170~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1265_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a202~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1265_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a234~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1265_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1265_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1265_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1265_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1299_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a137~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1299_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a169~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1299_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a201~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1299_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a233~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1299_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & \inst3|Mux25~0_combout\
& \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1299_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1299_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1299_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1333_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a136~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1333_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a168~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1333_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a200~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1333_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a232~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1333_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & \inst3|Mux25~0_combout\
& \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1333_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1333_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1333_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1367_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a135~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1367_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a167~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1367_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a199~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1367_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a231~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1367_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & \inst3|Mux25~0_combout\
& \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1367_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1367_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1367_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1401_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a134~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1401_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a166~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1401_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a198~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1401_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a230~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1401_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & \inst3|Mux25~0_combout\
& \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1401_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1401_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1401_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1435_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a133~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1435_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a165~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1435_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a197~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1435_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a229~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1435_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & \inst3|Mux25~0_combout\
& \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1435_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1435_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1435_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1469_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a132~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1469_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a164~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1469_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a196~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1469_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a228~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1469_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & \inst3|Mux25~0_combout\
& \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1469_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1469_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1469_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1503_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a131~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1503_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a163~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1503_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a195~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1503_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a227~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1503_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & \inst3|Mux25~0_combout\
& \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1503_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1503_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1503_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1537_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a130~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1537_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a162~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1537_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a194~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1537_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a226~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1537_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & \inst3|Mux25~0_combout\
& \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1537_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1537_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1537_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1571_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a129~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1571_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a161~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1571_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a193~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1571_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a225~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1571_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & \inst3|Mux25~0_combout\
& \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1571_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1571_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1571_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1809_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a128~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1809_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a160~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1809_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a192~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1809_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a224~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1809_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & \inst3|Mux25~0_combout\
& \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1809_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1809_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\inst15|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \inst2|reg_mem~1809_combout\;

\inst15|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\inst3|Mux19~0_combout\ & \inst3|Mux20~0_combout\ & \inst3|Mux21~0_combout\ & \inst3|Mux22~0_combout\ & \inst3|Mux23~0_combout\ & \inst3|Mux24~0_combout\ & 
\inst3|Mux25~0_combout\ & \inst3|Mux26~0_combout\ & \inst3|Mux27~0_combout\ & \inst3|Mux28~0_combout\ & \inst3|Mux29~0_combout\ & \inst3|Mux30~0_combout\ & \inst3|Mux31~4_combout\);

\inst15|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \inst15|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\inst3|ALT_INV_Add0~29_sumout\ <= NOT \inst3|Add0~29_sumout\;
\inst2|ALT_INV_reg_mem~1329_combout\ <= NOT \inst2|reg_mem~1329_combout\;
\inst2|ALT_INV_reg_mem~1325_combout\ <= NOT \inst2|reg_mem~1325_combout\;
\inst2|ALT_INV_reg_mem~1321_combout\ <= NOT \inst2|reg_mem~1321_combout\;
\inst2|ALT_INV_reg_mem~1317_combout\ <= NOT \inst2|reg_mem~1317_combout\;
\inst2|ALT_INV_reg_mem~1312_combout\ <= NOT \inst2|reg_mem~1312_combout\;
\inst2|ALT_INV_reg_mem~1308_combout\ <= NOT \inst2|reg_mem~1308_combout\;
\inst2|ALT_INV_reg_mem~1304_combout\ <= NOT \inst2|reg_mem~1304_combout\;
\inst2|ALT_INV_reg_mem~1300_combout\ <= NOT \inst2|reg_mem~1300_combout\;
\inst3|ALT_INV_Add0~25_sumout\ <= NOT \inst3|Add0~25_sumout\;
\inst2|ALT_INV_reg_mem~1295_combout\ <= NOT \inst2|reg_mem~1295_combout\;
\inst2|ALT_INV_reg_mem~1291_combout\ <= NOT \inst2|reg_mem~1291_combout\;
\inst2|ALT_INV_reg_mem~1287_combout\ <= NOT \inst2|reg_mem~1287_combout\;
\inst2|ALT_INV_reg_mem~1283_combout\ <= NOT \inst2|reg_mem~1283_combout\;
\inst2|ALT_INV_reg_mem~1278_combout\ <= NOT \inst2|reg_mem~1278_combout\;
\inst2|ALT_INV_reg_mem~1274_combout\ <= NOT \inst2|reg_mem~1274_combout\;
\inst2|ALT_INV_reg_mem~1270_combout\ <= NOT \inst2|reg_mem~1270_combout\;
\inst2|ALT_INV_reg_mem~1266_combout\ <= NOT \inst2|reg_mem~1266_combout\;
\inst3|ALT_INV_Add0~21_sumout\ <= NOT \inst3|Add0~21_sumout\;
\inst2|ALT_INV_reg_mem~1261_combout\ <= NOT \inst2|reg_mem~1261_combout\;
\inst2|ALT_INV_reg_mem~1257_combout\ <= NOT \inst2|reg_mem~1257_combout\;
\inst2|ALT_INV_reg_mem~1253_combout\ <= NOT \inst2|reg_mem~1253_combout\;
\inst2|ALT_INV_reg_mem~1249_combout\ <= NOT \inst2|reg_mem~1249_combout\;
\inst2|ALT_INV_reg_mem~1244_combout\ <= NOT \inst2|reg_mem~1244_combout\;
\inst2|ALT_INV_reg_mem~1240_combout\ <= NOT \inst2|reg_mem~1240_combout\;
\inst2|ALT_INV_reg_mem~1236_combout\ <= NOT \inst2|reg_mem~1236_combout\;
\inst2|ALT_INV_reg_mem~1232_combout\ <= NOT \inst2|reg_mem~1232_combout\;
\inst3|ALT_INV_Add0~17_sumout\ <= NOT \inst3|Add0~17_sumout\;
\inst2|ALT_INV_reg_mem~1227_combout\ <= NOT \inst2|reg_mem~1227_combout\;
\inst2|ALT_INV_reg_mem~1223_combout\ <= NOT \inst2|reg_mem~1223_combout\;
\inst2|ALT_INV_reg_mem~1219_combout\ <= NOT \inst2|reg_mem~1219_combout\;
\inst2|ALT_INV_reg_mem~1215_combout\ <= NOT \inst2|reg_mem~1215_combout\;
\inst2|ALT_INV_reg_mem~1210_combout\ <= NOT \inst2|reg_mem~1210_combout\;
\inst2|ALT_INV_reg_mem~1206_combout\ <= NOT \inst2|reg_mem~1206_combout\;
\inst2|ALT_INV_reg_mem~1202_combout\ <= NOT \inst2|reg_mem~1202_combout\;
\inst2|ALT_INV_reg_mem~1198_combout\ <= NOT \inst2|reg_mem~1198_combout\;
\inst3|ALT_INV_Add0~13_sumout\ <= NOT \inst3|Add0~13_sumout\;
\inst2|ALT_INV_reg_mem~1193_combout\ <= NOT \inst2|reg_mem~1193_combout\;
\inst2|ALT_INV_reg_mem~1189_combout\ <= NOT \inst2|reg_mem~1189_combout\;
\inst2|ALT_INV_reg_mem~1185_combout\ <= NOT \inst2|reg_mem~1185_combout\;
\inst2|ALT_INV_reg_mem~1181_combout\ <= NOT \inst2|reg_mem~1181_combout\;
\inst2|ALT_INV_reg_mem~1176_combout\ <= NOT \inst2|reg_mem~1176_combout\;
\inst2|ALT_INV_reg_mem~1172_combout\ <= NOT \inst2|reg_mem~1172_combout\;
\inst2|ALT_INV_reg_mem~1168_combout\ <= NOT \inst2|reg_mem~1168_combout\;
\inst2|ALT_INV_reg_mem~1164_combout\ <= NOT \inst2|reg_mem~1164_combout\;
\inst3|ALT_INV_Add0~9_sumout\ <= NOT \inst3|Add0~9_sumout\;
\inst2|ALT_INV_reg_mem~1159_combout\ <= NOT \inst2|reg_mem~1159_combout\;
\inst2|ALT_INV_reg_mem~1155_combout\ <= NOT \inst2|reg_mem~1155_combout\;
\inst2|ALT_INV_reg_mem~1151_combout\ <= NOT \inst2|reg_mem~1151_combout\;
\inst2|ALT_INV_reg_mem~1147_combout\ <= NOT \inst2|reg_mem~1147_combout\;
\inst2|ALT_INV_reg_mem~1142_combout\ <= NOT \inst2|reg_mem~1142_combout\;
\inst2|ALT_INV_reg_mem~1138_combout\ <= NOT \inst2|reg_mem~1138_combout\;
\inst2|ALT_INV_reg_mem~1134_combout\ <= NOT \inst2|reg_mem~1134_combout\;
\inst2|ALT_INV_reg_mem~1130_combout\ <= NOT \inst2|reg_mem~1130_combout\;
\inst3|ALT_INV_Add0~5_sumout\ <= NOT \inst3|Add0~5_sumout\;
\inst2|ALT_INV_reg_mem~1125_combout\ <= NOT \inst2|reg_mem~1125_combout\;
\inst2|ALT_INV_reg_mem~1121_combout\ <= NOT \inst2|reg_mem~1121_combout\;
\inst2|ALT_INV_reg_mem~1117_combout\ <= NOT \inst2|reg_mem~1117_combout\;
\inst2|ALT_INV_reg_mem~1113_combout\ <= NOT \inst2|reg_mem~1113_combout\;
\inst2|ALT_INV_reg_mem~1108_combout\ <= NOT \inst2|reg_mem~1108_combout\;
\inst2|ALT_INV_reg_mem~1104_combout\ <= NOT \inst2|reg_mem~1104_combout\;
\inst2|ALT_INV_reg_mem~1100_combout\ <= NOT \inst2|reg_mem~1100_combout\;
\inst2|ALT_INV_reg_mem~1096_combout\ <= NOT \inst2|reg_mem~1096_combout\;
\inst2|ALT_INV_reg_mem~1091_combout\ <= NOT \inst2|reg_mem~1091_combout\;
\inst2|ALT_INV_reg_mem~1087_combout\ <= NOT \inst2|reg_mem~1087_combout\;
\inst2|ALT_INV_reg_mem~1083_combout\ <= NOT \inst2|reg_mem~1083_combout\;
\inst2|ALT_INV_reg_mem~1079_combout\ <= NOT \inst2|reg_mem~1079_combout\;
\inst2|ALT_INV_reg_mem~1074_combout\ <= NOT \inst2|reg_mem~1074_combout\;
\inst2|ALT_INV_reg_mem~1070_combout\ <= NOT \inst2|reg_mem~1070_combout\;
\inst2|ALT_INV_reg_mem~1066_combout\ <= NOT \inst2|reg_mem~1066_combout\;
\inst2|ALT_INV_reg_mem~1062_combout\ <= NOT \inst2|reg_mem~1062_combout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(1);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(2);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(3);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(4);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(5);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(6);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(7);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(8);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(9);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(10);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(11);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(12);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(13);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(14);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(15);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(16);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(17);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(18);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(19);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(20);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(21);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(22);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(23);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(24);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(25);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(26);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(27);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(28);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(29);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(30);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(31);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(0);
\inst3|ALT_INV_Add0~1_sumout\ <= NOT \inst3|Add0~1_sumout\;
\inst2|ALT_INV_reg_mem~1805_combout\ <= NOT \inst2|reg_mem~1805_combout\;
\inst2|ALT_INV_reg_mem~1801_combout\ <= NOT \inst2|reg_mem~1801_combout\;
\inst2|ALT_INV_reg_mem~1797_combout\ <= NOT \inst2|reg_mem~1797_combout\;
\inst2|ALT_INV_reg_mem~1793_combout\ <= NOT \inst2|reg_mem~1793_combout\;
\inst2|ALT_INV_reg_mem~1788_combout\ <= NOT \inst2|reg_mem~1788_combout\;
\inst2|ALT_INV_reg_mem~1784_combout\ <= NOT \inst2|reg_mem~1784_combout\;
\inst2|ALT_INV_reg_mem~1780_combout\ <= NOT \inst2|reg_mem~1780_combout\;
\inst2|ALT_INV_reg_mem~1776_combout\ <= NOT \inst2|reg_mem~1776_combout\;
\inst2|ALT_INV_reg_mem~1771_combout\ <= NOT \inst2|reg_mem~1771_combout\;
\inst2|ALT_INV_reg_mem~1767_combout\ <= NOT \inst2|reg_mem~1767_combout\;
\inst2|ALT_INV_reg_mem~1763_combout\ <= NOT \inst2|reg_mem~1763_combout\;
\inst2|ALT_INV_reg_mem~1759_combout\ <= NOT \inst2|reg_mem~1759_combout\;
\inst2|ALT_INV_reg_mem~1754_combout\ <= NOT \inst2|reg_mem~1754_combout\;
\inst2|ALT_INV_reg_mem~1750_combout\ <= NOT \inst2|reg_mem~1750_combout\;
\inst2|ALT_INV_reg_mem~1746_combout\ <= NOT \inst2|reg_mem~1746_combout\;
\inst2|ALT_INV_reg_mem~1742_combout\ <= NOT \inst2|reg_mem~1742_combout\;
\inst2|ALT_INV_reg_mem~1737_combout\ <= NOT \inst2|reg_mem~1737_combout\;
\inst2|ALT_INV_reg_mem~1733_combout\ <= NOT \inst2|reg_mem~1733_combout\;
\inst2|ALT_INV_reg_mem~1729_combout\ <= NOT \inst2|reg_mem~1729_combout\;
\inst2|ALT_INV_reg_mem~1725_combout\ <= NOT \inst2|reg_mem~1725_combout\;
\inst2|ALT_INV_reg_mem~1720_combout\ <= NOT \inst2|reg_mem~1720_combout\;
\inst2|ALT_INV_reg_mem~1716_combout\ <= NOT \inst2|reg_mem~1716_combout\;
\inst2|ALT_INV_reg_mem~1712_combout\ <= NOT \inst2|reg_mem~1712_combout\;
\inst2|ALT_INV_reg_mem~1708_combout\ <= NOT \inst2|reg_mem~1708_combout\;
\inst2|ALT_INV_reg_mem~1703_combout\ <= NOT \inst2|reg_mem~1703_combout\;
\inst2|ALT_INV_reg_mem~1699_combout\ <= NOT \inst2|reg_mem~1699_combout\;
\inst2|ALT_INV_reg_mem~1695_combout\ <= NOT \inst2|reg_mem~1695_combout\;
\inst2|ALT_INV_reg_mem~1691_combout\ <= NOT \inst2|reg_mem~1691_combout\;
\inst2|ALT_INV_reg_mem~1686_combout\ <= NOT \inst2|reg_mem~1686_combout\;
\inst2|ALT_INV_reg_mem~1682_combout\ <= NOT \inst2|reg_mem~1682_combout\;
\inst2|ALT_INV_reg_mem~1678_combout\ <= NOT \inst2|reg_mem~1678_combout\;
\inst2|ALT_INV_reg_mem~1674_combout\ <= NOT \inst2|reg_mem~1674_combout\;
\inst2|ALT_INV_reg_mem~1669_combout\ <= NOT \inst2|reg_mem~1669_combout\;
\inst2|ALT_INV_reg_mem~1665_combout\ <= NOT \inst2|reg_mem~1665_combout\;
\inst2|ALT_INV_reg_mem~1661_combout\ <= NOT \inst2|reg_mem~1661_combout\;
\inst2|ALT_INV_reg_mem~1657_combout\ <= NOT \inst2|reg_mem~1657_combout\;
\inst2|ALT_INV_reg_mem~1652_combout\ <= NOT \inst2|reg_mem~1652_combout\;
\inst2|ALT_INV_reg_mem~1648_combout\ <= NOT \inst2|reg_mem~1648_combout\;
\inst2|ALT_INV_reg_mem~1644_combout\ <= NOT \inst2|reg_mem~1644_combout\;
\inst2|ALT_INV_reg_mem~1640_combout\ <= NOT \inst2|reg_mem~1640_combout\;
\inst2|ALT_INV_reg_mem~1635_combout\ <= NOT \inst2|reg_mem~1635_combout\;
\inst2|ALT_INV_reg_mem~1631_combout\ <= NOT \inst2|reg_mem~1631_combout\;
\inst2|ALT_INV_reg_mem~1627_combout\ <= NOT \inst2|reg_mem~1627_combout\;
\inst2|ALT_INV_reg_mem~1623_combout\ <= NOT \inst2|reg_mem~1623_combout\;
\inst2|ALT_INV_reg_mem~1618_combout\ <= NOT \inst2|reg_mem~1618_combout\;
\inst2|ALT_INV_reg_mem~1614_combout\ <= NOT \inst2|reg_mem~1614_combout\;
\inst2|ALT_INV_reg_mem~1610_combout\ <= NOT \inst2|reg_mem~1610_combout\;
\inst2|ALT_INV_reg_mem~1606_combout\ <= NOT \inst2|reg_mem~1606_combout\;
\inst2|ALT_INV_reg_mem~1601_combout\ <= NOT \inst2|reg_mem~1601_combout\;
\inst2|ALT_INV_reg_mem~1597_combout\ <= NOT \inst2|reg_mem~1597_combout\;
\inst2|ALT_INV_reg_mem~1593_combout\ <= NOT \inst2|reg_mem~1593_combout\;
\inst2|ALT_INV_reg_mem~1589_combout\ <= NOT \inst2|reg_mem~1589_combout\;
\inst2|ALT_INV_reg_mem~1584_combout\ <= NOT \inst2|reg_mem~1584_combout\;
\inst2|ALT_INV_reg_mem~1580_combout\ <= NOT \inst2|reg_mem~1580_combout\;
\inst2|ALT_INV_reg_mem~1576_combout\ <= NOT \inst2|reg_mem~1576_combout\;
\inst2|ALT_INV_reg_mem~1572_combout\ <= NOT \inst2|reg_mem~1572_combout\;
\inst3|ALT_INV_Add0~57_sumout\ <= NOT \inst3|Add0~57_sumout\;
\inst2|ALT_INV_reg_mem~1567_combout\ <= NOT \inst2|reg_mem~1567_combout\;
\inst2|ALT_INV_reg_mem~1563_combout\ <= NOT \inst2|reg_mem~1563_combout\;
\inst2|ALT_INV_reg_mem~1559_combout\ <= NOT \inst2|reg_mem~1559_combout\;
\inst2|ALT_INV_reg_mem~1555_combout\ <= NOT \inst2|reg_mem~1555_combout\;
\inst2|ALT_INV_reg_mem~1550_combout\ <= NOT \inst2|reg_mem~1550_combout\;
\inst2|ALT_INV_reg_mem~1546_combout\ <= NOT \inst2|reg_mem~1546_combout\;
\inst2|ALT_INV_reg_mem~1542_combout\ <= NOT \inst2|reg_mem~1542_combout\;
\inst2|ALT_INV_reg_mem~1538_combout\ <= NOT \inst2|reg_mem~1538_combout\;
\inst3|ALT_INV_Add0~53_sumout\ <= NOT \inst3|Add0~53_sumout\;
\inst2|ALT_INV_reg_mem~1533_combout\ <= NOT \inst2|reg_mem~1533_combout\;
\inst2|ALT_INV_reg_mem~1529_combout\ <= NOT \inst2|reg_mem~1529_combout\;
\inst2|ALT_INV_reg_mem~1525_combout\ <= NOT \inst2|reg_mem~1525_combout\;
\inst2|ALT_INV_reg_mem~1521_combout\ <= NOT \inst2|reg_mem~1521_combout\;
\inst2|ALT_INV_reg_mem~1516_combout\ <= NOT \inst2|reg_mem~1516_combout\;
\inst2|ALT_INV_reg_mem~1512_combout\ <= NOT \inst2|reg_mem~1512_combout\;
\inst2|ALT_INV_reg_mem~1508_combout\ <= NOT \inst2|reg_mem~1508_combout\;
\inst2|ALT_INV_reg_mem~1504_combout\ <= NOT \inst2|reg_mem~1504_combout\;
\inst3|ALT_INV_Add0~49_sumout\ <= NOT \inst3|Add0~49_sumout\;
\inst2|ALT_INV_reg_mem~1499_combout\ <= NOT \inst2|reg_mem~1499_combout\;
\inst2|ALT_INV_reg_mem~1495_combout\ <= NOT \inst2|reg_mem~1495_combout\;
\inst2|ALT_INV_reg_mem~1491_combout\ <= NOT \inst2|reg_mem~1491_combout\;
\inst2|ALT_INV_reg_mem~1487_combout\ <= NOT \inst2|reg_mem~1487_combout\;
\inst2|ALT_INV_reg_mem~1482_combout\ <= NOT \inst2|reg_mem~1482_combout\;
\inst2|ALT_INV_reg_mem~1478_combout\ <= NOT \inst2|reg_mem~1478_combout\;
\inst2|ALT_INV_reg_mem~1474_combout\ <= NOT \inst2|reg_mem~1474_combout\;
\inst2|ALT_INV_reg_mem~1470_combout\ <= NOT \inst2|reg_mem~1470_combout\;
\inst3|ALT_INV_Add0~45_sumout\ <= NOT \inst3|Add0~45_sumout\;
\inst2|ALT_INV_reg_mem~1465_combout\ <= NOT \inst2|reg_mem~1465_combout\;
\inst2|ALT_INV_reg_mem~1461_combout\ <= NOT \inst2|reg_mem~1461_combout\;
\inst2|ALT_INV_reg_mem~1457_combout\ <= NOT \inst2|reg_mem~1457_combout\;
\inst2|ALT_INV_reg_mem~1453_combout\ <= NOT \inst2|reg_mem~1453_combout\;
\inst2|ALT_INV_reg_mem~1448_combout\ <= NOT \inst2|reg_mem~1448_combout\;
\inst2|ALT_INV_reg_mem~1444_combout\ <= NOT \inst2|reg_mem~1444_combout\;
\inst2|ALT_INV_reg_mem~1440_combout\ <= NOT \inst2|reg_mem~1440_combout\;
\inst2|ALT_INV_reg_mem~1436_combout\ <= NOT \inst2|reg_mem~1436_combout\;
\inst3|ALT_INV_Add0~41_sumout\ <= NOT \inst3|Add0~41_sumout\;
\inst2|ALT_INV_reg_mem~1431_combout\ <= NOT \inst2|reg_mem~1431_combout\;
\inst2|ALT_INV_reg_mem~1427_combout\ <= NOT \inst2|reg_mem~1427_combout\;
\inst2|ALT_INV_reg_mem~1423_combout\ <= NOT \inst2|reg_mem~1423_combout\;
\inst2|ALT_INV_reg_mem~1419_combout\ <= NOT \inst2|reg_mem~1419_combout\;
\inst2|ALT_INV_reg_mem~1414_combout\ <= NOT \inst2|reg_mem~1414_combout\;
\inst2|ALT_INV_reg_mem~1410_combout\ <= NOT \inst2|reg_mem~1410_combout\;
\inst2|ALT_INV_reg_mem~1406_combout\ <= NOT \inst2|reg_mem~1406_combout\;
\inst2|ALT_INV_reg_mem~1402_combout\ <= NOT \inst2|reg_mem~1402_combout\;
\inst3|ALT_INV_Add0~37_sumout\ <= NOT \inst3|Add0~37_sumout\;
\inst2|ALT_INV_reg_mem~1397_combout\ <= NOT \inst2|reg_mem~1397_combout\;
\inst2|ALT_INV_reg_mem~1393_combout\ <= NOT \inst2|reg_mem~1393_combout\;
\inst2|ALT_INV_reg_mem~1389_combout\ <= NOT \inst2|reg_mem~1389_combout\;
\inst2|ALT_INV_reg_mem~1385_combout\ <= NOT \inst2|reg_mem~1385_combout\;
\inst2|ALT_INV_reg_mem~1380_combout\ <= NOT \inst2|reg_mem~1380_combout\;
\inst2|ALT_INV_reg_mem~1376_combout\ <= NOT \inst2|reg_mem~1376_combout\;
\inst2|ALT_INV_reg_mem~1372_combout\ <= NOT \inst2|reg_mem~1372_combout\;
\inst2|ALT_INV_reg_mem~1368_combout\ <= NOT \inst2|reg_mem~1368_combout\;
\inst3|ALT_INV_Add0~33_sumout\ <= NOT \inst3|Add0~33_sumout\;
\inst2|ALT_INV_reg_mem~1363_combout\ <= NOT \inst2|reg_mem~1363_combout\;
\inst2|ALT_INV_reg_mem~1359_combout\ <= NOT \inst2|reg_mem~1359_combout\;
\inst2|ALT_INV_reg_mem~1355_combout\ <= NOT \inst2|reg_mem~1355_combout\;
\inst2|ALT_INV_reg_mem~1351_combout\ <= NOT \inst2|reg_mem~1351_combout\;
\inst2|ALT_INV_reg_mem~1346_combout\ <= NOT \inst2|reg_mem~1346_combout\;
\inst2|ALT_INV_reg_mem~1342_combout\ <= NOT \inst2|reg_mem~1342_combout\;
\inst2|ALT_INV_reg_mem~1338_combout\ <= NOT \inst2|reg_mem~1338_combout\;
\inst2|ALT_INV_reg_mem~1334_combout\ <= NOT \inst2|reg_mem~1334_combout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a251~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a219~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a187~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a155~portadataout\;
\inst3|ALT_INV_Add0~81_sumout\ <= NOT \inst3|Add0~81_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a252~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a220~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a188~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a156~portadataout\;
\inst3|ALT_INV_Add0~77_sumout\ <= NOT \inst3|Add0~77_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a125~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a93~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a61~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a29~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a253~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a221~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a189~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a157~portadataout\;
\inst3|ALT_INV_Add0~73_sumout\ <= NOT \inst3|Add0~73_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a254~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a222~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a190~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a158~portadataout\;
\inst3|ALT_INV_Add0~69_sumout\ <= NOT \inst3|Add0~69_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a127~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a95~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a63~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a31~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a255~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a223~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a191~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a159~portadataout\;
\inst3|ALT_INV_Add0~65_sumout\ <= NOT \inst3|Add0~65_sumout\;
\inst3|ALT_INV_Add0~61_sumout\ <= NOT \inst3|Add0~61_sumout\;
\inst2|ALT_INV_reg_mem~2145_combout\ <= NOT \inst2|reg_mem~2145_combout\;
\inst2|ALT_INV_reg_mem~2141_combout\ <= NOT \inst2|reg_mem~2141_combout\;
\inst2|ALT_INV_reg_mem~2137_combout\ <= NOT \inst2|reg_mem~2137_combout\;
\inst2|ALT_INV_reg_mem~2133_combout\ <= NOT \inst2|reg_mem~2133_combout\;
\inst2|ALT_INV_reg_mem~2128_combout\ <= NOT \inst2|reg_mem~2128_combout\;
\inst2|ALT_INV_reg_mem~2124_combout\ <= NOT \inst2|reg_mem~2124_combout\;
\inst2|ALT_INV_reg_mem~2120_combout\ <= NOT \inst2|reg_mem~2120_combout\;
\inst2|ALT_INV_reg_mem~2116_combout\ <= NOT \inst2|reg_mem~2116_combout\;
\inst2|ALT_INV_reg_mem~2111_combout\ <= NOT \inst2|reg_mem~2111_combout\;
\inst2|ALT_INV_reg_mem~2107_combout\ <= NOT \inst2|reg_mem~2107_combout\;
\inst2|ALT_INV_reg_mem~2103_combout\ <= NOT \inst2|reg_mem~2103_combout\;
\inst2|ALT_INV_reg_mem~2099_combout\ <= NOT \inst2|reg_mem~2099_combout\;
\inst2|ALT_INV_reg_mem~2094_combout\ <= NOT \inst2|reg_mem~2094_combout\;
\inst2|ALT_INV_reg_mem~2090_combout\ <= NOT \inst2|reg_mem~2090_combout\;
\inst2|ALT_INV_reg_mem~2086_combout\ <= NOT \inst2|reg_mem~2086_combout\;
\inst2|ALT_INV_reg_mem~2082_combout\ <= NOT \inst2|reg_mem~2082_combout\;
\inst2|ALT_INV_reg_mem~2077_combout\ <= NOT \inst2|reg_mem~2077_combout\;
\inst2|ALT_INV_reg_mem~2073_combout\ <= NOT \inst2|reg_mem~2073_combout\;
\inst2|ALT_INV_reg_mem~2069_combout\ <= NOT \inst2|reg_mem~2069_combout\;
\inst2|ALT_INV_reg_mem~2065_combout\ <= NOT \inst2|reg_mem~2065_combout\;
\inst2|ALT_INV_reg_mem~2060_combout\ <= NOT \inst2|reg_mem~2060_combout\;
\inst2|ALT_INV_reg_mem~2056_combout\ <= NOT \inst2|reg_mem~2056_combout\;
\inst2|ALT_INV_reg_mem~2052_combout\ <= NOT \inst2|reg_mem~2052_combout\;
\inst2|ALT_INV_reg_mem~2048_combout\ <= NOT \inst2|reg_mem~2048_combout\;
\inst2|ALT_INV_reg_mem~2043_combout\ <= NOT \inst2|reg_mem~2043_combout\;
\inst2|ALT_INV_reg_mem~2039_combout\ <= NOT \inst2|reg_mem~2039_combout\;
\inst2|ALT_INV_reg_mem~2035_combout\ <= NOT \inst2|reg_mem~2035_combout\;
\inst2|ALT_INV_reg_mem~2031_combout\ <= NOT \inst2|reg_mem~2031_combout\;
\inst2|ALT_INV_reg_mem~2026_combout\ <= NOT \inst2|reg_mem~2026_combout\;
\inst2|ALT_INV_reg_mem~2022_combout\ <= NOT \inst2|reg_mem~2022_combout\;
\inst2|ALT_INV_reg_mem~2018_combout\ <= NOT \inst2|reg_mem~2018_combout\;
\inst2|ALT_INV_reg_mem~2014_combout\ <= NOT \inst2|reg_mem~2014_combout\;
\inst2|ALT_INV_reg_mem~2009_combout\ <= NOT \inst2|reg_mem~2009_combout\;
\inst2|ALT_INV_reg_mem~2005_combout\ <= NOT \inst2|reg_mem~2005_combout\;
\inst2|ALT_INV_reg_mem~2001_combout\ <= NOT \inst2|reg_mem~2001_combout\;
\inst2|ALT_INV_reg_mem~1997_combout\ <= NOT \inst2|reg_mem~1997_combout\;
\inst2|ALT_INV_reg_mem~1992_combout\ <= NOT \inst2|reg_mem~1992_combout\;
\inst2|ALT_INV_reg_mem~1988_combout\ <= NOT \inst2|reg_mem~1988_combout\;
\inst2|ALT_INV_reg_mem~1984_combout\ <= NOT \inst2|reg_mem~1984_combout\;
\inst2|ALT_INV_reg_mem~1980_combout\ <= NOT \inst2|reg_mem~1980_combout\;
\inst2|ALT_INV_reg_mem~1975_combout\ <= NOT \inst2|reg_mem~1975_combout\;
\inst2|ALT_INV_reg_mem~1971_combout\ <= NOT \inst2|reg_mem~1971_combout\;
\inst2|ALT_INV_reg_mem~1967_combout\ <= NOT \inst2|reg_mem~1967_combout\;
\inst2|ALT_INV_reg_mem~1963_combout\ <= NOT \inst2|reg_mem~1963_combout\;
\inst2|ALT_INV_reg_mem~1958_combout\ <= NOT \inst2|reg_mem~1958_combout\;
\inst2|ALT_INV_reg_mem~1954_combout\ <= NOT \inst2|reg_mem~1954_combout\;
\inst2|ALT_INV_reg_mem~1950_combout\ <= NOT \inst2|reg_mem~1950_combout\;
\inst2|ALT_INV_reg_mem~1946_combout\ <= NOT \inst2|reg_mem~1946_combout\;
\inst2|ALT_INV_reg_mem~1941_combout\ <= NOT \inst2|reg_mem~1941_combout\;
\inst2|ALT_INV_reg_mem~1937_combout\ <= NOT \inst2|reg_mem~1937_combout\;
\inst2|ALT_INV_reg_mem~1933_combout\ <= NOT \inst2|reg_mem~1933_combout\;
\inst2|ALT_INV_reg_mem~1929_combout\ <= NOT \inst2|reg_mem~1929_combout\;
\inst2|ALT_INV_reg_mem~1924_combout\ <= NOT \inst2|reg_mem~1924_combout\;
\inst2|ALT_INV_reg_mem~1920_combout\ <= NOT \inst2|reg_mem~1920_combout\;
\inst2|ALT_INV_reg_mem~1916_combout\ <= NOT \inst2|reg_mem~1916_combout\;
\inst2|ALT_INV_reg_mem~1912_combout\ <= NOT \inst2|reg_mem~1912_combout\;
\inst2|ALT_INV_reg_mem~1907_combout\ <= NOT \inst2|reg_mem~1907_combout\;
\inst2|ALT_INV_reg_mem~1903_combout\ <= NOT \inst2|reg_mem~1903_combout\;
\inst2|ALT_INV_reg_mem~1899_combout\ <= NOT \inst2|reg_mem~1899_combout\;
\inst2|ALT_INV_reg_mem~1895_combout\ <= NOT \inst2|reg_mem~1895_combout\;
\inst2|ALT_INV_reg_mem~1890_combout\ <= NOT \inst2|reg_mem~1890_combout\;
\inst2|ALT_INV_reg_mem~1886_combout\ <= NOT \inst2|reg_mem~1886_combout\;
\inst2|ALT_INV_reg_mem~1882_combout\ <= NOT \inst2|reg_mem~1882_combout\;
\inst2|ALT_INV_reg_mem~1878_combout\ <= NOT \inst2|reg_mem~1878_combout\;
\inst2|ALT_INV_reg_mem~1873_combout\ <= NOT \inst2|reg_mem~1873_combout\;
\inst2|ALT_INV_reg_mem~1869_combout\ <= NOT \inst2|reg_mem~1869_combout\;
\inst2|ALT_INV_reg_mem~1865_combout\ <= NOT \inst2|reg_mem~1865_combout\;
\inst2|ALT_INV_reg_mem~1861_combout\ <= NOT \inst2|reg_mem~1861_combout\;
\inst2|ALT_INV_reg_mem~1856_combout\ <= NOT \inst2|reg_mem~1856_combout\;
\inst2|ALT_INV_reg_mem~1852_combout\ <= NOT \inst2|reg_mem~1852_combout\;
\inst2|ALT_INV_reg_mem~1848_combout\ <= NOT \inst2|reg_mem~1848_combout\;
\inst2|ALT_INV_reg_mem~1844_combout\ <= NOT \inst2|reg_mem~1844_combout\;
\inst2|ALT_INV_reg_mem~1839_combout\ <= NOT \inst2|reg_mem~1839_combout\;
\inst2|ALT_INV_reg_mem~1835_combout\ <= NOT \inst2|reg_mem~1835_combout\;
\inst2|ALT_INV_reg_mem~1831_combout\ <= NOT \inst2|reg_mem~1831_combout\;
\inst2|ALT_INV_reg_mem~1827_combout\ <= NOT \inst2|reg_mem~1827_combout\;
\inst2|ALT_INV_reg_mem~1822_combout\ <= NOT \inst2|reg_mem~1822_combout\;
\inst2|ALT_INV_reg_mem~1818_combout\ <= NOT \inst2|reg_mem~1818_combout\;
\inst2|ALT_INV_reg_mem~1814_combout\ <= NOT \inst2|reg_mem~1814_combout\;
\inst2|ALT_INV_reg_mem~1810_combout\ <= NOT \inst2|reg_mem~1810_combout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a238~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a206~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a174~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a142~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a111~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a79~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a47~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a239~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a207~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a175~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a143~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a240~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a208~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a176~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a144~portadataout\;
\inst3|ALT_INV_Add0~125_sumout\ <= NOT \inst3|Add0~125_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a113~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a81~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a49~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a241~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a209~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a177~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a145~portadataout\;
\inst3|ALT_INV_Add0~121_sumout\ <= NOT \inst3|Add0~121_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a242~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a210~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a178~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a146~portadataout\;
\inst3|ALT_INV_Add0~117_sumout\ <= NOT \inst3|Add0~117_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a115~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a83~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a51~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a243~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a211~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a179~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a147~portadataout\;
\inst3|ALT_INV_Add0~113_sumout\ <= NOT \inst3|Add0~113_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a244~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a212~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a180~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a148~portadataout\;
\inst3|ALT_INV_Add0~109_sumout\ <= NOT \inst3|Add0~109_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a117~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a85~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a245~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a213~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a181~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a149~portadataout\;
\inst3|ALT_INV_Add0~105_sumout\ <= NOT \inst3|Add0~105_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a246~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a214~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a182~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a150~portadataout\;
\inst3|ALT_INV_Add0~101_sumout\ <= NOT \inst3|Add0~101_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a119~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a87~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a55~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a247~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a215~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a183~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a151~portadataout\;
\inst3|ALT_INV_Add0~97_sumout\ <= NOT \inst3|Add0~97_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a248~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a216~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a184~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a152~portadataout\;
\inst3|ALT_INV_Add0~93_sumout\ <= NOT \inst3|Add0~93_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a249~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a217~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a185~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a153~portadataout\;
\inst3|ALT_INV_Add0~89_sumout\ <= NOT \inst3|Add0~89_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a250~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a218~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a186~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a154~portadataout\;
\inst3|ALT_INV_Add0~85_sumout\ <= NOT \inst3|Add0~85_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a123~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a91~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a59~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\inst46|ALT_INV_Add0~9_sumout\ <= NOT \inst46|Add0~9_sumout\;
\inst49|ALT_INV_Add0~9_sumout\ <= NOT \inst49|Add0~9_sumout\;
\inst11|ALT_INV_Add0~5_sumout\ <= NOT \inst11|Add0~5_sumout\;
\inst46|ALT_INV_Add0~5_sumout\ <= NOT \inst46|Add0~5_sumout\;
\inst49|ALT_INV_Add0~5_sumout\ <= NOT \inst49|Add0~5_sumout\;
\inst11|ALT_INV_Add0~1_sumout\ <= NOT \inst11|Add0~1_sumout\;
\inst49|ALT_INV_Add0~1_sumout\ <= NOT \inst49|Add0~1_sumout\;
\inst46|ALT_INV_Add0~1_sumout\ <= NOT \inst46|Add0~1_sumout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a224~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a192~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a160~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a128~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a97~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a65~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a33~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a225~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a193~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a161~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a129~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a226~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a194~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a162~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a130~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a99~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a67~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a35~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a227~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a195~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a163~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a131~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a228~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a196~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a164~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a132~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a101~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a69~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a229~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a197~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a165~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a133~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a230~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a198~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a166~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a134~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a103~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a71~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a39~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a231~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a199~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a167~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a135~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a232~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a200~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a168~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a136~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a105~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a73~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a233~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a201~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a169~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a137~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a234~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a202~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a170~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a138~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a107~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a75~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a43~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a235~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a203~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a171~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a139~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a236~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a204~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a172~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a140~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a109~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a77~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a45~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a237~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a205~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a173~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a141~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \inst15|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\inst2|ALT_INV_reg_mem~2510_combout\ <= NOT \inst2|reg_mem~2510_combout\;
\inst2|ALT_INV_reg_mem~2506_combout\ <= NOT \inst2|reg_mem~2506_combout\;
\inst2|ALT_INV_reg_mem~2502_combout\ <= NOT \inst2|reg_mem~2502_combout\;
\inst2|ALT_INV_reg_mem~2498_combout\ <= NOT \inst2|reg_mem~2498_combout\;
\inst2|ALT_INV_reg_mem~2494_combout\ <= NOT \inst2|reg_mem~2494_combout\;
\inst2|ALT_INV_reg_mem~2490_combout\ <= NOT \inst2|reg_mem~2490_combout\;
\inst2|ALT_INV_reg_mem~2486_combout\ <= NOT \inst2|reg_mem~2486_combout\;
\inst2|ALT_INV_reg_mem~2482_combout\ <= NOT \inst2|reg_mem~2482_combout\;
\inst2|ALT_INV_reg_mem~2478_combout\ <= NOT \inst2|reg_mem~2478_combout\;
\inst2|ALT_INV_reg_mem~2474_combout\ <= NOT \inst2|reg_mem~2474_combout\;
\inst2|ALT_INV_reg_mem~2470_combout\ <= NOT \inst2|reg_mem~2470_combout\;
\inst2|ALT_INV_reg_mem~2466_combout\ <= NOT \inst2|reg_mem~2466_combout\;
\inst2|ALT_INV_reg_mem~2462_combout\ <= NOT \inst2|reg_mem~2462_combout\;
\inst2|ALT_INV_reg_mem~2458_combout\ <= NOT \inst2|reg_mem~2458_combout\;
\inst2|ALT_INV_reg_mem~2454_combout\ <= NOT \inst2|reg_mem~2454_combout\;
\inst2|ALT_INV_reg_mem~2450_combout\ <= NOT \inst2|reg_mem~2450_combout\;
\inst2|ALT_INV_reg_mem~2446_combout\ <= NOT \inst2|reg_mem~2446_combout\;
\inst2|ALT_INV_reg_mem~2442_combout\ <= NOT \inst2|reg_mem~2442_combout\;
\inst2|ALT_INV_reg_mem~2438_combout\ <= NOT \inst2|reg_mem~2438_combout\;
\inst2|ALT_INV_reg_mem~2434_combout\ <= NOT \inst2|reg_mem~2434_combout\;
\inst2|ALT_INV_reg_mem~2430_combout\ <= NOT \inst2|reg_mem~2430_combout\;
\inst2|ALT_INV_reg_mem~2426_combout\ <= NOT \inst2|reg_mem~2426_combout\;
\inst2|ALT_INV_reg_mem~2422_combout\ <= NOT \inst2|reg_mem~2422_combout\;
\inst2|ALT_INV_reg_mem~2418_combout\ <= NOT \inst2|reg_mem~2418_combout\;
\inst2|ALT_INV_reg_mem~2414_combout\ <= NOT \inst2|reg_mem~2414_combout\;
\inst2|ALT_INV_reg_mem~2410_combout\ <= NOT \inst2|reg_mem~2410_combout\;
\inst2|ALT_INV_reg_mem~2406_combout\ <= NOT \inst2|reg_mem~2406_combout\;
\inst2|ALT_INV_reg_mem~2402_combout\ <= NOT \inst2|reg_mem~2402_combout\;
\inst2|ALT_INV_reg_mem~2398_combout\ <= NOT \inst2|reg_mem~2398_combout\;
\inst2|ALT_INV_reg_mem~2394_combout\ <= NOT \inst2|reg_mem~2394_combout\;
\inst2|ALT_INV_reg_mem~2390_combout\ <= NOT \inst2|reg_mem~2390_combout\;
\inst2|ALT_INV_reg_mem~2386_combout\ <= NOT \inst2|reg_mem~2386_combout\;
\inst2|ALT_INV_reg_mem~2382_combout\ <= NOT \inst2|reg_mem~2382_combout\;
\inst2|ALT_INV_reg_mem~2378_combout\ <= NOT \inst2|reg_mem~2378_combout\;
\inst2|ALT_INV_reg_mem~2374_combout\ <= NOT \inst2|reg_mem~2374_combout\;
\inst2|ALT_INV_reg_mem~2370_combout\ <= NOT \inst2|reg_mem~2370_combout\;
\inst2|ALT_INV_reg_mem~2366_combout\ <= NOT \inst2|reg_mem~2366_combout\;
\inst2|ALT_INV_reg_mem~2362_combout\ <= NOT \inst2|reg_mem~2362_combout\;
\inst2|ALT_INV_reg_mem~2358_combout\ <= NOT \inst2|reg_mem~2358_combout\;
\inst2|ALT_INV_reg_mem~2354_combout\ <= NOT \inst2|reg_mem~2354_combout\;
\inst2|ALT_INV_reg_mem~2350_combout\ <= NOT \inst2|reg_mem~2350_combout\;
\inst2|ALT_INV_reg_mem~2346_combout\ <= NOT \inst2|reg_mem~2346_combout\;
\inst2|ALT_INV_reg_mem~2342_combout\ <= NOT \inst2|reg_mem~2342_combout\;
\inst2|ALT_INV_reg_mem~2338_combout\ <= NOT \inst2|reg_mem~2338_combout\;
\inst2|ALT_INV_reg_mem~2334_combout\ <= NOT \inst2|reg_mem~2334_combout\;
\inst2|ALT_INV_reg_mem~2330_combout\ <= NOT \inst2|reg_mem~2330_combout\;
\inst2|ALT_INV_reg_mem~2326_combout\ <= NOT \inst2|reg_mem~2326_combout\;
\inst2|ALT_INV_reg_mem~2322_combout\ <= NOT \inst2|reg_mem~2322_combout\;
\inst2|ALT_INV_reg_mem~2318_combout\ <= NOT \inst2|reg_mem~2318_combout\;
\inst2|ALT_INV_reg_mem~2314_combout\ <= NOT \inst2|reg_mem~2314_combout\;
\inst2|ALT_INV_reg_mem~2310_combout\ <= NOT \inst2|reg_mem~2310_combout\;
\inst2|ALT_INV_reg_mem~2306_combout\ <= NOT \inst2|reg_mem~2306_combout\;
\inst2|ALT_INV_reg_mem~2302_combout\ <= NOT \inst2|reg_mem~2302_combout\;
\inst2|ALT_INV_reg_mem~2298_combout\ <= NOT \inst2|reg_mem~2298_combout\;
\inst2|ALT_INV_reg_mem~2294_combout\ <= NOT \inst2|reg_mem~2294_combout\;
\inst2|ALT_INV_reg_mem~2290_combout\ <= NOT \inst2|reg_mem~2290_combout\;
\inst2|ALT_INV_reg_mem~2286_combout\ <= NOT \inst2|reg_mem~2286_combout\;
\inst2|ALT_INV_reg_mem~2282_combout\ <= NOT \inst2|reg_mem~2282_combout\;
\inst2|ALT_INV_reg_mem~2278_combout\ <= NOT \inst2|reg_mem~2278_combout\;
\inst2|ALT_INV_reg_mem~2274_combout\ <= NOT \inst2|reg_mem~2274_combout\;
\inst2|ALT_INV_reg_mem~2270_combout\ <= NOT \inst2|reg_mem~2270_combout\;
\inst2|ALT_INV_reg_mem~2266_combout\ <= NOT \inst2|reg_mem~2266_combout\;
\inst2|ALT_INV_reg_mem~2262_combout\ <= NOT \inst2|reg_mem~2262_combout\;
\inst2|ALT_INV_reg_mem~2258_combout\ <= NOT \inst2|reg_mem~2258_combout\;
\inst2|ALT_INV_reg_mem~2254_combout\ <= NOT \inst2|reg_mem~2254_combout\;
\inst2|ALT_INV_reg_mem~2250_combout\ <= NOT \inst2|reg_mem~2250_combout\;
\inst2|ALT_INV_reg_mem~2246_combout\ <= NOT \inst2|reg_mem~2246_combout\;
\inst2|ALT_INV_reg_mem~2242_combout\ <= NOT \inst2|reg_mem~2242_combout\;
\inst2|ALT_INV_reg_mem~2238_combout\ <= NOT \inst2|reg_mem~2238_combout\;
\inst2|ALT_INV_reg_mem~2234_combout\ <= NOT \inst2|reg_mem~2234_combout\;
\inst2|ALT_INV_reg_mem~2230_combout\ <= NOT \inst2|reg_mem~2230_combout\;
\inst2|ALT_INV_reg_mem~2226_combout\ <= NOT \inst2|reg_mem~2226_combout\;
\inst2|ALT_INV_reg_mem~2222_combout\ <= NOT \inst2|reg_mem~2222_combout\;
\inst2|ALT_INV_reg_mem~2218_combout\ <= NOT \inst2|reg_mem~2218_combout\;
\inst2|ALT_INV_reg_mem~2214_combout\ <= NOT \inst2|reg_mem~2214_combout\;
\inst2|ALT_INV_reg_mem~2210_combout\ <= NOT \inst2|reg_mem~2210_combout\;
\inst2|ALT_INV_reg_mem~2206_combout\ <= NOT \inst2|reg_mem~2206_combout\;
\inst2|ALT_INV_reg_mem~2202_combout\ <= NOT \inst2|reg_mem~2202_combout\;
\inst2|ALT_INV_reg_mem~2198_combout\ <= NOT \inst2|reg_mem~2198_combout\;
\inst2|ALT_INV_reg_mem~2194_combout\ <= NOT \inst2|reg_mem~2194_combout\;
\inst2|ALT_INV_reg_mem~2190_combout\ <= NOT \inst2|reg_mem~2190_combout\;
\inst2|ALT_INV_reg_mem~2186_combout\ <= NOT \inst2|reg_mem~2186_combout\;
\inst2|ALT_INV_reg_mem~2182_combout\ <= NOT \inst2|reg_mem~2182_combout\;
\inst2|ALT_INV_reg_mem~2178_combout\ <= NOT \inst2|reg_mem~2178_combout\;
\inst2|ALT_INV_reg_mem~2174_combout\ <= NOT \inst2|reg_mem~2174_combout\;
\inst2|ALT_INV_reg_mem~2170_combout\ <= NOT \inst2|reg_mem~2170_combout\;
\inst2|ALT_INV_reg_mem~2166_combout\ <= NOT \inst2|reg_mem~2166_combout\;
\inst2|ALT_INV_reg_mem~2162_combout\ <= NOT \inst2|reg_mem~2162_combout\;
\inst2|ALT_INV_reg_mem~2158_combout\ <= NOT \inst2|reg_mem~2158_combout\;
\inst2|ALT_INV_reg_mem~2154_combout\ <= NOT \inst2|reg_mem~2154_combout\;
\inst2|ALT_INV_reg_mem~2150_combout\ <= NOT \inst2|reg_mem~2150_combout\;
\inst|ALT_INV_current_address\(7) <= NOT \inst|current_address\(7);
\inst|ALT_INV_current_address\(6) <= NOT \inst|current_address\(6);
\inst|ALT_INV_current_address\(5) <= NOT \inst|current_address\(5);
\inst|ALT_INV_current_address\(4) <= NOT \inst|current_address\(4);
\inst|ALT_INV_current_address\(3) <= NOT \inst|current_address\(3);
\inst|ALT_INV_current_address\(2) <= NOT \inst|current_address\(2);
\inst|ALT_INV_current_address\(1) <= NOT \inst|current_address\(1);
\inst|ALT_INV_current_address\(0) <= NOT \inst|current_address\(0);
\inst49|ALT_INV_Add0~29_sumout\ <= NOT \inst49|Add0~29_sumout\;
\inst49|ALT_INV_Add0~25_sumout\ <= NOT \inst49|Add0~25_sumout\;
\inst46|ALT_INV_Add0~25_sumout\ <= NOT \inst46|Add0~25_sumout\;
\inst11|ALT_INV_Add0~21_sumout\ <= NOT \inst11|Add0~21_sumout\;
\inst46|ALT_INV_Add0~21_sumout\ <= NOT \inst46|Add0~21_sumout\;
\inst49|ALT_INV_Add0~21_sumout\ <= NOT \inst49|Add0~21_sumout\;
\inst11|ALT_INV_Add0~17_sumout\ <= NOT \inst11|Add0~17_sumout\;
\inst46|ALT_INV_Add0~17_sumout\ <= NOT \inst46|Add0~17_sumout\;
\inst49|ALT_INV_Add0~17_sumout\ <= NOT \inst49|Add0~17_sumout\;
\inst11|ALT_INV_Add0~13_sumout\ <= NOT \inst11|Add0~13_sumout\;
\inst46|ALT_INV_Add0~13_sumout\ <= NOT \inst46|Add0~13_sumout\;
\inst49|ALT_INV_Add0~13_sumout\ <= NOT \inst49|Add0~13_sumout\;
\inst11|ALT_INV_Add0~9_sumout\ <= NOT \inst11|Add0~9_sumout\;
\inst2|ALT_INV_reg_mem~3018_combout\ <= NOT \inst2|reg_mem~3018_combout\;
\inst2|ALT_INV_reg_mem~3014_combout\ <= NOT \inst2|reg_mem~3014_combout\;
\inst2|ALT_INV_reg_mem~3010_combout\ <= NOT \inst2|reg_mem~3010_combout\;
\inst2|ALT_INV_reg_mem~3006_combout\ <= NOT \inst2|reg_mem~3006_combout\;
\inst2|ALT_INV_reg_mem~3002_combout\ <= NOT \inst2|reg_mem~3002_combout\;
\inst2|ALT_INV_reg_mem~2998_combout\ <= NOT \inst2|reg_mem~2998_combout\;
\inst2|ALT_INV_reg_mem~2994_combout\ <= NOT \inst2|reg_mem~2994_combout\;
\inst2|ALT_INV_reg_mem~2990_combout\ <= NOT \inst2|reg_mem~2990_combout\;
\inst2|ALT_INV_reg_mem~2986_combout\ <= NOT \inst2|reg_mem~2986_combout\;
\inst2|ALT_INV_reg_mem~2982_combout\ <= NOT \inst2|reg_mem~2982_combout\;
\inst2|ALT_INV_reg_mem~2978_combout\ <= NOT \inst2|reg_mem~2978_combout\;
\inst2|ALT_INV_reg_mem~2974_combout\ <= NOT \inst2|reg_mem~2974_combout\;
\inst2|ALT_INV_reg_mem~2970_combout\ <= NOT \inst2|reg_mem~2970_combout\;
\inst2|ALT_INV_reg_mem~2966_combout\ <= NOT \inst2|reg_mem~2966_combout\;
\inst2|ALT_INV_reg_mem~2962_combout\ <= NOT \inst2|reg_mem~2962_combout\;
\inst2|ALT_INV_reg_mem~2958_combout\ <= NOT \inst2|reg_mem~2958_combout\;
\inst2|ALT_INV_reg_mem~2954_combout\ <= NOT \inst2|reg_mem~2954_combout\;
\inst2|ALT_INV_reg_mem~2950_combout\ <= NOT \inst2|reg_mem~2950_combout\;
\inst2|ALT_INV_reg_mem~2946_combout\ <= NOT \inst2|reg_mem~2946_combout\;
\inst2|ALT_INV_reg_mem~2942_combout\ <= NOT \inst2|reg_mem~2942_combout\;
\inst2|ALT_INV_reg_mem~2938_combout\ <= NOT \inst2|reg_mem~2938_combout\;
\inst2|ALT_INV_reg_mem~2934_combout\ <= NOT \inst2|reg_mem~2934_combout\;
\inst2|ALT_INV_reg_mem~2930_combout\ <= NOT \inst2|reg_mem~2930_combout\;
\inst2|ALT_INV_reg_mem~2926_combout\ <= NOT \inst2|reg_mem~2926_combout\;
\inst2|ALT_INV_reg_mem~2922_combout\ <= NOT \inst2|reg_mem~2922_combout\;
\inst2|ALT_INV_reg_mem~2918_combout\ <= NOT \inst2|reg_mem~2918_combout\;
\inst2|ALT_INV_reg_mem~2914_combout\ <= NOT \inst2|reg_mem~2914_combout\;
\inst2|ALT_INV_reg_mem~2910_combout\ <= NOT \inst2|reg_mem~2910_combout\;
\inst2|ALT_INV_reg_mem~2906_combout\ <= NOT \inst2|reg_mem~2906_combout\;
\inst2|ALT_INV_reg_mem~2902_combout\ <= NOT \inst2|reg_mem~2902_combout\;
\inst2|ALT_INV_reg_mem~2898_combout\ <= NOT \inst2|reg_mem~2898_combout\;
\inst2|ALT_INV_reg_mem~2894_combout\ <= NOT \inst2|reg_mem~2894_combout\;
\inst2|ALT_INV_reg_mem~2890_combout\ <= NOT \inst2|reg_mem~2890_combout\;
\inst2|ALT_INV_reg_mem~2886_combout\ <= NOT \inst2|reg_mem~2886_combout\;
\inst2|ALT_INV_reg_mem~2882_combout\ <= NOT \inst2|reg_mem~2882_combout\;
\inst2|ALT_INV_reg_mem~2878_combout\ <= NOT \inst2|reg_mem~2878_combout\;
\inst2|ALT_INV_reg_mem~2874_combout\ <= NOT \inst2|reg_mem~2874_combout\;
\inst2|ALT_INV_reg_mem~2870_combout\ <= NOT \inst2|reg_mem~2870_combout\;
\inst2|ALT_INV_reg_mem~2866_combout\ <= NOT \inst2|reg_mem~2866_combout\;
\inst2|ALT_INV_reg_mem~2862_combout\ <= NOT \inst2|reg_mem~2862_combout\;
\inst2|ALT_INV_reg_mem~2858_combout\ <= NOT \inst2|reg_mem~2858_combout\;
\inst2|ALT_INV_reg_mem~2854_combout\ <= NOT \inst2|reg_mem~2854_combout\;
\inst2|ALT_INV_reg_mem~2850_combout\ <= NOT \inst2|reg_mem~2850_combout\;
\inst2|ALT_INV_reg_mem~2846_combout\ <= NOT \inst2|reg_mem~2846_combout\;
\inst2|ALT_INV_reg_mem~2842_combout\ <= NOT \inst2|reg_mem~2842_combout\;
\inst2|ALT_INV_reg_mem~2838_combout\ <= NOT \inst2|reg_mem~2838_combout\;
\inst2|ALT_INV_reg_mem~2834_combout\ <= NOT \inst2|reg_mem~2834_combout\;
\inst2|ALT_INV_reg_mem~2830_combout\ <= NOT \inst2|reg_mem~2830_combout\;
\inst2|ALT_INV_reg_mem~2826_combout\ <= NOT \inst2|reg_mem~2826_combout\;
\inst2|ALT_INV_reg_mem~2822_combout\ <= NOT \inst2|reg_mem~2822_combout\;
\inst2|ALT_INV_reg_mem~2818_combout\ <= NOT \inst2|reg_mem~2818_combout\;
\inst2|ALT_INV_reg_mem~2814_combout\ <= NOT \inst2|reg_mem~2814_combout\;
\inst2|ALT_INV_reg_mem~2810_combout\ <= NOT \inst2|reg_mem~2810_combout\;
\inst2|ALT_INV_reg_mem~2806_combout\ <= NOT \inst2|reg_mem~2806_combout\;
\inst2|ALT_INV_reg_mem~2802_combout\ <= NOT \inst2|reg_mem~2802_combout\;
\inst2|ALT_INV_reg_mem~2798_combout\ <= NOT \inst2|reg_mem~2798_combout\;
\inst2|ALT_INV_reg_mem~2794_combout\ <= NOT \inst2|reg_mem~2794_combout\;
\inst2|ALT_INV_reg_mem~2790_combout\ <= NOT \inst2|reg_mem~2790_combout\;
\inst2|ALT_INV_reg_mem~2786_combout\ <= NOT \inst2|reg_mem~2786_combout\;
\inst2|ALT_INV_reg_mem~2782_combout\ <= NOT \inst2|reg_mem~2782_combout\;
\inst2|ALT_INV_reg_mem~2778_combout\ <= NOT \inst2|reg_mem~2778_combout\;
\inst2|ALT_INV_reg_mem~2774_combout\ <= NOT \inst2|reg_mem~2774_combout\;
\inst2|ALT_INV_reg_mem~2770_combout\ <= NOT \inst2|reg_mem~2770_combout\;
\inst2|ALT_INV_reg_mem~2766_combout\ <= NOT \inst2|reg_mem~2766_combout\;
\inst2|ALT_INV_reg_mem~2762_combout\ <= NOT \inst2|reg_mem~2762_combout\;
\inst2|ALT_INV_reg_mem~2758_combout\ <= NOT \inst2|reg_mem~2758_combout\;
\inst2|ALT_INV_reg_mem~2754_combout\ <= NOT \inst2|reg_mem~2754_combout\;
\inst2|ALT_INV_reg_mem~2750_combout\ <= NOT \inst2|reg_mem~2750_combout\;
\inst2|ALT_INV_reg_mem~2746_combout\ <= NOT \inst2|reg_mem~2746_combout\;
\inst2|ALT_INV_reg_mem~2742_combout\ <= NOT \inst2|reg_mem~2742_combout\;
\inst2|ALT_INV_reg_mem~2738_combout\ <= NOT \inst2|reg_mem~2738_combout\;
\inst2|ALT_INV_reg_mem~2734_combout\ <= NOT \inst2|reg_mem~2734_combout\;
\inst2|ALT_INV_reg_mem~2730_combout\ <= NOT \inst2|reg_mem~2730_combout\;
\inst2|ALT_INV_reg_mem~2726_combout\ <= NOT \inst2|reg_mem~2726_combout\;
\inst2|ALT_INV_reg_mem~2722_combout\ <= NOT \inst2|reg_mem~2722_combout\;
\inst2|ALT_INV_reg_mem~2718_combout\ <= NOT \inst2|reg_mem~2718_combout\;
\inst2|ALT_INV_reg_mem~2714_combout\ <= NOT \inst2|reg_mem~2714_combout\;
\inst2|ALT_INV_reg_mem~2710_combout\ <= NOT \inst2|reg_mem~2710_combout\;
\inst2|ALT_INV_reg_mem~2706_combout\ <= NOT \inst2|reg_mem~2706_combout\;
\inst2|ALT_INV_reg_mem~2702_combout\ <= NOT \inst2|reg_mem~2702_combout\;
\inst2|ALT_INV_reg_mem~2698_combout\ <= NOT \inst2|reg_mem~2698_combout\;
\inst2|ALT_INV_reg_mem~2694_combout\ <= NOT \inst2|reg_mem~2694_combout\;
\inst2|ALT_INV_reg_mem~2690_combout\ <= NOT \inst2|reg_mem~2690_combout\;
\inst2|ALT_INV_reg_mem~2686_combout\ <= NOT \inst2|reg_mem~2686_combout\;
\inst2|ALT_INV_reg_mem~2682_combout\ <= NOT \inst2|reg_mem~2682_combout\;
\inst2|ALT_INV_reg_mem~2678_combout\ <= NOT \inst2|reg_mem~2678_combout\;
\inst2|ALT_INV_reg_mem~2674_combout\ <= NOT \inst2|reg_mem~2674_combout\;
\inst2|ALT_INV_reg_mem~2670_combout\ <= NOT \inst2|reg_mem~2670_combout\;
\inst2|ALT_INV_reg_mem~2666_combout\ <= NOT \inst2|reg_mem~2666_combout\;
\inst2|ALT_INV_reg_mem~2662_combout\ <= NOT \inst2|reg_mem~2662_combout\;
\inst2|ALT_INV_reg_mem~2658_combout\ <= NOT \inst2|reg_mem~2658_combout\;
\inst2|ALT_INV_reg_mem~2654_combout\ <= NOT \inst2|reg_mem~2654_combout\;
\inst2|ALT_INV_reg_mem~2650_combout\ <= NOT \inst2|reg_mem~2650_combout\;
\inst2|ALT_INV_reg_mem~2646_combout\ <= NOT \inst2|reg_mem~2646_combout\;
\inst2|ALT_INV_reg_mem~2642_combout\ <= NOT \inst2|reg_mem~2642_combout\;
\inst2|ALT_INV_reg_mem~2638_combout\ <= NOT \inst2|reg_mem~2638_combout\;
\inst2|ALT_INV_reg_mem~2634_combout\ <= NOT \inst2|reg_mem~2634_combout\;
\inst2|ALT_INV_reg_mem~2630_combout\ <= NOT \inst2|reg_mem~2630_combout\;
\inst2|ALT_INV_reg_mem~2626_combout\ <= NOT \inst2|reg_mem~2626_combout\;
\inst2|ALT_INV_reg_mem~2622_combout\ <= NOT \inst2|reg_mem~2622_combout\;
\inst2|ALT_INV_reg_mem~2618_combout\ <= NOT \inst2|reg_mem~2618_combout\;
\inst2|ALT_INV_reg_mem~2614_combout\ <= NOT \inst2|reg_mem~2614_combout\;
\inst2|ALT_INV_reg_mem~2610_combout\ <= NOT \inst2|reg_mem~2610_combout\;
\inst2|ALT_INV_reg_mem~2606_combout\ <= NOT \inst2|reg_mem~2606_combout\;
\inst2|ALT_INV_reg_mem~2602_combout\ <= NOT \inst2|reg_mem~2602_combout\;
\inst2|ALT_INV_reg_mem~2598_combout\ <= NOT \inst2|reg_mem~2598_combout\;
\inst2|ALT_INV_reg_mem~2594_combout\ <= NOT \inst2|reg_mem~2594_combout\;
\inst2|ALT_INV_reg_mem~2590_combout\ <= NOT \inst2|reg_mem~2590_combout\;
\inst2|ALT_INV_reg_mem~2586_combout\ <= NOT \inst2|reg_mem~2586_combout\;
\inst2|ALT_INV_reg_mem~2582_combout\ <= NOT \inst2|reg_mem~2582_combout\;
\inst2|ALT_INV_reg_mem~2578_combout\ <= NOT \inst2|reg_mem~2578_combout\;
\inst2|ALT_INV_reg_mem~2574_combout\ <= NOT \inst2|reg_mem~2574_combout\;
\inst2|ALT_INV_reg_mem~2570_combout\ <= NOT \inst2|reg_mem~2570_combout\;
\inst2|ALT_INV_reg_mem~2566_combout\ <= NOT \inst2|reg_mem~2566_combout\;
\inst2|ALT_INV_reg_mem~2562_combout\ <= NOT \inst2|reg_mem~2562_combout\;
\inst2|ALT_INV_reg_mem~2558_combout\ <= NOT \inst2|reg_mem~2558_combout\;
\inst2|ALT_INV_reg_mem~2554_combout\ <= NOT \inst2|reg_mem~2554_combout\;
\inst2|ALT_INV_reg_mem~2550_combout\ <= NOT \inst2|reg_mem~2550_combout\;
\inst2|ALT_INV_reg_mem~2546_combout\ <= NOT \inst2|reg_mem~2546_combout\;
\inst2|ALT_INV_reg_mem~2542_combout\ <= NOT \inst2|reg_mem~2542_combout\;
\inst2|ALT_INV_reg_mem~2538_combout\ <= NOT \inst2|reg_mem~2538_combout\;
\inst2|ALT_INV_reg_mem~2534_combout\ <= NOT \inst2|reg_mem~2534_combout\;
\inst2|ALT_INV_reg_mem~2530_combout\ <= NOT \inst2|reg_mem~2530_combout\;
\inst2|ALT_INV_reg_mem~2526_combout\ <= NOT \inst2|reg_mem~2526_combout\;
\inst2|ALT_INV_reg_mem~2522_combout\ <= NOT \inst2|reg_mem~2522_combout\;
\inst2|ALT_INV_reg_mem~2518_combout\ <= NOT \inst2|reg_mem~2518_combout\;
\inst2|ALT_INV_reg_mem~2514_combout\ <= NOT \inst2|reg_mem~2514_combout\;
\inst12|ALT_INV_output[17]~15_combout\ <= NOT \inst12|output[17]~15_combout\;
\inst2|ALT_INV_reg_mem~1673_combout\ <= NOT \inst2|reg_mem~1673_combout\;
\inst2|ALT_INV_reg_mem~1656_combout\ <= NOT \inst2|reg_mem~1656_combout\;
\inst3|ALT_INV_LessThan0~0_combout\ <= NOT \inst3|LessThan0~0_combout\;
\inst2|ALT_INV_reg_mem~1639_combout\ <= NOT \inst2|reg_mem~1639_combout\;
\inst2|ALT_INV_reg_mem~1622_combout\ <= NOT \inst2|reg_mem~1622_combout\;
\inst2|ALT_INV_reg_mem~1605_combout\ <= NOT \inst2|reg_mem~1605_combout\;
\inst2|ALT_INV_reg_mem~1588_combout\ <= NOT \inst2|reg_mem~1588_combout\;
\inst3|ALT_INV_Mux32~0_combout\ <= NOT \inst3|Mux32~0_combout\;
\inst3|ALT_INV_Mux30~0_combout\ <= NOT \inst3|Mux30~0_combout\;
\inst12|ALT_INV_output[1]~14_combout\ <= NOT \inst12|output[1]~14_combout\;
\inst2|ALT_INV_reg_mem~1571_combout\ <= NOT \inst2|reg_mem~1571_combout\;
\inst2|ALT_INV_reg_mem~1554_combout\ <= NOT \inst2|reg_mem~1554_combout\;
\inst3|ALT_INV_Mux29~0_combout\ <= NOT \inst3|Mux29~0_combout\;
\inst12|ALT_INV_output[2]~13_combout\ <= NOT \inst12|output[2]~13_combout\;
\inst2|ALT_INV_reg_mem~1537_combout\ <= NOT \inst2|reg_mem~1537_combout\;
\inst2|ALT_INV_reg_mem~1520_combout\ <= NOT \inst2|reg_mem~1520_combout\;
\inst3|ALT_INV_Mux28~0_combout\ <= NOT \inst3|Mux28~0_combout\;
\inst12|ALT_INV_output[3]~12_combout\ <= NOT \inst12|output[3]~12_combout\;
\inst2|ALT_INV_reg_mem~1503_combout\ <= NOT \inst2|reg_mem~1503_combout\;
\inst2|ALT_INV_reg_mem~1486_combout\ <= NOT \inst2|reg_mem~1486_combout\;
\inst3|ALT_INV_Mux27~0_combout\ <= NOT \inst3|Mux27~0_combout\;
\inst12|ALT_INV_output[4]~11_combout\ <= NOT \inst12|output[4]~11_combout\;
\inst2|ALT_INV_reg_mem~1469_combout\ <= NOT \inst2|reg_mem~1469_combout\;
\inst2|ALT_INV_reg_mem~1452_combout\ <= NOT \inst2|reg_mem~1452_combout\;
\inst3|ALT_INV_Mux26~0_combout\ <= NOT \inst3|Mux26~0_combout\;
\inst12|ALT_INV_output[5]~10_combout\ <= NOT \inst12|output[5]~10_combout\;
\inst2|ALT_INV_reg_mem~1435_combout\ <= NOT \inst2|reg_mem~1435_combout\;
\inst2|ALT_INV_reg_mem~1418_combout\ <= NOT \inst2|reg_mem~1418_combout\;
\inst3|ALT_INV_Mux25~0_combout\ <= NOT \inst3|Mux25~0_combout\;
\inst12|ALT_INV_output[6]~9_combout\ <= NOT \inst12|output[6]~9_combout\;
\inst2|ALT_INV_reg_mem~1401_combout\ <= NOT \inst2|reg_mem~1401_combout\;
\inst2|ALT_INV_reg_mem~1384_combout\ <= NOT \inst2|reg_mem~1384_combout\;
\inst3|ALT_INV_Mux24~0_combout\ <= NOT \inst3|Mux24~0_combout\;
\inst12|ALT_INV_output[7]~8_combout\ <= NOT \inst12|output[7]~8_combout\;
\inst2|ALT_INV_reg_mem~1367_combout\ <= NOT \inst2|reg_mem~1367_combout\;
\inst2|ALT_INV_reg_mem~1350_combout\ <= NOT \inst2|reg_mem~1350_combout\;
\inst3|ALT_INV_Mux23~0_combout\ <= NOT \inst3|Mux23~0_combout\;
\inst12|ALT_INV_output[8]~7_combout\ <= NOT \inst12|output[8]~7_combout\;
\inst2|ALT_INV_reg_mem~1333_combout\ <= NOT \inst2|reg_mem~1333_combout\;
\inst2|ALT_INV_reg_mem~1316_combout\ <= NOT \inst2|reg_mem~1316_combout\;
\inst3|ALT_INV_Mux22~0_combout\ <= NOT \inst3|Mux22~0_combout\;
\inst12|ALT_INV_output[9]~6_combout\ <= NOT \inst12|output[9]~6_combout\;
\inst2|ALT_INV_reg_mem~1299_combout\ <= NOT \inst2|reg_mem~1299_combout\;
\inst2|ALT_INV_reg_mem~1282_combout\ <= NOT \inst2|reg_mem~1282_combout\;
\inst3|ALT_INV_Mux21~0_combout\ <= NOT \inst3|Mux21~0_combout\;
\inst12|ALT_INV_output[10]~5_combout\ <= NOT \inst12|output[10]~5_combout\;
\inst2|ALT_INV_reg_mem~1265_combout\ <= NOT \inst2|reg_mem~1265_combout\;
\inst2|ALT_INV_reg_mem~1248_combout\ <= NOT \inst2|reg_mem~1248_combout\;
\inst3|ALT_INV_Mux20~0_combout\ <= NOT \inst3|Mux20~0_combout\;
\inst12|ALT_INV_output[11]~4_combout\ <= NOT \inst12|output[11]~4_combout\;
\inst2|ALT_INV_reg_mem~1231_combout\ <= NOT \inst2|reg_mem~1231_combout\;
\inst2|ALT_INV_reg_mem~1214_combout\ <= NOT \inst2|reg_mem~1214_combout\;
\inst3|ALT_INV_Mux19~0_combout\ <= NOT \inst3|Mux19~0_combout\;
\inst12|ALT_INV_output[12]~3_combout\ <= NOT \inst12|output[12]~3_combout\;
\inst2|ALT_INV_reg_mem~1197_combout\ <= NOT \inst2|reg_mem~1197_combout\;
\inst2|ALT_INV_reg_mem~1180_combout\ <= NOT \inst2|reg_mem~1180_combout\;
\inst3|ALT_INV_Mux18~0_combout\ <= NOT \inst3|Mux18~0_combout\;
\inst12|ALT_INV_output[13]~2_combout\ <= NOT \inst12|output[13]~2_combout\;
\inst2|ALT_INV_reg_mem~1163_combout\ <= NOT \inst2|reg_mem~1163_combout\;
\inst2|ALT_INV_reg_mem~1146_combout\ <= NOT \inst2|reg_mem~1146_combout\;
\inst3|ALT_INV_Mux17~0_combout\ <= NOT \inst3|Mux17~0_combout\;
\inst12|ALT_INV_output[14]~1_combout\ <= NOT \inst12|output[14]~1_combout\;
\inst2|ALT_INV_reg_mem~1129_combout\ <= NOT \inst2|reg_mem~1129_combout\;
\inst2|ALT_INV_reg_mem~1112_combout\ <= NOT \inst2|reg_mem~1112_combout\;
\inst3|ALT_INV_Mux16~1_combout\ <= NOT \inst3|Mux16~1_combout\;
\inst3|ALT_INV_Mux16~0_combout\ <= NOT \inst3|Mux16~0_combout\;
\inst3|ALT_INV_Mux2~2_combout\ <= NOT \inst3|Mux2~2_combout\;
\inst3|ALT_INV_Mux2~1_combout\ <= NOT \inst3|Mux2~1_combout\;
\inst55|ALT_INV_Mux4~0_combout\ <= NOT \inst55|Mux4~0_combout\;
\inst55|ALT_INV_Mux3~1_combout\ <= NOT \inst55|Mux3~1_combout\;
\inst55|ALT_INV_Mux3~0_combout\ <= NOT \inst55|Mux3~0_combout\;
\inst55|ALT_INV_Mux5~1_combout\ <= NOT \inst55|Mux5~1_combout\;
\inst12|ALT_INV_output[15]~0_combout\ <= NOT \inst12|output[15]~0_combout\;
\inst2|ALT_INV_reg_mem~1095_combout\ <= NOT \inst2|reg_mem~1095_combout\;
\inst2|ALT_INV_reg_mem~1078_combout\ <= NOT \inst2|reg_mem~1078_combout\;
\inst3|ALT_INV_Mux2~0_combout\ <= NOT \inst3|Mux2~0_combout\;
\inst55|ALT_INV_Mux1~0_combout\ <= NOT \inst55|Mux1~0_combout\;
\inst22|ALT_INV_Mux9~1_combout\ <= NOT \inst22|Mux9~1_combout\;
\inst22|ALT_INV_Mux9~0_combout\ <= NOT \inst22|Mux9~0_combout\;
\inst55|ALT_INV_Mux0~0_combout\ <= NOT \inst55|Mux0~0_combout\;
\inst55|ALT_INV_Mux5~0_combout\ <= NOT \inst55|Mux5~0_combout\;
\inst22|ALT_INV_Mux8~0_combout\ <= NOT \inst22|Mux8~0_combout\;
\inst55|ALT_INV_Mux2~0_combout\ <= NOT \inst55|Mux2~0_combout\;
\inst22|ALT_INV_Mux5~0_combout\ <= NOT \inst22|Mux5~0_combout\;
\inst22|ALT_INV_Mux0~0_combout\ <= NOT \inst22|Mux0~0_combout\;
\inst22|ALT_INV_Mux4~0_combout\ <= NOT \inst22|Mux4~0_combout\;
\inst22|ALT_INV_Mux7~0_combout\ <= NOT \inst22|Mux7~0_combout\;
\inst2|ALT_INV_reg_mem~3170_combout\ <= NOT \inst2|reg_mem~3170_combout\;
\inst2|ALT_INV_reg_mem~3166_combout\ <= NOT \inst2|reg_mem~3166_combout\;
\inst2|ALT_INV_reg_mem~3162_combout\ <= NOT \inst2|reg_mem~3162_combout\;
\inst2|ALT_INV_reg_mem~3158_combout\ <= NOT \inst2|reg_mem~3158_combout\;
\inst2|ALT_INV_reg_mem~3154_combout\ <= NOT \inst2|reg_mem~3154_combout\;
\inst2|ALT_INV_reg_mem~3150_combout\ <= NOT \inst2|reg_mem~3150_combout\;
\inst2|ALT_INV_reg_mem~3146_combout\ <= NOT \inst2|reg_mem~3146_combout\;
\inst2|ALT_INV_reg_mem~3142_combout\ <= NOT \inst2|reg_mem~3142_combout\;
\inst2|ALT_INV_reg_mem~3138_combout\ <= NOT \inst2|reg_mem~3138_combout\;
\inst2|ALT_INV_reg_mem~3134_combout\ <= NOT \inst2|reg_mem~3134_combout\;
\inst2|ALT_INV_reg_mem~3130_combout\ <= NOT \inst2|reg_mem~3130_combout\;
\inst2|ALT_INV_reg_mem~3126_combout\ <= NOT \inst2|reg_mem~3126_combout\;
\inst2|ALT_INV_reg_mem~3122_combout\ <= NOT \inst2|reg_mem~3122_combout\;
\inst2|ALT_INV_reg_mem~3118_combout\ <= NOT \inst2|reg_mem~3118_combout\;
\inst2|ALT_INV_reg_mem~3114_combout\ <= NOT \inst2|reg_mem~3114_combout\;
\inst2|ALT_INV_reg_mem~3110_combout\ <= NOT \inst2|reg_mem~3110_combout\;
\inst2|ALT_INV_reg_mem~3106_combout\ <= NOT \inst2|reg_mem~3106_combout\;
\inst2|ALT_INV_reg_mem~3102_combout\ <= NOT \inst2|reg_mem~3102_combout\;
\inst2|ALT_INV_reg_mem~3098_combout\ <= NOT \inst2|reg_mem~3098_combout\;
\inst2|ALT_INV_reg_mem~3094_combout\ <= NOT \inst2|reg_mem~3094_combout\;
\inst2|ALT_INV_reg_mem~3090_combout\ <= NOT \inst2|reg_mem~3090_combout\;
\inst2|ALT_INV_reg_mem~3086_combout\ <= NOT \inst2|reg_mem~3086_combout\;
\inst2|ALT_INV_reg_mem~3082_combout\ <= NOT \inst2|reg_mem~3082_combout\;
\inst2|ALT_INV_reg_mem~3078_combout\ <= NOT \inst2|reg_mem~3078_combout\;
\inst2|ALT_INV_reg_mem~3074_combout\ <= NOT \inst2|reg_mem~3074_combout\;
\inst2|ALT_INV_reg_mem~3070_combout\ <= NOT \inst2|reg_mem~3070_combout\;
\inst2|ALT_INV_reg_mem~3066_combout\ <= NOT \inst2|reg_mem~3066_combout\;
\inst2|ALT_INV_reg_mem~3062_combout\ <= NOT \inst2|reg_mem~3062_combout\;
\inst2|ALT_INV_reg_mem~3058_combout\ <= NOT \inst2|reg_mem~3058_combout\;
\inst2|ALT_INV_reg_mem~3054_combout\ <= NOT \inst2|reg_mem~3054_combout\;
\inst2|ALT_INV_reg_mem~3050_combout\ <= NOT \inst2|reg_mem~3050_combout\;
\inst2|ALT_INV_reg_mem~3046_combout\ <= NOT \inst2|reg_mem~3046_combout\;
\inst2|ALT_INV_reg_mem~3042_combout\ <= NOT \inst2|reg_mem~3042_combout\;
\inst2|ALT_INV_reg_mem~3038_combout\ <= NOT \inst2|reg_mem~3038_combout\;
\inst2|ALT_INV_reg_mem~3034_combout\ <= NOT \inst2|reg_mem~3034_combout\;
\inst2|ALT_INV_reg_mem~3030_combout\ <= NOT \inst2|reg_mem~3030_combout\;
\inst2|ALT_INV_reg_mem~3026_combout\ <= NOT \inst2|reg_mem~3026_combout\;
\inst2|ALT_INV_reg_mem~3022_combout\ <= NOT \inst2|reg_mem~3022_combout\;
\inst2|ALT_INV_reg_mem~600_q\ <= NOT \inst2|reg_mem~600_q\;
\inst2|ALT_INV_reg_mem~376_q\ <= NOT \inst2|reg_mem~376_q\;
\inst2|ALT_INV_reg_mem~312_q\ <= NOT \inst2|reg_mem~312_q\;
\inst2|ALT_INV_reg_mem~408_q\ <= NOT \inst2|reg_mem~408_q\;
\inst2|ALT_INV_reg_mem~344_q\ <= NOT \inst2|reg_mem~344_q\;
\inst2|ALT_INV_reg_mem~120_q\ <= NOT \inst2|reg_mem~120_q\;
\inst2|ALT_INV_reg_mem~56_q\ <= NOT \inst2|reg_mem~56_q\;
\inst2|ALT_INV_reg_mem~152_q\ <= NOT \inst2|reg_mem~152_q\;
\inst2|ALT_INV_reg_mem~88_q\ <= NOT \inst2|reg_mem~88_q\;
\inst2|ALT_INV_reg_mem~889_q\ <= NOT \inst2|reg_mem~889_q\;
\inst2|ALT_INV_reg_mem~825_q\ <= NOT \inst2|reg_mem~825_q\;
\inst2|ALT_INV_reg_mem~921_q\ <= NOT \inst2|reg_mem~921_q\;
\inst2|ALT_INV_reg_mem~857_q\ <= NOT \inst2|reg_mem~857_q\;
\inst2|ALT_INV_reg_mem~633_q\ <= NOT \inst2|reg_mem~633_q\;
\inst2|ALT_INV_reg_mem~569_q\ <= NOT \inst2|reg_mem~569_q\;
\inst2|ALT_INV_reg_mem~665_q\ <= NOT \inst2|reg_mem~665_q\;
\inst2|ALT_INV_reg_mem~601_q\ <= NOT \inst2|reg_mem~601_q\;
\inst2|ALT_INV_reg_mem~377_q\ <= NOT \inst2|reg_mem~377_q\;
\inst2|ALT_INV_reg_mem~313_q\ <= NOT \inst2|reg_mem~313_q\;
\inst2|ALT_INV_reg_mem~409_q\ <= NOT \inst2|reg_mem~409_q\;
\inst2|ALT_INV_reg_mem~345_q\ <= NOT \inst2|reg_mem~345_q\;
\inst2|ALT_INV_reg_mem~121_q\ <= NOT \inst2|reg_mem~121_q\;
\inst2|ALT_INV_reg_mem~57_q\ <= NOT \inst2|reg_mem~57_q\;
\inst2|ALT_INV_reg_mem~153_q\ <= NOT \inst2|reg_mem~153_q\;
\inst2|ALT_INV_reg_mem~89_q\ <= NOT \inst2|reg_mem~89_q\;
\inst2|ALT_INV_reg_mem~886_q\ <= NOT \inst2|reg_mem~886_q\;
\inst2|ALT_INV_reg_mem~822_q\ <= NOT \inst2|reg_mem~822_q\;
\inst2|ALT_INV_reg_mem~918_q\ <= NOT \inst2|reg_mem~918_q\;
\inst2|ALT_INV_reg_mem~854_q\ <= NOT \inst2|reg_mem~854_q\;
\inst2|ALT_INV_reg_mem~630_q\ <= NOT \inst2|reg_mem~630_q\;
\inst2|ALT_INV_reg_mem~566_q\ <= NOT \inst2|reg_mem~566_q\;
\inst2|ALT_INV_reg_mem~662_q\ <= NOT \inst2|reg_mem~662_q\;
\inst2|ALT_INV_reg_mem~598_q\ <= NOT \inst2|reg_mem~598_q\;
\inst2|ALT_INV_reg_mem~374_q\ <= NOT \inst2|reg_mem~374_q\;
\inst2|ALT_INV_reg_mem~310_q\ <= NOT \inst2|reg_mem~310_q\;
\inst2|ALT_INV_reg_mem~406_q\ <= NOT \inst2|reg_mem~406_q\;
\inst2|ALT_INV_reg_mem~342_q\ <= NOT \inst2|reg_mem~342_q\;
\inst2|ALT_INV_reg_mem~118_q\ <= NOT \inst2|reg_mem~118_q\;
\inst2|ALT_INV_reg_mem~54_q\ <= NOT \inst2|reg_mem~54_q\;
\inst2|ALT_INV_reg_mem~150_q\ <= NOT \inst2|reg_mem~150_q\;
\inst2|ALT_INV_reg_mem~86_q\ <= NOT \inst2|reg_mem~86_q\;
\inst2|ALT_INV_reg_mem~887_q\ <= NOT \inst2|reg_mem~887_q\;
\inst2|ALT_INV_reg_mem~823_q\ <= NOT \inst2|reg_mem~823_q\;
\inst2|ALT_INV_reg_mem~919_q\ <= NOT \inst2|reg_mem~919_q\;
\inst2|ALT_INV_reg_mem~855_q\ <= NOT \inst2|reg_mem~855_q\;
\inst2|ALT_INV_reg_mem~631_q\ <= NOT \inst2|reg_mem~631_q\;
\inst2|ALT_INV_reg_mem~567_q\ <= NOT \inst2|reg_mem~567_q\;
\inst2|ALT_INV_reg_mem~663_q\ <= NOT \inst2|reg_mem~663_q\;
\inst2|ALT_INV_reg_mem~599_q\ <= NOT \inst2|reg_mem~599_q\;
\inst2|ALT_INV_reg_mem~375_q\ <= NOT \inst2|reg_mem~375_q\;
\inst2|ALT_INV_reg_mem~311_q\ <= NOT \inst2|reg_mem~311_q\;
\inst2|ALT_INV_reg_mem~407_q\ <= NOT \inst2|reg_mem~407_q\;
\inst2|ALT_INV_reg_mem~343_q\ <= NOT \inst2|reg_mem~343_q\;
\inst2|ALT_INV_reg_mem~119_q\ <= NOT \inst2|reg_mem~119_q\;
\inst2|ALT_INV_reg_mem~55_q\ <= NOT \inst2|reg_mem~55_q\;
\inst2|ALT_INV_reg_mem~151_q\ <= NOT \inst2|reg_mem~151_q\;
\inst2|ALT_INV_reg_mem~87_q\ <= NOT \inst2|reg_mem~87_q\;
\inst2|ALT_INV_reg_mem~890_q\ <= NOT \inst2|reg_mem~890_q\;
\inst2|ALT_INV_reg_mem~826_q\ <= NOT \inst2|reg_mem~826_q\;
\inst2|ALT_INV_reg_mem~922_q\ <= NOT \inst2|reg_mem~922_q\;
\inst2|ALT_INV_reg_mem~858_q\ <= NOT \inst2|reg_mem~858_q\;
\inst2|ALT_INV_reg_mem~634_q\ <= NOT \inst2|reg_mem~634_q\;
\inst2|ALT_INV_reg_mem~570_q\ <= NOT \inst2|reg_mem~570_q\;
\inst2|ALT_INV_reg_mem~666_q\ <= NOT \inst2|reg_mem~666_q\;
\inst2|ALT_INV_reg_mem~602_q\ <= NOT \inst2|reg_mem~602_q\;
\inst2|ALT_INV_reg_mem~378_q\ <= NOT \inst2|reg_mem~378_q\;
\inst2|ALT_INV_reg_mem~314_q\ <= NOT \inst2|reg_mem~314_q\;
\inst2|ALT_INV_reg_mem~410_q\ <= NOT \inst2|reg_mem~410_q\;
\inst2|ALT_INV_reg_mem~346_q\ <= NOT \inst2|reg_mem~346_q\;
\inst2|ALT_INV_reg_mem~122_q\ <= NOT \inst2|reg_mem~122_q\;
\inst2|ALT_INV_reg_mem~58_q\ <= NOT \inst2|reg_mem~58_q\;
\inst2|ALT_INV_reg_mem~154_q\ <= NOT \inst2|reg_mem~154_q\;
\inst2|ALT_INV_reg_mem~90_q\ <= NOT \inst2|reg_mem~90_q\;
\inst2|ALT_INV_reg_mem~891_q\ <= NOT \inst2|reg_mem~891_q\;
\inst2|ALT_INV_reg_mem~827_q\ <= NOT \inst2|reg_mem~827_q\;
\inst2|ALT_INV_reg_mem~923_q\ <= NOT \inst2|reg_mem~923_q\;
\inst2|ALT_INV_reg_mem~859_q\ <= NOT \inst2|reg_mem~859_q\;
\inst2|ALT_INV_reg_mem~635_q\ <= NOT \inst2|reg_mem~635_q\;
\inst2|ALT_INV_reg_mem~571_q\ <= NOT \inst2|reg_mem~571_q\;
\inst2|ALT_INV_reg_mem~667_q\ <= NOT \inst2|reg_mem~667_q\;
\inst2|ALT_INV_reg_mem~603_q\ <= NOT \inst2|reg_mem~603_q\;
\inst2|ALT_INV_reg_mem~379_q\ <= NOT \inst2|reg_mem~379_q\;
\inst2|ALT_INV_reg_mem~315_q\ <= NOT \inst2|reg_mem~315_q\;
\inst2|ALT_INV_reg_mem~411_q\ <= NOT \inst2|reg_mem~411_q\;
\inst2|ALT_INV_reg_mem~347_q\ <= NOT \inst2|reg_mem~347_q\;
\inst2|ALT_INV_reg_mem~123_q\ <= NOT \inst2|reg_mem~123_q\;
\inst2|ALT_INV_reg_mem~59_q\ <= NOT \inst2|reg_mem~59_q\;
\inst2|ALT_INV_reg_mem~155_q\ <= NOT \inst2|reg_mem~155_q\;
\inst2|ALT_INV_reg_mem~91_q\ <= NOT \inst2|reg_mem~91_q\;
\inst2|ALT_INV_reg_mem~871_q\ <= NOT \inst2|reg_mem~871_q\;
\inst2|ALT_INV_reg_mem~807_q\ <= NOT \inst2|reg_mem~807_q\;
\inst2|ALT_INV_reg_mem~903_q\ <= NOT \inst2|reg_mem~903_q\;
\inst2|ALT_INV_reg_mem~839_q\ <= NOT \inst2|reg_mem~839_q\;
\inst2|ALT_INV_reg_mem~615_q\ <= NOT \inst2|reg_mem~615_q\;
\inst2|ALT_INV_reg_mem~551_q\ <= NOT \inst2|reg_mem~551_q\;
\inst2|ALT_INV_reg_mem~647_q\ <= NOT \inst2|reg_mem~647_q\;
\inst2|ALT_INV_reg_mem~583_q\ <= NOT \inst2|reg_mem~583_q\;
\inst2|ALT_INV_reg_mem~359_q\ <= NOT \inst2|reg_mem~359_q\;
\inst2|ALT_INV_reg_mem~295_q\ <= NOT \inst2|reg_mem~295_q\;
\inst2|ALT_INV_reg_mem~391_q\ <= NOT \inst2|reg_mem~391_q\;
\inst2|ALT_INV_reg_mem~327_q\ <= NOT \inst2|reg_mem~327_q\;
\inst2|ALT_INV_reg_mem~103_q\ <= NOT \inst2|reg_mem~103_q\;
\inst2|ALT_INV_reg_mem~39_q\ <= NOT \inst2|reg_mem~39_q\;
\inst2|ALT_INV_reg_mem~135_q\ <= NOT \inst2|reg_mem~135_q\;
\inst2|ALT_INV_reg_mem~71_q\ <= NOT \inst2|reg_mem~71_q\;
\inst2|ALT_INV_reg_mem~872_q\ <= NOT \inst2|reg_mem~872_q\;
\inst2|ALT_INV_reg_mem~808_q\ <= NOT \inst2|reg_mem~808_q\;
\inst2|ALT_INV_reg_mem~904_q\ <= NOT \inst2|reg_mem~904_q\;
\inst2|ALT_INV_reg_mem~840_q\ <= NOT \inst2|reg_mem~840_q\;
\inst2|ALT_INV_reg_mem~616_q\ <= NOT \inst2|reg_mem~616_q\;
\inst2|ALT_INV_reg_mem~552_q\ <= NOT \inst2|reg_mem~552_q\;
\inst2|ALT_INV_reg_mem~648_q\ <= NOT \inst2|reg_mem~648_q\;
\inst2|ALT_INV_reg_mem~584_q\ <= NOT \inst2|reg_mem~584_q\;
\inst2|ALT_INV_reg_mem~360_q\ <= NOT \inst2|reg_mem~360_q\;
\inst2|ALT_INV_reg_mem~296_q\ <= NOT \inst2|reg_mem~296_q\;
\inst2|ALT_INV_reg_mem~392_q\ <= NOT \inst2|reg_mem~392_q\;
\inst2|ALT_INV_reg_mem~328_q\ <= NOT \inst2|reg_mem~328_q\;
\inst2|ALT_INV_reg_mem~104_q\ <= NOT \inst2|reg_mem~104_q\;
\inst2|ALT_INV_reg_mem~40_q\ <= NOT \inst2|reg_mem~40_q\;
\inst2|ALT_INV_reg_mem~136_q\ <= NOT \inst2|reg_mem~136_q\;
\inst2|ALT_INV_reg_mem~72_q\ <= NOT \inst2|reg_mem~72_q\;
\inst2|ALT_INV_reg_mem~873_q\ <= NOT \inst2|reg_mem~873_q\;
\inst2|ALT_INV_reg_mem~809_q\ <= NOT \inst2|reg_mem~809_q\;
\inst2|ALT_INV_reg_mem~905_q\ <= NOT \inst2|reg_mem~905_q\;
\inst2|ALT_INV_reg_mem~841_q\ <= NOT \inst2|reg_mem~841_q\;
\inst2|ALT_INV_reg_mem~617_q\ <= NOT \inst2|reg_mem~617_q\;
\inst2|ALT_INV_reg_mem~553_q\ <= NOT \inst2|reg_mem~553_q\;
\inst2|ALT_INV_reg_mem~649_q\ <= NOT \inst2|reg_mem~649_q\;
\inst2|ALT_INV_reg_mem~585_q\ <= NOT \inst2|reg_mem~585_q\;
\inst2|ALT_INV_reg_mem~361_q\ <= NOT \inst2|reg_mem~361_q\;
\inst2|ALT_INV_reg_mem~297_q\ <= NOT \inst2|reg_mem~297_q\;
\inst2|ALT_INV_reg_mem~393_q\ <= NOT \inst2|reg_mem~393_q\;
\inst2|ALT_INV_reg_mem~329_q\ <= NOT \inst2|reg_mem~329_q\;
\inst2|ALT_INV_reg_mem~105_q\ <= NOT \inst2|reg_mem~105_q\;
\inst2|ALT_INV_reg_mem~41_q\ <= NOT \inst2|reg_mem~41_q\;
\inst2|ALT_INV_reg_mem~137_q\ <= NOT \inst2|reg_mem~137_q\;
\inst2|ALT_INV_reg_mem~73_q\ <= NOT \inst2|reg_mem~73_q\;
\inst2|ALT_INV_reg_mem~874_q\ <= NOT \inst2|reg_mem~874_q\;
\inst2|ALT_INV_reg_mem~810_q\ <= NOT \inst2|reg_mem~810_q\;
\inst2|ALT_INV_reg_mem~906_q\ <= NOT \inst2|reg_mem~906_q\;
\inst2|ALT_INV_reg_mem~842_q\ <= NOT \inst2|reg_mem~842_q\;
\inst2|ALT_INV_reg_mem~618_q\ <= NOT \inst2|reg_mem~618_q\;
\inst2|ALT_INV_reg_mem~554_q\ <= NOT \inst2|reg_mem~554_q\;
\inst2|ALT_INV_reg_mem~650_q\ <= NOT \inst2|reg_mem~650_q\;
\inst2|ALT_INV_reg_mem~586_q\ <= NOT \inst2|reg_mem~586_q\;
\inst2|ALT_INV_reg_mem~362_q\ <= NOT \inst2|reg_mem~362_q\;
\inst2|ALT_INV_reg_mem~298_q\ <= NOT \inst2|reg_mem~298_q\;
\inst2|ALT_INV_reg_mem~394_q\ <= NOT \inst2|reg_mem~394_q\;
\inst2|ALT_INV_reg_mem~330_q\ <= NOT \inst2|reg_mem~330_q\;
\inst2|ALT_INV_reg_mem~106_q\ <= NOT \inst2|reg_mem~106_q\;
\inst2|ALT_INV_reg_mem~42_q\ <= NOT \inst2|reg_mem~42_q\;
\inst2|ALT_INV_reg_mem~138_q\ <= NOT \inst2|reg_mem~138_q\;
\inst2|ALT_INV_reg_mem~74_q\ <= NOT \inst2|reg_mem~74_q\;
\inst2|ALT_INV_reg_mem~875_q\ <= NOT \inst2|reg_mem~875_q\;
\inst2|ALT_INV_reg_mem~811_q\ <= NOT \inst2|reg_mem~811_q\;
\inst2|ALT_INV_reg_mem~907_q\ <= NOT \inst2|reg_mem~907_q\;
\inst2|ALT_INV_reg_mem~843_q\ <= NOT \inst2|reg_mem~843_q\;
\inst2|ALT_INV_reg_mem~619_q\ <= NOT \inst2|reg_mem~619_q\;
\inst2|ALT_INV_reg_mem~555_q\ <= NOT \inst2|reg_mem~555_q\;
\inst2|ALT_INV_reg_mem~651_q\ <= NOT \inst2|reg_mem~651_q\;
\inst2|ALT_INV_reg_mem~587_q\ <= NOT \inst2|reg_mem~587_q\;
\inst2|ALT_INV_reg_mem~363_q\ <= NOT \inst2|reg_mem~363_q\;
\inst2|ALT_INV_reg_mem~299_q\ <= NOT \inst2|reg_mem~299_q\;
\inst2|ALT_INV_reg_mem~395_q\ <= NOT \inst2|reg_mem~395_q\;
\inst2|ALT_INV_reg_mem~331_q\ <= NOT \inst2|reg_mem~331_q\;
\inst2|ALT_INV_reg_mem~107_q\ <= NOT \inst2|reg_mem~107_q\;
\inst2|ALT_INV_reg_mem~43_q\ <= NOT \inst2|reg_mem~43_q\;
\inst2|ALT_INV_reg_mem~139_q\ <= NOT \inst2|reg_mem~139_q\;
\inst2|ALT_INV_reg_mem~75_q\ <= NOT \inst2|reg_mem~75_q\;
\inst2|ALT_INV_reg_mem~876_q\ <= NOT \inst2|reg_mem~876_q\;
\inst2|ALT_INV_reg_mem~812_q\ <= NOT \inst2|reg_mem~812_q\;
\inst2|ALT_INV_reg_mem~908_q\ <= NOT \inst2|reg_mem~908_q\;
\inst2|ALT_INV_reg_mem~844_q\ <= NOT \inst2|reg_mem~844_q\;
\inst2|ALT_INV_reg_mem~620_q\ <= NOT \inst2|reg_mem~620_q\;
\inst2|ALT_INV_reg_mem~556_q\ <= NOT \inst2|reg_mem~556_q\;
\inst2|ALT_INV_reg_mem~652_q\ <= NOT \inst2|reg_mem~652_q\;
\inst2|ALT_INV_reg_mem~588_q\ <= NOT \inst2|reg_mem~588_q\;
\inst2|ALT_INV_reg_mem~364_q\ <= NOT \inst2|reg_mem~364_q\;
\inst2|ALT_INV_reg_mem~300_q\ <= NOT \inst2|reg_mem~300_q\;
\inst2|ALT_INV_reg_mem~396_q\ <= NOT \inst2|reg_mem~396_q\;
\inst2|ALT_INV_reg_mem~332_q\ <= NOT \inst2|reg_mem~332_q\;
\inst2|ALT_INV_reg_mem~108_q\ <= NOT \inst2|reg_mem~108_q\;
\inst2|ALT_INV_reg_mem~44_q\ <= NOT \inst2|reg_mem~44_q\;
\inst2|ALT_INV_reg_mem~140_q\ <= NOT \inst2|reg_mem~140_q\;
\inst2|ALT_INV_reg_mem~76_q\ <= NOT \inst2|reg_mem~76_q\;
\inst2|ALT_INV_reg_mem~877_q\ <= NOT \inst2|reg_mem~877_q\;
\inst2|ALT_INV_reg_mem~813_q\ <= NOT \inst2|reg_mem~813_q\;
\inst2|ALT_INV_reg_mem~909_q\ <= NOT \inst2|reg_mem~909_q\;
\inst2|ALT_INV_reg_mem~845_q\ <= NOT \inst2|reg_mem~845_q\;
\inst2|ALT_INV_reg_mem~621_q\ <= NOT \inst2|reg_mem~621_q\;
\inst2|ALT_INV_reg_mem~557_q\ <= NOT \inst2|reg_mem~557_q\;
\inst2|ALT_INV_reg_mem~653_q\ <= NOT \inst2|reg_mem~653_q\;
\inst2|ALT_INV_reg_mem~589_q\ <= NOT \inst2|reg_mem~589_q\;
\inst2|ALT_INV_reg_mem~365_q\ <= NOT \inst2|reg_mem~365_q\;
\inst2|ALT_INV_reg_mem~301_q\ <= NOT \inst2|reg_mem~301_q\;
\inst2|ALT_INV_reg_mem~397_q\ <= NOT \inst2|reg_mem~397_q\;
\inst2|ALT_INV_reg_mem~333_q\ <= NOT \inst2|reg_mem~333_q\;
\inst2|ALT_INV_reg_mem~109_q\ <= NOT \inst2|reg_mem~109_q\;
\inst2|ALT_INV_reg_mem~45_q\ <= NOT \inst2|reg_mem~45_q\;
\inst2|ALT_INV_reg_mem~141_q\ <= NOT \inst2|reg_mem~141_q\;
\inst2|ALT_INV_reg_mem~77_q\ <= NOT \inst2|reg_mem~77_q\;
\inst2|ALT_INV_reg_mem~878_q\ <= NOT \inst2|reg_mem~878_q\;
\inst2|ALT_INV_reg_mem~814_q\ <= NOT \inst2|reg_mem~814_q\;
\inst2|ALT_INV_reg_mem~910_q\ <= NOT \inst2|reg_mem~910_q\;
\inst2|ALT_INV_reg_mem~846_q\ <= NOT \inst2|reg_mem~846_q\;
\inst2|ALT_INV_reg_mem~622_q\ <= NOT \inst2|reg_mem~622_q\;
\inst2|ALT_INV_reg_mem~558_q\ <= NOT \inst2|reg_mem~558_q\;
\inst2|ALT_INV_reg_mem~654_q\ <= NOT \inst2|reg_mem~654_q\;
\inst2|ALT_INV_reg_mem~590_q\ <= NOT \inst2|reg_mem~590_q\;
\inst2|ALT_INV_reg_mem~366_q\ <= NOT \inst2|reg_mem~366_q\;
\inst2|ALT_INV_reg_mem~302_q\ <= NOT \inst2|reg_mem~302_q\;
\inst2|ALT_INV_reg_mem~398_q\ <= NOT \inst2|reg_mem~398_q\;
\inst2|ALT_INV_reg_mem~334_q\ <= NOT \inst2|reg_mem~334_q\;
\inst2|ALT_INV_reg_mem~110_q\ <= NOT \inst2|reg_mem~110_q\;
\inst2|ALT_INV_reg_mem~46_q\ <= NOT \inst2|reg_mem~46_q\;
\inst2|ALT_INV_reg_mem~142_q\ <= NOT \inst2|reg_mem~142_q\;
\inst2|ALT_INV_reg_mem~78_q\ <= NOT \inst2|reg_mem~78_q\;
\inst2|ALT_INV_reg_mem~879_q\ <= NOT \inst2|reg_mem~879_q\;
\inst2|ALT_INV_reg_mem~815_q\ <= NOT \inst2|reg_mem~815_q\;
\inst2|ALT_INV_reg_mem~911_q\ <= NOT \inst2|reg_mem~911_q\;
\inst2|ALT_INV_reg_mem~847_q\ <= NOT \inst2|reg_mem~847_q\;
\inst2|ALT_INV_reg_mem~623_q\ <= NOT \inst2|reg_mem~623_q\;
\inst2|ALT_INV_reg_mem~559_q\ <= NOT \inst2|reg_mem~559_q\;
\inst2|ALT_INV_reg_mem~655_q\ <= NOT \inst2|reg_mem~655_q\;
\inst2|ALT_INV_reg_mem~591_q\ <= NOT \inst2|reg_mem~591_q\;
\inst2|ALT_INV_reg_mem~367_q\ <= NOT \inst2|reg_mem~367_q\;
\inst2|ALT_INV_reg_mem~303_q\ <= NOT \inst2|reg_mem~303_q\;
\inst2|ALT_INV_reg_mem~399_q\ <= NOT \inst2|reg_mem~399_q\;
\inst2|ALT_INV_reg_mem~335_q\ <= NOT \inst2|reg_mem~335_q\;
\inst2|ALT_INV_reg_mem~111_q\ <= NOT \inst2|reg_mem~111_q\;
\inst2|ALT_INV_reg_mem~47_q\ <= NOT \inst2|reg_mem~47_q\;
\inst2|ALT_INV_reg_mem~143_q\ <= NOT \inst2|reg_mem~143_q\;
\inst2|ALT_INV_reg_mem~79_q\ <= NOT \inst2|reg_mem~79_q\;
\inst2|ALT_INV_reg_mem~880_q\ <= NOT \inst2|reg_mem~880_q\;
\inst2|ALT_INV_reg_mem~816_q\ <= NOT \inst2|reg_mem~816_q\;
\inst2|ALT_INV_reg_mem~912_q\ <= NOT \inst2|reg_mem~912_q\;
\inst2|ALT_INV_reg_mem~848_q\ <= NOT \inst2|reg_mem~848_q\;
\inst2|ALT_INV_reg_mem~624_q\ <= NOT \inst2|reg_mem~624_q\;
\inst2|ALT_INV_reg_mem~560_q\ <= NOT \inst2|reg_mem~560_q\;
\inst2|ALT_INV_reg_mem~656_q\ <= NOT \inst2|reg_mem~656_q\;
\inst2|ALT_INV_reg_mem~592_q\ <= NOT \inst2|reg_mem~592_q\;
\inst2|ALT_INV_reg_mem~368_q\ <= NOT \inst2|reg_mem~368_q\;
\inst2|ALT_INV_reg_mem~304_q\ <= NOT \inst2|reg_mem~304_q\;
\inst2|ALT_INV_reg_mem~400_q\ <= NOT \inst2|reg_mem~400_q\;
\inst2|ALT_INV_reg_mem~336_q\ <= NOT \inst2|reg_mem~336_q\;
\inst2|ALT_INV_reg_mem~112_q\ <= NOT \inst2|reg_mem~112_q\;
\inst2|ALT_INV_reg_mem~48_q\ <= NOT \inst2|reg_mem~48_q\;
\inst2|ALT_INV_reg_mem~144_q\ <= NOT \inst2|reg_mem~144_q\;
\inst2|ALT_INV_reg_mem~80_q\ <= NOT \inst2|reg_mem~80_q\;
\inst2|ALT_INV_reg_mem~881_q\ <= NOT \inst2|reg_mem~881_q\;
\inst2|ALT_INV_reg_mem~817_q\ <= NOT \inst2|reg_mem~817_q\;
\inst2|ALT_INV_reg_mem~913_q\ <= NOT \inst2|reg_mem~913_q\;
\inst2|ALT_INV_reg_mem~849_q\ <= NOT \inst2|reg_mem~849_q\;
\inst2|ALT_INV_reg_mem~625_q\ <= NOT \inst2|reg_mem~625_q\;
\inst2|ALT_INV_reg_mem~561_q\ <= NOT \inst2|reg_mem~561_q\;
\inst2|ALT_INV_reg_mem~657_q\ <= NOT \inst2|reg_mem~657_q\;
\inst2|ALT_INV_reg_mem~593_q\ <= NOT \inst2|reg_mem~593_q\;
\inst2|ALT_INV_reg_mem~369_q\ <= NOT \inst2|reg_mem~369_q\;
\inst2|ALT_INV_reg_mem~305_q\ <= NOT \inst2|reg_mem~305_q\;
\inst2|ALT_INV_reg_mem~401_q\ <= NOT \inst2|reg_mem~401_q\;
\inst2|ALT_INV_reg_mem~337_q\ <= NOT \inst2|reg_mem~337_q\;
\inst2|ALT_INV_reg_mem~113_q\ <= NOT \inst2|reg_mem~113_q\;
\inst2|ALT_INV_reg_mem~49_q\ <= NOT \inst2|reg_mem~49_q\;
\inst2|ALT_INV_reg_mem~145_q\ <= NOT \inst2|reg_mem~145_q\;
\inst2|ALT_INV_reg_mem~81_q\ <= NOT \inst2|reg_mem~81_q\;
\inst2|ALT_INV_reg_mem~882_q\ <= NOT \inst2|reg_mem~882_q\;
\inst2|ALT_INV_reg_mem~818_q\ <= NOT \inst2|reg_mem~818_q\;
\inst2|ALT_INV_reg_mem~914_q\ <= NOT \inst2|reg_mem~914_q\;
\inst2|ALT_INV_reg_mem~850_q\ <= NOT \inst2|reg_mem~850_q\;
\inst2|ALT_INV_reg_mem~626_q\ <= NOT \inst2|reg_mem~626_q\;
\inst2|ALT_INV_reg_mem~562_q\ <= NOT \inst2|reg_mem~562_q\;
\inst2|ALT_INV_reg_mem~658_q\ <= NOT \inst2|reg_mem~658_q\;
\inst2|ALT_INV_reg_mem~594_q\ <= NOT \inst2|reg_mem~594_q\;
\inst2|ALT_INV_reg_mem~370_q\ <= NOT \inst2|reg_mem~370_q\;
\inst2|ALT_INV_reg_mem~306_q\ <= NOT \inst2|reg_mem~306_q\;
\inst2|ALT_INV_reg_mem~402_q\ <= NOT \inst2|reg_mem~402_q\;
\inst2|ALT_INV_reg_mem~338_q\ <= NOT \inst2|reg_mem~338_q\;
\inst2|ALT_INV_reg_mem~114_q\ <= NOT \inst2|reg_mem~114_q\;
\inst2|ALT_INV_reg_mem~50_q\ <= NOT \inst2|reg_mem~50_q\;
\inst2|ALT_INV_reg_mem~146_q\ <= NOT \inst2|reg_mem~146_q\;
\inst2|ALT_INV_reg_mem~82_q\ <= NOT \inst2|reg_mem~82_q\;
\inst2|ALT_INV_reg_mem~883_q\ <= NOT \inst2|reg_mem~883_q\;
\inst2|ALT_INV_reg_mem~819_q\ <= NOT \inst2|reg_mem~819_q\;
\inst2|ALT_INV_reg_mem~915_q\ <= NOT \inst2|reg_mem~915_q\;
\inst2|ALT_INV_reg_mem~851_q\ <= NOT \inst2|reg_mem~851_q\;
\inst2|ALT_INV_reg_mem~627_q\ <= NOT \inst2|reg_mem~627_q\;
\inst2|ALT_INV_reg_mem~563_q\ <= NOT \inst2|reg_mem~563_q\;
\inst2|ALT_INV_reg_mem~659_q\ <= NOT \inst2|reg_mem~659_q\;
\inst2|ALT_INV_reg_mem~595_q\ <= NOT \inst2|reg_mem~595_q\;
\inst2|ALT_INV_reg_mem~371_q\ <= NOT \inst2|reg_mem~371_q\;
\inst2|ALT_INV_reg_mem~307_q\ <= NOT \inst2|reg_mem~307_q\;
\inst2|ALT_INV_reg_mem~403_q\ <= NOT \inst2|reg_mem~403_q\;
\inst2|ALT_INV_reg_mem~339_q\ <= NOT \inst2|reg_mem~339_q\;
\inst2|ALT_INV_reg_mem~115_q\ <= NOT \inst2|reg_mem~115_q\;
\inst2|ALT_INV_reg_mem~51_q\ <= NOT \inst2|reg_mem~51_q\;
\inst2|ALT_INV_reg_mem~147_q\ <= NOT \inst2|reg_mem~147_q\;
\inst2|ALT_INV_reg_mem~83_q\ <= NOT \inst2|reg_mem~83_q\;
\inst2|ALT_INV_reg_mem~884_q\ <= NOT \inst2|reg_mem~884_q\;
\inst2|ALT_INV_reg_mem~820_q\ <= NOT \inst2|reg_mem~820_q\;
\inst2|ALT_INV_reg_mem~916_q\ <= NOT \inst2|reg_mem~916_q\;
\inst2|ALT_INV_reg_mem~852_q\ <= NOT \inst2|reg_mem~852_q\;
\inst2|ALT_INV_reg_mem~628_q\ <= NOT \inst2|reg_mem~628_q\;
\inst2|ALT_INV_reg_mem~564_q\ <= NOT \inst2|reg_mem~564_q\;
\inst2|ALT_INV_reg_mem~660_q\ <= NOT \inst2|reg_mem~660_q\;
\inst2|ALT_INV_reg_mem~596_q\ <= NOT \inst2|reg_mem~596_q\;
\inst2|ALT_INV_reg_mem~372_q\ <= NOT \inst2|reg_mem~372_q\;
\inst2|ALT_INV_reg_mem~308_q\ <= NOT \inst2|reg_mem~308_q\;
\inst2|ALT_INV_reg_mem~404_q\ <= NOT \inst2|reg_mem~404_q\;
\inst2|ALT_INV_reg_mem~340_q\ <= NOT \inst2|reg_mem~340_q\;
\inst2|ALT_INV_reg_mem~116_q\ <= NOT \inst2|reg_mem~116_q\;
\inst2|ALT_INV_reg_mem~52_q\ <= NOT \inst2|reg_mem~52_q\;
\inst2|ALT_INV_reg_mem~148_q\ <= NOT \inst2|reg_mem~148_q\;
\inst2|ALT_INV_reg_mem~84_q\ <= NOT \inst2|reg_mem~84_q\;
\inst2|ALT_INV_reg_mem~885_q\ <= NOT \inst2|reg_mem~885_q\;
\inst2|ALT_INV_reg_mem~821_q\ <= NOT \inst2|reg_mem~821_q\;
\inst2|ALT_INV_reg_mem~917_q\ <= NOT \inst2|reg_mem~917_q\;
\inst2|ALT_INV_reg_mem~853_q\ <= NOT \inst2|reg_mem~853_q\;
\inst2|ALT_INV_reg_mem~629_q\ <= NOT \inst2|reg_mem~629_q\;
\inst2|ALT_INV_reg_mem~565_q\ <= NOT \inst2|reg_mem~565_q\;
\inst2|ALT_INV_reg_mem~661_q\ <= NOT \inst2|reg_mem~661_q\;
\inst2|ALT_INV_reg_mem~597_q\ <= NOT \inst2|reg_mem~597_q\;
\inst2|ALT_INV_reg_mem~3184_combout\ <= NOT \inst2|reg_mem~3184_combout\;
\inst2|ALT_INV_reg_mem~373_q\ <= NOT \inst2|reg_mem~373_q\;
\inst2|ALT_INV_reg_mem~309_q\ <= NOT \inst2|reg_mem~309_q\;
\inst2|ALT_INV_reg_mem~405_q\ <= NOT \inst2|reg_mem~405_q\;
\inst2|ALT_INV_reg_mem~341_q\ <= NOT \inst2|reg_mem~341_q\;
\inst2|ALT_INV_reg_mem~117_q\ <= NOT \inst2|reg_mem~117_q\;
\inst2|ALT_INV_reg_mem~53_q\ <= NOT \inst2|reg_mem~53_q\;
\inst2|ALT_INV_reg_mem~149_q\ <= NOT \inst2|reg_mem~149_q\;
\inst2|ALT_INV_reg_mem~85_q\ <= NOT \inst2|reg_mem~85_q\;
\inst2|ALT_INV_reg_mem~3176_combout\ <= NOT \inst2|reg_mem~3176_combout\;
\inst2|ALT_INV_reg_mem~3174_combout\ <= NOT \inst2|reg_mem~3174_combout\;
\inst15|altsyncram_component|auto_generated|ALT_INV__~0_combout\ <= NOT \inst15|altsyncram_component|auto_generated|_~0_combout\;
\inst3|ALT_INV_Mux32~1_combout\ <= NOT \inst3|Mux32~1_combout\;
\inst2|ALT_INV_reg_mem~1027_q\ <= NOT \inst2|reg_mem~1027_q\;
\inst2|ALT_INV_reg_mem~963_q\ <= NOT \inst2|reg_mem~963_q\;
\inst2|ALT_INV_reg_mem~1059_q\ <= NOT \inst2|reg_mem~1059_q\;
\inst2|ALT_INV_reg_mem~995_q\ <= NOT \inst2|reg_mem~995_q\;
\inst2|ALT_INV_reg_mem~771_q\ <= NOT \inst2|reg_mem~771_q\;
\inst2|ALT_INV_reg_mem~707_q\ <= NOT \inst2|reg_mem~707_q\;
\inst2|ALT_INV_reg_mem~803_q\ <= NOT \inst2|reg_mem~803_q\;
\inst2|ALT_INV_reg_mem~739_q\ <= NOT \inst2|reg_mem~739_q\;
\inst2|ALT_INV_reg_mem~515_q\ <= NOT \inst2|reg_mem~515_q\;
\inst2|ALT_INV_reg_mem~451_q\ <= NOT \inst2|reg_mem~451_q\;
\inst2|ALT_INV_reg_mem~547_q\ <= NOT \inst2|reg_mem~547_q\;
\inst2|ALT_INV_reg_mem~483_q\ <= NOT \inst2|reg_mem~483_q\;
\inst2|ALT_INV_reg_mem~259_q\ <= NOT \inst2|reg_mem~259_q\;
\inst2|ALT_INV_reg_mem~195_q\ <= NOT \inst2|reg_mem~195_q\;
\inst2|ALT_INV_reg_mem~291_q\ <= NOT \inst2|reg_mem~291_q\;
\inst2|ALT_INV_reg_mem~227_q\ <= NOT \inst2|reg_mem~227_q\;
\inst2|ALT_INV_reg_mem~1029_q\ <= NOT \inst2|reg_mem~1029_q\;
\inst2|ALT_INV_reg_mem~965_q\ <= NOT \inst2|reg_mem~965_q\;
\inst2|ALT_INV_reg_mem~1061_q\ <= NOT \inst2|reg_mem~1061_q\;
\inst2|ALT_INV_reg_mem~997_q\ <= NOT \inst2|reg_mem~997_q\;
\inst2|ALT_INV_reg_mem~773_q\ <= NOT \inst2|reg_mem~773_q\;
\inst2|ALT_INV_reg_mem~709_q\ <= NOT \inst2|reg_mem~709_q\;
\inst2|ALT_INV_reg_mem~805_q\ <= NOT \inst2|reg_mem~805_q\;
\inst2|ALT_INV_reg_mem~741_q\ <= NOT \inst2|reg_mem~741_q\;
\inst2|ALT_INV_reg_mem~517_q\ <= NOT \inst2|reg_mem~517_q\;
\inst2|ALT_INV_reg_mem~453_q\ <= NOT \inst2|reg_mem~453_q\;
\inst2|ALT_INV_reg_mem~549_q\ <= NOT \inst2|reg_mem~549_q\;
\inst2|ALT_INV_reg_mem~485_q\ <= NOT \inst2|reg_mem~485_q\;
\inst2|ALT_INV_reg_mem~261_q\ <= NOT \inst2|reg_mem~261_q\;
\inst2|ALT_INV_reg_mem~197_q\ <= NOT \inst2|reg_mem~197_q\;
\inst2|ALT_INV_reg_mem~293_q\ <= NOT \inst2|reg_mem~293_q\;
\inst2|ALT_INV_reg_mem~229_q\ <= NOT \inst2|reg_mem~229_q\;
\inst2|ALT_INV_reg_mem~1028_q\ <= NOT \inst2|reg_mem~1028_q\;
\inst2|ALT_INV_reg_mem~964_q\ <= NOT \inst2|reg_mem~964_q\;
\inst2|ALT_INV_reg_mem~1060_q\ <= NOT \inst2|reg_mem~1060_q\;
\inst2|ALT_INV_reg_mem~996_q\ <= NOT \inst2|reg_mem~996_q\;
\inst2|ALT_INV_reg_mem~772_q\ <= NOT \inst2|reg_mem~772_q\;
\inst2|ALT_INV_reg_mem~708_q\ <= NOT \inst2|reg_mem~708_q\;
\inst2|ALT_INV_reg_mem~804_q\ <= NOT \inst2|reg_mem~804_q\;
\inst2|ALT_INV_reg_mem~740_q\ <= NOT \inst2|reg_mem~740_q\;
\inst2|ALT_INV_reg_mem~516_q\ <= NOT \inst2|reg_mem~516_q\;
\inst2|ALT_INV_reg_mem~452_q\ <= NOT \inst2|reg_mem~452_q\;
\inst2|ALT_INV_reg_mem~548_q\ <= NOT \inst2|reg_mem~548_q\;
\inst2|ALT_INV_reg_mem~484_q\ <= NOT \inst2|reg_mem~484_q\;
\inst2|ALT_INV_reg_mem~260_q\ <= NOT \inst2|reg_mem~260_q\;
\inst2|ALT_INV_reg_mem~196_q\ <= NOT \inst2|reg_mem~196_q\;
\inst2|ALT_INV_reg_mem~292_q\ <= NOT \inst2|reg_mem~292_q\;
\inst2|ALT_INV_reg_mem~228_q\ <= NOT \inst2|reg_mem~228_q\;
\inst2|ALT_INV_reg_mem~1020_q\ <= NOT \inst2|reg_mem~1020_q\;
\inst2|ALT_INV_reg_mem~956_q\ <= NOT \inst2|reg_mem~956_q\;
\inst2|ALT_INV_reg_mem~1052_q\ <= NOT \inst2|reg_mem~1052_q\;
\inst2|ALT_INV_reg_mem~988_q\ <= NOT \inst2|reg_mem~988_q\;
\inst2|ALT_INV_reg_mem~764_q\ <= NOT \inst2|reg_mem~764_q\;
\inst2|ALT_INV_reg_mem~700_q\ <= NOT \inst2|reg_mem~700_q\;
\inst2|ALT_INV_reg_mem~796_q\ <= NOT \inst2|reg_mem~796_q\;
\inst2|ALT_INV_reg_mem~732_q\ <= NOT \inst2|reg_mem~732_q\;
\inst2|ALT_INV_reg_mem~508_q\ <= NOT \inst2|reg_mem~508_q\;
\inst2|ALT_INV_reg_mem~444_q\ <= NOT \inst2|reg_mem~444_q\;
\inst2|ALT_INV_reg_mem~540_q\ <= NOT \inst2|reg_mem~540_q\;
\inst2|ALT_INV_reg_mem~476_q\ <= NOT \inst2|reg_mem~476_q\;
\inst2|ALT_INV_reg_mem~252_q\ <= NOT \inst2|reg_mem~252_q\;
\inst2|ALT_INV_reg_mem~188_q\ <= NOT \inst2|reg_mem~188_q\;
\inst2|ALT_INV_reg_mem~284_q\ <= NOT \inst2|reg_mem~284_q\;
\inst2|ALT_INV_reg_mem~220_q\ <= NOT \inst2|reg_mem~220_q\;
\inst2|ALT_INV_reg_mem~1021_q\ <= NOT \inst2|reg_mem~1021_q\;
\inst2|ALT_INV_reg_mem~957_q\ <= NOT \inst2|reg_mem~957_q\;
\inst2|ALT_INV_reg_mem~1053_q\ <= NOT \inst2|reg_mem~1053_q\;
\inst2|ALT_INV_reg_mem~989_q\ <= NOT \inst2|reg_mem~989_q\;
\inst2|ALT_INV_reg_mem~765_q\ <= NOT \inst2|reg_mem~765_q\;
\inst2|ALT_INV_reg_mem~701_q\ <= NOT \inst2|reg_mem~701_q\;
\inst2|ALT_INV_reg_mem~797_q\ <= NOT \inst2|reg_mem~797_q\;
\inst2|ALT_INV_reg_mem~733_q\ <= NOT \inst2|reg_mem~733_q\;
\inst2|ALT_INV_reg_mem~509_q\ <= NOT \inst2|reg_mem~509_q\;
\inst2|ALT_INV_reg_mem~445_q\ <= NOT \inst2|reg_mem~445_q\;
\inst2|ALT_INV_reg_mem~541_q\ <= NOT \inst2|reg_mem~541_q\;
\inst2|ALT_INV_reg_mem~477_q\ <= NOT \inst2|reg_mem~477_q\;
\inst2|ALT_INV_reg_mem~253_q\ <= NOT \inst2|reg_mem~253_q\;
\inst2|ALT_INV_reg_mem~189_q\ <= NOT \inst2|reg_mem~189_q\;
\inst2|ALT_INV_reg_mem~285_q\ <= NOT \inst2|reg_mem~285_q\;
\inst2|ALT_INV_reg_mem~221_q\ <= NOT \inst2|reg_mem~221_q\;
\inst2|ALT_INV_reg_mem~1022_q\ <= NOT \inst2|reg_mem~1022_q\;
\inst2|ALT_INV_reg_mem~958_q\ <= NOT \inst2|reg_mem~958_q\;
\inst2|ALT_INV_reg_mem~1054_q\ <= NOT \inst2|reg_mem~1054_q\;
\inst2|ALT_INV_reg_mem~990_q\ <= NOT \inst2|reg_mem~990_q\;
\inst2|ALT_INV_reg_mem~766_q\ <= NOT \inst2|reg_mem~766_q\;
\inst2|ALT_INV_reg_mem~702_q\ <= NOT \inst2|reg_mem~702_q\;
\inst2|ALT_INV_reg_mem~798_q\ <= NOT \inst2|reg_mem~798_q\;
\inst2|ALT_INV_reg_mem~734_q\ <= NOT \inst2|reg_mem~734_q\;
\inst2|ALT_INV_reg_mem~510_q\ <= NOT \inst2|reg_mem~510_q\;
\inst2|ALT_INV_reg_mem~446_q\ <= NOT \inst2|reg_mem~446_q\;
\inst2|ALT_INV_reg_mem~542_q\ <= NOT \inst2|reg_mem~542_q\;
\inst2|ALT_INV_reg_mem~478_q\ <= NOT \inst2|reg_mem~478_q\;
\inst2|ALT_INV_reg_mem~254_q\ <= NOT \inst2|reg_mem~254_q\;
\inst2|ALT_INV_reg_mem~190_q\ <= NOT \inst2|reg_mem~190_q\;
\inst2|ALT_INV_reg_mem~286_q\ <= NOT \inst2|reg_mem~286_q\;
\inst2|ALT_INV_reg_mem~222_q\ <= NOT \inst2|reg_mem~222_q\;
\inst2|ALT_INV_reg_mem~1023_q\ <= NOT \inst2|reg_mem~1023_q\;
\inst2|ALT_INV_reg_mem~959_q\ <= NOT \inst2|reg_mem~959_q\;
\inst2|ALT_INV_reg_mem~1055_q\ <= NOT \inst2|reg_mem~1055_q\;
\inst2|ALT_INV_reg_mem~991_q\ <= NOT \inst2|reg_mem~991_q\;
\inst2|ALT_INV_reg_mem~767_q\ <= NOT \inst2|reg_mem~767_q\;
\inst2|ALT_INV_reg_mem~703_q\ <= NOT \inst2|reg_mem~703_q\;
\inst2|ALT_INV_reg_mem~799_q\ <= NOT \inst2|reg_mem~799_q\;
\inst2|ALT_INV_reg_mem~735_q\ <= NOT \inst2|reg_mem~735_q\;
\inst2|ALT_INV_reg_mem~511_q\ <= NOT \inst2|reg_mem~511_q\;
\inst2|ALT_INV_reg_mem~447_q\ <= NOT \inst2|reg_mem~447_q\;
\inst2|ALT_INV_reg_mem~543_q\ <= NOT \inst2|reg_mem~543_q\;
\inst2|ALT_INV_reg_mem~479_q\ <= NOT \inst2|reg_mem~479_q\;
\inst2|ALT_INV_reg_mem~255_q\ <= NOT \inst2|reg_mem~255_q\;
\inst2|ALT_INV_reg_mem~191_q\ <= NOT \inst2|reg_mem~191_q\;
\inst2|ALT_INV_reg_mem~287_q\ <= NOT \inst2|reg_mem~287_q\;
\inst2|ALT_INV_reg_mem~223_q\ <= NOT \inst2|reg_mem~223_q\;
\inst2|ALT_INV_reg_mem~1024_q\ <= NOT \inst2|reg_mem~1024_q\;
\inst2|ALT_INV_reg_mem~960_q\ <= NOT \inst2|reg_mem~960_q\;
\inst2|ALT_INV_reg_mem~1056_q\ <= NOT \inst2|reg_mem~1056_q\;
\inst2|ALT_INV_reg_mem~992_q\ <= NOT \inst2|reg_mem~992_q\;
\inst2|ALT_INV_reg_mem~768_q\ <= NOT \inst2|reg_mem~768_q\;
\inst2|ALT_INV_reg_mem~704_q\ <= NOT \inst2|reg_mem~704_q\;
\inst2|ALT_INV_reg_mem~800_q\ <= NOT \inst2|reg_mem~800_q\;
\inst2|ALT_INV_reg_mem~736_q\ <= NOT \inst2|reg_mem~736_q\;
\inst2|ALT_INV_reg_mem~512_q\ <= NOT \inst2|reg_mem~512_q\;
\inst2|ALT_INV_reg_mem~448_q\ <= NOT \inst2|reg_mem~448_q\;
\inst2|ALT_INV_reg_mem~544_q\ <= NOT \inst2|reg_mem~544_q\;
\inst2|ALT_INV_reg_mem~480_q\ <= NOT \inst2|reg_mem~480_q\;
\inst2|ALT_INV_reg_mem~256_q\ <= NOT \inst2|reg_mem~256_q\;
\inst2|ALT_INV_reg_mem~192_q\ <= NOT \inst2|reg_mem~192_q\;
\inst2|ALT_INV_reg_mem~288_q\ <= NOT \inst2|reg_mem~288_q\;
\inst2|ALT_INV_reg_mem~224_q\ <= NOT \inst2|reg_mem~224_q\;
\inst2|ALT_INV_reg_mem~1025_q\ <= NOT \inst2|reg_mem~1025_q\;
\inst2|ALT_INV_reg_mem~961_q\ <= NOT \inst2|reg_mem~961_q\;
\inst2|ALT_INV_reg_mem~1057_q\ <= NOT \inst2|reg_mem~1057_q\;
\inst2|ALT_INV_reg_mem~993_q\ <= NOT \inst2|reg_mem~993_q\;
\inst2|ALT_INV_reg_mem~769_q\ <= NOT \inst2|reg_mem~769_q\;
\inst2|ALT_INV_reg_mem~705_q\ <= NOT \inst2|reg_mem~705_q\;
\inst2|ALT_INV_reg_mem~801_q\ <= NOT \inst2|reg_mem~801_q\;
\inst2|ALT_INV_reg_mem~737_q\ <= NOT \inst2|reg_mem~737_q\;
\inst2|ALT_INV_reg_mem~513_q\ <= NOT \inst2|reg_mem~513_q\;
\inst2|ALT_INV_reg_mem~449_q\ <= NOT \inst2|reg_mem~449_q\;
\inst2|ALT_INV_reg_mem~545_q\ <= NOT \inst2|reg_mem~545_q\;
\inst2|ALT_INV_reg_mem~481_q\ <= NOT \inst2|reg_mem~481_q\;
\inst2|ALT_INV_reg_mem~257_q\ <= NOT \inst2|reg_mem~257_q\;
\inst2|ALT_INV_reg_mem~193_q\ <= NOT \inst2|reg_mem~193_q\;
\inst2|ALT_INV_reg_mem~289_q\ <= NOT \inst2|reg_mem~289_q\;
\inst2|ALT_INV_reg_mem~225_q\ <= NOT \inst2|reg_mem~225_q\;
\inst2|ALT_INV_reg_mem~1026_q\ <= NOT \inst2|reg_mem~1026_q\;
\inst2|ALT_INV_reg_mem~962_q\ <= NOT \inst2|reg_mem~962_q\;
\inst2|ALT_INV_reg_mem~1058_q\ <= NOT \inst2|reg_mem~1058_q\;
\inst2|ALT_INV_reg_mem~994_q\ <= NOT \inst2|reg_mem~994_q\;
\inst2|ALT_INV_reg_mem~770_q\ <= NOT \inst2|reg_mem~770_q\;
\inst2|ALT_INV_reg_mem~706_q\ <= NOT \inst2|reg_mem~706_q\;
\inst2|ALT_INV_reg_mem~802_q\ <= NOT \inst2|reg_mem~802_q\;
\inst2|ALT_INV_reg_mem~738_q\ <= NOT \inst2|reg_mem~738_q\;
\inst2|ALT_INV_reg_mem~514_q\ <= NOT \inst2|reg_mem~514_q\;
\inst2|ALT_INV_reg_mem~450_q\ <= NOT \inst2|reg_mem~450_q\;
\inst2|ALT_INV_reg_mem~546_q\ <= NOT \inst2|reg_mem~546_q\;
\inst2|ALT_INV_reg_mem~482_q\ <= NOT \inst2|reg_mem~482_q\;
\inst2|ALT_INV_reg_mem~258_q\ <= NOT \inst2|reg_mem~258_q\;
\inst2|ALT_INV_reg_mem~194_q\ <= NOT \inst2|reg_mem~194_q\;
\inst2|ALT_INV_reg_mem~290_q\ <= NOT \inst2|reg_mem~290_q\;
\inst2|ALT_INV_reg_mem~226_q\ <= NOT \inst2|reg_mem~226_q\;
\inst2|ALT_INV_reg_mem~998_q\ <= NOT \inst2|reg_mem~998_q\;
\inst2|ALT_INV_reg_mem~934_q\ <= NOT \inst2|reg_mem~934_q\;
\inst2|ALT_INV_reg_mem~1030_q\ <= NOT \inst2|reg_mem~1030_q\;
\inst2|ALT_INV_reg_mem~966_q\ <= NOT \inst2|reg_mem~966_q\;
\inst2|ALT_INV_reg_mem~742_q\ <= NOT \inst2|reg_mem~742_q\;
\inst2|ALT_INV_reg_mem~678_q\ <= NOT \inst2|reg_mem~678_q\;
\inst2|ALT_INV_reg_mem~774_q\ <= NOT \inst2|reg_mem~774_q\;
\inst2|ALT_INV_reg_mem~710_q\ <= NOT \inst2|reg_mem~710_q\;
\inst2|ALT_INV_reg_mem~486_q\ <= NOT \inst2|reg_mem~486_q\;
\inst2|ALT_INV_reg_mem~422_q\ <= NOT \inst2|reg_mem~422_q\;
\inst2|ALT_INV_reg_mem~518_q\ <= NOT \inst2|reg_mem~518_q\;
\inst2|ALT_INV_reg_mem~454_q\ <= NOT \inst2|reg_mem~454_q\;
\inst2|ALT_INV_reg_mem~230_q\ <= NOT \inst2|reg_mem~230_q\;
\inst2|ALT_INV_reg_mem~166_q\ <= NOT \inst2|reg_mem~166_q\;
\inst2|ALT_INV_reg_mem~262_q\ <= NOT \inst2|reg_mem~262_q\;
\inst2|ALT_INV_reg_mem~198_q\ <= NOT \inst2|reg_mem~198_q\;
\inst2|ALT_INV_reg_mem~1016_q\ <= NOT \inst2|reg_mem~1016_q\;
\inst2|ALT_INV_reg_mem~952_q\ <= NOT \inst2|reg_mem~952_q\;
\inst2|ALT_INV_reg_mem~1048_q\ <= NOT \inst2|reg_mem~1048_q\;
\inst2|ALT_INV_reg_mem~984_q\ <= NOT \inst2|reg_mem~984_q\;
\inst2|ALT_INV_reg_mem~760_q\ <= NOT \inst2|reg_mem~760_q\;
\inst2|ALT_INV_reg_mem~696_q\ <= NOT \inst2|reg_mem~696_q\;
\inst2|ALT_INV_reg_mem~792_q\ <= NOT \inst2|reg_mem~792_q\;
\inst2|ALT_INV_reg_mem~728_q\ <= NOT \inst2|reg_mem~728_q\;
\inst2|ALT_INV_reg_mem~504_q\ <= NOT \inst2|reg_mem~504_q\;
\inst2|ALT_INV_reg_mem~440_q\ <= NOT \inst2|reg_mem~440_q\;
\inst2|ALT_INV_reg_mem~536_q\ <= NOT \inst2|reg_mem~536_q\;
\inst2|ALT_INV_reg_mem~472_q\ <= NOT \inst2|reg_mem~472_q\;
\inst2|ALT_INV_reg_mem~248_q\ <= NOT \inst2|reg_mem~248_q\;
\inst2|ALT_INV_reg_mem~184_q\ <= NOT \inst2|reg_mem~184_q\;
\inst2|ALT_INV_reg_mem~280_q\ <= NOT \inst2|reg_mem~280_q\;
\inst2|ALT_INV_reg_mem~216_q\ <= NOT \inst2|reg_mem~216_q\;
\inst2|ALT_INV_reg_mem~1017_q\ <= NOT \inst2|reg_mem~1017_q\;
\inst2|ALT_INV_reg_mem~953_q\ <= NOT \inst2|reg_mem~953_q\;
\inst2|ALT_INV_reg_mem~1049_q\ <= NOT \inst2|reg_mem~1049_q\;
\inst2|ALT_INV_reg_mem~985_q\ <= NOT \inst2|reg_mem~985_q\;
\inst2|ALT_INV_reg_mem~761_q\ <= NOT \inst2|reg_mem~761_q\;
\inst2|ALT_INV_reg_mem~697_q\ <= NOT \inst2|reg_mem~697_q\;
\inst2|ALT_INV_reg_mem~793_q\ <= NOT \inst2|reg_mem~793_q\;
\inst2|ALT_INV_reg_mem~729_q\ <= NOT \inst2|reg_mem~729_q\;
\inst2|ALT_INV_reg_mem~505_q\ <= NOT \inst2|reg_mem~505_q\;
\inst2|ALT_INV_reg_mem~441_q\ <= NOT \inst2|reg_mem~441_q\;
\inst2|ALT_INV_reg_mem~537_q\ <= NOT \inst2|reg_mem~537_q\;
\inst2|ALT_INV_reg_mem~473_q\ <= NOT \inst2|reg_mem~473_q\;
\inst2|ALT_INV_reg_mem~249_q\ <= NOT \inst2|reg_mem~249_q\;
\inst2|ALT_INV_reg_mem~185_q\ <= NOT \inst2|reg_mem~185_q\;
\inst2|ALT_INV_reg_mem~281_q\ <= NOT \inst2|reg_mem~281_q\;
\inst2|ALT_INV_reg_mem~217_q\ <= NOT \inst2|reg_mem~217_q\;
\inst2|ALT_INV_reg_mem~1014_q\ <= NOT \inst2|reg_mem~1014_q\;
\inst2|ALT_INV_reg_mem~950_q\ <= NOT \inst2|reg_mem~950_q\;
\inst2|ALT_INV_reg_mem~1046_q\ <= NOT \inst2|reg_mem~1046_q\;
\inst2|ALT_INV_reg_mem~982_q\ <= NOT \inst2|reg_mem~982_q\;
\inst2|ALT_INV_reg_mem~758_q\ <= NOT \inst2|reg_mem~758_q\;
\inst2|ALT_INV_reg_mem~694_q\ <= NOT \inst2|reg_mem~694_q\;
\inst2|ALT_INV_reg_mem~790_q\ <= NOT \inst2|reg_mem~790_q\;
\inst2|ALT_INV_reg_mem~726_q\ <= NOT \inst2|reg_mem~726_q\;
\inst2|ALT_INV_reg_mem~502_q\ <= NOT \inst2|reg_mem~502_q\;
\inst2|ALT_INV_reg_mem~438_q\ <= NOT \inst2|reg_mem~438_q\;
\inst2|ALT_INV_reg_mem~534_q\ <= NOT \inst2|reg_mem~534_q\;
\inst2|ALT_INV_reg_mem~470_q\ <= NOT \inst2|reg_mem~470_q\;
\inst2|ALT_INV_reg_mem~246_q\ <= NOT \inst2|reg_mem~246_q\;
\inst2|ALT_INV_reg_mem~182_q\ <= NOT \inst2|reg_mem~182_q\;
\inst2|ALT_INV_reg_mem~278_q\ <= NOT \inst2|reg_mem~278_q\;
\inst2|ALT_INV_reg_mem~214_q\ <= NOT \inst2|reg_mem~214_q\;
\inst2|ALT_INV_reg_mem~1015_q\ <= NOT \inst2|reg_mem~1015_q\;
\inst2|ALT_INV_reg_mem~951_q\ <= NOT \inst2|reg_mem~951_q\;
\inst2|ALT_INV_reg_mem~1047_q\ <= NOT \inst2|reg_mem~1047_q\;
\inst2|ALT_INV_reg_mem~983_q\ <= NOT \inst2|reg_mem~983_q\;
\inst2|ALT_INV_reg_mem~759_q\ <= NOT \inst2|reg_mem~759_q\;
\inst2|ALT_INV_reg_mem~695_q\ <= NOT \inst2|reg_mem~695_q\;
\inst2|ALT_INV_reg_mem~791_q\ <= NOT \inst2|reg_mem~791_q\;
\inst2|ALT_INV_reg_mem~727_q\ <= NOT \inst2|reg_mem~727_q\;
\inst2|ALT_INV_reg_mem~503_q\ <= NOT \inst2|reg_mem~503_q\;
\inst2|ALT_INV_reg_mem~439_q\ <= NOT \inst2|reg_mem~439_q\;
\inst2|ALT_INV_reg_mem~535_q\ <= NOT \inst2|reg_mem~535_q\;
\inst2|ALT_INV_reg_mem~471_q\ <= NOT \inst2|reg_mem~471_q\;
\inst2|ALT_INV_reg_mem~247_q\ <= NOT \inst2|reg_mem~247_q\;
\inst2|ALT_INV_reg_mem~183_q\ <= NOT \inst2|reg_mem~183_q\;
\inst2|ALT_INV_reg_mem~279_q\ <= NOT \inst2|reg_mem~279_q\;
\inst2|ALT_INV_reg_mem~215_q\ <= NOT \inst2|reg_mem~215_q\;
\inst2|ALT_INV_reg_mem~1018_q\ <= NOT \inst2|reg_mem~1018_q\;
\inst2|ALT_INV_reg_mem~954_q\ <= NOT \inst2|reg_mem~954_q\;
\inst2|ALT_INV_reg_mem~1050_q\ <= NOT \inst2|reg_mem~1050_q\;
\inst2|ALT_INV_reg_mem~986_q\ <= NOT \inst2|reg_mem~986_q\;
\inst2|ALT_INV_reg_mem~762_q\ <= NOT \inst2|reg_mem~762_q\;
\inst2|ALT_INV_reg_mem~698_q\ <= NOT \inst2|reg_mem~698_q\;
\inst2|ALT_INV_reg_mem~794_q\ <= NOT \inst2|reg_mem~794_q\;
\inst2|ALT_INV_reg_mem~730_q\ <= NOT \inst2|reg_mem~730_q\;
\inst2|ALT_INV_reg_mem~506_q\ <= NOT \inst2|reg_mem~506_q\;
\inst2|ALT_INV_reg_mem~442_q\ <= NOT \inst2|reg_mem~442_q\;
\inst2|ALT_INV_reg_mem~538_q\ <= NOT \inst2|reg_mem~538_q\;
\inst2|ALT_INV_reg_mem~474_q\ <= NOT \inst2|reg_mem~474_q\;
\inst2|ALT_INV_reg_mem~250_q\ <= NOT \inst2|reg_mem~250_q\;
\inst2|ALT_INV_reg_mem~186_q\ <= NOT \inst2|reg_mem~186_q\;
\inst2|ALT_INV_reg_mem~282_q\ <= NOT \inst2|reg_mem~282_q\;
\inst2|ALT_INV_reg_mem~218_q\ <= NOT \inst2|reg_mem~218_q\;
\inst2|ALT_INV_reg_mem~1019_q\ <= NOT \inst2|reg_mem~1019_q\;
\inst2|ALT_INV_reg_mem~955_q\ <= NOT \inst2|reg_mem~955_q\;
\inst2|ALT_INV_reg_mem~1051_q\ <= NOT \inst2|reg_mem~1051_q\;
\inst2|ALT_INV_reg_mem~987_q\ <= NOT \inst2|reg_mem~987_q\;
\inst2|ALT_INV_reg_mem~763_q\ <= NOT \inst2|reg_mem~763_q\;
\inst2|ALT_INV_reg_mem~699_q\ <= NOT \inst2|reg_mem~699_q\;
\inst2|ALT_INV_reg_mem~795_q\ <= NOT \inst2|reg_mem~795_q\;
\inst2|ALT_INV_reg_mem~731_q\ <= NOT \inst2|reg_mem~731_q\;
\inst2|ALT_INV_reg_mem~507_q\ <= NOT \inst2|reg_mem~507_q\;
\inst2|ALT_INV_reg_mem~443_q\ <= NOT \inst2|reg_mem~443_q\;
\inst2|ALT_INV_reg_mem~539_q\ <= NOT \inst2|reg_mem~539_q\;
\inst2|ALT_INV_reg_mem~475_q\ <= NOT \inst2|reg_mem~475_q\;
\inst2|ALT_INV_reg_mem~251_q\ <= NOT \inst2|reg_mem~251_q\;
\inst2|ALT_INV_reg_mem~187_q\ <= NOT \inst2|reg_mem~187_q\;
\inst2|ALT_INV_reg_mem~283_q\ <= NOT \inst2|reg_mem~283_q\;
\inst2|ALT_INV_reg_mem~219_q\ <= NOT \inst2|reg_mem~219_q\;
\inst2|ALT_INV_reg_mem~999_q\ <= NOT \inst2|reg_mem~999_q\;
\inst2|ALT_INV_reg_mem~935_q\ <= NOT \inst2|reg_mem~935_q\;
\inst2|ALT_INV_reg_mem~1031_q\ <= NOT \inst2|reg_mem~1031_q\;
\inst2|ALT_INV_reg_mem~967_q\ <= NOT \inst2|reg_mem~967_q\;
\inst2|ALT_INV_reg_mem~743_q\ <= NOT \inst2|reg_mem~743_q\;
\inst2|ALT_INV_reg_mem~679_q\ <= NOT \inst2|reg_mem~679_q\;
\inst2|ALT_INV_reg_mem~775_q\ <= NOT \inst2|reg_mem~775_q\;
\inst2|ALT_INV_reg_mem~711_q\ <= NOT \inst2|reg_mem~711_q\;
\inst2|ALT_INV_reg_mem~487_q\ <= NOT \inst2|reg_mem~487_q\;
\inst2|ALT_INV_reg_mem~423_q\ <= NOT \inst2|reg_mem~423_q\;
\inst2|ALT_INV_reg_mem~519_q\ <= NOT \inst2|reg_mem~519_q\;
\inst2|ALT_INV_reg_mem~455_q\ <= NOT \inst2|reg_mem~455_q\;
\inst2|ALT_INV_reg_mem~231_q\ <= NOT \inst2|reg_mem~231_q\;
\inst2|ALT_INV_reg_mem~167_q\ <= NOT \inst2|reg_mem~167_q\;
\inst2|ALT_INV_reg_mem~263_q\ <= NOT \inst2|reg_mem~263_q\;
\inst2|ALT_INV_reg_mem~199_q\ <= NOT \inst2|reg_mem~199_q\;
\inst2|ALT_INV_reg_mem~1000_q\ <= NOT \inst2|reg_mem~1000_q\;
\inst2|ALT_INV_reg_mem~936_q\ <= NOT \inst2|reg_mem~936_q\;
\inst2|ALT_INV_reg_mem~1032_q\ <= NOT \inst2|reg_mem~1032_q\;
\inst2|ALT_INV_reg_mem~968_q\ <= NOT \inst2|reg_mem~968_q\;
\inst2|ALT_INV_reg_mem~744_q\ <= NOT \inst2|reg_mem~744_q\;
\inst2|ALT_INV_reg_mem~680_q\ <= NOT \inst2|reg_mem~680_q\;
\inst2|ALT_INV_reg_mem~776_q\ <= NOT \inst2|reg_mem~776_q\;
\inst2|ALT_INV_reg_mem~712_q\ <= NOT \inst2|reg_mem~712_q\;
\inst2|ALT_INV_reg_mem~488_q\ <= NOT \inst2|reg_mem~488_q\;
\inst2|ALT_INV_reg_mem~424_q\ <= NOT \inst2|reg_mem~424_q\;
\inst2|ALT_INV_reg_mem~520_q\ <= NOT \inst2|reg_mem~520_q\;
\inst2|ALT_INV_reg_mem~456_q\ <= NOT \inst2|reg_mem~456_q\;
\inst2|ALT_INV_reg_mem~232_q\ <= NOT \inst2|reg_mem~232_q\;
\inst2|ALT_INV_reg_mem~168_q\ <= NOT \inst2|reg_mem~168_q\;
\inst2|ALT_INV_reg_mem~264_q\ <= NOT \inst2|reg_mem~264_q\;
\inst2|ALT_INV_reg_mem~200_q\ <= NOT \inst2|reg_mem~200_q\;
\inst2|ALT_INV_reg_mem~1001_q\ <= NOT \inst2|reg_mem~1001_q\;
\inst2|ALT_INV_reg_mem~937_q\ <= NOT \inst2|reg_mem~937_q\;
\inst2|ALT_INV_reg_mem~1033_q\ <= NOT \inst2|reg_mem~1033_q\;
\inst2|ALT_INV_reg_mem~969_q\ <= NOT \inst2|reg_mem~969_q\;
\inst2|ALT_INV_reg_mem~745_q\ <= NOT \inst2|reg_mem~745_q\;
\inst2|ALT_INV_reg_mem~681_q\ <= NOT \inst2|reg_mem~681_q\;
\inst2|ALT_INV_reg_mem~777_q\ <= NOT \inst2|reg_mem~777_q\;
\inst2|ALT_INV_reg_mem~713_q\ <= NOT \inst2|reg_mem~713_q\;
\inst2|ALT_INV_reg_mem~489_q\ <= NOT \inst2|reg_mem~489_q\;
\inst2|ALT_INV_reg_mem~425_q\ <= NOT \inst2|reg_mem~425_q\;
\inst2|ALT_INV_reg_mem~521_q\ <= NOT \inst2|reg_mem~521_q\;
\inst2|ALT_INV_reg_mem~457_q\ <= NOT \inst2|reg_mem~457_q\;
\inst2|ALT_INV_reg_mem~233_q\ <= NOT \inst2|reg_mem~233_q\;
\inst2|ALT_INV_reg_mem~169_q\ <= NOT \inst2|reg_mem~169_q\;
\inst2|ALT_INV_reg_mem~265_q\ <= NOT \inst2|reg_mem~265_q\;
\inst2|ALT_INV_reg_mem~201_q\ <= NOT \inst2|reg_mem~201_q\;
\inst2|ALT_INV_reg_mem~1002_q\ <= NOT \inst2|reg_mem~1002_q\;
\inst2|ALT_INV_reg_mem~938_q\ <= NOT \inst2|reg_mem~938_q\;
\inst2|ALT_INV_reg_mem~1034_q\ <= NOT \inst2|reg_mem~1034_q\;
\inst2|ALT_INV_reg_mem~970_q\ <= NOT \inst2|reg_mem~970_q\;
\inst2|ALT_INV_reg_mem~746_q\ <= NOT \inst2|reg_mem~746_q\;
\inst2|ALT_INV_reg_mem~682_q\ <= NOT \inst2|reg_mem~682_q\;
\inst2|ALT_INV_reg_mem~778_q\ <= NOT \inst2|reg_mem~778_q\;
\inst2|ALT_INV_reg_mem~714_q\ <= NOT \inst2|reg_mem~714_q\;
\inst2|ALT_INV_reg_mem~490_q\ <= NOT \inst2|reg_mem~490_q\;
\inst2|ALT_INV_reg_mem~426_q\ <= NOT \inst2|reg_mem~426_q\;
\inst2|ALT_INV_reg_mem~522_q\ <= NOT \inst2|reg_mem~522_q\;
\inst2|ALT_INV_reg_mem~458_q\ <= NOT \inst2|reg_mem~458_q\;
\inst2|ALT_INV_reg_mem~234_q\ <= NOT \inst2|reg_mem~234_q\;
\inst2|ALT_INV_reg_mem~170_q\ <= NOT \inst2|reg_mem~170_q\;
\inst2|ALT_INV_reg_mem~266_q\ <= NOT \inst2|reg_mem~266_q\;
\inst2|ALT_INV_reg_mem~202_q\ <= NOT \inst2|reg_mem~202_q\;
\inst2|ALT_INV_reg_mem~1003_q\ <= NOT \inst2|reg_mem~1003_q\;
\inst2|ALT_INV_reg_mem~939_q\ <= NOT \inst2|reg_mem~939_q\;
\inst2|ALT_INV_reg_mem~1035_q\ <= NOT \inst2|reg_mem~1035_q\;
\inst2|ALT_INV_reg_mem~971_q\ <= NOT \inst2|reg_mem~971_q\;
\inst2|ALT_INV_reg_mem~747_q\ <= NOT \inst2|reg_mem~747_q\;
\inst2|ALT_INV_reg_mem~683_q\ <= NOT \inst2|reg_mem~683_q\;
\inst2|ALT_INV_reg_mem~779_q\ <= NOT \inst2|reg_mem~779_q\;
\inst2|ALT_INV_reg_mem~715_q\ <= NOT \inst2|reg_mem~715_q\;
\inst2|ALT_INV_reg_mem~491_q\ <= NOT \inst2|reg_mem~491_q\;
\inst2|ALT_INV_reg_mem~427_q\ <= NOT \inst2|reg_mem~427_q\;
\inst2|ALT_INV_reg_mem~523_q\ <= NOT \inst2|reg_mem~523_q\;
\inst2|ALT_INV_reg_mem~459_q\ <= NOT \inst2|reg_mem~459_q\;
\inst2|ALT_INV_reg_mem~235_q\ <= NOT \inst2|reg_mem~235_q\;
\inst2|ALT_INV_reg_mem~171_q\ <= NOT \inst2|reg_mem~171_q\;
\inst2|ALT_INV_reg_mem~267_q\ <= NOT \inst2|reg_mem~267_q\;
\inst2|ALT_INV_reg_mem~203_q\ <= NOT \inst2|reg_mem~203_q\;
\inst2|ALT_INV_reg_mem~1004_q\ <= NOT \inst2|reg_mem~1004_q\;
\inst2|ALT_INV_reg_mem~940_q\ <= NOT \inst2|reg_mem~940_q\;
\inst2|ALT_INV_reg_mem~1036_q\ <= NOT \inst2|reg_mem~1036_q\;
\inst2|ALT_INV_reg_mem~972_q\ <= NOT \inst2|reg_mem~972_q\;
\inst2|ALT_INV_reg_mem~748_q\ <= NOT \inst2|reg_mem~748_q\;
\inst2|ALT_INV_reg_mem~684_q\ <= NOT \inst2|reg_mem~684_q\;
\inst2|ALT_INV_reg_mem~780_q\ <= NOT \inst2|reg_mem~780_q\;
\inst2|ALT_INV_reg_mem~716_q\ <= NOT \inst2|reg_mem~716_q\;
\inst2|ALT_INV_reg_mem~492_q\ <= NOT \inst2|reg_mem~492_q\;
\inst2|ALT_INV_reg_mem~428_q\ <= NOT \inst2|reg_mem~428_q\;
\inst2|ALT_INV_reg_mem~524_q\ <= NOT \inst2|reg_mem~524_q\;
\inst2|ALT_INV_reg_mem~460_q\ <= NOT \inst2|reg_mem~460_q\;
\inst2|ALT_INV_reg_mem~236_q\ <= NOT \inst2|reg_mem~236_q\;
\inst2|ALT_INV_reg_mem~172_q\ <= NOT \inst2|reg_mem~172_q\;
\inst2|ALT_INV_reg_mem~268_q\ <= NOT \inst2|reg_mem~268_q\;
\inst2|ALT_INV_reg_mem~204_q\ <= NOT \inst2|reg_mem~204_q\;
\inst2|ALT_INV_reg_mem~1005_q\ <= NOT \inst2|reg_mem~1005_q\;
\inst2|ALT_INV_reg_mem~941_q\ <= NOT \inst2|reg_mem~941_q\;
\inst2|ALT_INV_reg_mem~1037_q\ <= NOT \inst2|reg_mem~1037_q\;
\inst2|ALT_INV_reg_mem~973_q\ <= NOT \inst2|reg_mem~973_q\;
\inst2|ALT_INV_reg_mem~749_q\ <= NOT \inst2|reg_mem~749_q\;
\inst2|ALT_INV_reg_mem~685_q\ <= NOT \inst2|reg_mem~685_q\;
\inst2|ALT_INV_reg_mem~781_q\ <= NOT \inst2|reg_mem~781_q\;
\inst2|ALT_INV_reg_mem~717_q\ <= NOT \inst2|reg_mem~717_q\;
\inst2|ALT_INV_reg_mem~493_q\ <= NOT \inst2|reg_mem~493_q\;
\inst2|ALT_INV_reg_mem~429_q\ <= NOT \inst2|reg_mem~429_q\;
\inst2|ALT_INV_reg_mem~525_q\ <= NOT \inst2|reg_mem~525_q\;
\inst2|ALT_INV_reg_mem~461_q\ <= NOT \inst2|reg_mem~461_q\;
\inst2|ALT_INV_reg_mem~237_q\ <= NOT \inst2|reg_mem~237_q\;
\inst2|ALT_INV_reg_mem~173_q\ <= NOT \inst2|reg_mem~173_q\;
\inst2|ALT_INV_reg_mem~269_q\ <= NOT \inst2|reg_mem~269_q\;
\inst2|ALT_INV_reg_mem~205_q\ <= NOT \inst2|reg_mem~205_q\;
\inst2|ALT_INV_reg_mem~1006_q\ <= NOT \inst2|reg_mem~1006_q\;
\inst2|ALT_INV_reg_mem~942_q\ <= NOT \inst2|reg_mem~942_q\;
\inst2|ALT_INV_reg_mem~1038_q\ <= NOT \inst2|reg_mem~1038_q\;
\inst2|ALT_INV_reg_mem~974_q\ <= NOT \inst2|reg_mem~974_q\;
\inst2|ALT_INV_reg_mem~750_q\ <= NOT \inst2|reg_mem~750_q\;
\inst2|ALT_INV_reg_mem~686_q\ <= NOT \inst2|reg_mem~686_q\;
\inst2|ALT_INV_reg_mem~782_q\ <= NOT \inst2|reg_mem~782_q\;
\inst2|ALT_INV_reg_mem~718_q\ <= NOT \inst2|reg_mem~718_q\;
\inst2|ALT_INV_reg_mem~494_q\ <= NOT \inst2|reg_mem~494_q\;
\inst2|ALT_INV_reg_mem~430_q\ <= NOT \inst2|reg_mem~430_q\;
\inst2|ALT_INV_reg_mem~526_q\ <= NOT \inst2|reg_mem~526_q\;
\inst2|ALT_INV_reg_mem~462_q\ <= NOT \inst2|reg_mem~462_q\;
\inst2|ALT_INV_reg_mem~238_q\ <= NOT \inst2|reg_mem~238_q\;
\inst2|ALT_INV_reg_mem~174_q\ <= NOT \inst2|reg_mem~174_q\;
\inst2|ALT_INV_reg_mem~270_q\ <= NOT \inst2|reg_mem~270_q\;
\inst2|ALT_INV_reg_mem~206_q\ <= NOT \inst2|reg_mem~206_q\;
\inst2|ALT_INV_reg_mem~1007_q\ <= NOT \inst2|reg_mem~1007_q\;
\inst2|ALT_INV_reg_mem~943_q\ <= NOT \inst2|reg_mem~943_q\;
\inst2|ALT_INV_reg_mem~1039_q\ <= NOT \inst2|reg_mem~1039_q\;
\inst2|ALT_INV_reg_mem~975_q\ <= NOT \inst2|reg_mem~975_q\;
\inst2|ALT_INV_reg_mem~751_q\ <= NOT \inst2|reg_mem~751_q\;
\inst2|ALT_INV_reg_mem~687_q\ <= NOT \inst2|reg_mem~687_q\;
\inst2|ALT_INV_reg_mem~783_q\ <= NOT \inst2|reg_mem~783_q\;
\inst2|ALT_INV_reg_mem~719_q\ <= NOT \inst2|reg_mem~719_q\;
\inst2|ALT_INV_reg_mem~495_q\ <= NOT \inst2|reg_mem~495_q\;
\inst2|ALT_INV_reg_mem~431_q\ <= NOT \inst2|reg_mem~431_q\;
\inst2|ALT_INV_reg_mem~527_q\ <= NOT \inst2|reg_mem~527_q\;
\inst2|ALT_INV_reg_mem~463_q\ <= NOT \inst2|reg_mem~463_q\;
\inst2|ALT_INV_reg_mem~239_q\ <= NOT \inst2|reg_mem~239_q\;
\inst2|ALT_INV_reg_mem~175_q\ <= NOT \inst2|reg_mem~175_q\;
\inst2|ALT_INV_reg_mem~271_q\ <= NOT \inst2|reg_mem~271_q\;
\inst2|ALT_INV_reg_mem~207_q\ <= NOT \inst2|reg_mem~207_q\;
\inst2|ALT_INV_reg_mem~1008_q\ <= NOT \inst2|reg_mem~1008_q\;
\inst2|ALT_INV_reg_mem~944_q\ <= NOT \inst2|reg_mem~944_q\;
\inst2|ALT_INV_reg_mem~1040_q\ <= NOT \inst2|reg_mem~1040_q\;
\inst2|ALT_INV_reg_mem~976_q\ <= NOT \inst2|reg_mem~976_q\;
\inst2|ALT_INV_reg_mem~752_q\ <= NOT \inst2|reg_mem~752_q\;
\inst2|ALT_INV_reg_mem~688_q\ <= NOT \inst2|reg_mem~688_q\;
\inst2|ALT_INV_reg_mem~784_q\ <= NOT \inst2|reg_mem~784_q\;
\inst2|ALT_INV_reg_mem~720_q\ <= NOT \inst2|reg_mem~720_q\;
\inst2|ALT_INV_reg_mem~496_q\ <= NOT \inst2|reg_mem~496_q\;
\inst2|ALT_INV_reg_mem~432_q\ <= NOT \inst2|reg_mem~432_q\;
\inst2|ALT_INV_reg_mem~528_q\ <= NOT \inst2|reg_mem~528_q\;
\inst2|ALT_INV_reg_mem~464_q\ <= NOT \inst2|reg_mem~464_q\;
\inst2|ALT_INV_reg_mem~240_q\ <= NOT \inst2|reg_mem~240_q\;
\inst2|ALT_INV_reg_mem~176_q\ <= NOT \inst2|reg_mem~176_q\;
\inst2|ALT_INV_reg_mem~272_q\ <= NOT \inst2|reg_mem~272_q\;
\inst2|ALT_INV_reg_mem~208_q\ <= NOT \inst2|reg_mem~208_q\;
\inst2|ALT_INV_reg_mem~1009_q\ <= NOT \inst2|reg_mem~1009_q\;
\inst2|ALT_INV_reg_mem~945_q\ <= NOT \inst2|reg_mem~945_q\;
\inst2|ALT_INV_reg_mem~1041_q\ <= NOT \inst2|reg_mem~1041_q\;
\inst2|ALT_INV_reg_mem~977_q\ <= NOT \inst2|reg_mem~977_q\;
\inst2|ALT_INV_reg_mem~753_q\ <= NOT \inst2|reg_mem~753_q\;
\inst2|ALT_INV_reg_mem~689_q\ <= NOT \inst2|reg_mem~689_q\;
\inst2|ALT_INV_reg_mem~785_q\ <= NOT \inst2|reg_mem~785_q\;
\inst2|ALT_INV_reg_mem~721_q\ <= NOT \inst2|reg_mem~721_q\;
\inst2|ALT_INV_reg_mem~497_q\ <= NOT \inst2|reg_mem~497_q\;
\inst2|ALT_INV_reg_mem~433_q\ <= NOT \inst2|reg_mem~433_q\;
\inst2|ALT_INV_reg_mem~529_q\ <= NOT \inst2|reg_mem~529_q\;
\inst2|ALT_INV_reg_mem~465_q\ <= NOT \inst2|reg_mem~465_q\;
\inst2|ALT_INV_reg_mem~241_q\ <= NOT \inst2|reg_mem~241_q\;
\inst2|ALT_INV_reg_mem~177_q\ <= NOT \inst2|reg_mem~177_q\;
\inst2|ALT_INV_reg_mem~273_q\ <= NOT \inst2|reg_mem~273_q\;
\inst2|ALT_INV_reg_mem~209_q\ <= NOT \inst2|reg_mem~209_q\;
\inst2|ALT_INV_reg_mem~1010_q\ <= NOT \inst2|reg_mem~1010_q\;
\inst2|ALT_INV_reg_mem~946_q\ <= NOT \inst2|reg_mem~946_q\;
\inst2|ALT_INV_reg_mem~1042_q\ <= NOT \inst2|reg_mem~1042_q\;
\inst2|ALT_INV_reg_mem~978_q\ <= NOT \inst2|reg_mem~978_q\;
\inst2|ALT_INV_reg_mem~754_q\ <= NOT \inst2|reg_mem~754_q\;
\inst2|ALT_INV_reg_mem~690_q\ <= NOT \inst2|reg_mem~690_q\;
\inst2|ALT_INV_reg_mem~786_q\ <= NOT \inst2|reg_mem~786_q\;
\inst2|ALT_INV_reg_mem~722_q\ <= NOT \inst2|reg_mem~722_q\;
\inst2|ALT_INV_reg_mem~498_q\ <= NOT \inst2|reg_mem~498_q\;
\inst2|ALT_INV_reg_mem~434_q\ <= NOT \inst2|reg_mem~434_q\;
\inst2|ALT_INV_reg_mem~530_q\ <= NOT \inst2|reg_mem~530_q\;
\inst2|ALT_INV_reg_mem~466_q\ <= NOT \inst2|reg_mem~466_q\;
\inst2|ALT_INV_reg_mem~242_q\ <= NOT \inst2|reg_mem~242_q\;
\inst2|ALT_INV_reg_mem~178_q\ <= NOT \inst2|reg_mem~178_q\;
\inst2|ALT_INV_reg_mem~274_q\ <= NOT \inst2|reg_mem~274_q\;
\inst2|ALT_INV_reg_mem~210_q\ <= NOT \inst2|reg_mem~210_q\;
\inst2|ALT_INV_reg_mem~1011_q\ <= NOT \inst2|reg_mem~1011_q\;
\inst2|ALT_INV_reg_mem~947_q\ <= NOT \inst2|reg_mem~947_q\;
\inst2|ALT_INV_reg_mem~1043_q\ <= NOT \inst2|reg_mem~1043_q\;
\inst2|ALT_INV_reg_mem~979_q\ <= NOT \inst2|reg_mem~979_q\;
\inst2|ALT_INV_reg_mem~755_q\ <= NOT \inst2|reg_mem~755_q\;
\inst2|ALT_INV_reg_mem~691_q\ <= NOT \inst2|reg_mem~691_q\;
\inst2|ALT_INV_reg_mem~787_q\ <= NOT \inst2|reg_mem~787_q\;
\inst2|ALT_INV_reg_mem~723_q\ <= NOT \inst2|reg_mem~723_q\;
\inst2|ALT_INV_reg_mem~499_q\ <= NOT \inst2|reg_mem~499_q\;
\inst2|ALT_INV_reg_mem~435_q\ <= NOT \inst2|reg_mem~435_q\;
\inst2|ALT_INV_reg_mem~531_q\ <= NOT \inst2|reg_mem~531_q\;
\inst2|ALT_INV_reg_mem~467_q\ <= NOT \inst2|reg_mem~467_q\;
\inst2|ALT_INV_reg_mem~243_q\ <= NOT \inst2|reg_mem~243_q\;
\inst2|ALT_INV_reg_mem~179_q\ <= NOT \inst2|reg_mem~179_q\;
\inst2|ALT_INV_reg_mem~275_q\ <= NOT \inst2|reg_mem~275_q\;
\inst2|ALT_INV_reg_mem~211_q\ <= NOT \inst2|reg_mem~211_q\;
\inst2|ALT_INV_reg_mem~1012_q\ <= NOT \inst2|reg_mem~1012_q\;
\inst2|ALT_INV_reg_mem~948_q\ <= NOT \inst2|reg_mem~948_q\;
\inst2|ALT_INV_reg_mem~1044_q\ <= NOT \inst2|reg_mem~1044_q\;
\inst2|ALT_INV_reg_mem~980_q\ <= NOT \inst2|reg_mem~980_q\;
\inst2|ALT_INV_reg_mem~756_q\ <= NOT \inst2|reg_mem~756_q\;
\inst2|ALT_INV_reg_mem~692_q\ <= NOT \inst2|reg_mem~692_q\;
\inst2|ALT_INV_reg_mem~788_q\ <= NOT \inst2|reg_mem~788_q\;
\inst2|ALT_INV_reg_mem~724_q\ <= NOT \inst2|reg_mem~724_q\;
\inst2|ALT_INV_reg_mem~500_q\ <= NOT \inst2|reg_mem~500_q\;
\inst2|ALT_INV_reg_mem~436_q\ <= NOT \inst2|reg_mem~436_q\;
\inst2|ALT_INV_reg_mem~532_q\ <= NOT \inst2|reg_mem~532_q\;
\inst2|ALT_INV_reg_mem~468_q\ <= NOT \inst2|reg_mem~468_q\;
\inst2|ALT_INV_reg_mem~244_q\ <= NOT \inst2|reg_mem~244_q\;
\inst2|ALT_INV_reg_mem~180_q\ <= NOT \inst2|reg_mem~180_q\;
\inst2|ALT_INV_reg_mem~276_q\ <= NOT \inst2|reg_mem~276_q\;
\inst2|ALT_INV_reg_mem~212_q\ <= NOT \inst2|reg_mem~212_q\;
\inst2|ALT_INV_reg_mem~1013_q\ <= NOT \inst2|reg_mem~1013_q\;
\inst2|ALT_INV_reg_mem~949_q\ <= NOT \inst2|reg_mem~949_q\;
\inst2|ALT_INV_reg_mem~1045_q\ <= NOT \inst2|reg_mem~1045_q\;
\inst2|ALT_INV_reg_mem~981_q\ <= NOT \inst2|reg_mem~981_q\;
\inst2|ALT_INV_reg_mem~757_q\ <= NOT \inst2|reg_mem~757_q\;
\inst2|ALT_INV_reg_mem~693_q\ <= NOT \inst2|reg_mem~693_q\;
\inst2|ALT_INV_reg_mem~789_q\ <= NOT \inst2|reg_mem~789_q\;
\inst2|ALT_INV_reg_mem~725_q\ <= NOT \inst2|reg_mem~725_q\;
\inst2|ALT_INV_reg_mem~501_q\ <= NOT \inst2|reg_mem~501_q\;
\inst2|ALT_INV_reg_mem~437_q\ <= NOT \inst2|reg_mem~437_q\;
\inst2|ALT_INV_reg_mem~533_q\ <= NOT \inst2|reg_mem~533_q\;
\inst2|ALT_INV_reg_mem~469_q\ <= NOT \inst2|reg_mem~469_q\;
\inst2|ALT_INV_reg_mem~245_q\ <= NOT \inst2|reg_mem~245_q\;
\inst2|ALT_INV_reg_mem~181_q\ <= NOT \inst2|reg_mem~181_q\;
\inst2|ALT_INV_reg_mem~277_q\ <= NOT \inst2|reg_mem~277_q\;
\inst2|ALT_INV_reg_mem~213_q\ <= NOT \inst2|reg_mem~213_q\;
\inst10|ALT_INV_output[0]~4_combout\ <= NOT \inst10|output[0]~4_combout\;
\inst10|ALT_INV_output[1]~3_combout\ <= NOT \inst10|output[1]~3_combout\;
\inst10|ALT_INV_output[2]~2_combout\ <= NOT \inst10|output[2]~2_combout\;
\inst10|ALT_INV_output[3]~1_combout\ <= NOT \inst10|output[3]~1_combout\;
\ALT_INV_inst4~combout\ <= NOT \inst4~combout\;
\ALT_INV_inst4~0_combout\ <= NOT \inst4~0_combout\;
\inst3|ALT_INV_Equal1~9_combout\ <= NOT \inst3|Equal1~9_combout\;
\inst3|ALT_INV_Equal1~8_combout\ <= NOT \inst3|Equal1~8_combout\;
\inst3|ALT_INV_Equal1~7_combout\ <= NOT \inst3|Equal1~7_combout\;
\inst3|ALT_INV_Equal0~0_combout\ <= NOT \inst3|Equal0~0_combout\;
\inst22|ALT_INV_Mux1~0_combout\ <= NOT \inst22|Mux1~0_combout\;
\inst43|ALT_INV_output[0]~95_combout\ <= NOT \inst43|output[0]~95_combout\;
\inst43|ALT_INV_output[0]~94_combout\ <= NOT \inst43|output[0]~94_combout\;
\inst43|ALT_INV_output[0]~93_combout\ <= NOT \inst43|output[0]~93_combout\;
\inst43|ALT_INV_output[1]~92_combout\ <= NOT \inst43|output[1]~92_combout\;
\inst43|ALT_INV_output[1]~91_combout\ <= NOT \inst43|output[1]~91_combout\;
\inst43|ALT_INV_output[1]~90_combout\ <= NOT \inst43|output[1]~90_combout\;
\inst43|ALT_INV_output[2]~89_combout\ <= NOT \inst43|output[2]~89_combout\;
\inst43|ALT_INV_output[2]~88_combout\ <= NOT \inst43|output[2]~88_combout\;
\inst43|ALT_INV_output[2]~87_combout\ <= NOT \inst43|output[2]~87_combout\;
\inst43|ALT_INV_output[3]~86_combout\ <= NOT \inst43|output[3]~86_combout\;
\inst43|ALT_INV_output[3]~85_combout\ <= NOT \inst43|output[3]~85_combout\;
\inst43|ALT_INV_output[3]~84_combout\ <= NOT \inst43|output[3]~84_combout\;
\inst43|ALT_INV_output[4]~83_combout\ <= NOT \inst43|output[4]~83_combout\;
\inst43|ALT_INV_output[4]~82_combout\ <= NOT \inst43|output[4]~82_combout\;
\inst43|ALT_INV_output[4]~81_combout\ <= NOT \inst43|output[4]~81_combout\;
\inst43|ALT_INV_output[5]~80_combout\ <= NOT \inst43|output[5]~80_combout\;
\inst43|ALT_INV_output[5]~79_combout\ <= NOT \inst43|output[5]~79_combout\;
\inst43|ALT_INV_output[5]~78_combout\ <= NOT \inst43|output[5]~78_combout\;
\inst43|ALT_INV_output[6]~77_combout\ <= NOT \inst43|output[6]~77_combout\;
\inst43|ALT_INV_output[6]~76_combout\ <= NOT \inst43|output[6]~76_combout\;
\inst43|ALT_INV_output[6]~75_combout\ <= NOT \inst43|output[6]~75_combout\;
\inst43|ALT_INV_output[7]~74_combout\ <= NOT \inst43|output[7]~74_combout\;
\inst43|ALT_INV_output[7]~73_combout\ <= NOT \inst43|output[7]~73_combout\;
\inst43|ALT_INV_output[7]~72_combout\ <= NOT \inst43|output[7]~72_combout\;
\inst43|ALT_INV_output[8]~71_combout\ <= NOT \inst43|output[8]~71_combout\;
\inst43|ALT_INV_output[8]~70_combout\ <= NOT \inst43|output[8]~70_combout\;
\inst43|ALT_INV_output[8]~69_combout\ <= NOT \inst43|output[8]~69_combout\;
\inst43|ALT_INV_output[9]~68_combout\ <= NOT \inst43|output[9]~68_combout\;
\inst43|ALT_INV_output[9]~67_combout\ <= NOT \inst43|output[9]~67_combout\;
\inst43|ALT_INV_output[9]~66_combout\ <= NOT \inst43|output[9]~66_combout\;
\inst43|ALT_INV_output[10]~65_combout\ <= NOT \inst43|output[10]~65_combout\;
\inst43|ALT_INV_output[10]~64_combout\ <= NOT \inst43|output[10]~64_combout\;
\inst43|ALT_INV_output[10]~63_combout\ <= NOT \inst43|output[10]~63_combout\;
\inst43|ALT_INV_output[11]~62_combout\ <= NOT \inst43|output[11]~62_combout\;
\inst43|ALT_INV_output[11]~61_combout\ <= NOT \inst43|output[11]~61_combout\;
\inst43|ALT_INV_output[11]~60_combout\ <= NOT \inst43|output[11]~60_combout\;
\inst43|ALT_INV_output[12]~59_combout\ <= NOT \inst43|output[12]~59_combout\;
\inst43|ALT_INV_output[12]~58_combout\ <= NOT \inst43|output[12]~58_combout\;
\inst43|ALT_INV_output[12]~57_combout\ <= NOT \inst43|output[12]~57_combout\;
\inst43|ALT_INV_output[13]~56_combout\ <= NOT \inst43|output[13]~56_combout\;
\inst43|ALT_INV_output[13]~55_combout\ <= NOT \inst43|output[13]~55_combout\;
\inst43|ALT_INV_output[13]~54_combout\ <= NOT \inst43|output[13]~54_combout\;
\inst43|ALT_INV_output[14]~53_combout\ <= NOT \inst43|output[14]~53_combout\;
\inst43|ALT_INV_output[14]~52_combout\ <= NOT \inst43|output[14]~52_combout\;
\inst43|ALT_INV_output[14]~51_combout\ <= NOT \inst43|output[14]~51_combout\;
\inst43|ALT_INV_output[15]~50_combout\ <= NOT \inst43|output[15]~50_combout\;
\inst43|ALT_INV_output[15]~49_combout\ <= NOT \inst43|output[15]~49_combout\;
\inst43|ALT_INV_output[15]~48_combout\ <= NOT \inst43|output[15]~48_combout\;
\inst43|ALT_INV_output[16]~47_combout\ <= NOT \inst43|output[16]~47_combout\;
\inst43|ALT_INV_output[16]~46_combout\ <= NOT \inst43|output[16]~46_combout\;
\inst43|ALT_INV_output[16]~45_combout\ <= NOT \inst43|output[16]~45_combout\;
\inst3|ALT_INV_Mux15~1_combout\ <= NOT \inst3|Mux15~1_combout\;
\inst3|ALT_INV_Mux15~0_combout\ <= NOT \inst3|Mux15~0_combout\;
\inst43|ALT_INV_output[17]~44_combout\ <= NOT \inst43|output[17]~44_combout\;
\inst43|ALT_INV_output[17]~43_combout\ <= NOT \inst43|output[17]~43_combout\;
\inst43|ALT_INV_output[17]~42_combout\ <= NOT \inst43|output[17]~42_combout\;
\inst3|ALT_INV_Mux14~1_combout\ <= NOT \inst3|Mux14~1_combout\;
\inst3|ALT_INV_Mux14~0_combout\ <= NOT \inst3|Mux14~0_combout\;
\inst43|ALT_INV_output[18]~41_combout\ <= NOT \inst43|output[18]~41_combout\;
\inst43|ALT_INV_output[18]~40_combout\ <= NOT \inst43|output[18]~40_combout\;
\inst43|ALT_INV_output[18]~39_combout\ <= NOT \inst43|output[18]~39_combout\;
\inst3|ALT_INV_Mux13~1_combout\ <= NOT \inst3|Mux13~1_combout\;
\inst3|ALT_INV_Mux13~0_combout\ <= NOT \inst3|Mux13~0_combout\;
\inst12|ALT_INV_output[18]~31_combout\ <= NOT \inst12|output[18]~31_combout\;
\inst43|ALT_INV_output[19]~38_combout\ <= NOT \inst43|output[19]~38_combout\;
\inst43|ALT_INV_output[19]~37_combout\ <= NOT \inst43|output[19]~37_combout\;
\inst43|ALT_INV_output[19]~36_combout\ <= NOT \inst43|output[19]~36_combout\;
\inst3|ALT_INV_Mux12~1_combout\ <= NOT \inst3|Mux12~1_combout\;
\inst3|ALT_INV_Mux12~0_combout\ <= NOT \inst3|Mux12~0_combout\;
\inst12|ALT_INV_output[19]~30_combout\ <= NOT \inst12|output[19]~30_combout\;
\inst43|ALT_INV_output[20]~35_combout\ <= NOT \inst43|output[20]~35_combout\;
\inst43|ALT_INV_output[20]~34_combout\ <= NOT \inst43|output[20]~34_combout\;
\inst43|ALT_INV_output[20]~33_combout\ <= NOT \inst43|output[20]~33_combout\;
\inst3|ALT_INV_Mux11~1_combout\ <= NOT \inst3|Mux11~1_combout\;
\inst3|ALT_INV_Mux11~0_combout\ <= NOT \inst3|Mux11~0_combout\;
\inst43|ALT_INV_output[21]~32_combout\ <= NOT \inst43|output[21]~32_combout\;
\inst43|ALT_INV_output[21]~31_combout\ <= NOT \inst43|output[21]~31_combout\;
\inst43|ALT_INV_output[21]~30_combout\ <= NOT \inst43|output[21]~30_combout\;
\inst3|ALT_INV_Mux10~1_combout\ <= NOT \inst3|Mux10~1_combout\;
\inst3|ALT_INV_Mux10~0_combout\ <= NOT \inst3|Mux10~0_combout\;
\inst43|ALT_INV_output[22]~29_combout\ <= NOT \inst43|output[22]~29_combout\;
\inst43|ALT_INV_output[22]~28_combout\ <= NOT \inst43|output[22]~28_combout\;
\inst43|ALT_INV_output[22]~27_combout\ <= NOT \inst43|output[22]~27_combout\;
\inst3|ALT_INV_Mux9~1_combout\ <= NOT \inst3|Mux9~1_combout\;
\inst3|ALT_INV_Mux9~0_combout\ <= NOT \inst3|Mux9~0_combout\;
\inst43|ALT_INV_output[23]~26_combout\ <= NOT \inst43|output[23]~26_combout\;
\inst43|ALT_INV_output[23]~25_combout\ <= NOT \inst43|output[23]~25_combout\;
\inst43|ALT_INV_output[23]~24_combout\ <= NOT \inst43|output[23]~24_combout\;
\inst3|ALT_INV_Mux8~1_combout\ <= NOT \inst3|Mux8~1_combout\;
\inst3|ALT_INV_Mux8~0_combout\ <= NOT \inst3|Mux8~0_combout\;
\inst12|ALT_INV_output[23]~29_combout\ <= NOT \inst12|output[23]~29_combout\;
\inst43|ALT_INV_output[24]~23_combout\ <= NOT \inst43|output[24]~23_combout\;
\inst43|ALT_INV_output[24]~22_combout\ <= NOT \inst43|output[24]~22_combout\;
\inst43|ALT_INV_output[24]~21_combout\ <= NOT \inst43|output[24]~21_combout\;
\inst3|ALT_INV_Mux7~1_combout\ <= NOT \inst3|Mux7~1_combout\;
\inst3|ALT_INV_Mux7~0_combout\ <= NOT \inst3|Mux7~0_combout\;
\inst43|ALT_INV_output[25]~20_combout\ <= NOT \inst43|output[25]~20_combout\;
\inst43|ALT_INV_output[25]~19_combout\ <= NOT \inst43|output[25]~19_combout\;
\inst43|ALT_INV_output[25]~18_combout\ <= NOT \inst43|output[25]~18_combout\;
\inst3|ALT_INV_Mux6~1_combout\ <= NOT \inst3|Mux6~1_combout\;
\inst3|ALT_INV_Mux6~0_combout\ <= NOT \inst3|Mux6~0_combout\;
\inst43|ALT_INV_output[26]~17_combout\ <= NOT \inst43|output[26]~17_combout\;
\inst43|ALT_INV_output[26]~16_combout\ <= NOT \inst43|output[26]~16_combout\;
\inst43|ALT_INV_output[26]~15_combout\ <= NOT \inst43|output[26]~15_combout\;
\inst3|ALT_INV_Mux5~1_combout\ <= NOT \inst3|Mux5~1_combout\;
\inst3|ALT_INV_Mux5~0_combout\ <= NOT \inst3|Mux5~0_combout\;
\inst43|ALT_INV_output[27]~14_combout\ <= NOT \inst43|output[27]~14_combout\;
\inst43|ALT_INV_output[27]~13_combout\ <= NOT \inst43|output[27]~13_combout\;
\inst43|ALT_INV_output[27]~12_combout\ <= NOT \inst43|output[27]~12_combout\;
\inst3|ALT_INV_Mux4~1_combout\ <= NOT \inst3|Mux4~1_combout\;
\inst3|ALT_INV_Mux4~0_combout\ <= NOT \inst3|Mux4~0_combout\;
\inst43|ALT_INV_output[28]~11_combout\ <= NOT \inst43|output[28]~11_combout\;
\inst43|ALT_INV_output[28]~10_combout\ <= NOT \inst43|output[28]~10_combout\;
\inst43|ALT_INV_output[28]~9_combout\ <= NOT \inst43|output[28]~9_combout\;
\inst3|ALT_INV_Mux3~1_combout\ <= NOT \inst3|Mux3~1_combout\;
\inst3|ALT_INV_Mux3~0_combout\ <= NOT \inst3|Mux3~0_combout\;
\inst43|ALT_INV_output[29]~8_combout\ <= NOT \inst43|output[29]~8_combout\;
\inst43|ALT_INV_output[29]~7_combout\ <= NOT \inst43|output[29]~7_combout\;
\inst43|ALT_INV_output[29]~6_combout\ <= NOT \inst43|output[29]~6_combout\;
\inst3|ALT_INV_Mux2~4_combout\ <= NOT \inst3|Mux2~4_combout\;
\inst3|ALT_INV_Mux2~3_combout\ <= NOT \inst3|Mux2~3_combout\;
\inst43|ALT_INV_output[30]~5_combout\ <= NOT \inst43|output[30]~5_combout\;
\inst43|ALT_INV_output[30]~4_combout\ <= NOT \inst43|output[30]~4_combout\;
\inst43|ALT_INV_output[30]~3_combout\ <= NOT \inst43|output[30]~3_combout\;
\inst3|ALT_INV_Mux1~1_combout\ <= NOT \inst3|Mux1~1_combout\;
\inst3|ALT_INV_Mux1~0_combout\ <= NOT \inst3|Mux1~0_combout\;
\inst43|ALT_INV_output[31]~2_combout\ <= NOT \inst43|output[31]~2_combout\;
\inst43|ALT_INV_output[31]~1_combout\ <= NOT \inst43|output[31]~1_combout\;
\inst43|ALT_INV_output[31]~0_combout\ <= NOT \inst43|output[31]~0_combout\;
\inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \inst15|altsyncram_component|auto_generated|address_reg_a\(1);
\inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \inst15|altsyncram_component|auto_generated|address_reg_a\(0);
\inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \inst15|altsyncram_component|auto_generated|address_reg_a\(2);
\inst3|ALT_INV_Mux0~1_combout\ <= NOT \inst3|Mux0~1_combout\;
\inst3|ALT_INV_Mux0~0_combout\ <= NOT \inst3|Mux0~0_combout\;
\inst3|ALT_INV_Mux31~4_combout\ <= NOT \inst3|Mux31~4_combout\;
\inst3|ALT_INV_Mux31~3_combout\ <= NOT \inst3|Mux31~3_combout\;
\inst3|ALT_INV_Mux31~2_combout\ <= NOT \inst3|Mux31~2_combout\;
\inst3|ALT_INV_Mux31~1_combout\ <= NOT \inst3|Mux31~1_combout\;
\inst12|ALT_INV_output[31]~28_combout\ <= NOT \inst12|output[31]~28_combout\;
\inst3|ALT_INV_Mux31~0_combout\ <= NOT \inst3|Mux31~0_combout\;
\inst12|ALT_INV_output[29]~27_combout\ <= NOT \inst12|output[29]~27_combout\;
\inst2|ALT_INV_reg_mem~2149_combout\ <= NOT \inst2|reg_mem~2149_combout\;
\inst2|ALT_INV_reg_mem~2132_combout\ <= NOT \inst2|reg_mem~2132_combout\;
\inst3|ALT_INV_LessThan0~35_combout\ <= NOT \inst3|LessThan0~35_combout\;
\inst2|ALT_INV_reg_mem~2115_combout\ <= NOT \inst2|reg_mem~2115_combout\;
\inst2|ALT_INV_reg_mem~2098_combout\ <= NOT \inst2|reg_mem~2098_combout\;
\inst12|ALT_INV_output[30]~26_combout\ <= NOT \inst12|output[30]~26_combout\;
\inst2|ALT_INV_reg_mem~2081_combout\ <= NOT \inst2|reg_mem~2081_combout\;
\inst2|ALT_INV_reg_mem~2064_combout\ <= NOT \inst2|reg_mem~2064_combout\;
\inst3|ALT_INV_LessThan0~34_combout\ <= NOT \inst3|LessThan0~34_combout\;
\inst3|ALT_INV_LessThan0~33_combout\ <= NOT \inst3|LessThan0~33_combout\;
\inst3|ALT_INV_LessThan0~32_combout\ <= NOT \inst3|LessThan0~32_combout\;
\inst12|ALT_INV_output[24]~25_combout\ <= NOT \inst12|output[24]~25_combout\;
\inst3|ALT_INV_LessThan0~31_combout\ <= NOT \inst3|LessThan0~31_combout\;
\inst12|ALT_INV_output[26]~24_combout\ <= NOT \inst12|output[26]~24_combout\;
\inst12|ALT_INV_output[27]~23_combout\ <= NOT \inst12|output[27]~23_combout\;
\inst12|ALT_INV_output[28]~22_combout\ <= NOT \inst12|output[28]~22_combout\;
\inst3|ALT_INV_LessThan0~30_combout\ <= NOT \inst3|LessThan0~30_combout\;
\inst12|ALT_INV_output[25]~21_combout\ <= NOT \inst12|output[25]~21_combout\;
\inst3|ALT_INV_LessThan0~29_combout\ <= NOT \inst3|LessThan0~29_combout\;
\inst12|ALT_INV_output[22]~20_combout\ <= NOT \inst12|output[22]~20_combout\;
\inst3|ALT_INV_LessThan0~28_combout\ <= NOT \inst3|LessThan0~28_combout\;
\inst3|ALT_INV_LessThan0~27_combout\ <= NOT \inst3|LessThan0~27_combout\;
\inst3|ALT_INV_LessThan0~26_combout\ <= NOT \inst3|LessThan0~26_combout\;
\inst3|ALT_INV_LessThan0~25_combout\ <= NOT \inst3|LessThan0~25_combout\;
\inst12|ALT_INV_output[20]~19_combout\ <= NOT \inst12|output[20]~19_combout\;
\inst12|ALT_INV_output[21]~18_combout\ <= NOT \inst12|output[21]~18_combout\;
\inst3|ALT_INV_LessThan0~24_combout\ <= NOT \inst3|LessThan0~24_combout\;
\inst3|ALT_INV_LessThan0~23_combout\ <= NOT \inst3|LessThan0~23_combout\;
\inst3|ALT_INV_LessThan0~22_combout\ <= NOT \inst3|LessThan0~22_combout\;
\inst3|ALT_INV_Equal1~6_combout\ <= NOT \inst3|Equal1~6_combout\;
\inst3|ALT_INV_LessThan0~21_combout\ <= NOT \inst3|LessThan0~21_combout\;
\inst2|ALT_INV_reg_mem~2047_combout\ <= NOT \inst2|reg_mem~2047_combout\;
\inst2|ALT_INV_reg_mem~2030_combout\ <= NOT \inst2|reg_mem~2030_combout\;
\inst3|ALT_INV_LessThan0~20_combout\ <= NOT \inst3|LessThan0~20_combout\;
\inst2|ALT_INV_reg_mem~2013_combout\ <= NOT \inst2|reg_mem~2013_combout\;
\inst2|ALT_INV_reg_mem~1996_combout\ <= NOT \inst2|reg_mem~1996_combout\;
\inst3|ALT_INV_LessThan0~19_combout\ <= NOT \inst3|LessThan0~19_combout\;
\inst2|ALT_INV_reg_mem~1979_combout\ <= NOT \inst2|reg_mem~1979_combout\;
\inst2|ALT_INV_reg_mem~1962_combout\ <= NOT \inst2|reg_mem~1962_combout\;
\inst3|ALT_INV_LessThan0~18_combout\ <= NOT \inst3|LessThan0~18_combout\;
\inst2|ALT_INV_reg_mem~1945_combout\ <= NOT \inst2|reg_mem~1945_combout\;
\inst2|ALT_INV_reg_mem~1928_combout\ <= NOT \inst2|reg_mem~1928_combout\;
\inst3|ALT_INV_LessThan0~17_combout\ <= NOT \inst3|LessThan0~17_combout\;
\inst2|ALT_INV_reg_mem~1911_combout\ <= NOT \inst2|reg_mem~1911_combout\;
\inst2|ALT_INV_reg_mem~1894_combout\ <= NOT \inst2|reg_mem~1894_combout\;
\inst3|ALT_INV_LessThan0~16_combout\ <= NOT \inst3|LessThan0~16_combout\;
\inst2|ALT_INV_reg_mem~1877_combout\ <= NOT \inst2|reg_mem~1877_combout\;
\inst2|ALT_INV_reg_mem~1860_combout\ <= NOT \inst2|reg_mem~1860_combout\;
\inst2|ALT_INV_reg_mem~1843_combout\ <= NOT \inst2|reg_mem~1843_combout\;
\inst2|ALT_INV_reg_mem~1826_combout\ <= NOT \inst2|reg_mem~1826_combout\;
\inst3|ALT_INV_Equal1~5_combout\ <= NOT \inst3|Equal1~5_combout\;
\inst3|ALT_INV_Equal1~4_combout\ <= NOT \inst3|Equal1~4_combout\;
\inst3|ALT_INV_LessThan0~15_combout\ <= NOT \inst3|LessThan0~15_combout\;
\inst3|ALT_INV_LessThan0~14_combout\ <= NOT \inst3|LessThan0~14_combout\;
\inst3|ALT_INV_LessThan0~13_combout\ <= NOT \inst3|LessThan0~13_combout\;
\inst3|ALT_INV_LessThan0~12_combout\ <= NOT \inst3|LessThan0~12_combout\;
\inst3|ALT_INV_LessThan0~11_combout\ <= NOT \inst3|LessThan0~11_combout\;
\inst3|ALT_INV_LessThan0~10_combout\ <= NOT \inst3|LessThan0~10_combout\;
\inst3|ALT_INV_Equal1~3_combout\ <= NOT \inst3|Equal1~3_combout\;
\inst3|ALT_INV_LessThan0~9_combout\ <= NOT \inst3|LessThan0~9_combout\;
\inst3|ALT_INV_Equal1~2_combout\ <= NOT \inst3|Equal1~2_combout\;
\inst3|ALT_INV_LessThan0~8_combout\ <= NOT \inst3|LessThan0~8_combout\;
\inst12|ALT_INV_output[0]~17_combout\ <= NOT \inst12|output[0]~17_combout\;
\inst2|ALT_INV_reg_mem~1809_combout\ <= NOT \inst2|reg_mem~1809_combout\;
\inst2|ALT_INV_reg_mem~1792_combout\ <= NOT \inst2|reg_mem~1792_combout\;
\inst3|ALT_INV_Equal1~1_combout\ <= NOT \inst3|Equal1~1_combout\;
\inst3|ALT_INV_LessThan0~7_combout\ <= NOT \inst3|LessThan0~7_combout\;
\inst3|ALT_INV_LessThan0~6_combout\ <= NOT \inst3|LessThan0~6_combout\;
\inst3|ALT_INV_LessThan0~5_combout\ <= NOT \inst3|LessThan0~5_combout\;
\inst3|ALT_INV_LessThan0~4_combout\ <= NOT \inst3|LessThan0~4_combout\;
\inst3|ALT_INV_LessThan0~3_combout\ <= NOT \inst3|LessThan0~3_combout\;
\inst3|ALT_INV_Equal1~0_combout\ <= NOT \inst3|Equal1~0_combout\;
\inst3|ALT_INV_LessThan0~2_combout\ <= NOT \inst3|LessThan0~2_combout\;
\inst3|ALT_INV_LessThan0~1_combout\ <= NOT \inst3|LessThan0~1_combout\;
\inst2|ALT_INV_reg_mem~1775_combout\ <= NOT \inst2|reg_mem~1775_combout\;
\inst2|ALT_INV_reg_mem~1758_combout\ <= NOT \inst2|reg_mem~1758_combout\;
\inst2|ALT_INV_reg_mem~1741_combout\ <= NOT \inst2|reg_mem~1741_combout\;
\inst2|ALT_INV_reg_mem~1724_combout\ <= NOT \inst2|reg_mem~1724_combout\;
\inst12|ALT_INV_output[16]~16_combout\ <= NOT \inst12|output[16]~16_combout\;
\inst2|ALT_INV_reg_mem~1707_combout\ <= NOT \inst2|reg_mem~1707_combout\;
\inst2|ALT_INV_reg_mem~1690_combout\ <= NOT \inst2|reg_mem~1690_combout\;
\ALT_INV_clock~inputCLKENA0_outclk\ <= NOT \clock~inputCLKENA0_outclk\;
\inst3|ALT_INV_alu_result_sig\(16) <= NOT \inst3|alu_result_sig\(16);
\inst3|ALT_INV_alu_result_sig\(17) <= NOT \inst3|alu_result_sig\(17);
\inst3|ALT_INV_alu_result_sig\(18) <= NOT \inst3|alu_result_sig\(18);
\inst3|ALT_INV_alu_result_sig\(19) <= NOT \inst3|alu_result_sig\(19);
\inst3|ALT_INV_alu_result_sig\(20) <= NOT \inst3|alu_result_sig\(20);
\inst3|ALT_INV_alu_result_sig\(21) <= NOT \inst3|alu_result_sig\(21);
\inst3|ALT_INV_alu_result_sig\(22) <= NOT \inst3|alu_result_sig\(22);
\inst3|ALT_INV_alu_result_sig\(23) <= NOT \inst3|alu_result_sig\(23);
\inst3|ALT_INV_alu_result_sig\(24) <= NOT \inst3|alu_result_sig\(24);
\inst3|ALT_INV_alu_result_sig\(25) <= NOT \inst3|alu_result_sig\(25);
\inst3|ALT_INV_alu_result_sig\(26) <= NOT \inst3|alu_result_sig\(26);
\inst3|ALT_INV_alu_result_sig\(27) <= NOT \inst3|alu_result_sig\(27);
\inst3|ALT_INV_alu_result_sig\(28) <= NOT \inst3|alu_result_sig\(28);
\inst3|ALT_INV_alu_result_sig\(29) <= NOT \inst3|alu_result_sig\(29);
\inst3|ALT_INV_alu_result_sig\(30) <= NOT \inst3|alu_result_sig\(30);
\inst3|ALT_INV_alu_result_sig\(31) <= NOT \inst3|alu_result_sig\(31);
\inst22|ALT_INV_Mux9~2_combout\ <= NOT \inst22|Mux9~2_combout\;
\inst2|ALT_INV_reg_mem~899_q\ <= NOT \inst2|reg_mem~899_q\;
\inst2|ALT_INV_reg_mem~835_q\ <= NOT \inst2|reg_mem~835_q\;
\inst2|ALT_INV_reg_mem~931_q\ <= NOT \inst2|reg_mem~931_q\;
\inst2|ALT_INV_reg_mem~867_q\ <= NOT \inst2|reg_mem~867_q\;
\inst2|ALT_INV_reg_mem~643_q\ <= NOT \inst2|reg_mem~643_q\;
\inst2|ALT_INV_reg_mem~579_q\ <= NOT \inst2|reg_mem~579_q\;
\inst2|ALT_INV_reg_mem~675_q\ <= NOT \inst2|reg_mem~675_q\;
\inst2|ALT_INV_reg_mem~611_q\ <= NOT \inst2|reg_mem~611_q\;
\inst2|ALT_INV_reg_mem~387_q\ <= NOT \inst2|reg_mem~387_q\;
\inst2|ALT_INV_reg_mem~323_q\ <= NOT \inst2|reg_mem~323_q\;
\inst2|ALT_INV_reg_mem~419_q\ <= NOT \inst2|reg_mem~419_q\;
\inst2|ALT_INV_reg_mem~355_q\ <= NOT \inst2|reg_mem~355_q\;
\inst2|ALT_INV_reg_mem~131_q\ <= NOT \inst2|reg_mem~131_q\;
\inst2|ALT_INV_reg_mem~67_q\ <= NOT \inst2|reg_mem~67_q\;
\inst2|ALT_INV_reg_mem~163_q\ <= NOT \inst2|reg_mem~163_q\;
\inst2|ALT_INV_reg_mem~99_q\ <= NOT \inst2|reg_mem~99_q\;
\inst2|ALT_INV_reg_mem~901_q\ <= NOT \inst2|reg_mem~901_q\;
\inst2|ALT_INV_reg_mem~837_q\ <= NOT \inst2|reg_mem~837_q\;
\inst2|ALT_INV_reg_mem~933_q\ <= NOT \inst2|reg_mem~933_q\;
\inst2|ALT_INV_reg_mem~869_q\ <= NOT \inst2|reg_mem~869_q\;
\inst2|ALT_INV_reg_mem~645_q\ <= NOT \inst2|reg_mem~645_q\;
\inst2|ALT_INV_reg_mem~581_q\ <= NOT \inst2|reg_mem~581_q\;
\inst2|ALT_INV_reg_mem~677_q\ <= NOT \inst2|reg_mem~677_q\;
\inst2|ALT_INV_reg_mem~613_q\ <= NOT \inst2|reg_mem~613_q\;
\inst2|ALT_INV_reg_mem~389_q\ <= NOT \inst2|reg_mem~389_q\;
\inst2|ALT_INV_reg_mem~325_q\ <= NOT \inst2|reg_mem~325_q\;
\inst2|ALT_INV_reg_mem~421_q\ <= NOT \inst2|reg_mem~421_q\;
\inst2|ALT_INV_reg_mem~357_q\ <= NOT \inst2|reg_mem~357_q\;
\inst2|ALT_INV_reg_mem~133_q\ <= NOT \inst2|reg_mem~133_q\;
\inst2|ALT_INV_reg_mem~69_q\ <= NOT \inst2|reg_mem~69_q\;
\inst2|ALT_INV_reg_mem~165_q\ <= NOT \inst2|reg_mem~165_q\;
\inst2|ALT_INV_reg_mem~101_q\ <= NOT \inst2|reg_mem~101_q\;
\inst2|ALT_INV_reg_mem~900_q\ <= NOT \inst2|reg_mem~900_q\;
\inst2|ALT_INV_reg_mem~836_q\ <= NOT \inst2|reg_mem~836_q\;
\inst2|ALT_INV_reg_mem~932_q\ <= NOT \inst2|reg_mem~932_q\;
\inst2|ALT_INV_reg_mem~868_q\ <= NOT \inst2|reg_mem~868_q\;
\inst2|ALT_INV_reg_mem~644_q\ <= NOT \inst2|reg_mem~644_q\;
\inst2|ALT_INV_reg_mem~580_q\ <= NOT \inst2|reg_mem~580_q\;
\inst2|ALT_INV_reg_mem~676_q\ <= NOT \inst2|reg_mem~676_q\;
\inst2|ALT_INV_reg_mem~612_q\ <= NOT \inst2|reg_mem~612_q\;
\inst2|ALT_INV_reg_mem~388_q\ <= NOT \inst2|reg_mem~388_q\;
\inst2|ALT_INV_reg_mem~324_q\ <= NOT \inst2|reg_mem~324_q\;
\inst2|ALT_INV_reg_mem~420_q\ <= NOT \inst2|reg_mem~420_q\;
\inst2|ALT_INV_reg_mem~356_q\ <= NOT \inst2|reg_mem~356_q\;
\inst2|ALT_INV_reg_mem~132_q\ <= NOT \inst2|reg_mem~132_q\;
\inst2|ALT_INV_reg_mem~68_q\ <= NOT \inst2|reg_mem~68_q\;
\inst2|ALT_INV_reg_mem~164_q\ <= NOT \inst2|reg_mem~164_q\;
\inst2|ALT_INV_reg_mem~100_q\ <= NOT \inst2|reg_mem~100_q\;
\inst2|ALT_INV_reg_mem~892_q\ <= NOT \inst2|reg_mem~892_q\;
\inst2|ALT_INV_reg_mem~828_q\ <= NOT \inst2|reg_mem~828_q\;
\inst2|ALT_INV_reg_mem~924_q\ <= NOT \inst2|reg_mem~924_q\;
\inst2|ALT_INV_reg_mem~860_q\ <= NOT \inst2|reg_mem~860_q\;
\inst2|ALT_INV_reg_mem~636_q\ <= NOT \inst2|reg_mem~636_q\;
\inst2|ALT_INV_reg_mem~572_q\ <= NOT \inst2|reg_mem~572_q\;
\inst2|ALT_INV_reg_mem~668_q\ <= NOT \inst2|reg_mem~668_q\;
\inst2|ALT_INV_reg_mem~604_q\ <= NOT \inst2|reg_mem~604_q\;
\inst2|ALT_INV_reg_mem~380_q\ <= NOT \inst2|reg_mem~380_q\;
\inst2|ALT_INV_reg_mem~316_q\ <= NOT \inst2|reg_mem~316_q\;
\inst2|ALT_INV_reg_mem~412_q\ <= NOT \inst2|reg_mem~412_q\;
\inst2|ALT_INV_reg_mem~348_q\ <= NOT \inst2|reg_mem~348_q\;
\inst2|ALT_INV_reg_mem~124_q\ <= NOT \inst2|reg_mem~124_q\;
\inst2|ALT_INV_reg_mem~60_q\ <= NOT \inst2|reg_mem~60_q\;
\inst2|ALT_INV_reg_mem~156_q\ <= NOT \inst2|reg_mem~156_q\;
\inst2|ALT_INV_reg_mem~92_q\ <= NOT \inst2|reg_mem~92_q\;
\inst2|ALT_INV_reg_mem~893_q\ <= NOT \inst2|reg_mem~893_q\;
\inst2|ALT_INV_reg_mem~829_q\ <= NOT \inst2|reg_mem~829_q\;
\inst2|ALT_INV_reg_mem~925_q\ <= NOT \inst2|reg_mem~925_q\;
\inst2|ALT_INV_reg_mem~861_q\ <= NOT \inst2|reg_mem~861_q\;
\inst2|ALT_INV_reg_mem~637_q\ <= NOT \inst2|reg_mem~637_q\;
\inst2|ALT_INV_reg_mem~573_q\ <= NOT \inst2|reg_mem~573_q\;
\inst2|ALT_INV_reg_mem~669_q\ <= NOT \inst2|reg_mem~669_q\;
\inst2|ALT_INV_reg_mem~605_q\ <= NOT \inst2|reg_mem~605_q\;
\inst2|ALT_INV_reg_mem~381_q\ <= NOT \inst2|reg_mem~381_q\;
\inst2|ALT_INV_reg_mem~317_q\ <= NOT \inst2|reg_mem~317_q\;
\inst2|ALT_INV_reg_mem~413_q\ <= NOT \inst2|reg_mem~413_q\;
\inst2|ALT_INV_reg_mem~349_q\ <= NOT \inst2|reg_mem~349_q\;
\inst2|ALT_INV_reg_mem~125_q\ <= NOT \inst2|reg_mem~125_q\;
\inst2|ALT_INV_reg_mem~61_q\ <= NOT \inst2|reg_mem~61_q\;
\inst2|ALT_INV_reg_mem~157_q\ <= NOT \inst2|reg_mem~157_q\;
\inst2|ALT_INV_reg_mem~93_q\ <= NOT \inst2|reg_mem~93_q\;
\inst2|ALT_INV_reg_mem~894_q\ <= NOT \inst2|reg_mem~894_q\;
\inst2|ALT_INV_reg_mem~830_q\ <= NOT \inst2|reg_mem~830_q\;
\inst2|ALT_INV_reg_mem~926_q\ <= NOT \inst2|reg_mem~926_q\;
\inst2|ALT_INV_reg_mem~862_q\ <= NOT \inst2|reg_mem~862_q\;
\inst2|ALT_INV_reg_mem~638_q\ <= NOT \inst2|reg_mem~638_q\;
\inst2|ALT_INV_reg_mem~574_q\ <= NOT \inst2|reg_mem~574_q\;
\inst2|ALT_INV_reg_mem~670_q\ <= NOT \inst2|reg_mem~670_q\;
\inst2|ALT_INV_reg_mem~606_q\ <= NOT \inst2|reg_mem~606_q\;
\inst2|ALT_INV_reg_mem~382_q\ <= NOT \inst2|reg_mem~382_q\;
\inst2|ALT_INV_reg_mem~318_q\ <= NOT \inst2|reg_mem~318_q\;
\inst2|ALT_INV_reg_mem~414_q\ <= NOT \inst2|reg_mem~414_q\;
\inst2|ALT_INV_reg_mem~350_q\ <= NOT \inst2|reg_mem~350_q\;
\inst2|ALT_INV_reg_mem~126_q\ <= NOT \inst2|reg_mem~126_q\;
\inst2|ALT_INV_reg_mem~62_q\ <= NOT \inst2|reg_mem~62_q\;
\inst2|ALT_INV_reg_mem~158_q\ <= NOT \inst2|reg_mem~158_q\;
\inst2|ALT_INV_reg_mem~94_q\ <= NOT \inst2|reg_mem~94_q\;
\inst2|ALT_INV_reg_mem~895_q\ <= NOT \inst2|reg_mem~895_q\;
\inst2|ALT_INV_reg_mem~831_q\ <= NOT \inst2|reg_mem~831_q\;
\inst2|ALT_INV_reg_mem~927_q\ <= NOT \inst2|reg_mem~927_q\;
\inst2|ALT_INV_reg_mem~863_q\ <= NOT \inst2|reg_mem~863_q\;
\inst2|ALT_INV_reg_mem~639_q\ <= NOT \inst2|reg_mem~639_q\;
\inst2|ALT_INV_reg_mem~575_q\ <= NOT \inst2|reg_mem~575_q\;
\inst2|ALT_INV_reg_mem~671_q\ <= NOT \inst2|reg_mem~671_q\;
\inst2|ALT_INV_reg_mem~607_q\ <= NOT \inst2|reg_mem~607_q\;
\inst2|ALT_INV_reg_mem~383_q\ <= NOT \inst2|reg_mem~383_q\;
\inst2|ALT_INV_reg_mem~319_q\ <= NOT \inst2|reg_mem~319_q\;
\inst2|ALT_INV_reg_mem~415_q\ <= NOT \inst2|reg_mem~415_q\;
\inst2|ALT_INV_reg_mem~351_q\ <= NOT \inst2|reg_mem~351_q\;
\inst2|ALT_INV_reg_mem~127_q\ <= NOT \inst2|reg_mem~127_q\;
\inst2|ALT_INV_reg_mem~63_q\ <= NOT \inst2|reg_mem~63_q\;
\inst2|ALT_INV_reg_mem~159_q\ <= NOT \inst2|reg_mem~159_q\;
\inst2|ALT_INV_reg_mem~95_q\ <= NOT \inst2|reg_mem~95_q\;
\inst2|ALT_INV_reg_mem~896_q\ <= NOT \inst2|reg_mem~896_q\;
\inst2|ALT_INV_reg_mem~832_q\ <= NOT \inst2|reg_mem~832_q\;
\inst2|ALT_INV_reg_mem~928_q\ <= NOT \inst2|reg_mem~928_q\;
\inst2|ALT_INV_reg_mem~864_q\ <= NOT \inst2|reg_mem~864_q\;
\inst2|ALT_INV_reg_mem~640_q\ <= NOT \inst2|reg_mem~640_q\;
\inst2|ALT_INV_reg_mem~576_q\ <= NOT \inst2|reg_mem~576_q\;
\inst2|ALT_INV_reg_mem~672_q\ <= NOT \inst2|reg_mem~672_q\;
\inst2|ALT_INV_reg_mem~608_q\ <= NOT \inst2|reg_mem~608_q\;
\inst2|ALT_INV_reg_mem~384_q\ <= NOT \inst2|reg_mem~384_q\;
\inst2|ALT_INV_reg_mem~320_q\ <= NOT \inst2|reg_mem~320_q\;
\inst2|ALT_INV_reg_mem~416_q\ <= NOT \inst2|reg_mem~416_q\;
\inst2|ALT_INV_reg_mem~352_q\ <= NOT \inst2|reg_mem~352_q\;
\inst2|ALT_INV_reg_mem~128_q\ <= NOT \inst2|reg_mem~128_q\;
\inst2|ALT_INV_reg_mem~64_q\ <= NOT \inst2|reg_mem~64_q\;
\inst2|ALT_INV_reg_mem~160_q\ <= NOT \inst2|reg_mem~160_q\;
\inst2|ALT_INV_reg_mem~96_q\ <= NOT \inst2|reg_mem~96_q\;
\inst2|ALT_INV_reg_mem~897_q\ <= NOT \inst2|reg_mem~897_q\;
\inst2|ALT_INV_reg_mem~833_q\ <= NOT \inst2|reg_mem~833_q\;
\inst2|ALT_INV_reg_mem~929_q\ <= NOT \inst2|reg_mem~929_q\;
\inst2|ALT_INV_reg_mem~865_q\ <= NOT \inst2|reg_mem~865_q\;
\inst2|ALT_INV_reg_mem~641_q\ <= NOT \inst2|reg_mem~641_q\;
\inst2|ALT_INV_reg_mem~577_q\ <= NOT \inst2|reg_mem~577_q\;
\inst2|ALT_INV_reg_mem~673_q\ <= NOT \inst2|reg_mem~673_q\;
\inst2|ALT_INV_reg_mem~609_q\ <= NOT \inst2|reg_mem~609_q\;
\inst2|ALT_INV_reg_mem~385_q\ <= NOT \inst2|reg_mem~385_q\;
\inst2|ALT_INV_reg_mem~321_q\ <= NOT \inst2|reg_mem~321_q\;
\inst2|ALT_INV_reg_mem~417_q\ <= NOT \inst2|reg_mem~417_q\;
\inst2|ALT_INV_reg_mem~353_q\ <= NOT \inst2|reg_mem~353_q\;
\inst2|ALT_INV_reg_mem~129_q\ <= NOT \inst2|reg_mem~129_q\;
\inst2|ALT_INV_reg_mem~65_q\ <= NOT \inst2|reg_mem~65_q\;
\inst2|ALT_INV_reg_mem~161_q\ <= NOT \inst2|reg_mem~161_q\;
\inst2|ALT_INV_reg_mem~97_q\ <= NOT \inst2|reg_mem~97_q\;
\inst2|ALT_INV_reg_mem~898_q\ <= NOT \inst2|reg_mem~898_q\;
\inst2|ALT_INV_reg_mem~834_q\ <= NOT \inst2|reg_mem~834_q\;
\inst2|ALT_INV_reg_mem~930_q\ <= NOT \inst2|reg_mem~930_q\;
\inst2|ALT_INV_reg_mem~866_q\ <= NOT \inst2|reg_mem~866_q\;
\inst2|ALT_INV_reg_mem~642_q\ <= NOT \inst2|reg_mem~642_q\;
\inst2|ALT_INV_reg_mem~578_q\ <= NOT \inst2|reg_mem~578_q\;
\inst2|ALT_INV_reg_mem~674_q\ <= NOT \inst2|reg_mem~674_q\;
\inst2|ALT_INV_reg_mem~610_q\ <= NOT \inst2|reg_mem~610_q\;
\inst2|ALT_INV_reg_mem~386_q\ <= NOT \inst2|reg_mem~386_q\;
\inst2|ALT_INV_reg_mem~322_q\ <= NOT \inst2|reg_mem~322_q\;
\inst2|ALT_INV_reg_mem~418_q\ <= NOT \inst2|reg_mem~418_q\;
\inst2|ALT_INV_reg_mem~354_q\ <= NOT \inst2|reg_mem~354_q\;
\inst2|ALT_INV_reg_mem~130_q\ <= NOT \inst2|reg_mem~130_q\;
\inst2|ALT_INV_reg_mem~66_q\ <= NOT \inst2|reg_mem~66_q\;
\inst2|ALT_INV_reg_mem~162_q\ <= NOT \inst2|reg_mem~162_q\;
\inst2|ALT_INV_reg_mem~98_q\ <= NOT \inst2|reg_mem~98_q\;
\inst2|ALT_INV_reg_mem~870_q\ <= NOT \inst2|reg_mem~870_q\;
\inst2|ALT_INV_reg_mem~806_q\ <= NOT \inst2|reg_mem~806_q\;
\inst2|ALT_INV_reg_mem~902_q\ <= NOT \inst2|reg_mem~902_q\;
\inst2|ALT_INV_reg_mem~838_q\ <= NOT \inst2|reg_mem~838_q\;
\inst2|ALT_INV_reg_mem~614_q\ <= NOT \inst2|reg_mem~614_q\;
\inst2|ALT_INV_reg_mem~550_q\ <= NOT \inst2|reg_mem~550_q\;
\inst2|ALT_INV_reg_mem~646_q\ <= NOT \inst2|reg_mem~646_q\;
\inst2|ALT_INV_reg_mem~582_q\ <= NOT \inst2|reg_mem~582_q\;
\inst2|ALT_INV_reg_mem~358_q\ <= NOT \inst2|reg_mem~358_q\;
\inst2|ALT_INV_reg_mem~294_q\ <= NOT \inst2|reg_mem~294_q\;
\inst2|ALT_INV_reg_mem~390_q\ <= NOT \inst2|reg_mem~390_q\;
\inst2|ALT_INV_reg_mem~326_q\ <= NOT \inst2|reg_mem~326_q\;
\inst2|ALT_INV_reg_mem~102_q\ <= NOT \inst2|reg_mem~102_q\;
\inst2|ALT_INV_reg_mem~38_q\ <= NOT \inst2|reg_mem~38_q\;
\inst2|ALT_INV_reg_mem~134_q\ <= NOT \inst2|reg_mem~134_q\;
\inst2|ALT_INV_reg_mem~70_q\ <= NOT \inst2|reg_mem~70_q\;
\inst2|ALT_INV_reg_mem~888_q\ <= NOT \inst2|reg_mem~888_q\;
\inst2|ALT_INV_reg_mem~824_q\ <= NOT \inst2|reg_mem~824_q\;
\inst2|ALT_INV_reg_mem~920_q\ <= NOT \inst2|reg_mem~920_q\;
\inst2|ALT_INV_reg_mem~856_q\ <= NOT \inst2|reg_mem~856_q\;
\inst2|ALT_INV_reg_mem~632_q\ <= NOT \inst2|reg_mem~632_q\;
\inst2|ALT_INV_reg_mem~568_q\ <= NOT \inst2|reg_mem~568_q\;
\inst2|ALT_INV_reg_mem~664_q\ <= NOT \inst2|reg_mem~664_q\;

-- Location: IOOBUF_X70_Y0_N2
\rw_control~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst22|Mux7~0_combout\,
	devoe => ww_devoe,
	o => ww_rw_control);

-- Location: IOOBUF_X32_Y81_N2
\mem_to_reg~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst22|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_mem_to_reg);

-- Location: IOOBUF_X70_Y81_N36
\re_en~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst22|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_re_en);

-- Location: IOOBUF_X50_Y81_N93
\reg_dst~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst22|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_reg_dst);

-- Location: IOOBUF_X58_Y81_N93
\wr_mem_en~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst22|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_wr_mem_en);

-- Location: IOOBUF_X38_Y81_N2
\adress_reduzido[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux16~1_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(15));

-- Location: IOOBUF_X54_Y81_N53
\adress_reduzido[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux17~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(14));

-- Location: IOOBUF_X36_Y81_N2
\adress_reduzido[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux18~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(13));

-- Location: IOOBUF_X70_Y0_N36
\adress_reduzido[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux19~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(12));

-- Location: IOOBUF_X89_Y4_N62
\adress_reduzido[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux20~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(11));

-- Location: IOOBUF_X32_Y81_N19
\adress_reduzido[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux21~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(10));

-- Location: IOOBUF_X68_Y81_N53
\adress_reduzido[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux22~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(9));

-- Location: IOOBUF_X72_Y0_N36
\adress_reduzido[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux23~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(8));

-- Location: IOOBUF_X89_Y4_N96
\adress_reduzido[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux24~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(7));

-- Location: IOOBUF_X62_Y0_N19
\adress_reduzido[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux25~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(6));

-- Location: IOOBUF_X32_Y0_N53
\adress_reduzido[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux26~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(5));

-- Location: IOOBUF_X72_Y0_N19
\adress_reduzido[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux27~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(4));

-- Location: IOOBUF_X72_Y0_N2
\adress_reduzido[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux28~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(3));

-- Location: IOOBUF_X30_Y0_N2
\adress_reduzido[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux29~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(2));

-- Location: IOOBUF_X68_Y81_N2
\adress_reduzido[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux30~0_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(1));

-- Location: IOOBUF_X76_Y81_N53
\adress_reduzido[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux31~4_combout\,
	devoe => ww_devoe,
	o => ww_adress_reduzido(0));

-- Location: IOOBUF_X50_Y0_N93
\banco_reg[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[31]~2_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(31));

-- Location: IOOBUF_X56_Y0_N53
\banco_reg[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[30]~5_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(30));

-- Location: IOOBUF_X32_Y0_N36
\banco_reg[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[29]~8_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(29));

-- Location: IOOBUF_X89_Y9_N56
\banco_reg[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[28]~11_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(28));

-- Location: IOOBUF_X40_Y0_N2
\banco_reg[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[27]~14_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(27));

-- Location: IOOBUF_X52_Y0_N53
\banco_reg[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[26]~17_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(26));

-- Location: IOOBUF_X8_Y0_N36
\banco_reg[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[25]~20_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(25));

-- Location: IOOBUF_X89_Y9_N39
\banco_reg[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[24]~23_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(24));

-- Location: IOOBUF_X30_Y81_N53
\banco_reg[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[23]~26_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(23));

-- Location: IOOBUF_X52_Y0_N2
\banco_reg[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[22]~29_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(22));

-- Location: IOOBUF_X54_Y0_N2
\banco_reg[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[21]~32_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(21));

-- Location: IOOBUF_X89_Y37_N39
\banco_reg[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[20]~35_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(20));

-- Location: IOOBUF_X68_Y0_N19
\banco_reg[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[19]~38_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(19));

-- Location: IOOBUF_X26_Y81_N93
\banco_reg[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[18]~41_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(18));

-- Location: IOOBUF_X58_Y0_N93
\banco_reg[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[17]~44_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(17));

-- Location: IOOBUF_X34_Y0_N42
\banco_reg[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[16]~47_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(16));

-- Location: IOOBUF_X34_Y81_N93
\banco_reg[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[15]~50_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(15));

-- Location: IOOBUF_X6_Y0_N19
\banco_reg[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[14]~53_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(14));

-- Location: IOOBUF_X40_Y0_N36
\banco_reg[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[13]~56_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(13));

-- Location: IOOBUF_X89_Y35_N62
\banco_reg[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[12]~59_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(12));

-- Location: IOOBUF_X52_Y81_N19
\banco_reg[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[11]~62_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(11));

-- Location: IOOBUF_X50_Y0_N59
\banco_reg[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[10]~65_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(10));

-- Location: IOOBUF_X68_Y81_N19
\banco_reg[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[9]~68_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(9));

-- Location: IOOBUF_X26_Y0_N93
\banco_reg[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[8]~71_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(8));

-- Location: IOOBUF_X40_Y0_N53
\banco_reg[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[7]~74_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(7));

-- Location: IOOBUF_X89_Y35_N79
\banco_reg[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[6]~77_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(6));

-- Location: IOOBUF_X26_Y0_N59
\banco_reg[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[5]~80_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(5));

-- Location: IOOBUF_X60_Y0_N19
\banco_reg[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[4]~83_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(4));

-- Location: IOOBUF_X54_Y81_N2
\banco_reg[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[3]~86_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(3));

-- Location: IOOBUF_X62_Y0_N36
\banco_reg[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[2]~89_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(2));

-- Location: IOOBUF_X60_Y0_N53
\banco_reg[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[1]~92_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(1));

-- Location: IOOBUF_X64_Y0_N2
\banco_reg[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst43|output[0]~95_combout\,
	devoe => ww_devoe,
	o => ww_banco_reg(0));

-- Location: IOOBUF_X72_Y81_N36
\in_2_alu[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[31]~28_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(31));

-- Location: IOOBUF_X32_Y81_N53
\in_2_alu[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[30]~26_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(30));

-- Location: IOOBUF_X78_Y81_N2
\in_2_alu[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[29]~27_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(29));

-- Location: IOOBUF_X32_Y81_N36
\in_2_alu[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[28]~22_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(28));

-- Location: IOOBUF_X28_Y0_N2
\in_2_alu[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[27]~23_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(27));

-- Location: IOOBUF_X82_Y81_N59
\in_2_alu[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[26]~24_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(26));

-- Location: IOOBUF_X2_Y0_N93
\in_2_alu[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[25]~21_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(25));

-- Location: IOOBUF_X80_Y81_N2
\in_2_alu[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[24]~25_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(24));

-- Location: IOOBUF_X84_Y81_N53
\in_2_alu[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[23]~29_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(23));

-- Location: IOOBUF_X38_Y81_N36
\in_2_alu[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[22]~20_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(22));

-- Location: IOOBUF_X74_Y81_N93
\in_2_alu[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[21]~18_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(21));

-- Location: IOOBUF_X89_Y35_N96
\in_2_alu[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[20]~19_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(20));

-- Location: IOOBUF_X82_Y81_N93
\in_2_alu[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[19]~30_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(19));

-- Location: IOOBUF_X4_Y0_N2
\in_2_alu[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[18]~31_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(18));

-- Location: IOOBUF_X36_Y81_N36
\in_2_alu[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[17]~15_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(17));

-- Location: IOOBUF_X38_Y81_N19
\in_2_alu[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[16]~16_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(16));

-- Location: IOOBUF_X38_Y0_N36
\in_2_alu[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[15]~0_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(15));

-- Location: IOOBUF_X82_Y81_N76
\in_2_alu[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[14]~1_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(14));

-- Location: IOOBUF_X36_Y81_N53
\in_2_alu[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[13]~2_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(13));

-- Location: IOOBUF_X40_Y0_N19
\in_2_alu[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[12]~3_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(12));

-- Location: IOOBUF_X88_Y81_N20
\in_2_alu[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[11]~4_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(11));

-- Location: IOOBUF_X84_Y81_N36
\in_2_alu[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[10]~5_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(10));

-- Location: IOOBUF_X56_Y81_N36
\in_2_alu[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[9]~6_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(9));

-- Location: IOOBUF_X89_Y4_N45
\in_2_alu[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[8]~7_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(8));

-- Location: IOOBUF_X89_Y35_N45
\in_2_alu[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[7]~8_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(7));

-- Location: IOOBUF_X28_Y81_N2
\in_2_alu[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[6]~9_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(6));

-- Location: IOOBUF_X8_Y0_N2
\in_2_alu[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[5]~10_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(5));

-- Location: IOOBUF_X32_Y0_N2
\in_2_alu[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[4]~11_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(4));

-- Location: IOOBUF_X52_Y81_N53
\in_2_alu[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[3]~12_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(3));

-- Location: IOOBUF_X52_Y81_N36
\in_2_alu[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[2]~13_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(2));

-- Location: IOOBUF_X89_Y9_N5
\in_2_alu[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[1]~14_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(1));

-- Location: IOOBUF_X62_Y81_N36
\in_2_alu[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst12|output[0]~17_combout\,
	devoe => ww_devoe,
	o => ww_in_2_alu(0));

-- Location: IOOBUF_X89_Y36_N56
\instruction_total[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => ww_instruction_total(31));

-- Location: IOOBUF_X62_Y81_N2
\instruction_total[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => ww_instruction_total(30));

-- Location: IOOBUF_X89_Y6_N39
\instruction_total[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => ww_instruction_total(29));

-- Location: IOOBUF_X66_Y81_N42
\instruction_total[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => ww_instruction_total(28));

-- Location: IOOBUF_X40_Y81_N2
\instruction_total[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => ww_instruction_total(27));

-- Location: IOOBUF_X54_Y81_N36
\instruction_total[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => ww_instruction_total(26));

-- Location: IOOBUF_X54_Y0_N36
\instruction_total[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_instruction_total(25));

-- Location: IOOBUF_X56_Y81_N53
\instruction_total[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_instruction_total(24));

-- Location: IOOBUF_X34_Y0_N93
\instruction_total[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_instruction_total(23));

-- Location: IOOBUF_X60_Y0_N36
\instruction_total[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_instruction_total(22));

-- Location: IOOBUF_X36_Y0_N36
\instruction_total[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_instruction_total(21));

-- Location: IOOBUF_X56_Y0_N19
\instruction_total[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_instruction_total(20));

-- Location: IOOBUF_X40_Y81_N36
\instruction_total[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_instruction_total(19));

-- Location: IOOBUF_X52_Y81_N2
\instruction_total[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_instruction_total(18));

-- Location: IOOBUF_X36_Y0_N19
\instruction_total[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_instruction_total(17));

-- Location: IOOBUF_X86_Y81_N19
\instruction_total[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_instruction_total(16));

-- Location: IOOBUF_X38_Y0_N19
\instruction_total[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => ww_instruction_total(15));

-- Location: IOOBUF_X60_Y81_N36
\instruction_total[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => ww_instruction_total(14));

-- Location: IOOBUF_X62_Y81_N53
\instruction_total[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => ww_instruction_total(13));

-- Location: IOOBUF_X86_Y81_N36
\instruction_total[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => ww_instruction_total(12));

-- Location: IOOBUF_X50_Y81_N59
\instruction_total[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => ww_instruction_total(11));

-- Location: IOOBUF_X80_Y81_N36
\instruction_total[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => ww_instruction_total(10));

-- Location: IOOBUF_X86_Y81_N53
\instruction_total[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => ww_instruction_total(9));

-- Location: IOOBUF_X74_Y81_N59
\instruction_total[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => ww_instruction_total(8));

-- Location: IOOBUF_X50_Y81_N76
\instruction_total[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => ww_instruction_total(7));

-- Location: IOOBUF_X82_Y81_N42
\instruction_total[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => ww_instruction_total(6));

-- Location: IOOBUF_X64_Y81_N53
\instruction_total[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => ww_instruction_total(5));

-- Location: IOOBUF_X58_Y0_N59
\instruction_total[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => ww_instruction_total(4));

-- Location: IOOBUF_X38_Y0_N53
\instruction_total[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => ww_instruction_total(3));

-- Location: IOOBUF_X60_Y81_N2
\instruction_total[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => ww_instruction_total(2));

-- Location: IOOBUF_X89_Y6_N5
\instruction_total[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => ww_instruction_total(1));

-- Location: IOOBUF_X72_Y81_N53
\instruction_total[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => ww_instruction_total(0));

-- Location: IOOBUF_X66_Y81_N93
\pc_pre[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|output[7]~0_combout\,
	devoe => ww_devoe,
	o => ww_pc_pre(7));

-- Location: IOOBUF_X89_Y4_N79
\pc_pre[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|output[6]~1_combout\,
	devoe => ww_devoe,
	o => ww_pc_pre(6));

-- Location: IOOBUF_X72_Y81_N2
\pc_pre[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|output[5]~2_combout\,
	devoe => ww_devoe,
	o => ww_pc_pre(5));

-- Location: IOOBUF_X60_Y81_N19
\pc_pre[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|output[4]~3_combout\,
	devoe => ww_devoe,
	o => ww_pc_pre(4));

-- Location: IOOBUF_X84_Y81_N2
\pc_pre[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|output[3]~4_combout\,
	devoe => ww_devoe,
	o => ww_pc_pre(3));

-- Location: IOOBUF_X68_Y81_N36
\pc_pre[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|output[2]~5_combout\,
	devoe => ww_devoe,
	o => ww_pc_pre(2));

-- Location: IOOBUF_X34_Y81_N42
\pc_pre[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|output[1]~6_combout\,
	devoe => ww_devoe,
	o => ww_pc_pre(1));

-- Location: IOOBUF_X89_Y8_N22
\pc_pre[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst16|output[0]~7_combout\,
	devoe => ww_devoe,
	o => ww_pc_pre(0));

-- Location: IOOBUF_X70_Y81_N2
\read_data1[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~2098_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(31));

-- Location: IOOBUF_X84_Y81_N19
\read_data1[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~2064_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(30));

-- Location: IOOBUF_X52_Y0_N19
\read_data1[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~2132_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(29));

-- Location: IOOBUF_X4_Y0_N36
\read_data1[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1826_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(28));

-- Location: IOOBUF_X36_Y0_N2
\read_data1[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1860_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(27));

-- Location: IOOBUF_X78_Y81_N19
\read_data1[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1894_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(26));

-- Location: IOOBUF_X76_Y81_N19
\read_data1[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1928_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(25));

-- Location: IOOBUF_X34_Y81_N76
\read_data1[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1962_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(24));

-- Location: IOOBUF_X8_Y0_N53
\read_data1[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1996_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(23));

-- Location: IOOBUF_X64_Y81_N2
\read_data1[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~2030_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(22));

-- Location: IOOBUF_X2_Y0_N59
\read_data1[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1588_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(21));

-- Location: IOOBUF_X62_Y0_N53
\read_data1[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1622_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(20));

-- Location: IOOBUF_X66_Y81_N59
\read_data1[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1724_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(19));

-- Location: IOOBUF_X26_Y81_N76
\read_data1[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1758_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(18));

-- Location: IOOBUF_X54_Y81_N19
\read_data1[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1656_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(17));

-- Location: IOOBUF_X89_Y37_N5
\read_data1[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1690_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(16));

-- Location: IOOBUF_X89_Y38_N39
\read_data1[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1078_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(15));

-- Location: IOOBUF_X30_Y81_N36
\read_data1[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1112_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(14));

-- Location: IOOBUF_X38_Y0_N2
\read_data1[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1146_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(13));

-- Location: IOOBUF_X26_Y81_N42
\read_data1[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1180_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(12));

-- Location: IOOBUF_X70_Y81_N53
\read_data1[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1214_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(11));

-- Location: IOOBUF_X78_Y81_N53
\read_data1[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1248_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(10));

-- Location: IOOBUF_X64_Y0_N19
\read_data1[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1282_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(9));

-- Location: IOOBUF_X58_Y81_N76
\read_data1[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1316_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(8));

-- Location: IOOBUF_X2_Y0_N76
\read_data1[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1350_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(7));

-- Location: IOOBUF_X74_Y81_N76
\read_data1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1384_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(6));

-- Location: IOOBUF_X40_Y81_N53
\read_data1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1418_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(5));

-- Location: IOOBUF_X64_Y81_N36
\read_data1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1452_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(4));

-- Location: IOOBUF_X80_Y81_N19
\read_data1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1486_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(3));

-- Location: IOOBUF_X62_Y81_N19
\read_data1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1520_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(2));

-- Location: IOOBUF_X66_Y0_N42
\read_data1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1554_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(1));

-- Location: IOOBUF_X89_Y6_N56
\read_data1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1792_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(0));

-- Location: IOOBUF_X6_Y0_N36
\read_data2[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~2115_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(31));

-- Location: IOOBUF_X56_Y0_N36
\read_data2[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~2081_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(30));

-- Location: IOOBUF_X58_Y0_N76
\read_data2[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~2149_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(29));

-- Location: IOOBUF_X89_Y8_N5
\read_data2[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1843_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(28));

-- Location: IOOBUF_X89_Y8_N56
\read_data2[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1877_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(27));

-- Location: IOOBUF_X50_Y0_N76
\read_data2[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1911_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(26));

-- Location: IOOBUF_X66_Y0_N59
\read_data2[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1945_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(25));

-- Location: IOOBUF_X68_Y0_N53
\read_data2[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1979_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(24));

-- Location: IOOBUF_X60_Y0_N2
\read_data2[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~2013_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(23));

-- Location: IOOBUF_X68_Y0_N2
\read_data2[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~2047_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(22));

-- Location: IOOBUF_X28_Y0_N19
\read_data2[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1605_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(21));

-- Location: IOOBUF_X30_Y0_N53
\read_data2[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1639_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(20));

-- Location: IOOBUF_X89_Y9_N22
\read_data2[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1741_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(19));

-- Location: IOOBUF_X58_Y0_N42
\read_data2[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1775_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(18));

-- Location: IOOBUF_X89_Y38_N22
\read_data2[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1673_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(17));

-- Location: IOOBUF_X62_Y0_N2
\read_data2[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1707_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(16));

-- Location: IOOBUF_X6_Y0_N53
\read_data2[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1095_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(15));

-- Location: IOOBUF_X89_Y38_N56
\read_data2[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1129_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(14));

-- Location: IOOBUF_X89_Y37_N56
\read_data2[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1163_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(13));

-- Location: IOOBUF_X28_Y0_N53
\read_data2[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1197_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(12));

-- Location: IOOBUF_X4_Y0_N19
\read_data2[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1231_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(11));

-- Location: IOOBUF_X89_Y8_N39
\read_data2[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1265_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(10));

-- Location: IOOBUF_X30_Y0_N36
\read_data2[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1299_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(9));

-- Location: IOOBUF_X89_Y38_N5
\read_data2[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1333_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(8));

-- Location: IOOBUF_X89_Y6_N22
\read_data2[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1367_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(7));

-- Location: IOOBUF_X89_Y37_N22
\read_data2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1401_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(6));

-- Location: IOOBUF_X70_Y0_N53
\read_data2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1435_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(5));

-- Location: IOOBUF_X6_Y0_N2
\read_data2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1469_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(4));

-- Location: IOOBUF_X28_Y0_N36
\read_data2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1503_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(3));

-- Location: IOOBUF_X89_Y36_N5
\read_data2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1537_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(2));

-- Location: IOOBUF_X66_Y0_N93
\read_data2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1571_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(1));

-- Location: IOOBUF_X68_Y0_N36
\read_data2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|reg_mem~1809_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(0));

-- Location: IOOBUF_X54_Y0_N53
\read_reg1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_read_reg1(4));

-- Location: IOOBUF_X56_Y81_N2
\read_reg1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_read_reg1(3));

-- Location: IOOBUF_X34_Y0_N76
\read_reg1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_read_reg1(2));

-- Location: IOOBUF_X54_Y0_N19
\read_reg1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_read_reg1(1));

-- Location: IOOBUF_X52_Y0_N36
\read_reg1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_read_reg1(0));

-- Location: IOOBUF_X56_Y0_N2
\read_reg_2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_read_reg_2(4));

-- Location: IOOBUF_X28_Y81_N36
\read_reg_2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_read_reg_2(3));

-- Location: IOOBUF_X50_Y81_N42
\read_reg_2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_read_reg_2(2));

-- Location: IOOBUF_X50_Y0_N42
\read_reg_2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_read_reg_2(1));

-- Location: IOOBUF_X86_Y81_N2
\read_reg_2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_read_reg_2(0));

-- Location: IOOBUF_X2_Y0_N42
\ula_saida[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux0~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(31));

-- Location: IOOBUF_X8_Y0_N19
\ula_saida[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux1~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(30));

-- Location: IOOBUF_X30_Y81_N2
\ula_saida[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux2~4_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(29));

-- Location: IOOBUF_X72_Y81_N19
\ula_saida[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux3~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(28));

-- Location: IOOBUF_X78_Y81_N36
\ula_saida[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux4~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(27));

-- Location: IOOBUF_X64_Y0_N53
\ula_saida[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux5~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(26));

-- Location: IOOBUF_X58_Y81_N42
\ula_saida[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux6~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(25));

-- Location: IOOBUF_X38_Y81_N53
\ula_saida[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux7~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(24));

-- Location: IOOBUF_X30_Y81_N19
\ula_saida[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux8~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(23));

-- Location: IOOBUF_X28_Y81_N53
\ula_saida[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux9~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(22));

-- Location: IOOBUF_X70_Y81_N19
\ula_saida[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux10~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(21));

-- Location: IOOBUF_X76_Y81_N2
\ula_saida[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux11~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(20));

-- Location: IOOBUF_X88_Y81_N54
\ula_saida[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux12~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(19));

-- Location: IOOBUF_X66_Y81_N76
\ula_saida[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux13~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(18));

-- Location: IOOBUF_X36_Y0_N53
\ula_saida[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux14~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(17));

-- Location: IOOBUF_X40_Y81_N19
\ula_saida[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux15~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(16));

-- Location: IOOBUF_X28_Y81_N19
\ula_saida[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux16~1_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(15));

-- Location: IOOBUF_X58_Y81_N59
\ula_saida[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux17~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(14));

-- Location: IOOBUF_X36_Y81_N19
\ula_saida[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux18~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(13));

-- Location: IOOBUF_X30_Y0_N19
\ula_saida[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux19~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(12));

-- Location: IOOBUF_X89_Y36_N39
\ula_saida[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux20~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(11));

-- Location: IOOBUF_X74_Y81_N42
\ula_saida[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux21~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(10));

-- Location: IOOBUF_X26_Y81_N59
\ula_saida[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux22~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(9));

-- Location: IOOBUF_X70_Y0_N19
\ula_saida[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux23~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(8));

-- Location: IOOBUF_X89_Y36_N22
\ula_saida[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux24~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(7));

-- Location: IOOBUF_X66_Y0_N76
\ula_saida[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux25~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(6));

-- Location: IOOBUF_X26_Y0_N42
\ula_saida[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux26~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(5));

-- Location: IOOBUF_X64_Y0_N36
\ula_saida[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux27~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(4));

-- Location: IOOBUF_X26_Y0_N76
\ula_saida[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux28~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(3));

-- Location: IOOBUF_X72_Y0_N53
\ula_saida[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux29~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(2));

-- Location: IOOBUF_X76_Y81_N36
\ula_saida[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux30~0_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(1));

-- Location: IOOBUF_X34_Y81_N59
\ula_saida[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux31~4_combout\,
	devoe => ww_devoe,
	o => ww_ula_saida(0));

-- Location: IOOBUF_X88_Y81_N37
\write_reg[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|output[4]~0_combout\,
	devoe => ww_devoe,
	o => ww_write_reg(4));

-- Location: IOOBUF_X60_Y81_N53
\write_reg[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|output[3]~1_combout\,
	devoe => ww_devoe,
	o => ww_write_reg(3));

-- Location: IOOBUF_X34_Y0_N59
\write_reg[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|output[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_write_reg(2));

-- Location: IOOBUF_X80_Y81_N53
\write_reg[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|output[1]~3_combout\,
	devoe => ww_devoe,
	o => ww_write_reg(1));

-- Location: IOOBUF_X32_Y0_N19
\write_reg[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|output[0]~4_combout\,
	devoe => ww_devoe,
	o => ww_write_reg(0));

-- Location: IOIBUF_X56_Y81_N18
\clock_adiantado~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock_adiantado,
	o => \clock_adiantado~input_o\);

-- Location: CLKCTRL_G15
\clock_adiantado~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock_adiantado~input_o\,
	outclk => \clock_adiantado~inputCLKENA0_outclk\);

-- Location: IOIBUF_X64_Y81_N18
\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G13
\clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock~input_o\,
	outclk => \clock~inputCLKENA0_outclk\);

-- Location: M10K_X49_Y18_N0
\inst5|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007140C02100016150200034214422003C01FFFF000009520000000A4A0200016E001A0001CF001800012A582600018F50220001294820008C2F0078003C011001008C2E0064003C011001008C2D0050003C011001008C2C003C003C011001008C2B0028003C011001008C2A0014003C011001008C290000003C011001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloInst.mif",
	init_file_layout => "port_a",
	logical_ram_name => "romvidal:inst5|altsyncram:altsyncram_component|altsyncram_pp24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock_adiantado~inputCLKENA0_outclk\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y18_N30
\inst46|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst46|Add0~25_sumout\ = SUM(( \inst5|altsyncram_component|auto_generated|q_a\(1) ) + ( VCC ) + ( !VCC ))
-- \inst46|Add0~26\ = CARRY(( \inst5|altsyncram_component|auto_generated|q_a\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	cin => GND,
	sumout => \inst46|Add0~25_sumout\,
	cout => \inst46|Add0~26\);

-- Location: LABCELL_X50_Y18_N33
\inst46|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst46|Add0~21_sumout\ = SUM(( \inst5|altsyncram_component|auto_generated|q_a\(2) ) + ( GND ) + ( \inst46|Add0~26\ ))
-- \inst46|Add0~22\ = CARRY(( \inst5|altsyncram_component|auto_generated|q_a\(2) ) + ( GND ) + ( \inst46|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	cin => \inst46|Add0~26\,
	sumout => \inst46|Add0~21_sumout\,
	cout => \inst46|Add0~22\);

-- Location: LABCELL_X50_Y18_N36
\inst46|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst46|Add0~17_sumout\ = SUM(( \inst5|altsyncram_component|auto_generated|q_a\(3) ) + ( GND ) + ( \inst46|Add0~22\ ))
-- \inst46|Add0~18\ = CARRY(( \inst5|altsyncram_component|auto_generated|q_a\(3) ) + ( GND ) + ( \inst46|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	cin => \inst46|Add0~22\,
	sumout => \inst46|Add0~17_sumout\,
	cout => \inst46|Add0~18\);

-- Location: LABCELL_X50_Y18_N39
\inst46|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst46|Add0~13_sumout\ = SUM(( \inst5|altsyncram_component|auto_generated|q_a\(4) ) + ( GND ) + ( \inst46|Add0~18\ ))
-- \inst46|Add0~14\ = CARRY(( \inst5|altsyncram_component|auto_generated|q_a\(4) ) + ( GND ) + ( \inst46|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	cin => \inst46|Add0~18\,
	sumout => \inst46|Add0~13_sumout\,
	cout => \inst46|Add0~14\);

-- Location: LABCELL_X50_Y18_N42
\inst46|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst46|Add0~9_sumout\ = SUM(( \inst5|altsyncram_component|auto_generated|q_a\(5) ) + ( GND ) + ( \inst46|Add0~14\ ))
-- \inst46|Add0~10\ = CARRY(( \inst5|altsyncram_component|auto_generated|q_a\(5) ) + ( GND ) + ( \inst46|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	cin => \inst46|Add0~14\,
	sumout => \inst46|Add0~9_sumout\,
	cout => \inst46|Add0~10\);

-- Location: LABCELL_X50_Y18_N45
\inst46|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst46|Add0~5_sumout\ = SUM(( \inst5|altsyncram_component|auto_generated|q_a\(6) ) + ( GND ) + ( \inst46|Add0~10\ ))
-- \inst46|Add0~6\ = CARRY(( \inst5|altsyncram_component|auto_generated|q_a\(6) ) + ( GND ) + ( \inst46|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	cin => \inst46|Add0~10\,
	sumout => \inst46|Add0~5_sumout\,
	cout => \inst46|Add0~6\);

-- Location: LABCELL_X50_Y18_N48
\inst46|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst46|Add0~1_sumout\ = SUM(( \inst5|altsyncram_component|auto_generated|q_a\(7) ) + ( GND ) + ( \inst46|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	cin => \inst46|Add0~6\,
	sumout => \inst46|Add0~1_sumout\);

-- Location: LABCELL_X48_Y18_N6
\inst22|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|Mux4~0_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(30) & ( \inst5|altsyncram_component|auto_generated|q_a\(31) & ( (\inst5|altsyncram_component|auto_generated|q_a\(27) & (!\inst5|altsyncram_component|auto_generated|q_a\(29) & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(26) & !\inst5|altsyncram_component|auto_generated|q_a\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \inst22|Mux4~0_combout\);

-- Location: LABCELL_X43_Y18_N33
\inst55|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst55|Mux1~0_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(3) & !\inst5|altsyncram_component|auto_generated|q_a\(1)) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(0) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(3) & (\inst5|altsyncram_component|auto_generated|q_a\(2) & !\inst5|altsyncram_component|auto_generated|q_a\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst55|Mux1~0_combout\);

-- Location: LABCELL_X43_Y18_N6
\inst55|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst55|Mux2~0_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(3) & !\inst5|altsyncram_component|auto_generated|q_a\(1)) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(0) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(2) & (\inst5|altsyncram_component|auto_generated|q_a\(3) & \inst5|altsyncram_component|auto_generated|q_a\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst55|Mux2~0_combout\);

-- Location: LABCELL_X48_Y18_N51
\inst22|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|Mux9~0_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(26) & ( \inst5|altsyncram_component|auto_generated|q_a\(28) & ( !\inst5|altsyncram_component|auto_generated|q_a\(29) $ (\inst5|altsyncram_component|auto_generated|q_a\(27)) ) ) ) 
-- # ( !\inst5|altsyncram_component|auto_generated|q_a\(26) & ( \inst5|altsyncram_component|auto_generated|q_a\(28) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(29) & !\inst5|altsyncram_component|auto_generated|q_a\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	combout => \inst22|Mux9~0_combout\);

-- Location: LABCELL_X48_Y18_N0
\inst22|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|Mux9~1_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(30) & ( !\inst5|altsyncram_component|auto_generated|q_a\(31) & ( \inst22|Mux9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst22|ALT_INV_Mux9~0_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \inst22|Mux9~1_combout\);

-- Location: LABCELL_X48_Y18_N39
\inst22|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|Mux8~0_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(27) & ( (\inst5|altsyncram_component|auto_generated|q_a\(29) & \inst5|altsyncram_component|auto_generated|q_a\(28)) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(27) & 
-- ( (!\inst5|altsyncram_component|auto_generated|q_a\(28) & ((!\inst5|altsyncram_component|auto_generated|q_a\(26)))) # (\inst5|altsyncram_component|auto_generated|q_a\(28) & (\inst5|altsyncram_component|auto_generated|q_a\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000011111100110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	combout => \inst22|Mux8~0_combout\);

-- Location: LABCELL_X48_Y18_N15
\inst55|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst55|Mux5~0_combout\ = ( \inst22|Mux8~0_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(31) & !\inst5|altsyncram_component|auto_generated|q_a\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst22|ALT_INV_Mux8~0_combout\,
	combout => \inst55|Mux5~0_combout\);

-- Location: LABCELL_X43_Y18_N21
\inst55|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst55|Mux0~0_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(1) & ( \inst5|altsyncram_component|auto_generated|q_a\(0) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(3) & !\inst5|altsyncram_component|auto_generated|q_a\(2)) ) ) ) # 
-- ( \inst5|altsyncram_component|auto_generated|q_a\(1) & ( !\inst5|altsyncram_component|auto_generated|q_a\(0) & ( !\inst5|altsyncram_component|auto_generated|q_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst55|Mux0~0_combout\);

-- Location: LABCELL_X43_Y18_N12
\inst3|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux2~0_combout\ = ( \inst55|Mux0~0_combout\ & ( (\inst55|Mux5~0_combout\ & (((\inst22|Mux9~1_combout\) # (\inst55|Mux2~0_combout\)) # (\inst55|Mux1~0_combout\))) ) ) # ( !\inst55|Mux0~0_combout\ & ( (\inst55|Mux5~0_combout\ & 
-- ((\inst22|Mux9~1_combout\) # (\inst55|Mux1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000011111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux1~0_combout\,
	datab => \inst55|ALT_INV_Mux2~0_combout\,
	datac => \inst22|ALT_INV_Mux9~1_combout\,
	datad => \inst55|ALT_INV_Mux5~0_combout\,
	dataf => \inst55|ALT_INV_Mux0~0_combout\,
	combout => \inst3|Mux2~0_combout\);

-- Location: LABCELL_X43_Y18_N15
\inst3|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux2~2_combout\ = ( \inst55|Mux0~0_combout\ & ( (!\inst22|Mux9~1_combout\ & ((!\inst55|Mux5~0_combout\) # ((!\inst55|Mux1~0_combout\ & \inst55|Mux2~0_combout\)))) ) ) # ( !\inst55|Mux0~0_combout\ & ( (!\inst22|Mux9~1_combout\ & 
-- ((!\inst55|Mux2~0_combout\) # (!\inst55|Mux5~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000011110000001000001111000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux1~0_combout\,
	datab => \inst55|ALT_INV_Mux2~0_combout\,
	datac => \inst22|ALT_INV_Mux9~1_combout\,
	datad => \inst55|ALT_INV_Mux5~0_combout\,
	dataf => \inst55|ALT_INV_Mux0~0_combout\,
	combout => \inst3|Mux2~2_combout\);

-- Location: LABCELL_X45_Y18_N18
\inst22|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|Mux0~0_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(31) & ( \inst5|altsyncram_component|auto_generated|q_a\(28) & ( (\inst5|altsyncram_component|auto_generated|q_a\(29) & !\inst5|altsyncram_component|auto_generated|q_a\(30)) ) ) ) 
-- # ( \inst5|altsyncram_component|auto_generated|q_a\(31) & ( !\inst5|altsyncram_component|auto_generated|q_a\(28) & ( (\inst5|altsyncram_component|auto_generated|q_a\(26) & (!\inst5|altsyncram_component|auto_generated|q_a\(30) & 
-- \inst5|altsyncram_component|auto_generated|q_a\(27))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(31) & ( !\inst5|altsyncram_component|auto_generated|q_a\(28) & ( (\inst5|altsyncram_component|auto_generated|q_a\(29) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(26) & (!\inst5|altsyncram_component|auto_generated|q_a\(30) & !\inst5|altsyncram_component|auto_generated|q_a\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000011000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	combout => \inst22|Mux0~0_combout\);

-- Location: LABCELL_X48_Y18_N24
\inst22|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|Mux5~0_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(30) & ( \inst5|altsyncram_component|auto_generated|q_a\(29) & ( (\inst5|altsyncram_component|auto_generated|q_a\(26) & (\inst5|altsyncram_component|auto_generated|q_a\(31) & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(27) & !\inst5|altsyncram_component|auto_generated|q_a\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \inst22|Mux5~0_combout\);

-- Location: LABCELL_X43_Y18_N30
\inst55|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst55|Mux3~0_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(31) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(31) & ( ((!\inst22|Mux8~0_combout\) # (!\inst55|Mux0~0_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011111111111111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \inst22|ALT_INV_Mux8~0_combout\,
	datad => \inst55|ALT_INV_Mux0~0_combout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \inst55|Mux3~0_combout\);

-- Location: LABCELL_X42_Y17_N15
\inst55|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst55|Mux5~1_combout\ = ( \inst55|Mux2~0_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(30) & (!\inst5|altsyncram_component|auto_generated|q_a\(31) & \inst22|Mux8~0_combout\)) ) ) # ( !\inst55|Mux2~0_combout\ & ( (\inst22|Mux9~0_combout\ 
-- & (!\inst5|altsyncram_component|auto_generated|q_a\(30) & (!\inst5|altsyncram_component|auto_generated|q_a\(31) & \inst22|Mux8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~0_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \inst22|ALT_INV_Mux8~0_combout\,
	dataf => \inst55|ALT_INV_Mux2~0_combout\,
	combout => \inst55|Mux5~1_combout\);

-- Location: LABCELL_X45_Y18_N51
\inst10|output[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|output[1]~3_combout\ = ( \inst22|Mux0~0_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(17) ) ) # ( !\inst22|Mux0~0_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst22|ALT_INV_Mux0~0_combout\,
	combout => \inst10|output[1]~3_combout\);

-- Location: MLABCELL_X39_Y14_N45
\inst2|reg_mem~3174\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3174_combout\ = ( \inst22|Mux7~0_combout\ & ( \inst22|Mux0~0_combout\ & ( !\inst5|altsyncram_component|auto_generated|q_a\(20) ) ) ) # ( \inst22|Mux7~0_combout\ & ( !\inst22|Mux0~0_combout\ & ( 
-- !\inst5|altsyncram_component|auto_generated|q_a\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \inst22|ALT_INV_Mux7~0_combout\,
	dataf => \inst22|ALT_INV_Mux0~0_combout\,
	combout => \inst2|reg_mem~3174_combout\);

-- Location: LABCELL_X42_Y20_N45
\inst10|output[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|output[0]~4_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(16)) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(11) & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & \inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	combout => \inst10|output[0]~4_combout\);

-- Location: LABCELL_X43_Y16_N21
\inst10|output[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|output[3]~1_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(14) & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(19)) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(14) & ( 
-- (\inst22|Mux0~0_combout\ & \inst5|altsyncram_component|auto_generated|q_a\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux0~0_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst10|output[3]~1_combout\);

-- Location: LABCELL_X46_Y17_N33
\inst10|output[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|output[2]~2_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(13) & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18) & \inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst10|output[2]~2_combout\);

-- Location: LABCELL_X37_Y16_N48
\inst2|reg_mem~3175\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3175_combout\ = ( !\inst10|output[3]~1_combout\ & ( \inst10|output[2]~2_combout\ & ( (!\inst10|output[1]~3_combout\ & (\inst2|reg_mem~3174_combout\ & \inst10|output[0]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[1]~3_combout\,
	datab => \inst2|ALT_INV_reg_mem~3174_combout\,
	datac => \inst10|ALT_INV_output[0]~4_combout\,
	datae => \inst10|ALT_INV_output[3]~1_combout\,
	dataf => \inst10|ALT_INV_output[2]~2_combout\,
	combout => \inst2|reg_mem~3175_combout\);

-- Location: FF_X37_Y20_N26
\inst2|reg_mem~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~213_q\);

-- Location: LABCELL_X36_Y20_N48
\inst2|reg_mem~277feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~277feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~277feeder_combout\);

-- Location: MLABCELL_X47_Y16_N45
\inst2|reg_mem~3176\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3176_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(12) & ( \inst22|Mux0~0_combout\ & ( (\inst22|Mux7~0_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(20) & \inst5|altsyncram_component|auto_generated|q_a\(17))) ) 
-- ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(12) & ( \inst22|Mux0~0_combout\ & ( (\inst22|Mux7~0_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(20) & \inst5|altsyncram_component|auto_generated|q_a\(17))) ) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(12) & ( !\inst22|Mux0~0_combout\ & ( (\inst22|Mux7~0_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux7~0_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst22|ALT_INV_Mux0~0_combout\,
	combout => \inst2|reg_mem~3176_combout\);

-- Location: LABCELL_X46_Y18_N42
\inst2|reg_mem~3177\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3177_combout\ = ( \inst2|reg_mem~3176_combout\ & ( (\inst10|output[0]~4_combout\ & (\inst10|output[2]~2_combout\ & !\inst10|output[3]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_output[0]~4_combout\,
	datac => \inst10|ALT_INV_output[2]~2_combout\,
	datad => \inst10|ALT_INV_output[3]~1_combout\,
	dataf => \inst2|ALT_INV_reg_mem~3176_combout\,
	combout => \inst2|reg_mem~3177_combout\);

-- Location: FF_X36_Y20_N50
\inst2|reg_mem~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~277feeder_combout\,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~277_q\);

-- Location: LABCELL_X37_Y16_N21
\inst2|reg_mem~3179\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3179_combout\ = (\inst10|output[2]~2_combout\ & (!\inst10|output[3]~1_combout\ & (\inst2|reg_mem~3176_combout\ & !\inst10|output[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[2]~2_combout\,
	datab => \inst10|ALT_INV_output[3]~1_combout\,
	datac => \inst2|ALT_INV_reg_mem~3176_combout\,
	datad => \inst10|ALT_INV_output[0]~4_combout\,
	combout => \inst2|reg_mem~3179_combout\);

-- Location: FF_X42_Y22_N37
\inst2|reg_mem~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~245_q\);

-- Location: LABCELL_X37_Y16_N3
\inst2|reg_mem~3193\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3193_combout\ = ( \inst2|reg_mem~3174_combout\ & ( (\inst10|output[0]~4_combout\ & (!\inst10|output[3]~1_combout\ & (!\inst10|output[2]~2_combout\ & !\inst10|output[1]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[0]~4_combout\,
	datab => \inst10|ALT_INV_output[3]~1_combout\,
	datac => \inst10|ALT_INV_output[2]~2_combout\,
	datad => \inst10|ALT_INV_output[1]~3_combout\,
	dataf => \inst2|ALT_INV_reg_mem~3174_combout\,
	combout => \inst2|reg_mem~3193_combout\);

-- Location: FF_X37_Y20_N50
\inst2|reg_mem~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~85_q\);

-- Location: LABCELL_X37_Y21_N54
\inst2|reg_mem~117feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~117feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~117feeder_combout\);

-- Location: LABCELL_X37_Y16_N30
\inst2|reg_mem~3196\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3196_combout\ = ( !\inst10|output[2]~2_combout\ & ( (!\inst10|output[0]~4_combout\ & (!\inst10|output[3]~1_combout\ & \inst2|reg_mem~3176_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[0]~4_combout\,
	datab => \inst10|ALT_INV_output[3]~1_combout\,
	datad => \inst2|ALT_INV_reg_mem~3176_combout\,
	dataf => \inst10|ALT_INV_output[2]~2_combout\,
	combout => \inst2|reg_mem~3196_combout\);

-- Location: FF_X37_Y21_N56
\inst2|reg_mem~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~117feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~117_q\);

-- Location: LABCELL_X36_Y20_N24
\inst2|reg_mem~53feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~53feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~53feeder_combout\);

-- Location: LABCELL_X37_Y16_N45
\inst2|reg_mem~3195\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3195_combout\ = ( \inst2|reg_mem~3174_combout\ & ( (!\inst10|output[0]~4_combout\ & (!\inst10|output[3]~1_combout\ & (!\inst10|output[2]~2_combout\ & !\inst10|output[1]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[0]~4_combout\,
	datab => \inst10|ALT_INV_output[3]~1_combout\,
	datac => \inst10|ALT_INV_output[2]~2_combout\,
	datad => \inst10|ALT_INV_output[1]~3_combout\,
	dataf => \inst2|ALT_INV_reg_mem~3174_combout\,
	combout => \inst2|reg_mem~3195_combout\);

-- Location: FF_X36_Y20_N26
\inst2|reg_mem~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~53feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~53_q\);

-- Location: LABCELL_X37_Y20_N42
\inst2|reg_mem~2150\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2150_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~53_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~85_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~117_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~149_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~85_q\,
	datab => \inst2|ALT_INV_reg_mem~149_q\,
	datac => \inst2|ALT_INV_reg_mem~117_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~53_q\,
	combout => \inst2|reg_mem~2150_combout\);

-- Location: LABCELL_X37_Y16_N6
\inst2|reg_mem~3178\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3178_combout\ = ( !\inst10|output[0]~4_combout\ & ( (\inst10|output[2]~2_combout\ & (!\inst10|output[3]~1_combout\ & (!\inst10|output[1]~3_combout\ & \inst2|reg_mem~3174_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[2]~2_combout\,
	datab => \inst10|ALT_INV_output[3]~1_combout\,
	datac => \inst10|ALT_INV_output[1]~3_combout\,
	datad => \inst2|ALT_INV_reg_mem~3174_combout\,
	dataf => \inst10|ALT_INV_output[0]~4_combout\,
	combout => \inst2|reg_mem~3178_combout\);

-- Location: FF_X37_Y20_N19
\inst2|reg_mem~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~181_q\);

-- Location: LABCELL_X37_Y20_N36
\inst2|reg_mem~1062\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1062_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2150_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2150_combout\ & ((\inst2|reg_mem~181_q\))) # (\inst2|reg_mem~2150_combout\ & (\inst2|reg_mem~213_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2150_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2150_combout\ & ((\inst2|reg_mem~245_q\))) # (\inst2|reg_mem~2150_combout\ & (\inst2|reg_mem~277_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~213_q\,
	datab => \inst2|ALT_INV_reg_mem~277_q\,
	datac => \inst2|ALT_INV_reg_mem~245_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2150_combout\,
	datag => \inst2|ALT_INV_reg_mem~181_q\,
	combout => \inst2|reg_mem~1062_combout\);

-- Location: MLABCELL_X39_Y14_N48
\inst2|reg_mem~3184\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3184_combout\ = ( \inst22|Mux7~0_combout\ & ( \inst22|Mux0~0_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(20) ) ) ) # ( \inst22|Mux7~0_combout\ & ( !\inst22|Mux0~0_combout\ & ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \inst22|ALT_INV_Mux7~0_combout\,
	dataf => \inst22|ALT_INV_Mux0~0_combout\,
	combout => \inst2|reg_mem~3184_combout\);

-- Location: LABCELL_X37_Y14_N57
\inst2|reg_mem~3189\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3189_combout\ = ( \inst10|output[3]~1_combout\ & ( (!\inst10|output[1]~3_combout\ & (\inst10|output[0]~4_combout\ & (\inst2|reg_mem~3184_combout\ & \inst10|output[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[1]~3_combout\,
	datab => \inst10|ALT_INV_output[0]~4_combout\,
	datac => \inst2|ALT_INV_reg_mem~3184_combout\,
	datad => \inst10|ALT_INV_output[2]~2_combout\,
	dataf => \inst10|ALT_INV_output[3]~1_combout\,
	combout => \inst2|reg_mem~3189_combout\);

-- Location: FF_X39_Y20_N56
\inst2|reg_mem~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~981_q\);

-- Location: LABCELL_X37_Y14_N24
\inst2|reg_mem~3190\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3190_combout\ = ( \inst10|output[2]~2_combout\ & ( (\inst10|output[3]~1_combout\ & (\inst2|reg_mem~3184_combout\ & (\inst10|output[1]~3_combout\ & \inst10|output[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[3]~1_combout\,
	datab => \inst2|ALT_INV_reg_mem~3184_combout\,
	datac => \inst10|ALT_INV_output[1]~3_combout\,
	datad => \inst10|ALT_INV_output[0]~4_combout\,
	dataf => \inst10|ALT_INV_output[2]~2_combout\,
	combout => \inst2|reg_mem~3190_combout\);

-- Location: FF_X39_Y16_N23
\inst2|reg_mem~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1045_q\);

-- Location: MLABCELL_X39_Y17_N42
\inst2|reg_mem~1013feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1013feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~1013feeder_combout\);

-- Location: LABCELL_X37_Y14_N12
\inst2|reg_mem~3192\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3192_combout\ = ( \inst10|output[3]~1_combout\ & ( (\inst10|output[2]~2_combout\ & (!\inst10|output[0]~4_combout\ & (\inst10|output[1]~3_combout\ & \inst2|reg_mem~3184_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[2]~2_combout\,
	datab => \inst10|ALT_INV_output[0]~4_combout\,
	datac => \inst10|ALT_INV_output[1]~3_combout\,
	datad => \inst2|ALT_INV_reg_mem~3184_combout\,
	dataf => \inst10|ALT_INV_output[3]~1_combout\,
	combout => \inst2|reg_mem~3192_combout\);

-- Location: FF_X39_Y17_N44
\inst2|reg_mem~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1013feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1013_q\);

-- Location: LABCELL_X37_Y16_N0
\inst2|reg_mem~3205\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3205_combout\ = ( \inst2|reg_mem~3184_combout\ & ( (\inst10|output[0]~4_combout\ & (\inst10|output[3]~1_combout\ & (!\inst10|output[2]~2_combout\ & !\inst10|output[1]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[0]~4_combout\,
	datab => \inst10|ALT_INV_output[3]~1_combout\,
	datac => \inst10|ALT_INV_output[2]~2_combout\,
	datad => \inst10|ALT_INV_output[1]~3_combout\,
	dataf => \inst2|ALT_INV_reg_mem~3184_combout\,
	combout => \inst2|reg_mem~3205_combout\);

-- Location: FF_X39_Y20_N35
\inst2|reg_mem~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~853_q\);

-- Location: LABCELL_X37_Y14_N21
\inst2|reg_mem~3208\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3208_combout\ = ( \inst10|output[1]~3_combout\ & ( (!\inst10|output[2]~2_combout\ & (\inst2|reg_mem~3184_combout\ & (\inst10|output[3]~1_combout\ & !\inst10|output[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[2]~2_combout\,
	datab => \inst2|ALT_INV_reg_mem~3184_combout\,
	datac => \inst10|ALT_INV_output[3]~1_combout\,
	datad => \inst10|ALT_INV_output[0]~4_combout\,
	dataf => \inst10|ALT_INV_output[1]~3_combout\,
	combout => \inst2|reg_mem~3208_combout\);

-- Location: FF_X42_Y20_N41
\inst2|reg_mem~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~885_q\);

-- Location: LABCELL_X37_Y14_N27
\inst2|reg_mem~3206\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3206_combout\ = ( !\inst10|output[2]~2_combout\ & ( (\inst10|output[3]~1_combout\ & (\inst2|reg_mem~3184_combout\ & (\inst10|output[0]~4_combout\ & \inst10|output[1]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[3]~1_combout\,
	datab => \inst2|ALT_INV_reg_mem~3184_combout\,
	datac => \inst10|ALT_INV_output[0]~4_combout\,
	datad => \inst10|ALT_INV_output[1]~3_combout\,
	dataf => \inst10|ALT_INV_output[2]~2_combout\,
	combout => \inst2|reg_mem~3206_combout\);

-- Location: FF_X39_Y16_N59
\inst2|reg_mem~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~917_q\);

-- Location: MLABCELL_X39_Y21_N30
\inst2|reg_mem~821feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~821feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~821feeder_combout\);

-- Location: LABCELL_X37_Y14_N18
\inst2|reg_mem~3207\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3207_combout\ = ( !\inst10|output[1]~3_combout\ & ( (!\inst10|output[2]~2_combout\ & (\inst2|reg_mem~3184_combout\ & (\inst10|output[3]~1_combout\ & !\inst10|output[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[2]~2_combout\,
	datab => \inst2|ALT_INV_reg_mem~3184_combout\,
	datac => \inst10|ALT_INV_output[3]~1_combout\,
	datad => \inst10|ALT_INV_output[0]~4_combout\,
	dataf => \inst10|ALT_INV_output[1]~3_combout\,
	combout => \inst2|reg_mem~3207_combout\);

-- Location: FF_X39_Y21_N32
\inst2|reg_mem~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~821feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~821_q\);

-- Location: MLABCELL_X39_Y20_N42
\inst2|reg_mem~2162\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2162_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~821_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~853_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~885_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~917_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~853_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~885_q\,
	datad => \inst2|ALT_INV_reg_mem~917_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~821_q\,
	combout => \inst2|reg_mem~2162_combout\);

-- Location: LABCELL_X40_Y24_N15
\inst2|reg_mem~949feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~949feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~949feeder_combout\);

-- Location: LABCELL_X37_Y14_N45
\inst2|reg_mem~3191\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3191_combout\ = ( \inst10|output[3]~1_combout\ & ( (\inst2|reg_mem~3184_combout\ & (!\inst10|output[0]~4_combout\ & (!\inst10|output[1]~3_combout\ & \inst10|output[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~3184_combout\,
	datab => \inst10|ALT_INV_output[0]~4_combout\,
	datac => \inst10|ALT_INV_output[1]~3_combout\,
	datad => \inst10|ALT_INV_output[2]~2_combout\,
	dataf => \inst10|ALT_INV_output[3]~1_combout\,
	combout => \inst2|reg_mem~3191_combout\);

-- Location: FF_X40_Y24_N17
\inst2|reg_mem~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~949feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~949_q\);

-- Location: MLABCELL_X39_Y20_N18
\inst2|reg_mem~1074\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1074_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst2|reg_mem~2162_combout\ & (((\inst2|reg_mem~949_q\ & \inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst2|reg_mem~2162_combout\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~981_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst2|reg_mem~2162_combout\ & (((\inst2|reg_mem~1013_q\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst2|reg_mem~2162_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~1045_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~981_q\,
	datab => \inst2|ALT_INV_reg_mem~1045_q\,
	datac => \inst2|ALT_INV_reg_mem~1013_q\,
	datad => \inst2|ALT_INV_reg_mem~2162_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~949_q\,
	combout => \inst2|reg_mem~1074_combout\);

-- Location: LABCELL_X37_Y14_N30
\inst2|reg_mem~3185\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3185_combout\ = ( !\inst10|output[1]~3_combout\ & ( (!\inst10|output[3]~1_combout\ & (\inst2|reg_mem~3184_combout\ & (\inst10|output[2]~2_combout\ & \inst10|output[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[3]~1_combout\,
	datab => \inst2|ALT_INV_reg_mem~3184_combout\,
	datac => \inst10|ALT_INV_output[2]~2_combout\,
	datad => \inst10|ALT_INV_output[0]~4_combout\,
	dataf => \inst10|ALT_INV_output[1]~3_combout\,
	combout => \inst2|reg_mem~3185_combout\);

-- Location: FF_X39_Y20_N2
\inst2|reg_mem~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~725_q\);

-- Location: MLABCELL_X47_Y20_N36
\inst2|reg_mem~757feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~757feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~757feeder_combout\);

-- Location: LABCELL_X37_Y14_N54
\inst2|reg_mem~3188\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3188_combout\ = ( \inst2|reg_mem~3184_combout\ & ( (\inst10|output[1]~3_combout\ & (!\inst10|output[0]~4_combout\ & (!\inst10|output[3]~1_combout\ & \inst10|output[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[1]~3_combout\,
	datab => \inst10|ALT_INV_output[0]~4_combout\,
	datac => \inst10|ALT_INV_output[3]~1_combout\,
	datad => \inst10|ALT_INV_output[2]~2_combout\,
	dataf => \inst2|ALT_INV_reg_mem~3184_combout\,
	combout => \inst2|reg_mem~3188_combout\);

-- Location: FF_X47_Y20_N38
\inst2|reg_mem~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~757feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~757_q\);

-- Location: LABCELL_X37_Y14_N51
\inst2|reg_mem~3186\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3186_combout\ = ( !\inst10|output[3]~1_combout\ & ( \inst10|output[2]~2_combout\ & ( (\inst10|output[1]~3_combout\ & (\inst2|reg_mem~3184_combout\ & \inst10|output[0]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[1]~3_combout\,
	datab => \inst2|ALT_INV_reg_mem~3184_combout\,
	datac => \inst10|ALT_INV_output[0]~4_combout\,
	datae => \inst10|ALT_INV_output[3]~1_combout\,
	dataf => \inst10|ALT_INV_output[2]~2_combout\,
	combout => \inst2|reg_mem~3186_combout\);

-- Location: FF_X48_Y20_N32
\inst2|reg_mem~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~789_q\);

-- Location: LABCELL_X37_Y14_N36
\inst2|reg_mem~3202\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3202_combout\ = ( !\inst10|output[3]~1_combout\ & ( (\inst10|output[1]~3_combout\ & (\inst2|reg_mem~3184_combout\ & (!\inst10|output[2]~2_combout\ & \inst10|output[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[1]~3_combout\,
	datab => \inst2|ALT_INV_reg_mem~3184_combout\,
	datac => \inst10|ALT_INV_output[2]~2_combout\,
	datad => \inst10|ALT_INV_output[0]~4_combout\,
	dataf => \inst10|ALT_INV_output[3]~1_combout\,
	combout => \inst2|reg_mem~3202_combout\);

-- Location: FF_X48_Y20_N14
\inst2|reg_mem~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~661_q\);

-- Location: LABCELL_X48_Y21_N42
\inst2|reg_mem~629feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~629feeder_combout\ = \inst43|output[15]~50_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~629feeder_combout\);

-- Location: LABCELL_X37_Y14_N39
\inst2|reg_mem~3204\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3204_combout\ = ( !\inst10|output[3]~1_combout\ & ( (\inst10|output[1]~3_combout\ & (\inst2|reg_mem~3184_combout\ & (!\inst10|output[2]~2_combout\ & !\inst10|output[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[1]~3_combout\,
	datab => \inst2|ALT_INV_reg_mem~3184_combout\,
	datac => \inst10|ALT_INV_output[2]~2_combout\,
	datad => \inst10|ALT_INV_output[0]~4_combout\,
	dataf => \inst10|ALT_INV_output[3]~1_combout\,
	combout => \inst2|reg_mem~3204_combout\);

-- Location: FF_X48_Y21_N44
\inst2|reg_mem~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~629feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~629_q\);

-- Location: LABCELL_X37_Y14_N42
\inst2|reg_mem~3201\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3201_combout\ = ( !\inst10|output[3]~1_combout\ & ( (\inst2|reg_mem~3184_combout\ & (\inst10|output[0]~4_combout\ & (!\inst10|output[1]~3_combout\ & !\inst10|output[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~3184_combout\,
	datab => \inst10|ALT_INV_output[0]~4_combout\,
	datac => \inst10|ALT_INV_output[1]~3_combout\,
	datad => \inst10|ALT_INV_output[2]~2_combout\,
	dataf => \inst10|ALT_INV_output[3]~1_combout\,
	combout => \inst2|reg_mem~3201_combout\);

-- Location: FF_X48_Y20_N8
\inst2|reg_mem~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~597_q\);

-- Location: MLABCELL_X47_Y23_N18
\inst2|reg_mem~565feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~565feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~565feeder_combout\);

-- Location: LABCELL_X37_Y16_N42
\inst2|reg_mem~3203\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3203_combout\ = ( \inst2|reg_mem~3184_combout\ & ( (!\inst10|output[0]~4_combout\ & (!\inst10|output[3]~1_combout\ & (!\inst10|output[2]~2_combout\ & !\inst10|output[1]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[0]~4_combout\,
	datab => \inst10|ALT_INV_output[3]~1_combout\,
	datac => \inst10|ALT_INV_output[2]~2_combout\,
	datad => \inst10|ALT_INV_output[1]~3_combout\,
	dataf => \inst2|ALT_INV_reg_mem~3184_combout\,
	combout => \inst2|reg_mem~3203_combout\);

-- Location: FF_X47_Y23_N20
\inst2|reg_mem~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~565feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~565_q\);

-- Location: LABCELL_X48_Y20_N6
\inst2|reg_mem~2158\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2158_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~565_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~597_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~629_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~661_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~661_q\,
	datac => \inst2|ALT_INV_reg_mem~629_q\,
	datad => \inst2|ALT_INV_reg_mem~597_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~565_q\,
	combout => \inst2|reg_mem~2158_combout\);

-- Location: LABCELL_X43_Y20_N18
\inst2|reg_mem~693feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~693feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~693feeder_combout\);

-- Location: LABCELL_X37_Y14_N33
\inst2|reg_mem~3187\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3187_combout\ = ( !\inst10|output[1]~3_combout\ & ( (!\inst10|output[3]~1_combout\ & (\inst2|reg_mem~3184_combout\ & (!\inst10|output[0]~4_combout\ & \inst10|output[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[3]~1_combout\,
	datab => \inst2|ALT_INV_reg_mem~3184_combout\,
	datac => \inst10|ALT_INV_output[0]~4_combout\,
	datad => \inst10|ALT_INV_output[2]~2_combout\,
	dataf => \inst10|ALT_INV_output[1]~3_combout\,
	combout => \inst2|reg_mem~3187_combout\);

-- Location: FF_X43_Y20_N19
\inst2|reg_mem~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~693feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~693_q\);

-- Location: MLABCELL_X39_Y20_N36
\inst2|reg_mem~1070\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1070_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2158_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2158_combout\ & ((\inst2|reg_mem~693_q\))) # (\inst2|reg_mem~2158_combout\ & (\inst2|reg_mem~725_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2158_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2158_combout\ & (\inst2|reg_mem~757_q\)) # (\inst2|reg_mem~2158_combout\ & ((\inst2|reg_mem~789_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~725_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~757_q\,
	datad => \inst2|ALT_INV_reg_mem~789_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2158_combout\,
	datag => \inst2|ALT_INV_reg_mem~693_q\,
	combout => \inst2|reg_mem~1070_combout\);

-- Location: LABCELL_X37_Y16_N57
\inst2|reg_mem~3181\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3181_combout\ = ( \inst10|output[2]~2_combout\ & ( (\inst10|output[0]~4_combout\ & (\inst10|output[3]~1_combout\ & \inst2|reg_mem~3176_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[0]~4_combout\,
	datac => \inst10|ALT_INV_output[3]~1_combout\,
	datad => \inst2|ALT_INV_reg_mem~3176_combout\,
	dataf => \inst10|ALT_INV_output[2]~2_combout\,
	combout => \inst2|reg_mem~3181_combout\);

-- Location: FF_X39_Y16_N44
\inst2|reg_mem~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~533_q\);

-- Location: LABCELL_X37_Y16_N18
\inst2|reg_mem~3180\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3180_combout\ = ( \inst2|reg_mem~3174_combout\ & ( (\inst10|output[2]~2_combout\ & (\inst10|output[3]~1_combout\ & (!\inst10|output[1]~3_combout\ & \inst10|output[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[2]~2_combout\,
	datab => \inst10|ALT_INV_output[3]~1_combout\,
	datac => \inst10|ALT_INV_output[1]~3_combout\,
	datad => \inst10|ALT_INV_output[0]~4_combout\,
	dataf => \inst2|ALT_INV_reg_mem~3174_combout\,
	combout => \inst2|reg_mem~3180_combout\);

-- Location: FF_X40_Y22_N14
\inst2|reg_mem~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~469_q\);

-- Location: LABCELL_X40_Y18_N30
\inst2|reg_mem~501feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~501feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~501feeder_combout\);

-- Location: LABCELL_X37_Y16_N33
\inst2|reg_mem~3183\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3183_combout\ = ( \inst10|output[2]~2_combout\ & ( (!\inst10|output[0]~4_combout\ & (\inst10|output[3]~1_combout\ & \inst2|reg_mem~3176_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[0]~4_combout\,
	datab => \inst10|ALT_INV_output[3]~1_combout\,
	datad => \inst2|ALT_INV_reg_mem~3176_combout\,
	dataf => \inst10|ALT_INV_output[2]~2_combout\,
	combout => \inst2|reg_mem~3183_combout\);

-- Location: FF_X40_Y18_N32
\inst2|reg_mem~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~501feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~501_q\);

-- Location: LABCELL_X37_Y16_N27
\inst2|reg_mem~3197\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3197_combout\ = ( !\inst10|output[1]~3_combout\ & ( \inst10|output[0]~4_combout\ & ( (\inst2|reg_mem~3174_combout\ & (\inst10|output[3]~1_combout\ & !\inst10|output[2]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_reg_mem~3174_combout\,
	datac => \inst10|ALT_INV_output[3]~1_combout\,
	datad => \inst10|ALT_INV_output[2]~2_combout\,
	datae => \inst10|ALT_INV_output[1]~3_combout\,
	dataf => \inst10|ALT_INV_output[0]~4_combout\,
	combout => \inst2|reg_mem~3197_combout\);

-- Location: FF_X40_Y22_N20
\inst2|reg_mem~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~341_q\);

-- Location: LABCELL_X37_Y16_N54
\inst2|reg_mem~3198\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3198_combout\ = (\inst10|output[0]~4_combout\ & (!\inst10|output[2]~2_combout\ & (\inst2|reg_mem~3176_combout\ & \inst10|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[0]~4_combout\,
	datab => \inst10|ALT_INV_output[2]~2_combout\,
	datac => \inst2|ALT_INV_reg_mem~3176_combout\,
	datad => \inst10|ALT_INV_output[3]~1_combout\,
	combout => \inst2|reg_mem~3198_combout\);

-- Location: FF_X46_Y19_N17
\inst2|reg_mem~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[15]~50_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~405_q\);

-- Location: MLABCELL_X47_Y19_N45
\inst2|reg_mem~373feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~373feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~373feeder_combout\);

-- Location: LABCELL_X37_Y16_N12
\inst2|reg_mem~3200\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3200_combout\ = ( \inst2|reg_mem~3176_combout\ & ( (!\inst10|output[0]~4_combout\ & (!\inst10|output[2]~2_combout\ & \inst10|output[3]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[0]~4_combout\,
	datab => \inst10|ALT_INV_output[2]~2_combout\,
	datad => \inst10|ALT_INV_output[3]~1_combout\,
	dataf => \inst2|ALT_INV_reg_mem~3176_combout\,
	combout => \inst2|reg_mem~3200_combout\);

-- Location: FF_X47_Y19_N47
\inst2|reg_mem~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~373feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~373_q\);

-- Location: MLABCELL_X47_Y19_N12
\inst2|reg_mem~309feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~309feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~309feeder_combout\);

-- Location: LABCELL_X37_Y16_N9
\inst2|reg_mem~3199\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3199_combout\ = ( !\inst10|output[0]~4_combout\ & ( (!\inst10|output[2]~2_combout\ & (\inst10|output[3]~1_combout\ & (!\inst10|output[1]~3_combout\ & \inst2|reg_mem~3174_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[2]~2_combout\,
	datab => \inst10|ALT_INV_output[3]~1_combout\,
	datac => \inst10|ALT_INV_output[1]~3_combout\,
	datad => \inst2|ALT_INV_reg_mem~3174_combout\,
	dataf => \inst10|ALT_INV_output[0]~4_combout\,
	combout => \inst2|reg_mem~3199_combout\);

-- Location: FF_X47_Y19_N14
\inst2|reg_mem~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~309feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~309_q\);

-- Location: LABCELL_X40_Y22_N42
\inst2|reg_mem~2154\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2154_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~309_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~341_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~373_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~405_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~341_q\,
	datab => \inst2|ALT_INV_reg_mem~405_q\,
	datac => \inst2|ALT_INV_reg_mem~373_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~309_q\,
	combout => \inst2|reg_mem~2154_combout\);

-- Location: LABCELL_X40_Y18_N39
\inst2|reg_mem~437feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~437feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~437feeder_combout\);

-- Location: LABCELL_X37_Y16_N15
\inst2|reg_mem~3182\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3182_combout\ = ( !\inst10|output[1]~3_combout\ & ( (!\inst10|output[0]~4_combout\ & (\inst10|output[2]~2_combout\ & (\inst2|reg_mem~3174_combout\ & \inst10|output[3]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[0]~4_combout\,
	datab => \inst10|ALT_INV_output[2]~2_combout\,
	datac => \inst2|ALT_INV_reg_mem~3174_combout\,
	datad => \inst10|ALT_INV_output[3]~1_combout\,
	dataf => \inst10|ALT_INV_output[1]~3_combout\,
	combout => \inst2|reg_mem~3182_combout\);

-- Location: FF_X40_Y18_N41
\inst2|reg_mem~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~437feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~437_q\);

-- Location: LABCELL_X40_Y22_N12
\inst2|reg_mem~1066\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1066_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2154_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2154_combout\ & ((\inst2|reg_mem~437_q\))) # (\inst2|reg_mem~2154_combout\ & (\inst2|reg_mem~469_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2154_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2154_combout\ & ((\inst2|reg_mem~501_q\))) # (\inst2|reg_mem~2154_combout\ & (\inst2|reg_mem~533_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~533_q\,
	datab => \inst2|ALT_INV_reg_mem~469_q\,
	datac => \inst2|ALT_INV_reg_mem~501_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2154_combout\,
	datag => \inst2|ALT_INV_reg_mem~437_q\,
	combout => \inst2|reg_mem~1066_combout\);

-- Location: MLABCELL_X39_Y20_N9
\inst2|reg_mem~1078\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1078_combout\ = ( \inst2|reg_mem~1070_combout\ & ( \inst2|reg_mem~1066_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (((\inst5|altsyncram_component|auto_generated|q_a\(25))) # (\inst2|reg_mem~1062_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # (\inst2|reg_mem~1074_combout\)))) ) ) ) # ( !\inst2|reg_mem~1070_combout\ & ( \inst2|reg_mem~1066_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1062_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(25)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # (\inst2|reg_mem~1074_combout\)))) ) ) ) # ( \inst2|reg_mem~1070_combout\ & ( !\inst2|reg_mem~1066_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(25))) # (\inst2|reg_mem~1062_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (((\inst5|altsyncram_component|auto_generated|q_a\(25) & \inst2|reg_mem~1074_combout\)))) ) ) ) # ( 
-- !\inst2|reg_mem~1070_combout\ & ( !\inst2|reg_mem~1066_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1062_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(25)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (((\inst5|altsyncram_component|auto_generated|q_a\(25) & \inst2|reg_mem~1074_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst2|ALT_INV_reg_mem~1062_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \inst2|ALT_INV_reg_mem~1074_combout\,
	datae => \inst2|ALT_INV_reg_mem~1070_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1066_combout\,
	combout => \inst2|reg_mem~1078_combout\);

-- Location: FF_X40_Y20_N26
\inst2|reg_mem~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~724_q\);

-- Location: FF_X43_Y16_N14
\inst2|reg_mem~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~788_q\);

-- Location: FF_X42_Y18_N8
\inst2|reg_mem~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~756_q\);

-- Location: FF_X40_Y20_N38
\inst2|reg_mem~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~596_q\);

-- Location: LABCELL_X48_Y21_N33
\inst2|reg_mem~628feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~628feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~628feeder_combout\);

-- Location: FF_X48_Y21_N34
\inst2|reg_mem~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~628feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~628_q\);

-- Location: FF_X43_Y16_N41
\inst2|reg_mem~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~660_q\);

-- Location: LABCELL_X42_Y23_N18
\inst2|reg_mem~564feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~564feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~564feeder_combout\);

-- Location: FF_X42_Y23_N19
\inst2|reg_mem~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~564feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~564_q\);

-- Location: LABCELL_X40_Y20_N18
\inst2|reg_mem~2190\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2190_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~564_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~596_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~628_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~660_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~596_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~628_q\,
	datad => \inst2|ALT_INV_reg_mem~660_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~564_q\,
	combout => \inst2|reg_mem~2190_combout\);

-- Location: FF_X40_Y20_N8
\inst2|reg_mem~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~692_q\);

-- Location: LABCELL_X40_Y20_N51
\inst2|reg_mem~1104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1104_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2190_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2190_combout\ & ((\inst2|reg_mem~692_q\))) # (\inst2|reg_mem~2190_combout\ & (\inst2|reg_mem~724_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2190_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2190_combout\ & ((\inst2|reg_mem~756_q\))) # (\inst2|reg_mem~2190_combout\ & (\inst2|reg_mem~788_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~724_q\,
	datab => \inst2|ALT_INV_reg_mem~788_q\,
	datac => \inst2|ALT_INV_reg_mem~756_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2190_combout\,
	datag => \inst2|ALT_INV_reg_mem~692_q\,
	combout => \inst2|reg_mem~1104_combout\);

-- Location: LABCELL_X40_Y17_N54
\inst2|reg_mem~980feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~980feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~980feeder_combout\);

-- Location: FF_X40_Y17_N56
\inst2|reg_mem~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~980feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~980_q\);

-- Location: FF_X37_Y16_N53
\inst2|reg_mem~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1044_q\);

-- Location: FF_X37_Y16_N59
\inst2|reg_mem~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1012_q\);

-- Location: FF_X39_Y18_N32
\inst2|reg_mem~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~852_q\);

-- Location: FF_X39_Y18_N8
\inst2|reg_mem~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~916_q\);

-- Location: FF_X39_Y18_N23
\inst2|reg_mem~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst43|output[14]~53_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~884_q\);

-- Location: MLABCELL_X39_Y21_N57
\inst2|reg_mem~820feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~820feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~820feeder_combout\);

-- Location: FF_X39_Y21_N59
\inst2|reg_mem~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~820feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~820_q\);

-- Location: MLABCELL_X39_Y18_N30
\inst2|reg_mem~2194\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2194_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~820_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~852_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~884_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~916_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~852_q\,
	datab => \inst2|ALT_INV_reg_mem~916_q\,
	datac => \inst2|ALT_INV_reg_mem~884_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~820_q\,
	combout => \inst2|reg_mem~2194_combout\);

-- Location: FF_X42_Y18_N14
\inst2|reg_mem~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~948_q\);

-- Location: LABCELL_X40_Y17_N12
\inst2|reg_mem~1108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1108_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2194_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2194_combout\ & ((\inst2|reg_mem~948_q\))) # (\inst2|reg_mem~2194_combout\ & (\inst2|reg_mem~980_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2194_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2194_combout\ & ((\inst2|reg_mem~1012_q\))) # (\inst2|reg_mem~2194_combout\ & (\inst2|reg_mem~1044_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~980_q\,
	datab => \inst2|ALT_INV_reg_mem~1044_q\,
	datac => \inst2|ALT_INV_reg_mem~1012_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2194_combout\,
	datag => \inst2|ALT_INV_reg_mem~948_q\,
	combout => \inst2|reg_mem~1108_combout\);

-- Location: FF_X46_Y18_N44
\inst2|reg_mem~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~276_q\);

-- Location: LABCELL_X42_Y22_N39
\inst2|reg_mem~244feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~244feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~244feeder_combout\);

-- Location: FF_X42_Y22_N40
\inst2|reg_mem~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~244feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~244_q\);

-- Location: LABCELL_X40_Y21_N45
\inst2|reg_mem~212feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~212feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~212feeder_combout\);

-- Location: FF_X40_Y21_N47
\inst2|reg_mem~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~212feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~212_q\);

-- Location: LABCELL_X46_Y18_N24
\inst2|reg_mem~3194\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3194_combout\ = ( !\inst10|output[3]~1_combout\ & ( (!\inst10|output[2]~2_combout\ & (\inst2|reg_mem~3176_combout\ & \inst10|output[0]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_output[2]~2_combout\,
	datab => \inst2|ALT_INV_reg_mem~3176_combout\,
	datad => \inst10|ALT_INV_output[0]~4_combout\,
	dataf => \inst10|ALT_INV_output[3]~1_combout\,
	combout => \inst2|reg_mem~3194_combout\);

-- Location: FF_X46_Y18_N5
\inst2|reg_mem~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~148_q\);

-- Location: LABCELL_X40_Y21_N24
\inst2|reg_mem~116feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~116feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~116feeder_combout\);

-- Location: FF_X40_Y21_N26
\inst2|reg_mem~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~116feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~116_q\);

-- Location: LABCELL_X40_Y21_N48
\inst2|reg_mem~84feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~84feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~84feeder_combout\);

-- Location: FF_X40_Y21_N50
\inst2|reg_mem~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~84feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~84_q\);

-- Location: LABCELL_X51_Y21_N36
\inst2|reg_mem~52feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~52feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~52feeder_combout\);

-- Location: FF_X51_Y21_N37
\inst2|reg_mem~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~52feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~52_q\);

-- Location: LABCELL_X40_Y21_N54
\inst2|reg_mem~2182\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2182_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~52_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~84_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~116_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~148_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~148_q\,
	datac => \inst2|ALT_INV_reg_mem~116_q\,
	datad => \inst2|ALT_INV_reg_mem~84_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~52_q\,
	combout => \inst2|reg_mem~2182_combout\);

-- Location: LABCELL_X42_Y22_N33
\inst2|reg_mem~180feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~180feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~180feeder_combout\);

-- Location: FF_X42_Y22_N34
\inst2|reg_mem~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~180feeder_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~180_q\);

-- Location: LABCELL_X40_Y21_N0
\inst2|reg_mem~1096\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1096_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2182_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2182_combout\ & (\inst2|reg_mem~180_q\)) # (\inst2|reg_mem~2182_combout\ & ((\inst2|reg_mem~212_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2182_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2182_combout\ & ((\inst2|reg_mem~244_q\))) # (\inst2|reg_mem~2182_combout\ & (\inst2|reg_mem~276_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~276_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~244_q\,
	datad => \inst2|ALT_INV_reg_mem~212_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2182_combout\,
	datag => \inst2|ALT_INV_reg_mem~180_q\,
	combout => \inst2|reg_mem~1096_combout\);

-- Location: LABCELL_X40_Y16_N27
\inst2|reg_mem~468feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~468feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~468feeder_combout\);

-- Location: FF_X40_Y16_N29
\inst2|reg_mem~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~468feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~468_q\);

-- Location: FF_X43_Y16_N20
\inst2|reg_mem~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~532_q\);

-- Location: FF_X40_Y18_N46
\inst2|reg_mem~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~500_q\);

-- Location: FF_X48_Y18_N46
\inst2|reg_mem~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~372_q\);

-- Location: FF_X40_Y16_N56
\inst2|reg_mem~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~404_q\);

-- Location: MLABCELL_X47_Y19_N18
\inst2|reg_mem~308feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~308feeder_combout\ = ( \inst43|output[14]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[14]~53_combout\,
	combout => \inst2|reg_mem~308feeder_combout\);

-- Location: FF_X47_Y19_N19
\inst2|reg_mem~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~308feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~308_q\);

-- Location: LABCELL_X40_Y16_N6
\inst2|reg_mem~2186\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2186_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~308_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~340_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~372_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\inst2|reg_mem~404_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001110111011101110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~340_q\,
	datac => \inst2|ALT_INV_reg_mem~372_q\,
	datad => \inst2|ALT_INV_reg_mem~404_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datag => \inst2|ALT_INV_reg_mem~308_q\,
	combout => \inst2|reg_mem~2186_combout\);

-- Location: FF_X40_Y18_N49
\inst2|reg_mem~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~436_q\);

-- Location: LABCELL_X40_Y16_N36
\inst2|reg_mem~1100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1100_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2186_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2186_combout\ & ((\inst2|reg_mem~436_q\))) # (\inst2|reg_mem~2186_combout\ & (\inst2|reg_mem~468_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2186_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2186_combout\ & ((\inst2|reg_mem~500_q\))) # (\inst2|reg_mem~2186_combout\ & (\inst2|reg_mem~532_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~468_q\,
	datab => \inst2|ALT_INV_reg_mem~532_q\,
	datac => \inst2|ALT_INV_reg_mem~500_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2186_combout\,
	datag => \inst2|ALT_INV_reg_mem~436_q\,
	combout => \inst2|reg_mem~1100_combout\);

-- Location: LABCELL_X40_Y17_N3
\inst2|reg_mem~1112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1112_combout\ = ( \inst2|reg_mem~1096_combout\ & ( \inst2|reg_mem~1100_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1104_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1108_combout\)))) ) ) ) # ( !\inst2|reg_mem~1096_combout\ & ( \inst2|reg_mem~1100_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1104_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(25))))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # (\inst2|reg_mem~1108_combout\)))) ) ) ) # ( \inst2|reg_mem~1096_combout\ & ( 
-- !\inst2|reg_mem~1100_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (((!\inst5|altsyncram_component|auto_generated|q_a\(25))) # (\inst2|reg_mem~1104_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\inst2|reg_mem~1108_combout\ & \inst5|altsyncram_component|auto_generated|q_a\(25))))) ) ) ) # ( !\inst2|reg_mem~1096_combout\ & ( !\inst2|reg_mem~1100_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1104_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1108_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst2|ALT_INV_reg_mem~1104_combout\,
	datac => \inst2|ALT_INV_reg_mem~1108_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \inst2|ALT_INV_reg_mem~1096_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1100_combout\,
	combout => \inst2|reg_mem~1112_combout\);

-- Location: FF_X40_Y19_N56
\inst2|reg_mem~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~723_q\);

-- Location: FF_X40_Y19_N47
\inst2|reg_mem~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~755_q\);

-- Location: FF_X46_Y17_N14
\inst2|reg_mem~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~787_q\);

-- Location: FF_X48_Y21_N56
\inst2|reg_mem~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~595_q\);

-- Location: MLABCELL_X47_Y21_N9
\inst2|reg_mem~659feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~659feeder_combout\ = ( \inst43|output[13]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[13]~56_combout\,
	combout => \inst2|reg_mem~659feeder_combout\);

-- Location: FF_X47_Y21_N11
\inst2|reg_mem~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~659feeder_combout\,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~659_q\);

-- Location: FF_X48_Y21_N46
\inst2|reg_mem~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~627_q\);

-- Location: LABCELL_X50_Y21_N45
\inst2|reg_mem~563feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~563feeder_combout\ = ( \inst43|output[13]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[13]~56_combout\,
	combout => \inst2|reg_mem~563feeder_combout\);

-- Location: FF_X50_Y21_N46
\inst2|reg_mem~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~563feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~563_q\);

-- Location: LABCELL_X48_Y21_N54
\inst2|reg_mem~2222\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2222_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~563_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~595_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~627_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~659_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~595_q\,
	datab => \inst2|ALT_INV_reg_mem~659_q\,
	datac => \inst2|ALT_INV_reg_mem~627_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~563_q\,
	combout => \inst2|reg_mem~2222_combout\);

-- Location: FF_X39_Y15_N59
\inst2|reg_mem~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~691_q\);

-- Location: LABCELL_X40_Y19_N6
\inst2|reg_mem~1138\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1138_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2222_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2222_combout\ & ((\inst2|reg_mem~691_q\))) # (\inst2|reg_mem~2222_combout\ & (\inst2|reg_mem~723_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2222_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2222_combout\ & (\inst2|reg_mem~755_q\)) # (\inst2|reg_mem~2222_combout\ & ((\inst2|reg_mem~787_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~723_q\,
	datac => \inst2|ALT_INV_reg_mem~755_q\,
	datad => \inst2|ALT_INV_reg_mem~787_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2222_combout\,
	datag => \inst2|ALT_INV_reg_mem~691_q\,
	combout => \inst2|reg_mem~1138_combout\);

-- Location: FF_X46_Y17_N47
\inst2|reg_mem~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1043_q\);

-- Location: FF_X39_Y17_N40
\inst2|reg_mem~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1011_q\);

-- Location: MLABCELL_X39_Y19_N18
\inst2|reg_mem~979feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~979feeder_combout\ = ( \inst43|output[13]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[13]~56_combout\,
	combout => \inst2|reg_mem~979feeder_combout\);

-- Location: FF_X39_Y19_N20
\inst2|reg_mem~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~979feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~979_q\);

-- Location: FF_X39_Y18_N14
\inst2|reg_mem~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~915_q\);

-- Location: FF_X39_Y18_N20
\inst2|reg_mem~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst43|output[13]~56_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~883_q\);

-- Location: FF_X39_Y18_N44
\inst2|reg_mem~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~851_q\);

-- Location: FF_X39_Y19_N38
\inst2|reg_mem~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~819_q\);

-- Location: MLABCELL_X39_Y18_N42
\inst2|reg_mem~2226\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2226_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~819_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~851_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~883_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~915_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~915_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~883_q\,
	datad => \inst2|ALT_INV_reg_mem~851_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~819_q\,
	combout => \inst2|reg_mem~2226_combout\);

-- Location: FF_X43_Y17_N46
\inst2|reg_mem~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~947_q\);

-- Location: LABCELL_X40_Y19_N12
\inst2|reg_mem~1142\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1142_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2226_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2226_combout\ & (\inst2|reg_mem~947_q\)) # (\inst2|reg_mem~2226_combout\ & ((\inst2|reg_mem~979_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2226_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2226_combout\ & ((\inst2|reg_mem~1011_q\))) # (\inst2|reg_mem~2226_combout\ & (\inst2|reg_mem~1043_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~1043_q\,
	datac => \inst2|ALT_INV_reg_mem~1011_q\,
	datad => \inst2|ALT_INV_reg_mem~979_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2226_combout\,
	datag => \inst2|ALT_INV_reg_mem~947_q\,
	combout => \inst2|reg_mem~1142_combout\);

-- Location: FF_X42_Y22_N17
\inst2|reg_mem~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~243_q\);

-- Location: FF_X46_Y21_N2
\inst2|reg_mem~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~275_q\);

-- Location: FF_X46_Y21_N35
\inst2|reg_mem~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~83_q\);

-- Location: LABCELL_X40_Y21_N15
\inst2|reg_mem~115feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~115feeder_combout\ = ( \inst43|output[13]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[13]~56_combout\,
	combout => \inst2|reg_mem~115feeder_combout\);

-- Location: FF_X40_Y21_N17
\inst2|reg_mem~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~115feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~115_q\);

-- Location: FF_X46_Y21_N38
\inst2|reg_mem~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~147_q\);

-- Location: LABCELL_X51_Y21_N9
\inst2|reg_mem~51feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~51feeder_combout\ = ( \inst43|output[13]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[13]~56_combout\,
	combout => \inst2|reg_mem~51feeder_combout\);

-- Location: FF_X51_Y21_N10
\inst2|reg_mem~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~51feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~51_q\);

-- Location: LABCELL_X46_Y21_N33
\inst2|reg_mem~2214\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2214_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~51_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~83_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~115_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~147_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~83_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~115_q\,
	datad => \inst2|ALT_INV_reg_mem~147_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~51_q\,
	combout => \inst2|reg_mem~2214_combout\);

-- Location: LABCELL_X42_Y21_N33
\inst2|reg_mem~179feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~179feeder_combout\ = ( \inst43|output[13]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[13]~56_combout\,
	combout => \inst2|reg_mem~179feeder_combout\);

-- Location: FF_X42_Y21_N34
\inst2|reg_mem~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~179feeder_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~179_q\);

-- Location: LABCELL_X40_Y19_N36
\inst2|reg_mem~1130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1130_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2214_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2214_combout\ & ((\inst2|reg_mem~179_q\))) # (\inst2|reg_mem~2214_combout\ & (\inst2|reg_mem~211_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2214_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2214_combout\ & (\inst2|reg_mem~243_q\)) # (\inst2|reg_mem~2214_combout\ & ((\inst2|reg_mem~275_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~211_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~243_q\,
	datad => \inst2|ALT_INV_reg_mem~275_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2214_combout\,
	datag => \inst2|ALT_INV_reg_mem~179_q\,
	combout => \inst2|reg_mem~1130_combout\);

-- Location: FF_X40_Y16_N26
\inst2|reg_mem~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~467_q\);

-- Location: LABCELL_X40_Y18_N33
\inst2|reg_mem~499feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~499feeder_combout\ = ( \inst43|output[13]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[13]~56_combout\,
	combout => \inst2|reg_mem~499feeder_combout\);

-- Location: FF_X40_Y18_N34
\inst2|reg_mem~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~499feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~499_q\);

-- Location: FF_X46_Y17_N59
\inst2|reg_mem~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~531_q\);

-- Location: FF_X40_Y16_N50
\inst2|reg_mem~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~403_q\);

-- Location: FF_X40_Y16_N47
\inst2|reg_mem~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~339_q\);

-- Location: MLABCELL_X47_Y19_N54
\inst2|reg_mem~371feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~371feeder_combout\ = ( \inst43|output[13]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[13]~56_combout\,
	combout => \inst2|reg_mem~371feeder_combout\);

-- Location: FF_X47_Y19_N55
\inst2|reg_mem~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~371feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~371_q\);

-- Location: FF_X46_Y16_N28
\inst2|reg_mem~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~307_q\);

-- Location: LABCELL_X40_Y16_N18
\inst2|reg_mem~2218\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2218_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~307_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~339_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~371_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (\inst2|reg_mem~403_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~403_q\,
	datab => \inst2|ALT_INV_reg_mem~339_q\,
	datac => \inst2|ALT_INV_reg_mem~371_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datag => \inst2|ALT_INV_reg_mem~307_q\,
	combout => \inst2|reg_mem~2218_combout\);

-- Location: LABCELL_X40_Y18_N36
\inst2|reg_mem~435feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~435feeder_combout\ = ( \inst43|output[13]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[13]~56_combout\,
	combout => \inst2|reg_mem~435feeder_combout\);

-- Location: FF_X40_Y18_N37
\inst2|reg_mem~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~435feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~435_q\);

-- Location: LABCELL_X40_Y16_N33
\inst2|reg_mem~1134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1134_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2218_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2218_combout\ & ((\inst2|reg_mem~435_q\))) # (\inst2|reg_mem~2218_combout\ & (\inst2|reg_mem~467_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2218_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2218_combout\ & (\inst2|reg_mem~499_q\)) # (\inst2|reg_mem~2218_combout\ & ((\inst2|reg_mem~531_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~467_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~499_q\,
	datad => \inst2|ALT_INV_reg_mem~531_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2218_combout\,
	datag => \inst2|ALT_INV_reg_mem~435_q\,
	combout => \inst2|reg_mem~1134_combout\);

-- Location: LABCELL_X40_Y19_N57
\inst2|reg_mem~1146\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1146_combout\ = ( \inst2|reg_mem~1130_combout\ & ( \inst2|reg_mem~1134_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1138_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1142_combout\)))) ) ) ) # ( !\inst2|reg_mem~1130_combout\ & ( \inst2|reg_mem~1134_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1138_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(25))))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # (\inst2|reg_mem~1142_combout\)))) ) ) ) # ( \inst2|reg_mem~1130_combout\ & ( 
-- !\inst2|reg_mem~1134_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (((!\inst5|altsyncram_component|auto_generated|q_a\(25))) # (\inst2|reg_mem~1138_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\inst2|reg_mem~1142_combout\ & \inst5|altsyncram_component|auto_generated|q_a\(25))))) ) ) ) # ( !\inst2|reg_mem~1130_combout\ & ( !\inst2|reg_mem~1134_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1138_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1142_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst2|ALT_INV_reg_mem~1138_combout\,
	datac => \inst2|ALT_INV_reg_mem~1142_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \inst2|ALT_INV_reg_mem~1130_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1134_combout\,
	combout => \inst2|reg_mem~1146_combout\);

-- Location: LABCELL_X42_Y17_N45
\inst3|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~5_sumout\ = SUM(( \inst2|reg_mem~1112_combout\ ) + ( !\inst12|output[14]~1_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst3|Add0~10\ ))
-- \inst3|Add0~6\ = CARRY(( \inst2|reg_mem~1112_combout\ ) + ( !\inst12|output[14]~1_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst3|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst22|ALT_INV_Mux9~1_combout\,
	datad => \inst2|ALT_INV_reg_mem~1112_combout\,
	dataf => \inst12|ALT_INV_output[14]~1_combout\,
	cin => \inst3|Add0~10\,
	sumout => \inst3|Add0~5_sumout\,
	cout => \inst3|Add0~6\);

-- Location: LABCELL_X43_Y18_N48
\inst55|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst55|Mux4~0_combout\ = ( \inst55|Mux5~0_combout\ & ( (\inst22|Mux9~1_combout\) # (\inst55|Mux1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst55|ALT_INV_Mux1~0_combout\,
	datad => \inst22|ALT_INV_Mux9~1_combout\,
	dataf => \inst55|ALT_INV_Mux5~0_combout\,
	combout => \inst55|Mux4~0_combout\);

-- Location: LABCELL_X43_Y18_N27
\inst55|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst55|Mux3~1_combout\ = (\inst55|Mux3~0_combout\ & !\inst22|Mux9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst22|ALT_INV_Mux9~1_combout\,
	combout => \inst55|Mux3~1_combout\);

-- Location: LABCELL_X42_Y17_N12
\inst3|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux2~1_combout\ = ( \inst55|Mux3~1_combout\ & ( \inst55|Mux5~1_combout\ ) ) # ( !\inst55|Mux3~1_combout\ & ( (\inst55|Mux5~1_combout\ & !\inst55|Mux4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst55|ALT_INV_Mux4~0_combout\,
	dataf => \inst55|ALT_INV_Mux3~1_combout\,
	combout => \inst3|Mux2~1_combout\);

-- Location: LABCELL_X42_Y17_N6
\inst3|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~0_combout\ = ( \inst3|Add0~5_sumout\ & ( \inst3|Mux2~1_combout\ & ( (!\inst3|Mux2~0_combout\) # ((!\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1112_combout\) # (\inst12|output[14]~1_combout\)))) ) ) ) # ( !\inst3|Add0~5_sumout\ & ( 
-- \inst3|Mux2~1_combout\ & ( (\inst3|Mux2~0_combout\ & (!\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1112_combout\) # (\inst12|output[14]~1_combout\)))) ) ) ) # ( \inst3|Add0~5_sumout\ & ( !\inst3|Mux2~1_combout\ & ( (!\inst3|Mux2~0_combout\) # 
-- ((\inst12|output[14]~1_combout\ & (\inst3|Mux2~2_combout\ & \inst2|reg_mem~1112_combout\))) ) ) ) # ( !\inst3|Add0~5_sumout\ & ( !\inst3|Mux2~1_combout\ & ( (\inst12|output[14]~1_combout\ & (\inst3|Mux2~0_combout\ & (\inst3|Mux2~2_combout\ & 
-- \inst2|reg_mem~1112_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001110011001100110100010000001100001101110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[14]~1_combout\,
	datab => \inst3|ALT_INV_Mux2~0_combout\,
	datac => \inst3|ALT_INV_Mux2~2_combout\,
	datad => \inst2|ALT_INV_reg_mem~1112_combout\,
	datae => \inst3|ALT_INV_Add0~5_sumout\,
	dataf => \inst3|ALT_INV_Mux2~1_combout\,
	combout => \inst3|Mux17~0_combout\);

-- Location: FF_X42_Y17_N26
\inst15|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	asdata => \inst3|Mux17~0_combout\,
	sload => VCC,
	ena => \inst22|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X43_Y19_N3
\inst15|altsyncram_component|auto_generated|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|_~0_combout\ = ( !\inst22|Mux5~0_combout\ & ( !\inst22|Mux4~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst22|ALT_INV_Mux5~0_combout\,
	dataf => \inst22|ALT_INV_Mux4~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|_~0_combout\);

-- Location: MLABCELL_X39_Y17_N12
\inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3) = ( \inst3|Mux18~0_combout\ & ( \inst3|Mux17~0_combout\ & ( (!\inst15|altsyncram_component|auto_generated|_~0_combout\ & (((!\inst3|Mux2~0_combout\ & \inst3|Add0~1_sumout\)) # 
-- (\inst3|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV__~0_combout\,
	datab => \inst3|ALT_INV_Mux2~0_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst3|ALT_INV_Mux16~0_combout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3));

-- Location: LABCELL_X43_Y17_N0
\inst3|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~0_combout\ = ( !\inst55|Mux3~1_combout\ & ( \inst55|Mux5~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	dataf => \inst55|ALT_INV_Mux3~1_combout\,
	combout => \inst3|Mux32~0_combout\);

-- Location: LABCELL_X43_Y19_N24
\inst15|altsyncram_component|auto_generated|decode3|w_anode2138w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3) = ( !\inst3|Mux18~0_combout\ & ( !\inst3|Mux17~0_combout\ & ( (\inst22|Mux5~0_combout\ & (!\inst3|Mux16~0_combout\ & ((!\inst3|Add0~1_sumout\) # (\inst3|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux5~0_combout\,
	datab => \inst3|ALT_INV_Mux2~0_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst3|ALT_INV_Mux16~0_combout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3));

-- Location: LABCELL_X43_Y17_N42
\inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3) = ( !\inst3|Mux18~0_combout\ & ( !\inst3|Mux17~0_combout\ & ( (!\inst15|altsyncram_component|auto_generated|_~0_combout\ & (!\inst3|Mux16~0_combout\ & ((!\inst3|Add0~1_sumout\) # 
-- (\inst3|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV__~0_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Mux16~0_combout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3));

-- Location: LABCELL_X45_Y11_N12
\inst2|reg_mem~1060feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1060feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~1060feeder_combout\);

-- Location: FF_X45_Y11_N14
\inst2|reg_mem~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1060feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1060_q\);

-- Location: FF_X46_Y15_N28
\inst2|reg_mem~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[30]~5_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1028_q\);

-- Location: LABCELL_X45_Y11_N6
\inst2|reg_mem~932feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~932feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~932feeder_combout\);

-- Location: FF_X45_Y11_N8
\inst2|reg_mem~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~932feeder_combout\,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~932_q\);

-- Location: FF_X43_Y15_N29
\inst2|reg_mem~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst43|output[30]~5_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~900_q\);

-- Location: LABCELL_X42_Y11_N18
\inst2|reg_mem~868feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~868feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~868feeder_combout\);

-- Location: FF_X42_Y11_N20
\inst2|reg_mem~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~868feeder_combout\,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~868_q\);

-- Location: LABCELL_X45_Y11_N27
\inst2|reg_mem~836feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~836feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~836feeder_combout\);

-- Location: FF_X45_Y11_N29
\inst2|reg_mem~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~836feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~836_q\);

-- Location: LABCELL_X45_Y11_N42
\inst2|reg_mem~3106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3106_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~836_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~868_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~900_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~932_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~932_q\,
	datac => \inst2|ALT_INV_reg_mem~900_q\,
	datad => \inst2|ALT_INV_reg_mem~868_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~836_q\,
	combout => \inst2|reg_mem~3106_combout\);

-- Location: FF_X46_Y15_N55
\inst2|reg_mem~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[30]~5_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~964_q\);

-- Location: LABCELL_X45_Y11_N36
\inst2|reg_mem~2077\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2077_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~3106_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~3106_combout\ & (\inst2|reg_mem~964_q\)) # (\inst2|reg_mem~3106_combout\ & ((\inst2|reg_mem~996_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~3106_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~3106_combout\ & ((\inst2|reg_mem~1028_q\))) # (\inst2|reg_mem~3106_combout\ & (\inst2|reg_mem~1060_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~1060_q\,
	datac => \inst2|ALT_INV_reg_mem~1028_q\,
	datad => \inst2|ALT_INV_reg_mem~996_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3106_combout\,
	datag => \inst2|ALT_INV_reg_mem~964_q\,
	combout => \inst2|reg_mem~2077_combout\);

-- Location: MLABCELL_X52_Y14_N33
\inst2|reg_mem~484feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~484feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~484feeder_combout\);

-- Location: FF_X52_Y14_N35
\inst2|reg_mem~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~484feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~484_q\);

-- Location: LABCELL_X45_Y14_N42
\inst2|reg_mem~548feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~548feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~548feeder_combout\);

-- Location: FF_X45_Y14_N44
\inst2|reg_mem~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~548feeder_combout\,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~548_q\);

-- Location: LABCELL_X53_Y15_N33
\inst2|reg_mem~516feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~516feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~516feeder_combout\);

-- Location: FF_X53_Y15_N35
\inst2|reg_mem~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~516feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~516_q\);

-- Location: FF_X52_Y14_N2
\inst2|reg_mem~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[30]~5_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~420_q\);

-- Location: FF_X52_Y14_N20
\inst2|reg_mem~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[30]~5_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~356_q\);

-- Location: LABCELL_X43_Y13_N21
\inst2|reg_mem~388feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~388feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~388feeder_combout\);

-- Location: FF_X43_Y13_N22
\inst2|reg_mem~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~388feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~388_q\);

-- Location: LABCELL_X53_Y20_N27
\inst2|reg_mem~324feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~324feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~324feeder_combout\);

-- Location: FF_X53_Y20_N29
\inst2|reg_mem~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~324feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~324_q\);

-- Location: MLABCELL_X52_Y14_N0
\inst2|reg_mem~3098\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3098_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~324_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~356_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~388_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~420_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~420_q\,
	datab => \inst2|ALT_INV_reg_mem~356_q\,
	datac => \inst2|ALT_INV_reg_mem~388_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~324_q\,
	combout => \inst2|reg_mem~3098_combout\);

-- Location: LABCELL_X45_Y14_N54
\inst2|reg_mem~452feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~452feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~452feeder_combout\);

-- Location: FF_X45_Y14_N56
\inst2|reg_mem~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~452feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~452_q\);

-- Location: LABCELL_X45_Y14_N27
\inst2|reg_mem~2069\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2069_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3098_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3098_combout\ & ((\inst2|reg_mem~452_q\))) # (\inst2|reg_mem~3098_combout\ & (\inst2|reg_mem~484_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~3098_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~3098_combout\ & ((\inst2|reg_mem~516_q\))) # (\inst2|reg_mem~3098_combout\ & (\inst2|reg_mem~548_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~484_q\,
	datab => \inst2|ALT_INV_reg_mem~548_q\,
	datac => \inst2|ALT_INV_reg_mem~516_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3098_combout\,
	datag => \inst2|ALT_INV_reg_mem~452_q\,
	combout => \inst2|reg_mem~2069_combout\);

-- Location: FF_X42_Y13_N2
\inst2|reg_mem~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[30]~5_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~228_q\);

-- Location: FF_X42_Y13_N8
\inst2|reg_mem~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[30]~5_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~292_q\);

-- Location: FF_X43_Y15_N38
\inst2|reg_mem~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[30]~5_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~260_q\);

-- Location: LABCELL_X43_Y12_N54
\inst2|reg_mem~164feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~164feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~164feeder_combout\);

-- Location: FF_X43_Y12_N56
\inst2|reg_mem~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~164feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~164_q\);

-- Location: FF_X51_Y14_N20
\inst2|reg_mem~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[30]~5_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~100_q\);

-- Location: LABCELL_X51_Y14_N9
\inst2|reg_mem~132feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~132feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~132feeder_combout\);

-- Location: FF_X51_Y14_N11
\inst2|reg_mem~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~132feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~132_q\);

-- Location: LABCELL_X51_Y14_N39
\inst2|reg_mem~68feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~68feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~68feeder_combout\);

-- Location: FF_X51_Y14_N41
\inst2|reg_mem~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~68feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~68_q\);

-- Location: LABCELL_X43_Y12_N12
\inst2|reg_mem~3094\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3094_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~68_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~100_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~132_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~164_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~164_q\,
	datab => \inst2|ALT_INV_reg_mem~100_q\,
	datac => \inst2|ALT_INV_reg_mem~132_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~68_q\,
	combout => \inst2|reg_mem~3094_combout\);

-- Location: FF_X43_Y15_N56
\inst2|reg_mem~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[30]~5_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~196_q\);

-- Location: LABCELL_X42_Y13_N6
\inst2|reg_mem~2065\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2065_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3094_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3094_combout\ & ((\inst2|reg_mem~196_q\))) # (\inst2|reg_mem~3094_combout\ & (\inst2|reg_mem~228_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~3094_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~3094_combout\ & ((\inst2|reg_mem~260_q\))) # (\inst2|reg_mem~3094_combout\ & (\inst2|reg_mem~292_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~228_q\,
	datab => \inst2|ALT_INV_reg_mem~292_q\,
	datac => \inst2|ALT_INV_reg_mem~260_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3094_combout\,
	datag => \inst2|ALT_INV_reg_mem~196_q\,
	combout => \inst2|reg_mem~2065_combout\);

-- Location: LABCELL_X43_Y12_N24
\inst2|reg_mem~804feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~804feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~804feeder_combout\);

-- Location: FF_X43_Y12_N26
\inst2|reg_mem~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~804feeder_combout\,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~804_q\);

-- Location: LABCELL_X43_Y11_N42
\inst2|reg_mem~740feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~740feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~740feeder_combout\);

-- Location: FF_X43_Y11_N44
\inst2|reg_mem~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~740feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~740_q\);

-- Location: FF_X42_Y13_N28
\inst2|reg_mem~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[30]~5_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~772_q\);

-- Location: LABCELL_X43_Y12_N39
\inst2|reg_mem~676feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~676feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~676feeder_combout\);

-- Location: FF_X43_Y12_N41
\inst2|reg_mem~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~676feeder_combout\,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~676_q\);

-- Location: LABCELL_X48_Y21_N21
\inst2|reg_mem~644feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~644feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~644feeder_combout\);

-- Location: FF_X48_Y21_N23
\inst2|reg_mem~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~644feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~644_q\);

-- Location: LABCELL_X43_Y11_N33
\inst2|reg_mem~612feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~612feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~612feeder_combout\);

-- Location: FF_X43_Y11_N35
\inst2|reg_mem~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~612feeder_combout\,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~612_q\);

-- Location: LABCELL_X42_Y12_N6
\inst2|reg_mem~580feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~580feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~580feeder_combout\);

-- Location: FF_X42_Y12_N8
\inst2|reg_mem~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~580feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~580_q\);

-- Location: LABCELL_X43_Y12_N6
\inst2|reg_mem~3102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3102_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~580_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~612_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~644_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~676_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~676_q\,
	datac => \inst2|ALT_INV_reg_mem~644_q\,
	datad => \inst2|ALT_INV_reg_mem~612_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~580_q\,
	combout => \inst2|reg_mem~3102_combout\);

-- Location: LABCELL_X42_Y12_N21
\inst2|reg_mem~708feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~708feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~708feeder_combout\);

-- Location: FF_X42_Y12_N23
\inst2|reg_mem~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~708feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~708_q\);

-- Location: LABCELL_X43_Y12_N0
\inst2|reg_mem~2073\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2073_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~3102_combout\ & (((\inst2|reg_mem~708_q\ & \inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst2|reg_mem~3102_combout\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~740_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~3102_combout\ & (((\inst2|reg_mem~772_q\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst2|reg_mem~3102_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~804_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~804_q\,
	datab => \inst2|ALT_INV_reg_mem~740_q\,
	datac => \inst2|ALT_INV_reg_mem~772_q\,
	datad => \inst2|ALT_INV_reg_mem~3102_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~708_q\,
	combout => \inst2|reg_mem~2073_combout\);

-- Location: LABCELL_X45_Y14_N39
\inst2|reg_mem~2081\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2081_combout\ = ( \inst2|reg_mem~2065_combout\ & ( \inst2|reg_mem~2073_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~2069_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~2077_combout\))) ) ) ) # ( !\inst2|reg_mem~2065_combout\ & ( \inst2|reg_mem~2073_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(19) & \inst2|reg_mem~2069_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((!\inst5|altsyncram_component|auto_generated|q_a\(19))) # (\inst2|reg_mem~2077_combout\))) ) ) ) # ( 
-- \inst2|reg_mem~2065_combout\ & ( !\inst2|reg_mem~2073_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (((!\inst5|altsyncram_component|auto_generated|q_a\(19)) # (\inst2|reg_mem~2069_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~2077_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( !\inst2|reg_mem~2065_combout\ & ( !\inst2|reg_mem~2073_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~2069_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~2077_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2077_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \inst2|ALT_INV_reg_mem~2069_combout\,
	datae => \inst2|ALT_INV_reg_mem~2065_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2073_combout\,
	combout => \inst2|reg_mem~2081_combout\);

-- Location: LABCELL_X43_Y17_N6
\inst15|altsyncram_component|auto_generated|decode3|w_anode2205w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3) = ( !\inst3|Mux18~0_combout\ & ( \inst3|Mux17~0_combout\ & ( (\inst22|Mux5~0_combout\ & (((!\inst3|Mux2~0_combout\ & \inst3|Add0~1_sumout\)) # (\inst3|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~0_combout\,
	datab => \inst22|ALT_INV_Mux5~0_combout\,
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3));

-- Location: LABCELL_X42_Y17_N21
\inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3) = ( !\inst3|Mux18~0_combout\ & ( \inst3|Mux17~0_combout\ & ( (!\inst15|altsyncram_component|auto_generated|_~0_combout\ & (((!\inst3|Mux2~0_combout\ & \inst3|Add0~1_sumout\)) # 
-- (\inst3|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010101000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV__~0_combout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3));

-- Location: MLABCELL_X52_Y22_N39
\inst2|reg_mem~455feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~455feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~455feeder_combout\);

-- Location: FF_X52_Y22_N41
\inst2|reg_mem~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~455feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~455_q\);

-- Location: FF_X52_Y18_N53
\inst2|reg_mem~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~391_q\);

-- Location: LABCELL_X53_Y20_N33
\inst2|reg_mem~359feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~359feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~359feeder_combout\);

-- Location: FF_X53_Y20_N35
\inst2|reg_mem~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~359feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~359_q\);

-- Location: MLABCELL_X52_Y22_N45
\inst2|reg_mem~327feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~327feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~327feeder_combout\);

-- Location: FF_X52_Y22_N47
\inst2|reg_mem~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~327feeder_combout\,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~327_q\);

-- Location: LABCELL_X53_Y20_N0
\inst2|reg_mem~295feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~295feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~295feeder_combout\);

-- Location: FF_X53_Y20_N2
\inst2|reg_mem~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~295feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~295_q\);

-- Location: MLABCELL_X52_Y18_N18
\inst2|reg_mem~2618\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2618_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~295_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~327_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~359_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~391_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~391_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~359_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~327_q\,
	datag => \inst2|ALT_INV_reg_mem~295_q\,
	combout => \inst2|reg_mem~2618_combout\);

-- Location: FF_X51_Y16_N49
\inst2|reg_mem~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~487_q\);

-- Location: FF_X52_Y18_N35
\inst2|reg_mem~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~519_q\);

-- Location: LABCELL_X51_Y16_N45
\inst2|reg_mem~423feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~423feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~423feeder_combout\);

-- Location: FF_X51_Y16_N46
\inst2|reg_mem~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~423feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~423_q\);

-- Location: MLABCELL_X52_Y18_N6
\inst2|reg_mem~1559\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1559_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2618_combout\ & (((\inst2|reg_mem~423_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2618_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~455_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2618_combout\ & (\inst2|reg_mem~487_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2618_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~519_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~455_q\,
	datab => \inst2|ALT_INV_reg_mem~2618_combout\,
	datac => \inst2|ALT_INV_reg_mem~487_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~519_q\,
	datag => \inst2|ALT_INV_reg_mem~423_q\,
	combout => \inst2|reg_mem~1559_combout\);

-- Location: FF_X53_Y19_N20
\inst2|reg_mem~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~903_q\);

-- Location: LABCELL_X45_Y19_N48
\inst2|reg_mem~871feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~871feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~871feeder_combout\);

-- Location: FF_X45_Y19_N50
\inst2|reg_mem~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~871feeder_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~871_q\);

-- Location: FF_X53_Y19_N56
\inst2|reg_mem~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~839_q\);

-- Location: FF_X50_Y19_N2
\inst2|reg_mem~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~807_q\);

-- Location: LABCELL_X53_Y19_N18
\inst2|reg_mem~2626\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2626_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~807_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~839_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~871_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~903_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~903_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~871_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~839_q\,
	datag => \inst2|ALT_INV_reg_mem~807_q\,
	combout => \inst2|reg_mem~2626_combout\);

-- Location: FF_X52_Y18_N26
\inst2|reg_mem~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1031_q\);

-- Location: LABCELL_X53_Y17_N48
\inst2|reg_mem~999feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~999feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~999feeder_combout\);

-- Location: FF_X53_Y17_N50
\inst2|reg_mem~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~999feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~999_q\);

-- Location: LABCELL_X53_Y17_N3
\inst2|reg_mem~935feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~935feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~935feeder_combout\);

-- Location: FF_X53_Y17_N5
\inst2|reg_mem~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~935feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~935_q\);

-- Location: MLABCELL_X52_Y18_N24
\inst2|reg_mem~1567\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1567_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2626_combout\ & (((\inst2|reg_mem~935_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2626_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~967_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2626_combout\ & (((\inst2|reg_mem~999_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2626_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~1031_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001010010101010001101101010101010111110101010100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2626_combout\,
	datab => \inst2|ALT_INV_reg_mem~1031_q\,
	datac => \inst2|ALT_INV_reg_mem~999_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~967_q\,
	datag => \inst2|ALT_INV_reg_mem~935_q\,
	combout => \inst2|reg_mem~1567_combout\);

-- Location: LABCELL_X53_Y18_N24
\inst2|reg_mem~711feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~711feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~711feeder_combout\);

-- Location: FF_X53_Y18_N26
\inst2|reg_mem~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~711feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~711_q\);

-- Location: FF_X50_Y20_N14
\inst2|reg_mem~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~647_q\);

-- Location: LABCELL_X50_Y20_N36
\inst2|reg_mem~615feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~615feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~615feeder_combout\);

-- Location: FF_X50_Y20_N38
\inst2|reg_mem~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~615feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~615_q\);

-- Location: FF_X50_Y20_N56
\inst2|reg_mem~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~583_q\);

-- Location: LABCELL_X50_Y21_N27
\inst2|reg_mem~551feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~551feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~551feeder_combout\);

-- Location: FF_X50_Y21_N28
\inst2|reg_mem~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~551feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~551_q\);

-- Location: LABCELL_X50_Y20_N12
\inst2|reg_mem~2622\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2622_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~551_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~583_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~615_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~647_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~647_q\,
	datac => \inst2|ALT_INV_reg_mem~615_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~583_q\,
	datag => \inst2|ALT_INV_reg_mem~551_q\,
	combout => \inst2|reg_mem~2622_combout\);

-- Location: FF_X47_Y20_N11
\inst2|reg_mem~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~743_q\);

-- Location: FF_X48_Y20_N26
\inst2|reg_mem~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~775_q\);

-- Location: LABCELL_X53_Y21_N51
\inst2|reg_mem~679feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~679feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~679feeder_combout\);

-- Location: FF_X53_Y21_N53
\inst2|reg_mem~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~679feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~679_q\);

-- Location: LABCELL_X48_Y20_N24
\inst2|reg_mem~1563\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1563_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2622_combout\ & (((\inst2|reg_mem~679_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2622_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~711_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2622_combout\ & (\inst2|reg_mem~743_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2622_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~775_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~711_q\,
	datab => \inst2|ALT_INV_reg_mem~2622_combout\,
	datac => \inst2|ALT_INV_reg_mem~743_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~775_q\,
	datag => \inst2|ALT_INV_reg_mem~679_q\,
	combout => \inst2|reg_mem~1563_combout\);

-- Location: LABCELL_X53_Y18_N42
\inst2|reg_mem~199feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~199feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~199feeder_combout\);

-- Location: FF_X53_Y18_N44
\inst2|reg_mem~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~199feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~199_q\);

-- Location: LABCELL_X53_Y17_N54
\inst2|reg_mem~263feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~263feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~263feeder_combout\);

-- Location: FF_X53_Y17_N56
\inst2|reg_mem~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~263feeder_combout\,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~263_q\);

-- Location: LABCELL_X51_Y18_N3
\inst2|reg_mem~231feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~231feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~231feeder_combout\);

-- Location: FF_X51_Y18_N4
\inst2|reg_mem~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~231feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~231_q\);

-- Location: MLABCELL_X52_Y19_N57
\inst2|reg_mem~135feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~135feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~135feeder_combout\);

-- Location: FF_X52_Y19_N59
\inst2|reg_mem~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~135feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~135_q\);

-- Location: MLABCELL_X52_Y19_N18
\inst2|reg_mem~103feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~103feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~103feeder_combout\);

-- Location: FF_X52_Y19_N20
\inst2|reg_mem~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~103feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~103_q\);

-- Location: FF_X52_Y19_N44
\inst2|reg_mem~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[1]~92_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~71_q\);

-- Location: LABCELL_X51_Y21_N51
\inst2|reg_mem~39feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~39feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~39feeder_combout\);

-- Location: FF_X51_Y21_N53
\inst2|reg_mem~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~39feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~39_q\);

-- Location: MLABCELL_X52_Y19_N0
\inst2|reg_mem~2614\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2614_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~39_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~71_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~103_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~135_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~135_q\,
	datac => \inst2|ALT_INV_reg_mem~103_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~71_q\,
	datag => \inst2|ALT_INV_reg_mem~39_q\,
	combout => \inst2|reg_mem~2614_combout\);

-- Location: LABCELL_X50_Y17_N6
\inst2|reg_mem~167feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~167feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~167feeder_combout\);

-- Location: FF_X50_Y17_N7
\inst2|reg_mem~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~167feeder_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~167_q\);

-- Location: LABCELL_X53_Y17_N12
\inst2|reg_mem~1555\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1555_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2614_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2614_combout\ & ((\inst2|reg_mem~167_q\))) # (\inst2|reg_mem~2614_combout\ & (\inst2|reg_mem~199_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2614_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2614_combout\ & ((\inst2|reg_mem~231_q\))) # (\inst2|reg_mem~2614_combout\ & (\inst2|reg_mem~263_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~199_q\,
	datab => \inst2|ALT_INV_reg_mem~263_q\,
	datac => \inst2|ALT_INV_reg_mem~231_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2614_combout\,
	datag => \inst2|ALT_INV_reg_mem~167_q\,
	combout => \inst2|reg_mem~1555_combout\);

-- Location: MLABCELL_X52_Y18_N48
\inst2|reg_mem~1571\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1571_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(19) & ( \inst2|reg_mem~1555_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1559_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1567_combout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(19) & ( \inst2|reg_mem~1555_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20)) # 
-- (\inst2|reg_mem~1563_combout\) ) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(19) & ( !\inst2|reg_mem~1555_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1559_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1567_combout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(19) & ( !\inst2|reg_mem~1555_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- \inst2|reg_mem~1563_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \inst2|ALT_INV_reg_mem~1559_combout\,
	datac => \inst2|ALT_INV_reg_mem~1567_combout\,
	datad => \inst2|ALT_INV_reg_mem~1563_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \inst2|ALT_INV_reg_mem~1555_combout\,
	combout => \inst2|reg_mem~1571_combout\);

-- Location: LABCELL_X40_Y17_N9
\inst15|altsyncram_component|auto_generated|decode3|w_anode2175w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3) = ( \inst3|Mux18~0_combout\ & ( \inst3|Mux17~0_combout\ & ( (\inst22|Mux5~0_combout\ & (!\inst3|Mux16~0_combout\ & ((!\inst3|Add0~1_sumout\) # (\inst3|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux5~0_combout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst3|ALT_INV_Mux2~0_combout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3));

-- Location: LABCELL_X43_Y17_N12
\inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3) = ( \inst3|Mux18~0_combout\ & ( \inst3|Mux17~0_combout\ & ( (!\inst15|altsyncram_component|auto_generated|_~0_combout\ & (!\inst3|Mux16~0_combout\ & ((!\inst3|Add0~1_sumout\) # 
-- (\inst3|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV__~0_combout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3));

-- Location: LABCELL_X48_Y22_N30
\inst2|reg_mem~713feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~713feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~713feeder_combout\);

-- Location: FF_X48_Y22_N32
\inst2|reg_mem~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~713feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~713_q\);

-- Location: FF_X48_Y21_N50
\inst2|reg_mem~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~585_q\);

-- Location: LABCELL_X48_Y21_N18
\inst2|reg_mem~617feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~617feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~617feeder_combout\);

-- Location: FF_X48_Y21_N19
\inst2|reg_mem~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~617feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~617_q\);

-- Location: FF_X45_Y20_N41
\inst2|reg_mem~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~649_q\);

-- Location: FF_X50_Y21_N56
\inst2|reg_mem~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~553_q\);

-- Location: LABCELL_X45_Y20_N42
\inst2|reg_mem~2558\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2558_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~553_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~585_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~617_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~649_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~585_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~617_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~649_q\,
	datag => \inst2|ALT_INV_reg_mem~553_q\,
	combout => \inst2|reg_mem~2558_combout\);

-- Location: FF_X47_Y20_N26
\inst2|reg_mem~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~745_q\);

-- Location: LABCELL_X48_Y22_N9
\inst2|reg_mem~681feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~681feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~681feeder_combout\);

-- Location: FF_X48_Y22_N11
\inst2|reg_mem~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~681feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~681_q\);

-- Location: LABCELL_X45_Y20_N54
\inst2|reg_mem~1495\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1495_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2558_combout\ & (((\inst2|reg_mem~681_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2558_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~713_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2558_combout\ & (\inst2|reg_mem~745_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2558_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~777_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~713_q\,
	datab => \inst2|ALT_INV_reg_mem~2558_combout\,
	datac => \inst2|ALT_INV_reg_mem~745_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~777_q\,
	datag => \inst2|ALT_INV_reg_mem~681_q\,
	combout => \inst2|reg_mem~1495_combout\);

-- Location: MLABCELL_X52_Y22_N18
\inst2|reg_mem~457feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~457feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~457feeder_combout\);

-- Location: FF_X52_Y22_N20
\inst2|reg_mem~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~457feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~457_q\);

-- Location: LABCELL_X46_Y19_N45
\inst2|reg_mem~393feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~393feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~393feeder_combout\);

-- Location: FF_X46_Y19_N47
\inst2|reg_mem~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~393feeder_combout\,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~393_q\);

-- Location: FF_X47_Y19_N44
\inst2|reg_mem~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~361_q\);

-- Location: MLABCELL_X52_Y22_N0
\inst2|reg_mem~329feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~329feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~329feeder_combout\);

-- Location: FF_X52_Y22_N2
\inst2|reg_mem~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~329feeder_combout\,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~329_q\);

-- Location: FF_X47_Y19_N32
\inst2|reg_mem~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~297_q\);

-- Location: LABCELL_X46_Y19_N54
\inst2|reg_mem~2554\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2554_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~297_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~329_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~361_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~393_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~393_q\,
	datac => \inst2|ALT_INV_reg_mem~361_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~329_q\,
	datag => \inst2|ALT_INV_reg_mem~297_q\,
	combout => \inst2|reg_mem~2554_combout\);

-- Location: LABCELL_X51_Y22_N57
\inst2|reg_mem~489feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~489feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~489feeder_combout\);

-- Location: FF_X51_Y22_N58
\inst2|reg_mem~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~489feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~489_q\);

-- Location: FF_X45_Y20_N20
\inst2|reg_mem~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~521_q\);

-- Location: FF_X52_Y22_N7
\inst2|reg_mem~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~425_q\);

-- Location: LABCELL_X45_Y20_N12
\inst2|reg_mem~1491\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1491_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2554_combout\ & (((\inst2|reg_mem~425_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2554_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~457_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2554_combout\ & (\inst2|reg_mem~489_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2554_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~521_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~457_q\,
	datab => \inst2|ALT_INV_reg_mem~2554_combout\,
	datac => \inst2|ALT_INV_reg_mem~489_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~521_q\,
	datag => \inst2|ALT_INV_reg_mem~425_q\,
	combout => \inst2|reg_mem~1491_combout\);

-- Location: LABCELL_X48_Y23_N18
\inst2|reg_mem~841feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~841feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~841feeder_combout\);

-- Location: FF_X48_Y23_N20
\inst2|reg_mem~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~841feeder_combout\,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~841_q\);

-- Location: FF_X42_Y20_N59
\inst2|reg_mem~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~873_q\);

-- Location: LABCELL_X46_Y20_N33
\inst2|reg_mem~905feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~905feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~905feeder_combout\);

-- Location: FF_X46_Y20_N35
\inst2|reg_mem~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~905feeder_combout\,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~905_q\);

-- Location: LABCELL_X50_Y19_N9
\inst2|reg_mem~809feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~809feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~809feeder_combout\);

-- Location: FF_X50_Y19_N10
\inst2|reg_mem~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~809feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~809_q\);

-- Location: LABCELL_X46_Y20_N18
\inst2|reg_mem~2562\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2562_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~809_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~841_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~873_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~905_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~841_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~873_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~905_q\,
	datag => \inst2|ALT_INV_reg_mem~809_q\,
	combout => \inst2|reg_mem~2562_combout\);

-- Location: LABCELL_X48_Y22_N24
\inst2|reg_mem~969feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~969feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~969feeder_combout\);

-- Location: FF_X48_Y22_N26
\inst2|reg_mem~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~969feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~969_q\);

-- Location: FF_X45_Y21_N56
\inst2|reg_mem~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1001_q\);

-- Location: FF_X45_Y21_N26
\inst2|reg_mem~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1033_q\);

-- Location: FF_X45_Y21_N32
\inst2|reg_mem~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~937_q\);

-- Location: LABCELL_X45_Y21_N42
\inst2|reg_mem~1499\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1499_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2562_combout\ & (((\inst2|reg_mem~937_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2562_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~969_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2562_combout\ & (((\inst2|reg_mem~1001_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2562_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~1033_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2562_combout\,
	datab => \inst2|ALT_INV_reg_mem~969_q\,
	datac => \inst2|ALT_INV_reg_mem~1001_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1033_q\,
	datag => \inst2|ALT_INV_reg_mem~937_q\,
	combout => \inst2|reg_mem~1499_combout\);

-- Location: LABCELL_X50_Y22_N42
\inst2|reg_mem~201feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~201feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~201feeder_combout\);

-- Location: FF_X50_Y22_N44
\inst2|reg_mem~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~201feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~201_q\);

-- Location: LABCELL_X50_Y17_N51
\inst2|reg_mem~265feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~265feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~265feeder_combout\);

-- Location: FF_X50_Y17_N53
\inst2|reg_mem~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~265feeder_combout\,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~265_q\);

-- Location: LABCELL_X51_Y18_N12
\inst2|reg_mem~233feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~233feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~233feeder_combout\);

-- Location: FF_X51_Y18_N13
\inst2|reg_mem~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~233feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~233_q\);

-- Location: LABCELL_X50_Y22_N0
\inst2|reg_mem~73feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~73feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~73feeder_combout\);

-- Location: FF_X50_Y22_N2
\inst2|reg_mem~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~73feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~73_q\);

-- Location: MLABCELL_X52_Y19_N51
\inst2|reg_mem~105feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~105feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~105feeder_combout\);

-- Location: FF_X52_Y19_N52
\inst2|reg_mem~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~105feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~105_q\);

-- Location: LABCELL_X50_Y22_N54
\inst2|reg_mem~137feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~137feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~137feeder_combout\);

-- Location: FF_X50_Y22_N56
\inst2|reg_mem~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~137feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~137_q\);

-- Location: LABCELL_X46_Y20_N15
\inst2|reg_mem~41feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~41feeder_combout\ = ( \inst43|output[3]~86_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[3]~86_combout\,
	combout => \inst2|reg_mem~41feeder_combout\);

-- Location: FF_X46_Y20_N17
\inst2|reg_mem~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~41feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~41_q\);

-- Location: LABCELL_X50_Y22_N12
\inst2|reg_mem~2550\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2550_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~41_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~73_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~105_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~137_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~73_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~105_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~137_q\,
	datag => \inst2|ALT_INV_reg_mem~41_q\,
	combout => \inst2|reg_mem~2550_combout\);

-- Location: FF_X50_Y18_N25
\inst2|reg_mem~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~169_q\);

-- Location: LABCELL_X50_Y21_N36
\inst2|reg_mem~1487\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1487_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2550_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2550_combout\ & ((\inst2|reg_mem~169_q\))) # (\inst2|reg_mem~2550_combout\ & (\inst2|reg_mem~201_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2550_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2550_combout\ & ((\inst2|reg_mem~233_q\))) # (\inst2|reg_mem~2550_combout\ & (\inst2|reg_mem~265_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~201_q\,
	datab => \inst2|ALT_INV_reg_mem~265_q\,
	datac => \inst2|ALT_INV_reg_mem~233_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2550_combout\,
	datag => \inst2|ALT_INV_reg_mem~169_q\,
	combout => \inst2|reg_mem~1487_combout\);

-- Location: LABCELL_X45_Y20_N24
\inst2|reg_mem~1503\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1503_combout\ = ( \inst2|reg_mem~1499_combout\ & ( \inst2|reg_mem~1487_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (((!\inst5|altsyncram_component|auto_generated|q_a\(19)) # (\inst2|reg_mem~1491_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst5|altsyncram_component|auto_generated|q_a\(19))) # (\inst2|reg_mem~1495_combout\))) ) ) ) # ( !\inst2|reg_mem~1499_combout\ & ( \inst2|reg_mem~1487_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (((!\inst5|altsyncram_component|auto_generated|q_a\(19)) # (\inst2|reg_mem~1491_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1495_combout\ & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \inst2|reg_mem~1499_combout\ & ( !\inst2|reg_mem~1487_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst2|reg_mem~1491_combout\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(19))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst5|altsyncram_component|auto_generated|q_a\(19))) # (\inst2|reg_mem~1495_combout\))) ) ) ) # ( !\inst2|reg_mem~1499_combout\ & ( 
-- !\inst2|reg_mem~1487_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst2|reg_mem~1491_combout\ & \inst5|altsyncram_component|auto_generated|q_a\(19))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (\inst2|reg_mem~1495_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \inst2|ALT_INV_reg_mem~1495_combout\,
	datac => \inst2|ALT_INV_reg_mem~1491_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \inst2|ALT_INV_reg_mem~1499_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1487_combout\,
	combout => \inst2|reg_mem~1503_combout\);

-- Location: MLABCELL_X39_Y17_N33
\inst15|altsyncram_component|auto_generated|decode3|w_anode2195w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3) = ( \inst3|Mux18~0_combout\ & ( !\inst3|Mux17~0_combout\ & ( (\inst22|Mux5~0_combout\ & (((!\inst3|Mux2~0_combout\ & \inst3|Add0~1_sumout\)) # (\inst3|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~0_combout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst22|ALT_INV_Mux5~0_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3));

-- Location: LABCELL_X42_Y17_N18
\inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3) = ( !\inst3|Mux17~0_combout\ & ( \inst3|Mux18~0_combout\ & ( (!\inst15|altsyncram_component|auto_generated|_~0_combout\ & (((\inst3|Add0~1_sumout\ & !\inst3|Mux2~0_combout\)) # 
-- (\inst3|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101010001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV__~0_combout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst3|ALT_INV_Mux2~0_combout\,
	datae => \inst3|ALT_INV_Mux17~0_combout\,
	dataf => \inst3|ALT_INV_Mux18~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3));

-- Location: LABCELL_X46_Y19_N51
\inst2|reg_mem~396feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~396feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~396feeder_combout\);

-- Location: FF_X46_Y19_N53
\inst2|reg_mem~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~396feeder_combout\,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~396_q\);

-- Location: LABCELL_X53_Y20_N9
\inst2|reg_mem~364feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~364feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~364feeder_combout\);

-- Location: FF_X53_Y20_N11
\inst2|reg_mem~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~364feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~364_q\);

-- Location: MLABCELL_X47_Y22_N27
\inst2|reg_mem~332feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~332feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~332feeder_combout\);

-- Location: FF_X47_Y22_N29
\inst2|reg_mem~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~332feeder_combout\,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~332_q\);

-- Location: MLABCELL_X47_Y19_N39
\inst2|reg_mem~300feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~300feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~300feeder_combout\);

-- Location: FF_X47_Y19_N40
\inst2|reg_mem~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~300feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~300_q\);

-- Location: LABCELL_X46_Y19_N0
\inst2|reg_mem~2458\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2458_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~300_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~332_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~364_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~396_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~396_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~364_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~332_q\,
	datag => \inst2|ALT_INV_reg_mem~300_q\,
	combout => \inst2|reg_mem~2458_combout\);

-- Location: FF_X45_Y19_N56
\inst2|reg_mem~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~460_q\);

-- Location: LABCELL_X45_Y23_N54
\inst2|reg_mem~492feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~492feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~492feeder_combout\);

-- Location: FF_X45_Y23_N56
\inst2|reg_mem~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~492feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~492_q\);

-- Location: LABCELL_X45_Y23_N39
\inst2|reg_mem~428feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~428feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~428feeder_combout\);

-- Location: FF_X45_Y23_N40
\inst2|reg_mem~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~428feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~428_q\);

-- Location: LABCELL_X46_Y19_N24
\inst2|reg_mem~1389\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1389_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2458_combout\ & (((\inst2|reg_mem~428_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2458_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~460_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2458_combout\ & (((\inst2|reg_mem~492_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2458_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~524_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2458_combout\,
	datab => \inst2|ALT_INV_reg_mem~460_q\,
	datac => \inst2|ALT_INV_reg_mem~492_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~524_q\,
	datag => \inst2|ALT_INV_reg_mem~428_q\,
	combout => \inst2|reg_mem~1389_combout\);

-- Location: LABCELL_X37_Y19_N36
\inst2|reg_mem~844feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~844feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~844feeder_combout\);

-- Location: FF_X37_Y19_N38
\inst2|reg_mem~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~844feeder_combout\,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~844_q\);

-- Location: FF_X42_Y19_N32
\inst2|reg_mem~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~876_q\);

-- Location: FF_X50_Y19_N32
\inst2|reg_mem~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~908_q\);

-- Location: LABCELL_X50_Y19_N3
\inst2|reg_mem~812feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~812feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~812feeder_combout\);

-- Location: FF_X50_Y19_N5
\inst2|reg_mem~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~812feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~812_q\);

-- Location: LABCELL_X50_Y19_N30
\inst2|reg_mem~2466\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2466_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~812_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~844_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~876_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~908_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~844_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~876_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~908_q\,
	datag => \inst2|ALT_INV_reg_mem~812_q\,
	combout => \inst2|reg_mem~2466_combout\);

-- Location: LABCELL_X36_Y19_N18
\inst2|reg_mem~1004feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1004feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~1004feeder_combout\);

-- Location: FF_X36_Y19_N19
\inst2|reg_mem~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1004feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1004_q\);

-- Location: FF_X39_Y19_N59
\inst2|reg_mem~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~972_q\);

-- Location: LABCELL_X50_Y19_N24
\inst2|reg_mem~1036feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1036feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~1036feeder_combout\);

-- Location: FF_X50_Y19_N26
\inst2|reg_mem~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1036feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1036_q\);

-- Location: FF_X45_Y21_N34
\inst2|reg_mem~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~940_q\);

-- Location: LABCELL_X50_Y19_N45
\inst2|reg_mem~1397\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1397_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2466_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~940_q\))) # (\inst2|reg_mem~2466_combout\ & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (((\inst2|reg_mem~972_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2466_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inst2|reg_mem~1004_q\))) # (\inst2|reg_mem~2466_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (((\inst2|reg_mem~1036_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001010111010001100100011001000110010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2466_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~1004_q\,
	datad => \inst2|ALT_INV_reg_mem~972_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1036_q\,
	datag => \inst2|ALT_INV_reg_mem~940_q\,
	combout => \inst2|reg_mem~1397_combout\);

-- Location: FF_X50_Y20_N32
\inst2|reg_mem~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~652_q\);

-- Location: LABCELL_X50_Y20_N3
\inst2|reg_mem~620feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~620feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~620feeder_combout\);

-- Location: FF_X50_Y20_N5
\inst2|reg_mem~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~620feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~620_q\);

-- Location: FF_X50_Y20_N8
\inst2|reg_mem~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~588_q\);

-- Location: FF_X50_Y21_N58
\inst2|reg_mem~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~556_q\);

-- Location: LABCELL_X50_Y20_N30
\inst2|reg_mem~2462\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2462_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~556_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~588_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~620_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~652_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~652_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~620_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~588_q\,
	datag => \inst2|ALT_INV_reg_mem~556_q\,
	combout => \inst2|reg_mem~2462_combout\);

-- Location: MLABCELL_X47_Y20_N6
\inst2|reg_mem~748feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~748feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~748feeder_combout\);

-- Location: FF_X47_Y20_N8
\inst2|reg_mem~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~748feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~748_q\);

-- Location: LABCELL_X48_Y22_N12
\inst2|reg_mem~716feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~716feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~716feeder_combout\);

-- Location: FF_X48_Y22_N14
\inst2|reg_mem~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~716feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~716_q\);

-- Location: MLABCELL_X47_Y20_N18
\inst2|reg_mem~780feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~780feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~780feeder_combout\);

-- Location: FF_X47_Y20_N20
\inst2|reg_mem~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~780feeder_combout\,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~780_q\);

-- Location: LABCELL_X48_Y22_N42
\inst2|reg_mem~684feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~684feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~684feeder_combout\);

-- Location: FF_X48_Y22_N44
\inst2|reg_mem~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~684feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~684_q\);

-- Location: MLABCELL_X47_Y20_N54
\inst2|reg_mem~1393\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1393_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~2462_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2462_combout\ & (\inst2|reg_mem~684_q\)) # (\inst2|reg_mem~2462_combout\ & (((\inst2|reg_mem~716_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inst2|reg_mem~2462_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2462_combout\ & (\inst2|reg_mem~748_q\)) # (\inst2|reg_mem~2462_combout\ & (((\inst2|reg_mem~780_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000110111001001100010011000100110001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~2462_combout\,
	datac => \inst2|ALT_INV_reg_mem~748_q\,
	datad => \inst2|ALT_INV_reg_mem~716_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~780_q\,
	datag => \inst2|ALT_INV_reg_mem~684_q\,
	combout => \inst2|reg_mem~1393_combout\);

-- Location: FF_X46_Y19_N20
\inst2|reg_mem~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~268_q\);

-- Location: LABCELL_X50_Y22_N24
\inst2|reg_mem~204feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~204feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~204feeder_combout\);

-- Location: FF_X50_Y22_N26
\inst2|reg_mem~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~204feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~204_q\);

-- Location: FF_X42_Y22_N14
\inst2|reg_mem~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~236_q\);

-- Location: LABCELL_X50_Y22_N3
\inst2|reg_mem~76feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~76feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~76feeder_combout\);

-- Location: FF_X50_Y22_N5
\inst2|reg_mem~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~76feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~76_q\);

-- Location: FF_X52_Y19_N22
\inst2|reg_mem~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~108_q\);

-- Location: LABCELL_X50_Y22_N48
\inst2|reg_mem~140feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~140feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~140feeder_combout\);

-- Location: FF_X50_Y22_N50
\inst2|reg_mem~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~140feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~140_q\);

-- Location: LABCELL_X51_Y22_N27
\inst2|reg_mem~44feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~44feeder_combout\ = ( \inst43|output[6]~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[6]~77_combout\,
	combout => \inst2|reg_mem~44feeder_combout\);

-- Location: FF_X51_Y22_N29
\inst2|reg_mem~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~44feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~44_q\);

-- Location: LABCELL_X50_Y22_N36
\inst2|reg_mem~2454\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2454_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~44_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~76_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~108_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~140_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~76_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~108_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~140_q\,
	datag => \inst2|ALT_INV_reg_mem~44_q\,
	combout => \inst2|reg_mem~2454_combout\);

-- Location: FF_X42_Y22_N20
\inst2|reg_mem~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~172_q\);

-- Location: LABCELL_X46_Y19_N18
\inst2|reg_mem~1385\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1385_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2454_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2454_combout\ & ((\inst2|reg_mem~172_q\))) # (\inst2|reg_mem~2454_combout\ & (\inst2|reg_mem~204_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2454_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2454_combout\ & ((\inst2|reg_mem~236_q\))) # (\inst2|reg_mem~2454_combout\ & (\inst2|reg_mem~268_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~268_q\,
	datab => \inst2|ALT_INV_reg_mem~204_q\,
	datac => \inst2|ALT_INV_reg_mem~236_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2454_combout\,
	datag => \inst2|ALT_INV_reg_mem~172_q\,
	combout => \inst2|reg_mem~1385_combout\);

-- Location: LABCELL_X46_Y19_N12
\inst2|reg_mem~1401\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1401_combout\ = ( \inst2|reg_mem~1393_combout\ & ( \inst2|reg_mem~1385_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1389_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1397_combout\)))) ) ) ) # ( !\inst2|reg_mem~1393_combout\ & ( \inst2|reg_mem~1385_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(19))) # (\inst2|reg_mem~1389_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst2|reg_mem~1397_combout\ & \inst5|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- \inst2|reg_mem~1393_combout\ & ( !\inst2|reg_mem~1385_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1389_combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((!\inst5|altsyncram_component|auto_generated|q_a\(19)) # (\inst2|reg_mem~1397_combout\)))) ) ) ) # ( !\inst2|reg_mem~1393_combout\ & ( !\inst2|reg_mem~1385_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1389_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1397_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1389_combout\,
	datab => \inst2|ALT_INV_reg_mem~1397_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \inst2|ALT_INV_reg_mem~1393_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1385_combout\,
	combout => \inst2|reg_mem~1401_combout\);

-- Location: LABCELL_X43_Y17_N54
\inst15|altsyncram_component|auto_generated|decode3|w_anode2155w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3) = ( !\inst3|Mux17~0_combout\ & ( \inst3|Mux18~0_combout\ & ( (\inst22|Mux5~0_combout\ & (!\inst3|Mux16~0_combout\ & ((!\inst3|Add0~1_sumout\) # (\inst3|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~0_combout\,
	datab => \inst22|ALT_INV_Mux5~0_combout\,
	datac => \inst3|ALT_INV_Mux16~0_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst3|ALT_INV_Mux17~0_combout\,
	dataf => \inst3|ALT_INV_Mux18~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3));

-- Location: LABCELL_X42_Y17_N3
\inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3) = ( \inst3|Mux18~0_combout\ & ( !\inst3|Mux17~0_combout\ & ( (!\inst15|altsyncram_component|auto_generated|_~0_combout\ & (!\inst3|Mux16~0_combout\ & ((!\inst3|Add0~1_sumout\) # 
-- (\inst3|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV__~0_combout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3));

-- Location: MLABCELL_X52_Y17_N54
\inst2|reg_mem~719feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~719feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~719feeder_combout\);

-- Location: FF_X52_Y17_N56
\inst2|reg_mem~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~719feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~719_q\);

-- Location: FF_X50_Y21_N14
\inst2|reg_mem~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~591_q\);

-- Location: FF_X48_Y21_N32
\inst2|reg_mem~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~623_q\);

-- Location: MLABCELL_X47_Y17_N42
\inst2|reg_mem~655feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~655feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~655feeder_combout\);

-- Location: FF_X47_Y17_N44
\inst2|reg_mem~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~655feeder_combout\,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~655_q\);

-- Location: LABCELL_X50_Y21_N9
\inst2|reg_mem~559feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~559feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~559feeder_combout\);

-- Location: FF_X50_Y21_N11
\inst2|reg_mem~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~559feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~559_q\);

-- Location: LABCELL_X48_Y17_N54
\inst2|reg_mem~2366\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2366_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~559_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~591_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~623_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~655_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~591_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~623_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~655_q\,
	datag => \inst2|ALT_INV_reg_mem~559_q\,
	combout => \inst2|reg_mem~2366_combout\);

-- Location: FF_X48_Y18_N11
\inst2|reg_mem~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~751_q\);

-- Location: MLABCELL_X47_Y17_N6
\inst2|reg_mem~783feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~783feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~783feeder_combout\);

-- Location: FF_X47_Y17_N8
\inst2|reg_mem~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~783feeder_combout\,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~783_q\);

-- Location: MLABCELL_X52_Y21_N42
\inst2|reg_mem~687feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~687feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~687feeder_combout\);

-- Location: FF_X52_Y21_N44
\inst2|reg_mem~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~687feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~687_q\);

-- Location: MLABCELL_X47_Y17_N12
\inst2|reg_mem~1291\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1291_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2366_combout\ & (((\inst2|reg_mem~687_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2366_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~719_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2366_combout\ & (\inst2|reg_mem~751_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2366_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~783_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~719_q\,
	datab => \inst2|ALT_INV_reg_mem~2366_combout\,
	datac => \inst2|ALT_INV_reg_mem~751_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~783_q\,
	datag => \inst2|ALT_INV_reg_mem~687_q\,
	combout => \inst2|reg_mem~1291_combout\);

-- Location: FF_X48_Y17_N14
\inst2|reg_mem~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~847_q\);

-- Location: FF_X48_Y17_N2
\inst2|reg_mem~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~879_q\);

-- Location: FF_X48_Y17_N26
\inst2|reg_mem~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~911_q\);

-- Location: FF_X48_Y18_N58
\inst2|reg_mem~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~815_q\);

-- Location: LABCELL_X48_Y17_N24
\inst2|reg_mem~2370\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2370_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~815_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~847_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~879_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~911_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~847_q\,
	datac => \inst2|ALT_INV_reg_mem~879_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~911_q\,
	datag => \inst2|ALT_INV_reg_mem~815_q\,
	combout => \inst2|reg_mem~2370_combout\);

-- Location: MLABCELL_X52_Y17_N36
\inst2|reg_mem~1007feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1007feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~1007feeder_combout\);

-- Location: FF_X52_Y17_N37
\inst2|reg_mem~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1007feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1007_q\);

-- Location: LABCELL_X51_Y17_N54
\inst2|reg_mem~1039feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1039feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~1039feeder_combout\);

-- Location: FF_X51_Y17_N56
\inst2|reg_mem~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1039feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1039_q\);

-- Location: LABCELL_X45_Y21_N9
\inst2|reg_mem~943feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~943feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~943feeder_combout\);

-- Location: FF_X45_Y21_N10
\inst2|reg_mem~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~943feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~943_q\);

-- Location: LABCELL_X51_Y17_N39
\inst2|reg_mem~1295\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1295_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2370_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~943_q\))) # (\inst2|reg_mem~2370_combout\ & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (((\inst2|reg_mem~975_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2370_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inst2|reg_mem~1007_q\))) # (\inst2|reg_mem~2370_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (((\inst2|reg_mem~1039_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001000110010001100101011101010111010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2370_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~1007_q\,
	datad => \inst2|ALT_INV_reg_mem~1039_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~975_q\,
	datag => \inst2|ALT_INV_reg_mem~943_q\,
	combout => \inst2|reg_mem~1295_combout\);

-- Location: FF_X50_Y17_N50
\inst2|reg_mem~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~271_q\);

-- Location: LABCELL_X50_Y18_N12
\inst2|reg_mem~207feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~207feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~207feeder_combout\);

-- Location: FF_X50_Y18_N14
\inst2|reg_mem~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~207feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~207_q\);

-- Location: FF_X50_Y17_N32
\inst2|reg_mem~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~239_q\);

-- Location: FF_X51_Y19_N8
\inst2|reg_mem~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~79_q\);

-- Location: MLABCELL_X52_Y19_N24
\inst2|reg_mem~111feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~111feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~111feeder_combout\);

-- Location: FF_X52_Y19_N26
\inst2|reg_mem~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~111feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~111_q\);

-- Location: LABCELL_X51_Y21_N45
\inst2|reg_mem~143feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~143feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~143feeder_combout\);

-- Location: FF_X51_Y21_N47
\inst2|reg_mem~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~143feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~143_q\);

-- Location: LABCELL_X51_Y21_N48
\inst2|reg_mem~47feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~47feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~47feeder_combout\);

-- Location: FF_X51_Y21_N50
\inst2|reg_mem~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~47feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~47_q\);

-- Location: LABCELL_X51_Y21_N15
\inst2|reg_mem~2358\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2358_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~47_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~79_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~111_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~143_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~79_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~111_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~143_q\,
	datag => \inst2|ALT_INV_reg_mem~47_q\,
	combout => \inst2|reg_mem~2358_combout\);

-- Location: FF_X50_Y17_N20
\inst2|reg_mem~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~175_q\);

-- Location: LABCELL_X50_Y17_N0
\inst2|reg_mem~1283\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1283_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2358_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2358_combout\ & ((\inst2|reg_mem~175_q\))) # (\inst2|reg_mem~2358_combout\ & (\inst2|reg_mem~207_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2358_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2358_combout\ & ((\inst2|reg_mem~239_q\))) # (\inst2|reg_mem~2358_combout\ & (\inst2|reg_mem~271_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~271_q\,
	datab => \inst2|ALT_INV_reg_mem~207_q\,
	datac => \inst2|ALT_INV_reg_mem~239_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2358_combout\,
	datag => \inst2|ALT_INV_reg_mem~175_q\,
	combout => \inst2|reg_mem~1283_combout\);

-- Location: LABCELL_X51_Y17_N12
\inst2|reg_mem~463feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~463feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~463feeder_combout\);

-- Location: FF_X51_Y17_N14
\inst2|reg_mem~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~463feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~463_q\);

-- Location: MLABCELL_X52_Y16_N15
\inst2|reg_mem~399feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~399feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~399feeder_combout\);

-- Location: FF_X52_Y16_N17
\inst2|reg_mem~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~399feeder_combout\,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~399_q\);

-- Location: FF_X53_Y16_N17
\inst2|reg_mem~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~367_q\);

-- Location: FF_X52_Y16_N32
\inst2|reg_mem~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~335_q\);

-- Location: LABCELL_X53_Y20_N12
\inst2|reg_mem~303feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~303feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~303feeder_combout\);

-- Location: FF_X53_Y20_N14
\inst2|reg_mem~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~303feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~303_q\);

-- Location: MLABCELL_X52_Y16_N36
\inst2|reg_mem~2362\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2362_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~303_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~335_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~367_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~399_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~399_q\,
	datac => \inst2|ALT_INV_reg_mem~367_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~335_q\,
	datag => \inst2|ALT_INV_reg_mem~303_q\,
	combout => \inst2|reg_mem~2362_combout\);

-- Location: FF_X51_Y16_N52
\inst2|reg_mem~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~495_q\);

-- Location: FF_X51_Y16_N8
\inst2|reg_mem~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~527_q\);

-- Location: LABCELL_X51_Y16_N21
\inst2|reg_mem~431feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~431feeder_combout\ = ( \inst43|output[9]~68_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[9]~68_combout\,
	combout => \inst2|reg_mem~431feeder_combout\);

-- Location: FF_X51_Y16_N23
\inst2|reg_mem~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~431feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~431_q\);

-- Location: LABCELL_X51_Y16_N6
\inst2|reg_mem~1287\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1287_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2362_combout\ & (((\inst2|reg_mem~431_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2362_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~463_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2362_combout\ & (\inst2|reg_mem~495_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2362_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~527_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~463_q\,
	datab => \inst2|ALT_INV_reg_mem~2362_combout\,
	datac => \inst2|ALT_INV_reg_mem~495_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~527_q\,
	datag => \inst2|ALT_INV_reg_mem~431_q\,
	combout => \inst2|reg_mem~1287_combout\);

-- Location: MLABCELL_X47_Y17_N36
\inst2|reg_mem~1299\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1299_combout\ = ( \inst2|reg_mem~1283_combout\ & ( \inst2|reg_mem~1287_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1291_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1295_combout\)))) ) ) ) # ( !\inst2|reg_mem~1283_combout\ & ( \inst2|reg_mem~1287_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(19))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1291_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1295_combout\))))) ) ) ) # ( \inst2|reg_mem~1283_combout\ & ( !\inst2|reg_mem~1287_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(19))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1291_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1295_combout\))))) ) ) ) # ( !\inst2|reg_mem~1283_combout\ & ( !\inst2|reg_mem~1287_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1291_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1295_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1291_combout\,
	datab => \inst2|ALT_INV_reg_mem~1295_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \inst2|ALT_INV_reg_mem~1283_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1287_combout\,
	combout => \inst2|reg_mem~1299_combout\);

-- Location: LABCELL_X46_Y23_N12
\inst2|reg_mem~721feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~721feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~721feeder_combout\);

-- Location: FF_X46_Y23_N14
\inst2|reg_mem~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~721feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~721_q\);

-- Location: LABCELL_X46_Y23_N42
\inst2|reg_mem~593feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~593feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~593feeder_combout\);

-- Location: FF_X46_Y23_N44
\inst2|reg_mem~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~593feeder_combout\,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~593_q\);

-- Location: LABCELL_X46_Y23_N36
\inst2|reg_mem~625feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~625feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~625feeder_combout\);

-- Location: FF_X46_Y23_N37
\inst2|reg_mem~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~625feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~625_q\);

-- Location: FF_X43_Y21_N20
\inst2|reg_mem~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~657_q\);

-- Location: LABCELL_X46_Y22_N24
\inst2|reg_mem~561feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~561feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~561feeder_combout\);

-- Location: FF_X46_Y22_N26
\inst2|reg_mem~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~561feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~561_q\);

-- Location: LABCELL_X43_Y21_N36
\inst2|reg_mem~2302\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2302_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~561_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~593_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~625_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~657_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~593_q\,
	datac => \inst2|ALT_INV_reg_mem~625_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~657_q\,
	datag => \inst2|ALT_INV_reg_mem~561_q\,
	combout => \inst2|reg_mem~2302_combout\);

-- Location: FF_X43_Y20_N47
\inst2|reg_mem~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~753_q\);

-- Location: FF_X43_Y21_N35
\inst2|reg_mem~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~785_q\);

-- Location: LABCELL_X43_Y20_N21
\inst2|reg_mem~689feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~689feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~689feeder_combout\);

-- Location: FF_X43_Y20_N23
\inst2|reg_mem~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~689feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~689_q\);

-- Location: LABCELL_X43_Y21_N24
\inst2|reg_mem~1223\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1223_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2302_combout\ & (((\inst2|reg_mem~689_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2302_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~721_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2302_combout\ & (\inst2|reg_mem~753_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2302_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~785_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~721_q\,
	datab => \inst2|ALT_INV_reg_mem~2302_combout\,
	datac => \inst2|ALT_INV_reg_mem~753_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~785_q\,
	datag => \inst2|ALT_INV_reg_mem~689_q\,
	combout => \inst2|reg_mem~1223_combout\);

-- Location: FF_X45_Y16_N56
\inst2|reg_mem~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~113_q\);

-- Location: FF_X46_Y21_N14
\inst2|reg_mem~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~145_q\);

-- Location: FF_X46_Y21_N26
\inst2|reg_mem~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~81_q\);

-- Location: LABCELL_X51_Y21_N24
\inst2|reg_mem~49feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~49feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~49feeder_combout\);

-- Location: FF_X51_Y21_N25
\inst2|reg_mem~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~49feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~49_q\);

-- Location: LABCELL_X46_Y21_N12
\inst2|reg_mem~2294\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2294_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~49_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~81_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~113_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~145_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010101110101011101010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~113_q\,
	datad => \inst2|ALT_INV_reg_mem~145_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~81_q\,
	datag => \inst2|ALT_INV_reg_mem~49_q\,
	combout => \inst2|reg_mem~2294_combout\);

-- Location: FF_X43_Y21_N17
\inst2|reg_mem~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~273_q\);

-- Location: FF_X42_Y21_N47
\inst2|reg_mem~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~241_q\);

-- Location: FF_X40_Y19_N29
\inst2|reg_mem~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~209_q\);

-- Location: FF_X42_Y21_N5
\inst2|reg_mem~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~177_q\);

-- Location: LABCELL_X43_Y21_N42
\inst2|reg_mem~1215\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1215_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2294_combout\ & (((\inst2|reg_mem~177_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2294_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~209_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2294_combout\ & (((\inst2|reg_mem~241_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2294_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~273_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001010010101010001101101010101010111110101010100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2294_combout\,
	datab => \inst2|ALT_INV_reg_mem~273_q\,
	datac => \inst2|ALT_INV_reg_mem~241_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~209_q\,
	datag => \inst2|ALT_INV_reg_mem~177_q\,
	combout => \inst2|reg_mem~1215_combout\);

-- Location: FF_X43_Y22_N20
\inst2|reg_mem~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~529_q\);

-- Location: FF_X43_Y22_N2
\inst2|reg_mem~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~337_q\);

-- Location: LABCELL_X43_Y23_N51
\inst2|reg_mem~369feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~369feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~369feeder_combout\);

-- Location: FF_X43_Y23_N53
\inst2|reg_mem~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~369feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~369_q\);

-- Location: FF_X43_Y22_N44
\inst2|reg_mem~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~401_q\);

-- Location: MLABCELL_X47_Y19_N51
\inst2|reg_mem~305feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~305feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~305feeder_combout\);

-- Location: FF_X47_Y19_N52
\inst2|reg_mem~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~305feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~305_q\);

-- Location: LABCELL_X43_Y22_N42
\inst2|reg_mem~2298\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2298_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~305_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~337_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~369_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~401_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~337_q\,
	datac => \inst2|ALT_INV_reg_mem~369_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~401_q\,
	datag => \inst2|ALT_INV_reg_mem~305_q\,
	combout => \inst2|reg_mem~2298_combout\);

-- Location: LABCELL_X42_Y24_N45
\inst2|reg_mem~497feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~497feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~497feeder_combout\);

-- Location: FF_X42_Y24_N47
\inst2|reg_mem~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~497feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~497_q\);

-- Location: LABCELL_X42_Y24_N12
\inst2|reg_mem~433feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~433feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~433feeder_combout\);

-- Location: FF_X42_Y24_N14
\inst2|reg_mem~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~433feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~433_q\);

-- Location: LABCELL_X43_Y22_N18
\inst2|reg_mem~1219\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1219_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2298_combout\ & (\inst2|reg_mem~433_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2298_combout\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~465_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2298_combout\ & (((\inst2|reg_mem~497_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2298_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~529_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001100001100110001110100110011001111110011001100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~529_q\,
	datab => \inst2|ALT_INV_reg_mem~2298_combout\,
	datac => \inst2|ALT_INV_reg_mem~497_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~465_q\,
	datag => \inst2|ALT_INV_reg_mem~433_q\,
	combout => \inst2|reg_mem~1219_combout\);

-- Location: LABCELL_X43_Y19_N18
\inst2|reg_mem~977feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~977feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~977feeder_combout\);

-- Location: FF_X43_Y19_N20
\inst2|reg_mem~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~977feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~977_q\);

-- Location: FF_X48_Y19_N32
\inst2|reg_mem~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~849_q\);

-- Location: LABCELL_X43_Y20_N48
\inst2|reg_mem~881feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~881feeder_combout\ = ( \inst43|output[11]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[11]~62_combout\,
	combout => \inst2|reg_mem~881feeder_combout\);

-- Location: FF_X43_Y20_N50
\inst2|reg_mem~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~881feeder_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~881_q\);

-- Location: FF_X48_Y19_N38
\inst2|reg_mem~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~913_q\);

-- Location: FF_X45_Y16_N29
\inst2|reg_mem~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~817_q\);

-- Location: LABCELL_X48_Y19_N36
\inst2|reg_mem~2306\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2306_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~817_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~849_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~881_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~913_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~849_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~881_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~913_q\,
	datag => \inst2|ALT_INV_reg_mem~817_q\,
	combout => \inst2|reg_mem~2306_combout\);

-- Location: FF_X43_Y17_N53
\inst2|reg_mem~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1009_q\);

-- Location: FF_X48_Y19_N50
\inst2|reg_mem~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1041_q\);

-- Location: FF_X42_Y18_N29
\inst2|reg_mem~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~945_q\);

-- Location: LABCELL_X48_Y19_N48
\inst2|reg_mem~1227\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1227_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2306_combout\ & (((\inst2|reg_mem~945_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2306_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~977_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2306_combout\ & (\inst2|reg_mem~1009_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2306_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~1041_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~977_q\,
	datab => \inst2|ALT_INV_reg_mem~2306_combout\,
	datac => \inst2|ALT_INV_reg_mem~1009_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1041_q\,
	datag => \inst2|ALT_INV_reg_mem~945_q\,
	combout => \inst2|reg_mem~1227_combout\);

-- Location: LABCELL_X43_Y21_N12
\inst2|reg_mem~1231\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1231_combout\ = ( \inst2|reg_mem~1219_combout\ & ( \inst2|reg_mem~1227_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1215_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (\inst2|reg_mem~1223_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inst2|reg_mem~1219_combout\ & ( \inst2|reg_mem~1227_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1215_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1223_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) ) # ( \inst2|reg_mem~1219_combout\ & ( !\inst2|reg_mem~1227_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\inst2|reg_mem~1215_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1223_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((!\inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) ) # ( 
-- !\inst2|reg_mem~1219_combout\ & ( !\inst2|reg_mem~1227_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1215_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1223_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1223_combout\,
	datab => \inst2|ALT_INV_reg_mem~1215_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \inst2|ALT_INV_reg_mem~1219_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1227_combout\,
	combout => \inst2|reg_mem~1231_combout\);

-- Location: LABCELL_X40_Y17_N24
\inst2|reg_mem~466feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~466feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~466feeder_combout\);

-- Location: FF_X40_Y17_N26
\inst2|reg_mem~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~466feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~466_q\);

-- Location: LABCELL_X40_Y18_N24
\inst2|reg_mem~530feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~530feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~530feeder_combout\);

-- Location: FF_X40_Y18_N26
\inst2|reg_mem~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~530feeder_combout\,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~530_q\);

-- Location: LABCELL_X40_Y18_N54
\inst2|reg_mem~498feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~498feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~498feeder_combout\);

-- Location: FF_X40_Y18_N56
\inst2|reg_mem~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~498feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~498_q\);

-- Location: FF_X40_Y16_N17
\inst2|reg_mem~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~402_q\);

-- Location: FF_X43_Y18_N44
\inst2|reg_mem~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~370_q\);

-- Location: FF_X40_Y16_N44
\inst2|reg_mem~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~338_q\);

-- Location: FF_X37_Y16_N26
\inst2|reg_mem~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~306_q\);

-- Location: LABCELL_X40_Y17_N33
\inst2|reg_mem~2250\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2250_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~306_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~338_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~370_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (\inst2|reg_mem~402_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~402_q\,
	datac => \inst2|ALT_INV_reg_mem~370_q\,
	datad => \inst2|ALT_INV_reg_mem~338_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datag => \inst2|ALT_INV_reg_mem~306_q\,
	combout => \inst2|reg_mem~2250_combout\);

-- Location: LABCELL_X40_Y18_N6
\inst2|reg_mem~434feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~434feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~434feeder_combout\);

-- Location: FF_X40_Y18_N8
\inst2|reg_mem~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~434feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~434_q\);

-- Location: LABCELL_X40_Y17_N42
\inst2|reg_mem~1168\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1168_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2250_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2250_combout\ & ((\inst2|reg_mem~434_q\))) # (\inst2|reg_mem~2250_combout\ & (\inst2|reg_mem~466_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2250_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2250_combout\ & ((\inst2|reg_mem~498_q\))) # (\inst2|reg_mem~2250_combout\ & (\inst2|reg_mem~530_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~466_q\,
	datab => \inst2|ALT_INV_reg_mem~530_q\,
	datac => \inst2|ALT_INV_reg_mem~498_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2250_combout\,
	datag => \inst2|ALT_INV_reg_mem~434_q\,
	combout => \inst2|reg_mem~1168_combout\);

-- Location: MLABCELL_X39_Y19_N24
\inst2|reg_mem~978feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~978feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~978feeder_combout\);

-- Location: FF_X39_Y19_N26
\inst2|reg_mem~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~978feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~978_q\);

-- Location: FF_X46_Y18_N26
\inst2|reg_mem~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1042_q\);

-- Location: LABCELL_X45_Y21_N51
\inst2|reg_mem~1010feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1010feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~1010feeder_combout\);

-- Location: FF_X45_Y21_N52
\inst2|reg_mem~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1010feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1010_q\);

-- Location: FF_X39_Y18_N26
\inst2|reg_mem~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~914_q\);

-- Location: FF_X39_Y18_N2
\inst2|reg_mem~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~882_q\);

-- Location: FF_X39_Y18_N50
\inst2|reg_mem~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~850_q\);

-- Location: MLABCELL_X39_Y21_N27
\inst2|reg_mem~818feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~818feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~818feeder_combout\);

-- Location: FF_X39_Y21_N29
\inst2|reg_mem~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~818feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~818_q\);

-- Location: MLABCELL_X39_Y18_N48
\inst2|reg_mem~2258\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2258_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~818_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~850_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~882_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~914_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~914_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~882_q\,
	datad => \inst2|ALT_INV_reg_mem~850_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~818_q\,
	combout => \inst2|reg_mem~2258_combout\);

-- Location: LABCELL_X40_Y14_N0
\inst2|reg_mem~946feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~946feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~946feeder_combout\);

-- Location: FF_X40_Y14_N1
\inst2|reg_mem~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~946feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~946_q\);

-- Location: MLABCELL_X39_Y19_N36
\inst2|reg_mem~1176\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1176_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2258_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2258_combout\ & ((\inst2|reg_mem~946_q\))) # (\inst2|reg_mem~2258_combout\ & (\inst2|reg_mem~978_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2258_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2258_combout\ & ((\inst2|reg_mem~1010_q\))) # (\inst2|reg_mem~2258_combout\ & (\inst2|reg_mem~1042_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~978_q\,
	datab => \inst2|ALT_INV_reg_mem~1042_q\,
	datac => \inst2|ALT_INV_reg_mem~1010_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2258_combout\,
	datag => \inst2|ALT_INV_reg_mem~946_q\,
	combout => \inst2|reg_mem~1176_combout\);

-- Location: LABCELL_X40_Y17_N48
\inst2|reg_mem~210feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~210feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~210feeder_combout\);

-- Location: FF_X40_Y17_N50
\inst2|reg_mem~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~210feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~210_q\);

-- Location: FF_X42_Y22_N46
\inst2|reg_mem~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~242_q\);

-- Location: FF_X46_Y18_N47
\inst2|reg_mem~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~274_q\);

-- Location: LABCELL_X46_Y22_N30
\inst2|reg_mem~82feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~82feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~82feeder_combout\);

-- Location: FF_X46_Y22_N32
\inst2|reg_mem~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~82feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~82_q\);

-- Location: MLABCELL_X39_Y21_N48
\inst2|reg_mem~114feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~114feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~114feeder_combout\);

-- Location: FF_X39_Y21_N50
\inst2|reg_mem~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~114feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~114_q\);

-- Location: FF_X46_Y18_N53
\inst2|reg_mem~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~146_q\);

-- Location: FF_X51_Y21_N5
\inst2|reg_mem~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~50_q\);

-- Location: LABCELL_X46_Y22_N0
\inst2|reg_mem~2246\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2246_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~50_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~82_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~114_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~146_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~82_q\,
	datac => \inst2|ALT_INV_reg_mem~114_q\,
	datad => \inst2|ALT_INV_reg_mem~146_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~50_q\,
	combout => \inst2|reg_mem~2246_combout\);

-- Location: FF_X42_Y22_N55
\inst2|reg_mem~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~178_q\);

-- Location: LABCELL_X40_Y17_N36
\inst2|reg_mem~1164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1164_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2246_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2246_combout\ & ((\inst2|reg_mem~178_q\))) # (\inst2|reg_mem~2246_combout\ & (\inst2|reg_mem~210_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2246_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2246_combout\ & (\inst2|reg_mem~242_q\)) # (\inst2|reg_mem~2246_combout\ & ((\inst2|reg_mem~274_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~210_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~242_q\,
	datad => \inst2|ALT_INV_reg_mem~274_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2246_combout\,
	datag => \inst2|ALT_INV_reg_mem~178_q\,
	combout => \inst2|reg_mem~1164_combout\);

-- Location: FF_X47_Y20_N29
\inst2|reg_mem~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~754_q\);

-- Location: FF_X47_Y20_N32
\inst2|reg_mem~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~786_q\);

-- Location: FF_X48_Y20_N56
\inst2|reg_mem~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~658_q\);

-- Location: LABCELL_X48_Y21_N39
\inst2|reg_mem~626feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~626feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~626feeder_combout\);

-- Location: FF_X48_Y21_N40
\inst2|reg_mem~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~626feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~626_q\);

-- Location: FF_X48_Y20_N2
\inst2|reg_mem~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[12]~59_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~594_q\);

-- Location: LABCELL_X42_Y23_N48
\inst2|reg_mem~562feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~562feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~562feeder_combout\);

-- Location: FF_X42_Y23_N50
\inst2|reg_mem~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~562feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~562_q\);

-- Location: LABCELL_X48_Y20_N0
\inst2|reg_mem~2254\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2254_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~562_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~594_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~626_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (\inst2|reg_mem~658_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~658_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~626_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~594_q\,
	datag => \inst2|ALT_INV_reg_mem~562_q\,
	combout => \inst2|reg_mem~2254_combout\);

-- Location: LABCELL_X40_Y20_N3
\inst2|reg_mem~690feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~690feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~690feeder_combout\);

-- Location: FF_X40_Y20_N5
\inst2|reg_mem~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~690feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~690_q\);

-- Location: LABCELL_X40_Y20_N54
\inst2|reg_mem~1172\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1172_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2254_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2254_combout\ & ((\inst2|reg_mem~690_q\))) # (\inst2|reg_mem~2254_combout\ & (\inst2|reg_mem~722_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2254_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2254_combout\ & (\inst2|reg_mem~754_q\)) # (\inst2|reg_mem~2254_combout\ & ((\inst2|reg_mem~786_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~722_q\,
	datac => \inst2|ALT_INV_reg_mem~754_q\,
	datad => \inst2|ALT_INV_reg_mem~786_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2254_combout\,
	datag => \inst2|ALT_INV_reg_mem~690_q\,
	combout => \inst2|reg_mem~1172_combout\);

-- Location: LABCELL_X40_Y17_N18
\inst2|reg_mem~1180\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1180_combout\ = ( \inst2|reg_mem~1164_combout\ & ( \inst2|reg_mem~1172_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1168_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1176_combout\)))) ) ) ) # ( !\inst2|reg_mem~1164_combout\ & ( \inst2|reg_mem~1172_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1168_combout\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((!\inst5|altsyncram_component|auto_generated|q_a\(24)) # (\inst2|reg_mem~1176_combout\)))) ) ) ) # ( \inst2|reg_mem~1164_combout\ & ( 
-- !\inst2|reg_mem~1172_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((!\inst5|altsyncram_component|auto_generated|q_a\(24))) # (\inst2|reg_mem~1168_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(24) & \inst2|reg_mem~1176_combout\)))) ) ) ) # ( !\inst2|reg_mem~1164_combout\ & ( !\inst2|reg_mem~1172_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1168_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1176_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst2|ALT_INV_reg_mem~1168_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \inst2|ALT_INV_reg_mem~1176_combout\,
	datae => \inst2|ALT_INV_reg_mem~1164_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1172_combout\,
	combout => \inst2|reg_mem~1180_combout\);

-- Location: LABCELL_X43_Y21_N3
\inst12|output[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[11]~4_combout\ = ( \inst2|reg_mem~1231_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(11)) ) ) # ( !\inst2|reg_mem~1231_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(11) & 
-- \inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1231_combout\,
	combout => \inst12|output[11]~4_combout\);

-- Location: FF_X46_Y21_N20
\inst2|reg_mem~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~272_q\);

-- Location: MLABCELL_X47_Y21_N57
\inst2|reg_mem~208feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~208feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~208feeder_combout\);

-- Location: FF_X47_Y21_N59
\inst2|reg_mem~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~208feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~208_q\);

-- Location: LABCELL_X42_Y21_N18
\inst2|reg_mem~240feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~240feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~240feeder_combout\);

-- Location: FF_X42_Y21_N20
\inst2|reg_mem~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~240feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~240_q\);

-- Location: FF_X46_Y21_N50
\inst2|reg_mem~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~144_q\);

-- Location: FF_X46_Y21_N56
\inst2|reg_mem~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~80_q\);

-- Location: FF_X40_Y21_N29
\inst2|reg_mem~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~112_q\);

-- Location: LABCELL_X51_Y21_N21
\inst2|reg_mem~48feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~48feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~48feeder_combout\);

-- Location: FF_X51_Y21_N22
\inst2|reg_mem~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~48feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~48_q\);

-- Location: LABCELL_X46_Y21_N54
\inst2|reg_mem~2310\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2310_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~48_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~80_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~112_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~144_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~144_q\,
	datab => \inst2|ALT_INV_reg_mem~80_q\,
	datac => \inst2|ALT_INV_reg_mem~112_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~48_q\,
	combout => \inst2|reg_mem~2310_combout\);

-- Location: LABCELL_X42_Y21_N0
\inst2|reg_mem~176feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~176feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~176feeder_combout\);

-- Location: FF_X42_Y21_N2
\inst2|reg_mem~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~176feeder_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~176_q\);

-- Location: MLABCELL_X47_Y21_N15
\inst2|reg_mem~1232\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1232_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2310_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2310_combout\ & ((\inst2|reg_mem~176_q\))) # (\inst2|reg_mem~2310_combout\ & (\inst2|reg_mem~208_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2310_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2310_combout\ & ((\inst2|reg_mem~240_q\))) # (\inst2|reg_mem~2310_combout\ & (\inst2|reg_mem~272_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~272_q\,
	datab => \inst2|ALT_INV_reg_mem~208_q\,
	datac => \inst2|ALT_INV_reg_mem~240_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2310_combout\,
	datag => \inst2|ALT_INV_reg_mem~176_q\,
	combout => \inst2|reg_mem~1232_combout\);

-- Location: FF_X45_Y19_N26
\inst2|reg_mem~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~976_q\);

-- Location: FF_X43_Y18_N20
\inst2|reg_mem~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1008_q\);

-- Location: LABCELL_X48_Y19_N24
\inst2|reg_mem~1040feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1040feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~1040feeder_combout\);

-- Location: FF_X48_Y19_N26
\inst2|reg_mem~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1040feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1040_q\);

-- Location: FF_X48_Y19_N56
\inst2|reg_mem~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~912_q\);

-- Location: LABCELL_X43_Y20_N51
\inst2|reg_mem~880feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~880feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~880feeder_combout\);

-- Location: FF_X43_Y20_N53
\inst2|reg_mem~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~880feeder_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~880_q\);

-- Location: FF_X48_Y19_N8
\inst2|reg_mem~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~848_q\);

-- Location: LABCELL_X45_Y16_N51
\inst2|reg_mem~816feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~816feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~816feeder_combout\);

-- Location: FF_X45_Y16_N53
\inst2|reg_mem~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~816feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~816_q\);

-- Location: LABCELL_X48_Y19_N6
\inst2|reg_mem~2322\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2322_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~816_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~848_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~880_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~912_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~912_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~880_q\,
	datad => \inst2|ALT_INV_reg_mem~848_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~816_q\,
	combout => \inst2|reg_mem~2322_combout\);

-- Location: FF_X43_Y17_N35
\inst2|reg_mem~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~944_q\);

-- Location: LABCELL_X45_Y19_N12
\inst2|reg_mem~1244\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1244_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2322_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2322_combout\ & ((\inst2|reg_mem~944_q\))) # (\inst2|reg_mem~2322_combout\ & (\inst2|reg_mem~976_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2322_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2322_combout\ & (\inst2|reg_mem~1008_q\)) # (\inst2|reg_mem~2322_combout\ & ((\inst2|reg_mem~1040_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~976_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~1008_q\,
	datad => \inst2|ALT_INV_reg_mem~1040_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2322_combout\,
	datag => \inst2|ALT_INV_reg_mem~944_q\,
	combout => \inst2|reg_mem~1244_combout\);

-- Location: LABCELL_X42_Y21_N24
\inst2|reg_mem~464feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~464feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~464feeder_combout\);

-- Location: FF_X42_Y21_N26
\inst2|reg_mem~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~464feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~464_q\);

-- Location: FF_X43_Y22_N32
\inst2|reg_mem~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~528_q\);

-- Location: LABCELL_X42_Y24_N48
\inst2|reg_mem~496feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~496feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~496feeder_combout\);

-- Location: FF_X42_Y24_N50
\inst2|reg_mem~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~496feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~496_q\);

-- Location: FF_X43_Y22_N56
\inst2|reg_mem~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~336_q\);

-- Location: FF_X43_Y22_N14
\inst2|reg_mem~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~400_q\);

-- Location: LABCELL_X43_Y23_N54
\inst2|reg_mem~368feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~368feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~368feeder_combout\);

-- Location: FF_X43_Y23_N55
\inst2|reg_mem~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~368feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~368_q\);

-- Location: MLABCELL_X47_Y22_N42
\inst2|reg_mem~304feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~304feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~304feeder_combout\);

-- Location: FF_X47_Y22_N43
\inst2|reg_mem~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~304feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~304_q\);

-- Location: LABCELL_X43_Y22_N54
\inst2|reg_mem~2314\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2314_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~304_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~336_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~368_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~400_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~336_q\,
	datab => \inst2|ALT_INV_reg_mem~400_q\,
	datac => \inst2|ALT_INV_reg_mem~368_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~304_q\,
	combout => \inst2|reg_mem~2314_combout\);

-- Location: MLABCELL_X47_Y21_N24
\inst2|reg_mem~432feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~432feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~432feeder_combout\);

-- Location: FF_X47_Y21_N26
\inst2|reg_mem~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~432feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~432_q\);

-- Location: LABCELL_X42_Y21_N54
\inst2|reg_mem~1236\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1236_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2314_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2314_combout\ & ((\inst2|reg_mem~432_q\))) # (\inst2|reg_mem~2314_combout\ & (\inst2|reg_mem~464_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2314_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2314_combout\ & ((\inst2|reg_mem~496_q\))) # (\inst2|reg_mem~2314_combout\ & (\inst2|reg_mem~528_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~464_q\,
	datab => \inst2|ALT_INV_reg_mem~528_q\,
	datac => \inst2|ALT_INV_reg_mem~496_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2314_combout\,
	datag => \inst2|ALT_INV_reg_mem~432_q\,
	combout => \inst2|reg_mem~1236_combout\);

-- Location: FF_X43_Y21_N11
\inst2|reg_mem~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~784_q\);

-- Location: LABCELL_X43_Y20_N27
\inst2|reg_mem~752feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~752feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~752feeder_combout\);

-- Location: FF_X43_Y20_N29
\inst2|reg_mem~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~752feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~752_q\);

-- Location: MLABCELL_X47_Y21_N36
\inst2|reg_mem~656feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~656feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~656feeder_combout\);

-- Location: FF_X47_Y21_N38
\inst2|reg_mem~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~656feeder_combout\,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~656_q\);

-- Location: LABCELL_X48_Y23_N42
\inst2|reg_mem~592feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~592feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~592feeder_combout\);

-- Location: FF_X48_Y23_N44
\inst2|reg_mem~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~592feeder_combout\,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~592_q\);

-- Location: LABCELL_X48_Y21_N36
\inst2|reg_mem~624feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~624feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~624feeder_combout\);

-- Location: FF_X48_Y21_N38
\inst2|reg_mem~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~624feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~624_q\);

-- Location: MLABCELL_X47_Y23_N12
\inst2|reg_mem~560feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~560feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~560feeder_combout\);

-- Location: FF_X47_Y23_N14
\inst2|reg_mem~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~560feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~560_q\);

-- Location: LABCELL_X48_Y23_N48
\inst2|reg_mem~2318\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2318_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~560_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~592_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~624_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~656_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~656_q\,
	datab => \inst2|ALT_INV_reg_mem~592_q\,
	datac => \inst2|ALT_INV_reg_mem~624_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~560_q\,
	combout => \inst2|reg_mem~2318_combout\);

-- Location: FF_X43_Y20_N17
\inst2|reg_mem~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[10]~65_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~688_q\);

-- Location: LABCELL_X48_Y23_N30
\inst2|reg_mem~1240\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1240_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2318_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2318_combout\ & ((\inst2|reg_mem~688_q\))) # (\inst2|reg_mem~2318_combout\ & (\inst2|reg_mem~720_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2318_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2318_combout\ & ((\inst2|reg_mem~752_q\))) # (\inst2|reg_mem~2318_combout\ & (\inst2|reg_mem~784_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~784_q\,
	datab => \inst2|ALT_INV_reg_mem~720_q\,
	datac => \inst2|ALT_INV_reg_mem~752_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2318_combout\,
	datag => \inst2|ALT_INV_reg_mem~688_q\,
	combout => \inst2|reg_mem~1240_combout\);

-- Location: LABCELL_X42_Y21_N12
\inst2|reg_mem~1248\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1248_combout\ = ( \inst2|reg_mem~1236_combout\ & ( \inst2|reg_mem~1240_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (((\inst5|altsyncram_component|auto_generated|q_a\(25))) # (\inst2|reg_mem~1232_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # (\inst2|reg_mem~1244_combout\)))) ) ) ) # ( !\inst2|reg_mem~1236_combout\ & ( \inst2|reg_mem~1240_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (((\inst5|altsyncram_component|auto_generated|q_a\(25))) # (\inst2|reg_mem~1232_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(25) & \inst2|reg_mem~1244_combout\)))) ) ) ) # ( \inst2|reg_mem~1236_combout\ & ( !\inst2|reg_mem~1240_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1232_combout\ & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(25)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # (\inst2|reg_mem~1244_combout\)))) ) ) ) # ( !\inst2|reg_mem~1236_combout\ & ( 
-- !\inst2|reg_mem~1240_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1232_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(25)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(25) & \inst2|reg_mem~1244_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst2|ALT_INV_reg_mem~1232_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \inst2|ALT_INV_reg_mem~1244_combout\,
	datae => \inst2|ALT_INV_reg_mem~1236_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1240_combout\,
	combout => \inst2|reg_mem~1248_combout\);

-- Location: MLABCELL_X47_Y17_N54
\inst12|output[9]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[9]~6_combout\ = ( \inst22|Mux0~0_combout\ & ( \inst2|reg_mem~1299_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(9) ) ) ) # ( !\inst22|Mux0~0_combout\ & ( \inst2|reg_mem~1299_combout\ ) ) # ( \inst22|Mux0~0_combout\ & ( 
-- !\inst2|reg_mem~1299_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1299_combout\,
	combout => \inst12|output[9]~6_combout\);

-- Location: FF_X40_Y21_N44
\inst2|reg_mem~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~206_q\);

-- Location: LABCELL_X36_Y21_N12
\inst2|reg_mem~238feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~238feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~238feeder_combout\);

-- Location: FF_X36_Y21_N14
\inst2|reg_mem~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~238feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~238_q\);

-- Location: MLABCELL_X39_Y17_N21
\inst2|reg_mem~270feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~270feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~270feeder_combout\);

-- Location: FF_X39_Y17_N23
\inst2|reg_mem~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~270feeder_combout\,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~270_q\);

-- Location: MLABCELL_X39_Y21_N39
\inst2|reg_mem~78feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~78feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~78feeder_combout\);

-- Location: FF_X39_Y21_N41
\inst2|reg_mem~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~78feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~78_q\);

-- Location: LABCELL_X37_Y17_N12
\inst2|reg_mem~142feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~142feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~142feeder_combout\);

-- Location: FF_X37_Y17_N14
\inst2|reg_mem~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~142feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~142_q\);

-- Location: FF_X40_Y21_N14
\inst2|reg_mem~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~110_q\);

-- Location: LABCELL_X37_Y21_N12
\inst2|reg_mem~46feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~46feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~46feeder_combout\);

-- Location: FF_X37_Y21_N13
\inst2|reg_mem~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~46feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~46_q\);

-- Location: LABCELL_X40_Y21_N33
\inst2|reg_mem~2374\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2374_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~46_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~78_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~110_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~142_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~78_q\,
	datab => \inst2|ALT_INV_reg_mem~142_q\,
	datac => \inst2|ALT_INV_reg_mem~110_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~46_q\,
	combout => \inst2|reg_mem~2374_combout\);

-- Location: FF_X42_Y21_N11
\inst2|reg_mem~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~174_q\);

-- Location: LABCELL_X40_Y21_N39
\inst2|reg_mem~1300\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1300_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2374_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2374_combout\ & ((\inst2|reg_mem~174_q\))) # (\inst2|reg_mem~2374_combout\ & (\inst2|reg_mem~206_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2374_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2374_combout\ & (\inst2|reg_mem~238_q\)) # (\inst2|reg_mem~2374_combout\ & ((\inst2|reg_mem~270_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~206_q\,
	datac => \inst2|ALT_INV_reg_mem~238_q\,
	datad => \inst2|ALT_INV_reg_mem~270_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2374_combout\,
	datag => \inst2|ALT_INV_reg_mem~174_q\,
	combout => \inst2|reg_mem~1300_combout\);

-- Location: FF_X46_Y22_N44
\inst2|reg_mem~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~718_q\);

-- Location: FF_X42_Y19_N23
\inst2|reg_mem~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~750_q\);

-- Location: FF_X45_Y20_N29
\inst2|reg_mem~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~782_q\);

-- Location: FF_X48_Y21_N26
\inst2|reg_mem~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~590_q\);

-- Location: FF_X48_Y21_N14
\inst2|reg_mem~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~654_q\);

-- Location: FF_X48_Y21_N22
\inst2|reg_mem~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~622_q\);

-- Location: LABCELL_X45_Y23_N9
\inst2|reg_mem~558feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~558feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~558feeder_combout\);

-- Location: FF_X45_Y23_N11
\inst2|reg_mem~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~558feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~558_q\);

-- Location: LABCELL_X48_Y21_N24
\inst2|reg_mem~2382\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2382_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~558_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~590_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~622_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~654_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~590_q\,
	datab => \inst2|ALT_INV_reg_mem~654_q\,
	datac => \inst2|ALT_INV_reg_mem~622_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~558_q\,
	combout => \inst2|reg_mem~2382_combout\);

-- Location: FF_X42_Y19_N50
\inst2|reg_mem~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~686_q\);

-- Location: LABCELL_X46_Y22_N48
\inst2|reg_mem~1308\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1308_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2382_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2382_combout\ & ((\inst2|reg_mem~686_q\))) # (\inst2|reg_mem~2382_combout\ & (\inst2|reg_mem~718_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2382_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2382_combout\ & (\inst2|reg_mem~750_q\)) # (\inst2|reg_mem~2382_combout\ & ((\inst2|reg_mem~782_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~718_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~750_q\,
	datad => \inst2|ALT_INV_reg_mem~782_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2382_combout\,
	datag => \inst2|ALT_INV_reg_mem~686_q\,
	combout => \inst2|reg_mem~1308_combout\);

-- Location: FF_X42_Y22_N50
\inst2|reg_mem~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~462_q\);

-- Location: FF_X43_Y22_N26
\inst2|reg_mem~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~526_q\);

-- Location: LABCELL_X42_Y24_N27
\inst2|reg_mem~494feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~494feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~494feeder_combout\);

-- Location: FF_X42_Y24_N29
\inst2|reg_mem~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~494feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~494_q\);

-- Location: FF_X43_Y22_N50
\inst2|reg_mem~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~398_q\);

-- Location: LABCELL_X43_Y23_N36
\inst2|reg_mem~366feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~366feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~366feeder_combout\);

-- Location: FF_X43_Y23_N38
\inst2|reg_mem~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~366feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~366_q\);

-- Location: MLABCELL_X39_Y15_N3
\inst2|reg_mem~302feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~302feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~302feeder_combout\);

-- Location: FF_X39_Y15_N4
\inst2|reg_mem~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~302feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~302_q\);

-- Location: LABCELL_X43_Y22_N36
\inst2|reg_mem~2378\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2378_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~302_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~334_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~366_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~398_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~398_q\,
	datab => \inst2|ALT_INV_reg_mem~334_q\,
	datac => \inst2|ALT_INV_reg_mem~366_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~302_q\,
	combout => \inst2|reg_mem~2378_combout\);

-- Location: LABCELL_X42_Y24_N18
\inst2|reg_mem~430feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~430feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~430feeder_combout\);

-- Location: FF_X42_Y24_N20
\inst2|reg_mem~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~430feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~430_q\);

-- Location: LABCELL_X42_Y22_N48
\inst2|reg_mem~1304\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1304_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2378_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2378_combout\ & ((\inst2|reg_mem~430_q\))) # (\inst2|reg_mem~2378_combout\ & (\inst2|reg_mem~462_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2378_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2378_combout\ & ((\inst2|reg_mem~494_q\))) # (\inst2|reg_mem~2378_combout\ & (\inst2|reg_mem~526_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~462_q\,
	datab => \inst2|ALT_INV_reg_mem~526_q\,
	datac => \inst2|ALT_INV_reg_mem~494_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2378_combout\,
	datag => \inst2|ALT_INV_reg_mem~430_q\,
	combout => \inst2|reg_mem~1304_combout\);

-- Location: MLABCELL_X39_Y19_N54
\inst2|reg_mem~974feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~974feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~974feeder_combout\);

-- Location: FF_X39_Y19_N56
\inst2|reg_mem~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~974feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~974_q\);

-- Location: LABCELL_X48_Y19_N27
\inst2|reg_mem~1038feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1038feeder_combout\ = ( \inst43|output[8]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[8]~71_combout\,
	combout => \inst2|reg_mem~1038feeder_combout\);

-- Location: FF_X48_Y19_N29
\inst2|reg_mem~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1038feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1038_q\);

-- Location: FF_X43_Y17_N41
\inst2|reg_mem~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1006_q\);

-- Location: FF_X48_Y19_N2
\inst2|reg_mem~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~846_q\);

-- Location: FF_X42_Y19_N26
\inst2|reg_mem~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~878_q\);

-- Location: FF_X48_Y19_N14
\inst2|reg_mem~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~910_q\);

-- Location: FF_X45_Y16_N35
\inst2|reg_mem~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~814_q\);

-- Location: LABCELL_X48_Y19_N0
\inst2|reg_mem~2386\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2386_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~814_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~846_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~878_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~910_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~846_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~878_q\,
	datad => \inst2|ALT_INV_reg_mem~910_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~814_q\,
	combout => \inst2|reg_mem~2386_combout\);

-- Location: FF_X43_Y17_N23
\inst2|reg_mem~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~942_q\);

-- Location: MLABCELL_X39_Y19_N6
\inst2|reg_mem~1312\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1312_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2386_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2386_combout\ & ((\inst2|reg_mem~942_q\))) # (\inst2|reg_mem~2386_combout\ & (\inst2|reg_mem~974_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2386_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2386_combout\ & ((\inst2|reg_mem~1006_q\))) # (\inst2|reg_mem~2386_combout\ & (\inst2|reg_mem~1038_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~974_q\,
	datab => \inst2|ALT_INV_reg_mem~1038_q\,
	datac => \inst2|ALT_INV_reg_mem~1006_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2386_combout\,
	datag => \inst2|ALT_INV_reg_mem~942_q\,
	combout => \inst2|reg_mem~1312_combout\);

-- Location: LABCELL_X43_Y20_N3
\inst2|reg_mem~1316\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1316_combout\ = ( \inst2|reg_mem~1304_combout\ & ( \inst2|reg_mem~1312_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1300_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\inst2|reg_mem~1308_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\inst2|reg_mem~1304_combout\ & ( \inst2|reg_mem~1312_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1300_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~1308_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( 
-- \inst2|reg_mem~1304_combout\ & ( !\inst2|reg_mem~1312_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~1300_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1308_combout\)))) ) ) ) # ( !\inst2|reg_mem~1304_combout\ & ( !\inst2|reg_mem~1312_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1300_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1308_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \inst2|ALT_INV_reg_mem~1300_combout\,
	datad => \inst2|ALT_INV_reg_mem~1308_combout\,
	datae => \inst2|ALT_INV_reg_mem~1304_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1312_combout\,
	combout => \inst2|reg_mem~1316_combout\);

-- Location: LABCELL_X36_Y18_N18
\inst2|reg_mem~717feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~717feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~717feeder_combout\);

-- Location: FF_X36_Y18_N20
\inst2|reg_mem~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~717feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~717_q\);

-- Location: FF_X42_Y18_N20
\inst2|reg_mem~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~749_q\);

-- Location: LABCELL_X35_Y18_N18
\inst2|reg_mem~653feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~653feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~653feeder_combout\);

-- Location: FF_X35_Y18_N20
\inst2|reg_mem~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~653feeder_combout\,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~653_q\);

-- Location: LABCELL_X35_Y18_N48
\inst2|reg_mem~589feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~589feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~589feeder_combout\);

-- Location: FF_X35_Y18_N50
\inst2|reg_mem~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~589feeder_combout\,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~589_q\);

-- Location: LABCELL_X42_Y23_N54
\inst2|reg_mem~621feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~621feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~621feeder_combout\);

-- Location: FF_X42_Y23_N56
\inst2|reg_mem~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~621feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~621_q\);

-- Location: LABCELL_X35_Y19_N42
\inst2|reg_mem~557feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~557feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~557feeder_combout\);

-- Location: FF_X35_Y19_N44
\inst2|reg_mem~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~557feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~557_q\);

-- Location: LABCELL_X35_Y18_N30
\inst2|reg_mem~2414\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2414_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~557_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~589_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~621_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~653_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~653_q\,
	datab => \inst2|ALT_INV_reg_mem~589_q\,
	datac => \inst2|ALT_INV_reg_mem~621_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~557_q\,
	combout => \inst2|reg_mem~2414_combout\);

-- Location: MLABCELL_X47_Y14_N6
\inst2|reg_mem~685feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~685feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~685feeder_combout\);

-- Location: FF_X47_Y14_N8
\inst2|reg_mem~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~685feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~685_q\);

-- Location: LABCELL_X36_Y18_N42
\inst2|reg_mem~1342\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1342_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2414_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2414_combout\ & ((\inst2|reg_mem~685_q\))) # (\inst2|reg_mem~2414_combout\ & (\inst2|reg_mem~717_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2414_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2414_combout\ & ((\inst2|reg_mem~749_q\))) # (\inst2|reg_mem~2414_combout\ & (\inst2|reg_mem~781_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~717_q\,
	datab => \inst2|ALT_INV_reg_mem~781_q\,
	datac => \inst2|ALT_INV_reg_mem~749_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2414_combout\,
	datag => \inst2|ALT_INV_reg_mem~685_q\,
	combout => \inst2|reg_mem~1342_combout\);

-- Location: MLABCELL_X39_Y19_N27
\inst2|reg_mem~973feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~973feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~973feeder_combout\);

-- Location: FF_X39_Y19_N29
\inst2|reg_mem~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~973feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~973_q\);

-- Location: LABCELL_X45_Y21_N0
\inst2|reg_mem~1037feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1037feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~1037feeder_combout\);

-- Location: FF_X45_Y21_N2
\inst2|reg_mem~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1037feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1037_q\);

-- Location: LABCELL_X45_Y21_N39
\inst2|reg_mem~1005feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1005feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~1005feeder_combout\);

-- Location: FF_X45_Y21_N41
\inst2|reg_mem~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1005feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1005_q\);

-- Location: FF_X39_Y18_N38
\inst2|reg_mem~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~909_q\);

-- Location: FF_X39_Y18_N5
\inst2|reg_mem~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~877_q\);

-- Location: FF_X39_Y18_N56
\inst2|reg_mem~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~845_q\);

-- Location: FF_X39_Y21_N11
\inst2|reg_mem~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~813_q\);

-- Location: MLABCELL_X39_Y18_N54
\inst2|reg_mem~2418\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2418_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~813_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~845_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~877_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~909_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~909_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~877_q\,
	datad => \inst2|ALT_INV_reg_mem~845_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~813_q\,
	combout => \inst2|reg_mem~2418_combout\);

-- Location: LABCELL_X45_Y21_N6
\inst2|reg_mem~941feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~941feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~941feeder_combout\);

-- Location: FF_X45_Y21_N8
\inst2|reg_mem~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~941feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~941_q\);

-- Location: MLABCELL_X39_Y19_N48
\inst2|reg_mem~1346\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1346_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2418_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2418_combout\ & ((\inst2|reg_mem~941_q\))) # (\inst2|reg_mem~2418_combout\ & (\inst2|reg_mem~973_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2418_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2418_combout\ & ((\inst2|reg_mem~1005_q\))) # (\inst2|reg_mem~2418_combout\ & (\inst2|reg_mem~1037_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~973_q\,
	datab => \inst2|ALT_INV_reg_mem~1037_q\,
	datac => \inst2|ALT_INV_reg_mem~1005_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2418_combout\,
	datag => \inst2|ALT_INV_reg_mem~941_q\,
	combout => \inst2|reg_mem~1346_combout\);

-- Location: FF_X45_Y22_N20
\inst2|reg_mem~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~269_q\);

-- Location: LABCELL_X45_Y22_N54
\inst2|reg_mem~205feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~205feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~205feeder_combout\);

-- Location: FF_X45_Y22_N56
\inst2|reg_mem~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~205feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~205_q\);

-- Location: LABCELL_X42_Y22_N9
\inst2|reg_mem~237feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~237feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~237feeder_combout\);

-- Location: FF_X42_Y22_N11
\inst2|reg_mem~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~237feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~237_q\);

-- Location: LABCELL_X46_Y22_N21
\inst2|reg_mem~77feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~77feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~77feeder_combout\);

-- Location: FF_X46_Y22_N23
\inst2|reg_mem~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~77feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~77_q\);

-- Location: FF_X45_Y22_N14
\inst2|reg_mem~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~141_q\);

-- Location: FF_X40_Y21_N41
\inst2|reg_mem~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~109_q\);

-- Location: LABCELL_X51_Y21_N6
\inst2|reg_mem~45feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~45feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~45feeder_combout\);

-- Location: FF_X51_Y21_N8
\inst2|reg_mem~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~45feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~45_q\);

-- Location: LABCELL_X46_Y22_N54
\inst2|reg_mem~2406\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2406_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~45_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~77_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~109_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~141_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~77_q\,
	datab => \inst2|ALT_INV_reg_mem~141_q\,
	datac => \inst2|ALT_INV_reg_mem~109_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~45_q\,
	combout => \inst2|reg_mem~2406_combout\);

-- Location: LABCELL_X42_Y22_N3
\inst2|reg_mem~173feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~173feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~173feeder_combout\);

-- Location: FF_X42_Y22_N5
\inst2|reg_mem~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~173feeder_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~173_q\);

-- Location: LABCELL_X45_Y22_N0
\inst2|reg_mem~1334\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1334_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2406_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2406_combout\ & ((\inst2|reg_mem~173_q\))) # (\inst2|reg_mem~2406_combout\ & (\inst2|reg_mem~205_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2406_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2406_combout\ & ((\inst2|reg_mem~237_q\))) # (\inst2|reg_mem~2406_combout\ & (\inst2|reg_mem~269_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~269_q\,
	datab => \inst2|ALT_INV_reg_mem~205_q\,
	datac => \inst2|ALT_INV_reg_mem~237_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2406_combout\,
	datag => \inst2|ALT_INV_reg_mem~173_q\,
	combout => \inst2|reg_mem~1334_combout\);

-- Location: LABCELL_X36_Y18_N48
\inst2|reg_mem~461feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~461feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~461feeder_combout\);

-- Location: FF_X36_Y18_N50
\inst2|reg_mem~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~461feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~461_q\);

-- Location: FF_X45_Y18_N23
\inst2|reg_mem~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~525_q\);

-- Location: MLABCELL_X39_Y22_N18
\inst2|reg_mem~493feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~493feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~493feeder_combout\);

-- Location: FF_X39_Y22_N20
\inst2|reg_mem~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~493feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~493_q\);

-- Location: LABCELL_X36_Y18_N54
\inst2|reg_mem~333feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~333feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~333feeder_combout\);

-- Location: FF_X36_Y18_N56
\inst2|reg_mem~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~333feeder_combout\,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~333_q\);

-- Location: FF_X45_Y18_N47
\inst2|reg_mem~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~397_q\);

-- Location: MLABCELL_X47_Y19_N57
\inst2|reg_mem~365feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~365feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~365feeder_combout\);

-- Location: FF_X47_Y19_N59
\inst2|reg_mem~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~365feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~365_q\);

-- Location: FF_X37_Y16_N20
\inst2|reg_mem~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~301_q\);

-- Location: LABCELL_X36_Y18_N6
\inst2|reg_mem~2410\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2410_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~301_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~333_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~365_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~397_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~333_q\,
	datab => \inst2|ALT_INV_reg_mem~397_q\,
	datac => \inst2|ALT_INV_reg_mem~365_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~301_q\,
	combout => \inst2|reg_mem~2410_combout\);

-- Location: MLABCELL_X39_Y22_N48
\inst2|reg_mem~429feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~429feeder_combout\ = ( \inst43|output[7]~74_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[7]~74_combout\,
	combout => \inst2|reg_mem~429feeder_combout\);

-- Location: FF_X39_Y22_N50
\inst2|reg_mem~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~429feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~429_q\);

-- Location: LABCELL_X36_Y18_N12
\inst2|reg_mem~1338\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1338_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2410_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2410_combout\ & ((\inst2|reg_mem~429_q\))) # (\inst2|reg_mem~2410_combout\ & (\inst2|reg_mem~461_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2410_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2410_combout\ & ((\inst2|reg_mem~493_q\))) # (\inst2|reg_mem~2410_combout\ & (\inst2|reg_mem~525_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~461_q\,
	datab => \inst2|ALT_INV_reg_mem~525_q\,
	datac => \inst2|ALT_INV_reg_mem~493_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2410_combout\,
	datag => \inst2|ALT_INV_reg_mem~429_q\,
	combout => \inst2|reg_mem~1338_combout\);

-- Location: LABCELL_X40_Y18_N21
\inst2|reg_mem~1350\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1350_combout\ = ( \inst2|reg_mem~1334_combout\ & ( \inst2|reg_mem~1338_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1342_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1346_combout\)))) ) ) ) # ( !\inst2|reg_mem~1334_combout\ & ( \inst2|reg_mem~1338_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1342_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1346_combout\)))) ) ) ) # ( 
-- \inst2|reg_mem~1334_combout\ & ( !\inst2|reg_mem~1338_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1342_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1346_combout\)))) ) ) ) # ( !\inst2|reg_mem~1334_combout\ & ( !\inst2|reg_mem~1338_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1342_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1346_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \inst2|ALT_INV_reg_mem~1342_combout\,
	datad => \inst2|ALT_INV_reg_mem~1346_combout\,
	datae => \inst2|ALT_INV_reg_mem~1334_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1338_combout\,
	combout => \inst2|reg_mem~1350_combout\);

-- Location: LABCELL_X45_Y17_N3
\inst12|output[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[6]~9_combout\ = ( \inst2|reg_mem~1401_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(6)) ) ) # ( !\inst2|reg_mem~1401_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(6) & 
-- \inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1401_combout\,
	combout => \inst12|output[6]~9_combout\);

-- Location: MLABCELL_X39_Y20_N48
\inst2|reg_mem~971feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~971feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~971feeder_combout\);

-- Location: FF_X39_Y20_N50
\inst2|reg_mem~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~971feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~971_q\);

-- Location: FF_X47_Y18_N53
\inst2|reg_mem~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1035_q\);

-- Location: MLABCELL_X34_Y18_N24
\inst2|reg_mem~1003feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1003feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~1003feeder_combout\);

-- Location: FF_X34_Y18_N26
\inst2|reg_mem~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1003feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1003_q\);

-- Location: FF_X47_Y18_N8
\inst2|reg_mem~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~907_q\);

-- Location: MLABCELL_X39_Y20_N30
\inst2|reg_mem~843feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~843feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~843feeder_combout\);

-- Location: FF_X39_Y20_N32
\inst2|reg_mem~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~843feeder_combout\,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~843_q\);

-- Location: LABCELL_X42_Y20_N3
\inst2|reg_mem~875feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~875feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~875feeder_combout\);

-- Location: FF_X42_Y20_N5
\inst2|reg_mem~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~875feeder_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~875_q\);

-- Location: MLABCELL_X39_Y21_N18
\inst2|reg_mem~811feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~811feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~811feeder_combout\);

-- Location: FF_X39_Y21_N20
\inst2|reg_mem~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~811feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~811_q\);

-- Location: MLABCELL_X39_Y20_N12
\inst2|reg_mem~2482\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2482_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~811_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~843_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~875_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~907_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~907_q\,
	datab => \inst2|ALT_INV_reg_mem~843_q\,
	datac => \inst2|ALT_INV_reg_mem~875_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~811_q\,
	combout => \inst2|reg_mem~2482_combout\);

-- Location: LABCELL_X40_Y14_N54
\inst2|reg_mem~939feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~939feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~939feeder_combout\);

-- Location: FF_X40_Y14_N56
\inst2|reg_mem~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~939feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~939_q\);

-- Location: MLABCELL_X39_Y20_N24
\inst2|reg_mem~1414\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1414_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst2|reg_mem~2482_combout\ & (((\inst2|reg_mem~939_q\ & \inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst2|reg_mem~2482_combout\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~971_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst2|reg_mem~2482_combout\ & (((\inst2|reg_mem~1003_q\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst2|reg_mem~2482_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~1035_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~971_q\,
	datab => \inst2|ALT_INV_reg_mem~1035_q\,
	datac => \inst2|ALT_INV_reg_mem~1003_q\,
	datad => \inst2|ALT_INV_reg_mem~2482_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~939_q\,
	combout => \inst2|reg_mem~1414_combout\);

-- Location: LABCELL_X40_Y20_N30
\inst2|reg_mem~715feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~715feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~715feeder_combout\);

-- Location: FF_X40_Y20_N32
\inst2|reg_mem~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~715feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~715_q\);

-- Location: LABCELL_X42_Y20_N18
\inst2|reg_mem~747feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~747feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~747feeder_combout\);

-- Location: FF_X42_Y20_N20
\inst2|reg_mem~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~747feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~747_q\);

-- Location: FF_X40_Y20_N14
\inst2|reg_mem~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~587_q\);

-- Location: FF_X50_Y20_N4
\inst2|reg_mem~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~619_q\);

-- Location: FF_X48_Y20_N20
\inst2|reg_mem~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~651_q\);

-- Location: LABCELL_X46_Y22_N27
\inst2|reg_mem~555feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~555feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~555feeder_combout\);

-- Location: FF_X46_Y22_N29
\inst2|reg_mem~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~555feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~555_q\);

-- Location: LABCELL_X40_Y20_N12
\inst2|reg_mem~2478\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2478_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~555_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~587_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~619_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~651_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~587_q\,
	datac => \inst2|ALT_INV_reg_mem~619_q\,
	datad => \inst2|ALT_INV_reg_mem~651_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~555_q\,
	combout => \inst2|reg_mem~2478_combout\);

-- Location: LABCELL_X40_Y20_N0
\inst2|reg_mem~683feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~683feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~683feeder_combout\);

-- Location: FF_X40_Y20_N2
\inst2|reg_mem~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~683feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~683_q\);

-- Location: LABCELL_X40_Y20_N36
\inst2|reg_mem~1410\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1410_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2478_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2478_combout\ & ((\inst2|reg_mem~683_q\))) # (\inst2|reg_mem~2478_combout\ & (\inst2|reg_mem~715_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2478_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2478_combout\ & ((\inst2|reg_mem~747_q\))) # (\inst2|reg_mem~2478_combout\ & (\inst2|reg_mem~779_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~779_q\,
	datab => \inst2|ALT_INV_reg_mem~715_q\,
	datac => \inst2|ALT_INV_reg_mem~747_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2478_combout\,
	datag => \inst2|ALT_INV_reg_mem~683_q\,
	combout => \inst2|reg_mem~1410_combout\);

-- Location: LABCELL_X37_Y18_N24
\inst2|reg_mem~203feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~203feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~203feeder_combout\);

-- Location: FF_X37_Y18_N26
\inst2|reg_mem~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~203feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~203_q\);

-- Location: FF_X42_Y22_N8
\inst2|reg_mem~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~235_q\);

-- Location: FF_X47_Y18_N32
\inst2|reg_mem~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~267_q\);

-- Location: LABCELL_X37_Y18_N18
\inst2|reg_mem~139feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~139feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~139feeder_combout\);

-- Location: FF_X37_Y18_N20
\inst2|reg_mem~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~139feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~139_q\);

-- Location: LABCELL_X37_Y18_N30
\inst2|reg_mem~75feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~75feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~75feeder_combout\);

-- Location: FF_X37_Y18_N32
\inst2|reg_mem~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~75feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~75_q\);

-- Location: LABCELL_X36_Y21_N48
\inst2|reg_mem~107feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~107feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~107feeder_combout\);

-- Location: FF_X36_Y21_N50
\inst2|reg_mem~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~107feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~107_q\);

-- Location: FF_X42_Y20_N35
\inst2|reg_mem~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~43_q\);

-- Location: LABCELL_X37_Y18_N42
\inst2|reg_mem~2470\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2470_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~43_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~75_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~107_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~139_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~139_q\,
	datab => \inst2|ALT_INV_reg_mem~75_q\,
	datac => \inst2|ALT_INV_reg_mem~107_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~43_q\,
	combout => \inst2|reg_mem~2470_combout\);

-- Location: FF_X42_Y22_N25
\inst2|reg_mem~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~171_q\);

-- Location: LABCELL_X37_Y18_N0
\inst2|reg_mem~1402\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1402_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2470_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2470_combout\ & ((\inst2|reg_mem~171_q\))) # (\inst2|reg_mem~2470_combout\ & (\inst2|reg_mem~203_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2470_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2470_combout\ & (\inst2|reg_mem~235_q\)) # (\inst2|reg_mem~2470_combout\ & ((\inst2|reg_mem~267_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~203_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~235_q\,
	datad => \inst2|ALT_INV_reg_mem~267_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2470_combout\,
	datag => \inst2|ALT_INV_reg_mem~171_q\,
	combout => \inst2|reg_mem~1402_combout\);

-- Location: MLABCELL_X47_Y22_N51
\inst2|reg_mem~523feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~523feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~523feeder_combout\);

-- Location: FF_X47_Y22_N53
\inst2|reg_mem~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~523feeder_combout\,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~523_q\);

-- Location: LABCELL_X45_Y23_N27
\inst2|reg_mem~491feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~491feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~491feeder_combout\);

-- Location: FF_X45_Y23_N29
\inst2|reg_mem~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~491feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~491_q\);

-- Location: FF_X40_Y22_N8
\inst2|reg_mem~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~459_q\);

-- Location: FF_X40_Y22_N26
\inst2|reg_mem~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~395_q\);

-- Location: FF_X40_Y22_N56
\inst2|reg_mem~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~331_q\);

-- Location: FF_X47_Y19_N29
\inst2|reg_mem~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~363_q\);

-- Location: MLABCELL_X39_Y15_N12
\inst2|reg_mem~299feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~299feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~299feeder_combout\);

-- Location: FF_X39_Y15_N13
\inst2|reg_mem~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~299feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~299_q\);

-- Location: LABCELL_X40_Y22_N54
\inst2|reg_mem~2474\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2474_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~299_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~331_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~363_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~395_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~395_q\,
	datab => \inst2|ALT_INV_reg_mem~331_q\,
	datac => \inst2|ALT_INV_reg_mem~363_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~299_q\,
	combout => \inst2|reg_mem~2474_combout\);

-- Location: LABCELL_X42_Y24_N33
\inst2|reg_mem~427feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~427feeder_combout\ = ( \inst43|output[5]~80_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[5]~80_combout\,
	combout => \inst2|reg_mem~427feeder_combout\);

-- Location: FF_X42_Y24_N35
\inst2|reg_mem~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~427feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~427_q\);

-- Location: LABCELL_X40_Y22_N36
\inst2|reg_mem~1406\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1406_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2474_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2474_combout\ & (\inst2|reg_mem~427_q\)) # (\inst2|reg_mem~2474_combout\ & ((\inst2|reg_mem~459_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2474_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2474_combout\ & ((\inst2|reg_mem~491_q\))) # (\inst2|reg_mem~2474_combout\ & (\inst2|reg_mem~523_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~523_q\,
	datac => \inst2|ALT_INV_reg_mem~491_q\,
	datad => \inst2|ALT_INV_reg_mem~459_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2474_combout\,
	datag => \inst2|ALT_INV_reg_mem~427_q\,
	combout => \inst2|reg_mem~1406_combout\);

-- Location: LABCELL_X40_Y20_N9
\inst2|reg_mem~1418\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1418_combout\ = ( \inst2|reg_mem~1402_combout\ & ( \inst2|reg_mem~1406_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1410_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1414_combout\))) ) ) ) # ( !\inst2|reg_mem~1402_combout\ & ( \inst2|reg_mem~1406_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1410_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1414_combout\)))) ) ) ) # ( 
-- \inst2|reg_mem~1402_combout\ & ( !\inst2|reg_mem~1406_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1410_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1414_combout\))) ) ) ) # ( !\inst2|reg_mem~1402_combout\ & ( !\inst2|reg_mem~1406_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1410_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1414_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \inst2|ALT_INV_reg_mem~1414_combout\,
	datad => \inst2|ALT_INV_reg_mem~1410_combout\,
	datae => \inst2|ALT_INV_reg_mem~1402_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1406_combout\,
	combout => \inst2|reg_mem~1418_combout\);

-- Location: FF_X52_Y20_N56
\inst2|reg_mem~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~714_q\);

-- Location: FF_X51_Y20_N8
\inst2|reg_mem~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~778_q\);

-- Location: FF_X52_Y20_N47
\inst2|reg_mem~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~746_q\);

-- Location: FF_X50_Y20_N26
\inst2|reg_mem~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~650_q\);

-- Location: LABCELL_X50_Y20_N0
\inst2|reg_mem~618feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~618feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~618feeder_combout\);

-- Location: FF_X50_Y20_N2
\inst2|reg_mem~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~618feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~618_q\);

-- Location: FF_X50_Y20_N44
\inst2|reg_mem~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~586_q\);

-- Location: LABCELL_X50_Y21_N42
\inst2|reg_mem~554feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~554feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~554feeder_combout\);

-- Location: FF_X50_Y21_N43
\inst2|reg_mem~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~554feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~554_q\);

-- Location: LABCELL_X50_Y20_N42
\inst2|reg_mem~2510\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2510_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~554_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~586_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~618_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~650_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~650_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~618_q\,
	datad => \inst2|ALT_INV_reg_mem~586_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~554_q\,
	combout => \inst2|reg_mem~2510_combout\);

-- Location: MLABCELL_X52_Y21_N18
\inst2|reg_mem~682feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~682feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~682feeder_combout\);

-- Location: FF_X52_Y21_N20
\inst2|reg_mem~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~682feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~682_q\);

-- Location: MLABCELL_X52_Y20_N36
\inst2|reg_mem~1444\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1444_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2510_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2510_combout\ & ((\inst2|reg_mem~682_q\))) # (\inst2|reg_mem~2510_combout\ & (\inst2|reg_mem~714_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2510_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2510_combout\ & ((\inst2|reg_mem~746_q\))) # (\inst2|reg_mem~2510_combout\ & (\inst2|reg_mem~778_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~714_q\,
	datab => \inst2|ALT_INV_reg_mem~778_q\,
	datac => \inst2|ALT_INV_reg_mem~746_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2510_combout\,
	datag => \inst2|ALT_INV_reg_mem~682_q\,
	combout => \inst2|reg_mem~1444_combout\);

-- Location: FF_X52_Y20_N20
\inst2|reg_mem~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~202_q\);

-- Location: LABCELL_X51_Y18_N6
\inst2|reg_mem~234feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~234feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~234feeder_combout\);

-- Location: FF_X51_Y18_N7
\inst2|reg_mem~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~234feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~234_q\);

-- Location: FF_X51_Y20_N23
\inst2|reg_mem~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~266_q\);

-- Location: FF_X51_Y21_N56
\inst2|reg_mem~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~74_q\);

-- Location: LABCELL_X53_Y21_N3
\inst2|reg_mem~106feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~106feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~106feeder_combout\);

-- Location: FF_X53_Y21_N5
\inst2|reg_mem~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~106feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~106_q\);

-- Location: LABCELL_X51_Y21_N42
\inst2|reg_mem~138feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~138feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~138feeder_combout\);

-- Location: FF_X51_Y21_N44
\inst2|reg_mem~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~138feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~138_q\);

-- Location: LABCELL_X51_Y21_N39
\inst2|reg_mem~42feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~42feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~42feeder_combout\);

-- Location: FF_X51_Y21_N41
\inst2|reg_mem~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~42feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~42_q\);

-- Location: LABCELL_X51_Y21_N54
\inst2|reg_mem~2502\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2502_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~42_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~74_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~106_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~138_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~74_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~106_q\,
	datad => \inst2|ALT_INV_reg_mem~138_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~42_q\,
	combout => \inst2|reg_mem~2502_combout\);

-- Location: FF_X50_Y17_N10
\inst2|reg_mem~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~170_q\);

-- Location: MLABCELL_X52_Y20_N6
\inst2|reg_mem~1436\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1436_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2502_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2502_combout\ & ((\inst2|reg_mem~170_q\))) # (\inst2|reg_mem~2502_combout\ & (\inst2|reg_mem~202_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2502_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2502_combout\ & (\inst2|reg_mem~234_q\)) # (\inst2|reg_mem~2502_combout\ & ((\inst2|reg_mem~266_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~202_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~234_q\,
	datad => \inst2|ALT_INV_reg_mem~266_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2502_combout\,
	datag => \inst2|ALT_INV_reg_mem~170_q\,
	combout => \inst2|reg_mem~1436_combout\);

-- Location: FF_X51_Y20_N26
\inst2|reg_mem~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~522_q\);

-- Location: MLABCELL_X52_Y21_N6
\inst2|reg_mem~490feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~490feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~490feeder_combout\);

-- Location: FF_X52_Y21_N7
\inst2|reg_mem~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~490feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~490_q\);

-- Location: MLABCELL_X52_Y22_N36
\inst2|reg_mem~458feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~458feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~458feeder_combout\);

-- Location: FF_X52_Y22_N38
\inst2|reg_mem~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~458feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~458_q\);

-- Location: MLABCELL_X52_Y18_N12
\inst2|reg_mem~394feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~394feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~394feeder_combout\);

-- Location: FF_X52_Y18_N14
\inst2|reg_mem~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~394feeder_combout\,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~394_q\);

-- Location: FF_X53_Y20_N44
\inst2|reg_mem~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~362_q\);

-- Location: MLABCELL_X52_Y22_N42
\inst2|reg_mem~330feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~330feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~330feeder_combout\);

-- Location: FF_X52_Y22_N44
\inst2|reg_mem~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~330feeder_combout\,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~330_q\);

-- Location: LABCELL_X53_Y20_N57
\inst2|reg_mem~298feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~298feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~298feeder_combout\);

-- Location: FF_X53_Y20_N59
\inst2|reg_mem~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~298feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~298_q\);

-- Location: MLABCELL_X52_Y22_N30
\inst2|reg_mem~2506\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2506_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~298_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~330_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~362_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~394_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~394_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~362_q\,
	datad => \inst2|ALT_INV_reg_mem~330_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~298_q\,
	combout => \inst2|reg_mem~2506_combout\);

-- Location: LABCELL_X51_Y22_N15
\inst2|reg_mem~426feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~426feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~426feeder_combout\);

-- Location: FF_X51_Y22_N16
\inst2|reg_mem~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~426feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~426_q\);

-- Location: MLABCELL_X52_Y22_N12
\inst2|reg_mem~1440\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1440_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2506_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2506_combout\ & (\inst2|reg_mem~426_q\)) # (\inst2|reg_mem~2506_combout\ & ((\inst2|reg_mem~458_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2506_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2506_combout\ & ((\inst2|reg_mem~490_q\))) # (\inst2|reg_mem~2506_combout\ & (\inst2|reg_mem~522_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~522_q\,
	datac => \inst2|ALT_INV_reg_mem~490_q\,
	datad => \inst2|ALT_INV_reg_mem~458_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2506_combout\,
	datag => \inst2|ALT_INV_reg_mem~426_q\,
	combout => \inst2|reg_mem~1440_combout\);

-- Location: LABCELL_X50_Y19_N27
\inst2|reg_mem~1034feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1034feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~1034feeder_combout\);

-- Location: FF_X50_Y19_N29
\inst2|reg_mem~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1034feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1034_q\);

-- Location: LABCELL_X53_Y17_N6
\inst2|reg_mem~1002feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1002feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~1002feeder_combout\);

-- Location: FF_X53_Y17_N8
\inst2|reg_mem~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1002feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1002_q\);

-- Location: LABCELL_X50_Y19_N15
\inst2|reg_mem~906feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~906feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~906feeder_combout\);

-- Location: FF_X50_Y19_N17
\inst2|reg_mem~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~906feeder_combout\,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~906_q\);

-- Location: FF_X53_Y19_N8
\inst2|reg_mem~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~842_q\);

-- Location: FF_X53_Y20_N53
\inst2|reg_mem~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~874_q\);

-- Location: FF_X50_Y19_N47
\inst2|reg_mem~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[4]~83_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~810_q\);

-- Location: LABCELL_X53_Y19_N6
\inst2|reg_mem~2514\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2514_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~810_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~842_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~874_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~906_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~906_q\,
	datab => \inst2|ALT_INV_reg_mem~842_q\,
	datac => \inst2|ALT_INV_reg_mem~874_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~810_q\,
	combout => \inst2|reg_mem~2514_combout\);

-- Location: LABCELL_X51_Y18_N51
\inst2|reg_mem~938feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~938feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~938feeder_combout\);

-- Location: FF_X51_Y18_N53
\inst2|reg_mem~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~938feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~938_q\);

-- Location: LABCELL_X53_Y19_N36
\inst2|reg_mem~1448\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1448_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2514_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2514_combout\ & ((\inst2|reg_mem~938_q\))) # (\inst2|reg_mem~2514_combout\ & (\inst2|reg_mem~970_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2514_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2514_combout\ & ((\inst2|reg_mem~1002_q\))) # (\inst2|reg_mem~2514_combout\ & (\inst2|reg_mem~1034_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~970_q\,
	datab => \inst2|ALT_INV_reg_mem~1034_q\,
	datac => \inst2|ALT_INV_reg_mem~1002_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2514_combout\,
	datag => \inst2|ALT_INV_reg_mem~938_q\,
	combout => \inst2|reg_mem~1448_combout\);

-- Location: MLABCELL_X52_Y20_N21
\inst2|reg_mem~1452\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1452_combout\ = ( \inst2|reg_mem~1440_combout\ & ( \inst2|reg_mem~1448_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1436_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (\inst2|reg_mem~1444_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\inst2|reg_mem~1440_combout\ & ( \inst2|reg_mem~1448_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~1436_combout\ & 
-- !\inst5|altsyncram_component|auto_generated|q_a\(24))))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst5|altsyncram_component|auto_generated|q_a\(24))) # (\inst2|reg_mem~1444_combout\))) ) ) ) # ( \inst2|reg_mem~1440_combout\ & ( 
-- !\inst2|reg_mem~1448_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst5|altsyncram_component|auto_generated|q_a\(24)) # (\inst2|reg_mem~1436_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (\inst2|reg_mem~1444_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( !\inst2|reg_mem~1440_combout\ & ( !\inst2|reg_mem~1448_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1436_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1444_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1444_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \inst2|ALT_INV_reg_mem~1436_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \inst2|ALT_INV_reg_mem~1440_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1448_combout\,
	combout => \inst2|reg_mem~1452_combout\);

-- Location: LABCELL_X45_Y20_N36
\inst12|output[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[3]~12_combout\ = ( \inst2|reg_mem~1503_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(3)) ) ) # ( !\inst2|reg_mem~1503_combout\ & ( (\inst22|Mux0~0_combout\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \inst2|ALT_INV_reg_mem~1503_combout\,
	combout => \inst12|output[3]~12_combout\);

-- Location: LABCELL_X51_Y20_N9
\inst2|reg_mem~776feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~776feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~776feeder_combout\);

-- Location: FF_X51_Y20_N11
\inst2|reg_mem~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~776feeder_combout\,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~776_q\);

-- Location: FF_X52_Y20_N14
\inst2|reg_mem~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~712_q\);

-- Location: FF_X52_Y20_N53
\inst2|reg_mem~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~744_q\);

-- Location: FF_X50_Y20_N20
\inst2|reg_mem~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~648_q\);

-- Location: LABCELL_X50_Y20_N39
\inst2|reg_mem~616feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~616feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~616feeder_combout\);

-- Location: FF_X50_Y20_N41
\inst2|reg_mem~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~616feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~616_q\);

-- Location: FF_X50_Y20_N50
\inst2|reg_mem~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~584_q\);

-- Location: LABCELL_X53_Y16_N27
\inst2|reg_mem~552feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~552feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~552feeder_combout\);

-- Location: FF_X53_Y16_N28
\inst2|reg_mem~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~552feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~552_q\);

-- Location: LABCELL_X50_Y20_N48
\inst2|reg_mem~2574\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2574_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~552_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~584_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~616_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~648_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~648_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~616_q\,
	datad => \inst2|ALT_INV_reg_mem~584_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~552_q\,
	combout => \inst2|reg_mem~2574_combout\);

-- Location: MLABCELL_X52_Y21_N27
\inst2|reg_mem~680feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~680feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~680feeder_combout\);

-- Location: FF_X52_Y21_N29
\inst2|reg_mem~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~680feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~680_q\);

-- Location: MLABCELL_X52_Y20_N0
\inst2|reg_mem~1512\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1512_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2574_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2574_combout\ & ((\inst2|reg_mem~680_q\))) # (\inst2|reg_mem~2574_combout\ & (\inst2|reg_mem~712_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2574_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2574_combout\ & ((\inst2|reg_mem~744_q\))) # (\inst2|reg_mem~2574_combout\ & (\inst2|reg_mem~776_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~776_q\,
	datab => \inst2|ALT_INV_reg_mem~712_q\,
	datac => \inst2|ALT_INV_reg_mem~744_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2574_combout\,
	datag => \inst2|ALT_INV_reg_mem~680_q\,
	combout => \inst2|reg_mem~1512_combout\);

-- Location: LABCELL_X51_Y20_N18
\inst2|reg_mem~264feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~264feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~264feeder_combout\);

-- Location: FF_X51_Y20_N20
\inst2|reg_mem~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~264feeder_combout\,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~264_q\);

-- Location: FF_X52_Y20_N26
\inst2|reg_mem~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~200_q\);

-- Location: LABCELL_X51_Y18_N45
\inst2|reg_mem~232feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~232feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~232feeder_combout\);

-- Location: FF_X51_Y18_N46
\inst2|reg_mem~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~232feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~232_q\);

-- Location: MLABCELL_X52_Y19_N54
\inst2|reg_mem~136feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~136feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~136feeder_combout\);

-- Location: FF_X52_Y19_N56
\inst2|reg_mem~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~136feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~136_q\);

-- Location: FF_X52_Y19_N14
\inst2|reg_mem~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~72_q\);

-- Location: MLABCELL_X52_Y19_N48
\inst2|reg_mem~104feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~104feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~104feeder_combout\);

-- Location: FF_X52_Y19_N50
\inst2|reg_mem~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~104feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~104_q\);

-- Location: LABCELL_X51_Y21_N18
\inst2|reg_mem~40feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~40feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~40feeder_combout\);

-- Location: FF_X51_Y21_N20
\inst2|reg_mem~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~40feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~40_q\);

-- Location: MLABCELL_X52_Y19_N12
\inst2|reg_mem~2566\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2566_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~40_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~72_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~104_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~136_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~136_q\,
	datab => \inst2|ALT_INV_reg_mem~72_q\,
	datac => \inst2|ALT_INV_reg_mem~104_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~40_q\,
	combout => \inst2|reg_mem~2566_combout\);

-- Location: FF_X50_Y17_N25
\inst2|reg_mem~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~168_q\);

-- Location: MLABCELL_X52_Y20_N30
\inst2|reg_mem~1504\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1504_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2566_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2566_combout\ & ((\inst2|reg_mem~168_q\))) # (\inst2|reg_mem~2566_combout\ & (\inst2|reg_mem~200_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2566_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2566_combout\ & ((\inst2|reg_mem~232_q\))) # (\inst2|reg_mem~2566_combout\ & (\inst2|reg_mem~264_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~264_q\,
	datab => \inst2|ALT_INV_reg_mem~200_q\,
	datac => \inst2|ALT_INV_reg_mem~232_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2566_combout\,
	datag => \inst2|ALT_INV_reg_mem~168_q\,
	combout => \inst2|reg_mem~1504_combout\);

-- Location: FF_X50_Y19_N50
\inst2|reg_mem~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1032_q\);

-- Location: LABCELL_X53_Y17_N24
\inst2|reg_mem~1000feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1000feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~1000feeder_combout\);

-- Location: FF_X53_Y17_N26
\inst2|reg_mem~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1000feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1000_q\);

-- Location: LABCELL_X53_Y19_N42
\inst2|reg_mem~968feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~968feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~968feeder_combout\);

-- Location: FF_X53_Y19_N44
\inst2|reg_mem~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~968feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~968_q\);

-- Location: LABCELL_X50_Y19_N12
\inst2|reg_mem~904feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~904feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~904feeder_combout\);

-- Location: FF_X50_Y19_N14
\inst2|reg_mem~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~904feeder_combout\,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~904_q\);

-- Location: FF_X53_Y20_N20
\inst2|reg_mem~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~872_q\);

-- Location: LABCELL_X50_Y19_N6
\inst2|reg_mem~808feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~808feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~808feeder_combout\);

-- Location: FF_X50_Y19_N8
\inst2|reg_mem~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~808feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~808_q\);

-- Location: LABCELL_X53_Y19_N12
\inst2|reg_mem~2578\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2578_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~808_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~840_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~872_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~904_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~840_q\,
	datab => \inst2|ALT_INV_reg_mem~904_q\,
	datac => \inst2|ALT_INV_reg_mem~872_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~808_q\,
	combout => \inst2|reg_mem~2578_combout\);

-- Location: LABCELL_X51_Y18_N21
\inst2|reg_mem~936feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~936feeder_combout\ = ( \inst43|output[2]~89_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[2]~89_combout\,
	combout => \inst2|reg_mem~936feeder_combout\);

-- Location: FF_X51_Y18_N23
\inst2|reg_mem~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~936feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~936_q\);

-- Location: LABCELL_X53_Y19_N24
\inst2|reg_mem~1516\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1516_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2578_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2578_combout\ & (\inst2|reg_mem~936_q\)) # (\inst2|reg_mem~2578_combout\ & ((\inst2|reg_mem~968_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2578_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2578_combout\ & ((\inst2|reg_mem~1000_q\))) # (\inst2|reg_mem~2578_combout\ & (\inst2|reg_mem~1032_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1032_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~1000_q\,
	datad => \inst2|ALT_INV_reg_mem~968_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2578_combout\,
	datag => \inst2|ALT_INV_reg_mem~936_q\,
	combout => \inst2|reg_mem~1516_combout\);

-- Location: FF_X52_Y16_N26
\inst2|reg_mem~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~456_q\);

-- Location: FF_X51_Y16_N55
\inst2|reg_mem~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~488_q\);

-- Location: FF_X52_Y18_N44
\inst2|reg_mem~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~520_q\);

-- Location: FF_X52_Y16_N8
\inst2|reg_mem~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~328_q\);

-- Location: FF_X53_Y20_N32
\inst2|reg_mem~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~360_q\);

-- Location: FF_X52_Y18_N17
\inst2|reg_mem~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~392_q\);

-- Location: FF_X53_Y20_N41
\inst2|reg_mem~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~296_q\);

-- Location: MLABCELL_X52_Y16_N6
\inst2|reg_mem~2570\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2570_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~296_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(23)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~328_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~360_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(23)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst2|reg_mem~392_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(23)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~328_q\,
	datac => \inst2|ALT_INV_reg_mem~360_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~392_q\,
	datag => \inst2|ALT_INV_reg_mem~296_q\,
	combout => \inst2|reg_mem~2570_combout\);

-- Location: FF_X51_Y16_N43
\inst2|reg_mem~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~424_q\);

-- Location: MLABCELL_X52_Y16_N24
\inst2|reg_mem~1508\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1508_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2570_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2570_combout\ & ((\inst2|reg_mem~424_q\))) # (\inst2|reg_mem~2570_combout\ & (\inst2|reg_mem~456_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2570_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2570_combout\ & (\inst2|reg_mem~488_q\)) # (\inst2|reg_mem~2570_combout\ & ((\inst2|reg_mem~520_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~456_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~488_q\,
	datad => \inst2|ALT_INV_reg_mem~520_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2570_combout\,
	datag => \inst2|ALT_INV_reg_mem~424_q\,
	combout => \inst2|reg_mem~1508_combout\);

-- Location: MLABCELL_X52_Y20_N15
\inst2|reg_mem~1520\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1520_combout\ = ( \inst2|reg_mem~1516_combout\ & ( \inst2|reg_mem~1508_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1504_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (\inst2|reg_mem~1512_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\inst2|reg_mem~1516_combout\ & ( \inst2|reg_mem~1508_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(24)) # (\inst2|reg_mem~1504_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1512_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( 
-- \inst2|reg_mem~1516_combout\ & ( !\inst2|reg_mem~1508_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~1504_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst5|altsyncram_component|auto_generated|q_a\(24))) # (\inst2|reg_mem~1512_combout\))) ) ) ) # ( !\inst2|reg_mem~1516_combout\ & ( !\inst2|reg_mem~1508_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1504_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1512_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1512_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \inst2|ALT_INV_reg_mem~1504_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \inst2|ALT_INV_reg_mem~1516_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1508_combout\,
	combout => \inst2|reg_mem~1520_combout\);

-- Location: MLABCELL_X52_Y18_N45
\inst12|output[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[1]~14_combout\ = (!\inst22|Mux0~0_combout\ & (\inst2|reg_mem~1571_combout\)) # (\inst22|Mux0~0_combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1571_combout\,
	datab => \inst22|ALT_INV_Mux0~0_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \inst12|output[1]~14_combout\);

-- Location: M10K_X41_Y36_N0
\inst15|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y41_N0
\inst15|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y38_N0
\inst15|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y17_N57
\inst15|altsyncram_component|auto_generated|decode3|w_anode2165w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3) = ( !\inst3|Mux18~0_combout\ & ( \inst3|Mux17~0_combout\ & ( (\inst22|Mux5~0_combout\ & (!\inst3|Mux16~0_combout\ & ((!\inst3|Add0~1_sumout\) # (\inst3|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~0_combout\,
	datab => \inst22|ALT_INV_Mux5~0_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst3|ALT_INV_Mux16~0_combout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3));

-- Location: LABCELL_X42_Y17_N0
\inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3) = ( \inst3|Mux17~0_combout\ & ( !\inst3|Mux18~0_combout\ & ( (!\inst15|altsyncram_component|auto_generated|_~0_combout\ & (!\inst3|Mux16~0_combout\ & ((!\inst3|Add0~1_sumout\) # 
-- (\inst3|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV__~0_combout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst3|ALT_INV_Add0~1_sumout\,
	datad => \inst3|ALT_INV_Mux2~0_combout\,
	datae => \inst3|ALT_INV_Mux17~0_combout\,
	dataf => \inst3|ALT_INV_Mux18~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3));

-- Location: M10K_X41_Y42_N0
\inst15|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y32_N39
\inst43|output[0]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[0]~94_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a32~portadataout\))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a32~portadataout\))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a32~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	combout => \inst43|output[0]~94_combout\);

-- Location: M10K_X26_Y2_N0
\inst15|altsyncram_component|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y41_N0
\inst15|altsyncram_component|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\inst15|altsyncram_component|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y17_N48
\inst15|altsyncram_component|auto_generated|decode3|w_anode2185w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3) = ( !\inst3|Mux18~0_combout\ & ( !\inst3|Mux17~0_combout\ & ( (\inst22|Mux5~0_combout\ & (((!\inst3|Mux2~0_combout\ & \inst3|Add0~1_sumout\)) # (\inst3|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~0_combout\,
	datab => \inst22|ALT_INV_Mux5~0_combout\,
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3));

-- Location: LABCELL_X43_Y17_N24
\inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3) = ( !\inst3|Mux18~0_combout\ & ( !\inst3|Mux17~0_combout\ & ( (!\inst15|altsyncram_component|auto_generated|_~0_combout\ & (((\inst3|Add0~1_sumout\ & !\inst3|Mux2~0_combout\)) # 
-- (\inst3|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV__~0_combout\,
	datab => \inst3|ALT_INV_Add0~1_sumout\,
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Mux16~0_combout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux17~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3));

-- Location: M10K_X69_Y19_N0
\inst15|altsyncram_component|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y19_N45
\inst43|output[0]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[0]~93_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a224~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst15|altsyncram_component|auto_generated|ram_block1a160~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a192~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a224~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a160~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a192~portadataout\ & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a224~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a160~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a192~portadataout\))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a224~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a160~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a192~portadataout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	combout => \inst43|output[0]~93_combout\);

-- Location: LABCELL_X48_Y17_N51
\inst43|output[0]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[0]~95_combout\ = ( \inst43|output[0]~93_combout\ & ( (!\inst22|Mux4~0_combout\ & (((\inst3|Mux31~4_combout\)))) # (\inst22|Mux4~0_combout\ & (((\inst43|output[0]~94_combout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) # ( !\inst43|output[0]~93_combout\ & ( (!\inst22|Mux4~0_combout\ & (((\inst3|Mux31~4_combout\)))) # (\inst22|Mux4~0_combout\ & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[0]~94_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100100010000011110010001000001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst43|ALT_INV_output[0]~94_combout\,
	datac => \inst3|ALT_INV_Mux31~4_combout\,
	datad => \inst22|ALT_INV_Mux4~0_combout\,
	dataf => \inst43|ALT_INV_output[0]~93_combout\,
	combout => \inst43|output[0]~95_combout\);

-- Location: LABCELL_X53_Y18_N18
\inst2|reg_mem~198feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~198feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~198feeder_combout\);

-- Location: FF_X53_Y18_N20
\inst2|reg_mem~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~198feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~198_q\);

-- Location: FF_X51_Y19_N56
\inst2|reg_mem~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~70_q\);

-- Location: MLABCELL_X52_Y19_N39
\inst2|reg_mem~102feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~102feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~102feeder_combout\);

-- Location: FF_X52_Y19_N40
\inst2|reg_mem~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~102feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~102_q\);

-- Location: FF_X51_Y19_N44
\inst2|reg_mem~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~134_q\);

-- Location: FF_X46_Y16_N11
\inst2|reg_mem~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~38_q\);

-- Location: LABCELL_X51_Y19_N0
\inst2|reg_mem~2838\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2838_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~38_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~70_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~102_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~134_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~70_q\,
	datac => \inst2|ALT_INV_reg_mem~102_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~134_q\,
	datag => \inst2|ALT_INV_reg_mem~38_q\,
	combout => \inst2|reg_mem~2838_combout\);

-- Location: LABCELL_X50_Y17_N57
\inst2|reg_mem~230feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~230feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~230feeder_combout\);

-- Location: FF_X50_Y17_N59
\inst2|reg_mem~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~230feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~230_q\);

-- Location: FF_X50_Y17_N2
\inst2|reg_mem~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~262_q\);

-- Location: FF_X50_Y17_N29
\inst2|reg_mem~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~166_q\);

-- Location: LABCELL_X50_Y17_N42
\inst2|reg_mem~1793\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1793_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2838_combout\ & (((\inst2|reg_mem~166_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2838_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~198_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2838_combout\ & (\inst2|reg_mem~230_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2838_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~262_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~198_q\,
	datab => \inst2|ALT_INV_reg_mem~2838_combout\,
	datac => \inst2|ALT_INV_reg_mem~230_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~262_q\,
	datag => \inst2|ALT_INV_reg_mem~166_q\,
	combout => \inst2|reg_mem~1793_combout\);

-- Location: LABCELL_X53_Y18_N30
\inst2|reg_mem~710feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~710feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~710feeder_combout\);

-- Location: FF_X53_Y18_N32
\inst2|reg_mem~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~710feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~710_q\);

-- Location: LABCELL_X42_Y15_N15
\inst2|reg_mem~742feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~742feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~742feeder_combout\);

-- Location: FF_X42_Y15_N16
\inst2|reg_mem~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~742feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~742_q\);

-- Location: FF_X50_Y21_N2
\inst2|reg_mem~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~582_q\);

-- Location: LABCELL_X50_Y21_N30
\inst2|reg_mem~614feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~614feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~614feeder_combout\);

-- Location: FF_X50_Y21_N32
\inst2|reg_mem~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~614feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~614_q\);

-- Location: FF_X47_Y17_N50
\inst2|reg_mem~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~646_q\);

-- Location: LABCELL_X50_Y21_N6
\inst2|reg_mem~550feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~550feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~550feeder_combout\);

-- Location: FF_X50_Y21_N8
\inst2|reg_mem~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~550feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~550_q\);

-- Location: MLABCELL_X47_Y17_N0
\inst2|reg_mem~2846\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2846_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~550_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~582_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~614_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~646_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~582_q\,
	datac => \inst2|ALT_INV_reg_mem~614_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~646_q\,
	datag => \inst2|ALT_INV_reg_mem~550_q\,
	combout => \inst2|reg_mem~2846_combout\);

-- Location: FF_X47_Y17_N11
\inst2|reg_mem~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~774_q\);

-- Location: MLABCELL_X52_Y21_N12
\inst2|reg_mem~678feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~678feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~678feeder_combout\);

-- Location: FF_X52_Y21_N14
\inst2|reg_mem~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~678feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~678_q\);

-- Location: MLABCELL_X47_Y17_N30
\inst2|reg_mem~1801\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1801_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2846_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2846_combout\ & (((\inst2|reg_mem~678_q\)))) # (\inst2|reg_mem~2846_combout\ & (\inst2|reg_mem~710_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2846_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2846_combout\ & (\inst2|reg_mem~742_q\)) # (\inst2|reg_mem~2846_combout\ & ((\inst2|reg_mem~774_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~710_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~742_q\,
	datad => \inst2|ALT_INV_reg_mem~2846_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~774_q\,
	datag => \inst2|ALT_INV_reg_mem~678_q\,
	combout => \inst2|reg_mem~1801_combout\);

-- Location: FF_X51_Y17_N8
\inst2|reg_mem~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~966_q\);

-- Location: MLABCELL_X47_Y13_N24
\inst2|reg_mem~998feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~998feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~998feeder_combout\);

-- Location: FF_X47_Y13_N25
\inst2|reg_mem~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~998feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~998_q\);

-- Location: FF_X48_Y17_N44
\inst2|reg_mem~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~838_q\);

-- Location: FF_X48_Y17_N5
\inst2|reg_mem~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~870_q\);

-- Location: FF_X48_Y17_N53
\inst2|reg_mem~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst43|output[0]~95_combout\,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~902_q\);

-- Location: LABCELL_X48_Y18_N18
\inst2|reg_mem~806feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~806feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~806feeder_combout\);

-- Location: FF_X48_Y18_N19
\inst2|reg_mem~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~806feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~806_q\);

-- Location: LABCELL_X48_Y17_N18
\inst2|reg_mem~2850\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2850_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~806_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~838_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~870_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~902_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~838_q\,
	datac => \inst2|ALT_INV_reg_mem~870_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~902_q\,
	datag => \inst2|ALT_INV_reg_mem~806_q\,
	combout => \inst2|reg_mem~2850_combout\);

-- Location: FF_X47_Y17_N41
\inst2|reg_mem~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1030_q\);

-- Location: FF_X46_Y16_N22
\inst2|reg_mem~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~934_q\);

-- Location: MLABCELL_X47_Y17_N18
\inst2|reg_mem~1805\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1805_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2850_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2850_combout\ & (((\inst2|reg_mem~934_q\)))) # (\inst2|reg_mem~2850_combout\ & (\inst2|reg_mem~966_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2850_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2850_combout\ & (\inst2|reg_mem~998_q\)) # (\inst2|reg_mem~2850_combout\ & ((\inst2|reg_mem~1030_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~966_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~998_q\,
	datad => \inst2|ALT_INV_reg_mem~2850_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1030_q\,
	datag => \inst2|ALT_INV_reg_mem~934_q\,
	combout => \inst2|reg_mem~1805_combout\);

-- Location: FF_X52_Y16_N20
\inst2|reg_mem~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~454_q\);

-- Location: MLABCELL_X52_Y16_N12
\inst2|reg_mem~390feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~390feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~390feeder_combout\);

-- Location: FF_X52_Y16_N14
\inst2|reg_mem~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~390feeder_combout\,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~390_q\);

-- Location: LABCELL_X53_Y16_N3
\inst2|reg_mem~358feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~358feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~358feeder_combout\);

-- Location: FF_X53_Y16_N5
\inst2|reg_mem~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~358feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~358_q\);

-- Location: FF_X52_Y16_N44
\inst2|reg_mem~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~326_q\);

-- Location: LABCELL_X53_Y20_N24
\inst2|reg_mem~294feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~294feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~294feeder_combout\);

-- Location: FF_X53_Y20_N26
\inst2|reg_mem~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~294feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~294_q\);

-- Location: MLABCELL_X52_Y16_N54
\inst2|reg_mem~2842\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2842_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~294_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~326_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~358_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~390_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~390_q\,
	datac => \inst2|ALT_INV_reg_mem~358_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~326_q\,
	datag => \inst2|ALT_INV_reg_mem~294_q\,
	combout => \inst2|reg_mem~2842_combout\);

-- Location: LABCELL_X53_Y16_N18
\inst2|reg_mem~486feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~486feeder_combout\ = ( \inst43|output[0]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[0]~95_combout\,
	combout => \inst2|reg_mem~486feeder_combout\);

-- Location: FF_X53_Y16_N20
\inst2|reg_mem~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~486feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~486_q\);

-- Location: FF_X51_Y16_N26
\inst2|reg_mem~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~518_q\);

-- Location: FF_X51_Y16_N19
\inst2|reg_mem~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[0]~95_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~422_q\);

-- Location: LABCELL_X51_Y16_N24
\inst2|reg_mem~1797\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1797_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2842_combout\ & (((\inst2|reg_mem~422_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2842_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~454_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2842_combout\ & (\inst2|reg_mem~486_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2842_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~518_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~454_q\,
	datab => \inst2|ALT_INV_reg_mem~2842_combout\,
	datac => \inst2|ALT_INV_reg_mem~486_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~518_q\,
	datag => \inst2|ALT_INV_reg_mem~422_q\,
	combout => \inst2|reg_mem~1797_combout\);

-- Location: MLABCELL_X47_Y17_N24
\inst2|reg_mem~1809\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1809_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(20) & ( \inst2|reg_mem~1797_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1801_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1805_combout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(20) & ( \inst2|reg_mem~1797_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(19)) # 
-- (\inst2|reg_mem~1793_combout\) ) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(20) & ( !\inst2|reg_mem~1797_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1801_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1805_combout\))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(20) & ( !\inst2|reg_mem~1797_combout\ & ( (\inst2|reg_mem~1793_combout\ & 
-- !\inst5|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1793_combout\,
	datab => \inst2|ALT_INV_reg_mem~1801_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \inst2|ALT_INV_reg_mem~1805_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \inst2|ALT_INV_reg_mem~1797_combout\,
	combout => \inst2|reg_mem~1809_combout\);

-- Location: LABCELL_X46_Y16_N33
\inst12|output[0]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[0]~17_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(0) & ( (\inst22|Mux0~0_combout\) # (\inst2|reg_mem~1809_combout\) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(0) & ( (\inst2|reg_mem~1809_combout\ & 
-- !\inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_reg_mem~1809_combout\,
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst12|output[0]~17_combout\);

-- Location: LABCELL_X51_Y19_N48
\inst2|reg_mem~2822\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2822_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~38_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~70_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~102_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~134_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~70_q\,
	datab => \inst2|ALT_INV_reg_mem~134_q\,
	datac => \inst2|ALT_INV_reg_mem~102_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~38_q\,
	combout => \inst2|reg_mem~2822_combout\);

-- Location: LABCELL_X51_Y18_N30
\inst2|reg_mem~1776\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1776_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2822_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2822_combout\ & (\inst2|reg_mem~166_q\)) # (\inst2|reg_mem~2822_combout\ & ((\inst2|reg_mem~198_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2822_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2822_combout\ & ((\inst2|reg_mem~230_q\))) # (\inst2|reg_mem~2822_combout\ & (\inst2|reg_mem~262_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~262_q\,
	datac => \inst2|ALT_INV_reg_mem~230_q\,
	datad => \inst2|ALT_INV_reg_mem~198_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2822_combout\,
	datag => \inst2|ALT_INV_reg_mem~166_q\,
	combout => \inst2|reg_mem~1776_combout\);

-- Location: LABCELL_X48_Y17_N42
\inst2|reg_mem~2834\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2834_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~806_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~838_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~870_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (\inst2|reg_mem~902_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~902_q\,
	datab => \inst2|ALT_INV_reg_mem~838_q\,
	datac => \inst2|ALT_INV_reg_mem~870_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datag => \inst2|ALT_INV_reg_mem~806_q\,
	combout => \inst2|reg_mem~2834_combout\);

-- Location: LABCELL_X51_Y18_N36
\inst2|reg_mem~1788\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1788_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2834_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2834_combout\ & (\inst2|reg_mem~934_q\)) # (\inst2|reg_mem~2834_combout\ & ((\inst2|reg_mem~966_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2834_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2834_combout\ & ((\inst2|reg_mem~998_q\))) # (\inst2|reg_mem~2834_combout\ & (\inst2|reg_mem~1030_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~1030_q\,
	datac => \inst2|ALT_INV_reg_mem~998_q\,
	datad => \inst2|ALT_INV_reg_mem~966_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2834_combout\,
	datag => \inst2|ALT_INV_reg_mem~934_q\,
	combout => \inst2|reg_mem~1788_combout\);

-- Location: LABCELL_X50_Y21_N0
\inst2|reg_mem~2830\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2830_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~550_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~582_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~614_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~646_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~582_q\,
	datab => \inst2|ALT_INV_reg_mem~646_q\,
	datac => \inst2|ALT_INV_reg_mem~614_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~550_q\,
	combout => \inst2|reg_mem~2830_combout\);

-- Location: LABCELL_X51_Y18_N27
\inst2|reg_mem~1784\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1784_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2830_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2830_combout\ & ((\inst2|reg_mem~678_q\))) # (\inst2|reg_mem~2830_combout\ & (\inst2|reg_mem~710_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2830_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2830_combout\ & (\inst2|reg_mem~742_q\)) # (\inst2|reg_mem~2830_combout\ & ((\inst2|reg_mem~774_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~710_q\,
	datac => \inst2|ALT_INV_reg_mem~742_q\,
	datad => \inst2|ALT_INV_reg_mem~774_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2830_combout\,
	datag => \inst2|ALT_INV_reg_mem~678_q\,
	combout => \inst2|reg_mem~1784_combout\);

-- Location: MLABCELL_X52_Y16_N48
\inst2|reg_mem~2826\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2826_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~294_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~326_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~358_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~390_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~326_q\,
	datac => \inst2|ALT_INV_reg_mem~358_q\,
	datad => \inst2|ALT_INV_reg_mem~390_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~294_q\,
	combout => \inst2|reg_mem~2826_combout\);

-- Location: MLABCELL_X52_Y16_N18
\inst2|reg_mem~1780\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1780_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2826_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2826_combout\ & ((\inst2|reg_mem~422_q\))) # (\inst2|reg_mem~2826_combout\ & (\inst2|reg_mem~454_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2826_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2826_combout\ & ((\inst2|reg_mem~486_q\))) # (\inst2|reg_mem~2826_combout\ & (\inst2|reg_mem~518_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~454_q\,
	datab => \inst2|ALT_INV_reg_mem~518_q\,
	datac => \inst2|ALT_INV_reg_mem~486_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2826_combout\,
	datag => \inst2|ALT_INV_reg_mem~422_q\,
	combout => \inst2|reg_mem~1780_combout\);

-- Location: LABCELL_X51_Y18_N57
\inst2|reg_mem~1792\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1792_combout\ = ( \inst2|reg_mem~1784_combout\ & ( \inst2|reg_mem~1780_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~1776_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24)) # ((\inst2|reg_mem~1788_combout\)))) ) ) ) # ( !\inst2|reg_mem~1784_combout\ & ( \inst2|reg_mem~1780_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~1776_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1788_combout\)))) ) ) ) # ( \inst2|reg_mem~1784_combout\ & ( !\inst2|reg_mem~1780_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1776_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24)) # ((\inst2|reg_mem~1788_combout\)))) ) ) ) # ( 
-- !\inst2|reg_mem~1784_combout\ & ( !\inst2|reg_mem~1780_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1776_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1788_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \inst2|ALT_INV_reg_mem~1776_combout\,
	datad => \inst2|ALT_INV_reg_mem~1788_combout\,
	datae => \inst2|ALT_INV_reg_mem~1784_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1780_combout\,
	combout => \inst2|reg_mem~1792_combout\);

-- Location: LABCELL_X48_Y18_N30
\inst22|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|Mux9~2_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(30) & ( \inst22|Mux9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst22|ALT_INV_Mux9~0_combout\,
	combout => \inst22|Mux9~2_combout\);

-- Location: LABCELL_X42_Y18_N30
\inst3|Add0~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~130_cout\ = CARRY(( VCC ) + ( (!\inst55|Mux3~0_combout\) # (((\inst22|Mux9~2_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(31))) # (\inst55|Mux5~1_combout\)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000100010000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst22|ALT_INV_Mux9~2_combout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	cin => GND,
	cout => \inst3|Add0~130_cout\);

-- Location: LABCELL_X42_Y18_N33
\inst3|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~61_sumout\ = SUM(( !\inst12|output[0]~17_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1792_combout\ ) + ( \inst3|Add0~130_cout\ ))
-- \inst3|Add0~62\ = CARRY(( !\inst12|output[0]~17_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1792_combout\ ) + ( \inst3|Add0~130_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst22|ALT_INV_Mux9~1_combout\,
	datad => \inst12|ALT_INV_output[0]~17_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1792_combout\,
	cin => \inst3|Add0~130_cout\,
	sumout => \inst3|Add0~61_sumout\,
	cout => \inst3|Add0~62\);

-- Location: LABCELL_X42_Y18_N36
\inst3|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~57_sumout\ = SUM(( \inst2|reg_mem~1554_combout\ ) + ( !\inst12|output[1]~14_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst3|Add0~62\ ))
-- \inst3|Add0~58\ = CARRY(( \inst2|reg_mem~1554_combout\ ) + ( !\inst12|output[1]~14_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst3|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst2|ALT_INV_reg_mem~1554_combout\,
	dataf => \inst12|ALT_INV_output[1]~14_combout\,
	cin => \inst3|Add0~62\,
	sumout => \inst3|Add0~57_sumout\,
	cout => \inst3|Add0~58\);

-- Location: LABCELL_X42_Y18_N39
\inst3|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~53_sumout\ = SUM(( !\inst12|output[2]~13_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1520_combout\ ) + ( \inst3|Add0~58\ ))
-- \inst3|Add0~54\ = CARRY(( !\inst12|output[2]~13_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1520_combout\ ) + ( \inst3|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst12|ALT_INV_output[2]~13_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1520_combout\,
	cin => \inst3|Add0~58\,
	sumout => \inst3|Add0~53_sumout\,
	cout => \inst3|Add0~54\);

-- Location: LABCELL_X42_Y18_N42
\inst3|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~49_sumout\ = SUM(( !\inst12|output[3]~12_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1486_combout\ ) + ( \inst3|Add0~54\ ))
-- \inst3|Add0~50\ = CARRY(( !\inst12|output[3]~12_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1486_combout\ ) + ( \inst3|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst12|ALT_INV_output[3]~12_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1486_combout\,
	cin => \inst3|Add0~54\,
	sumout => \inst3|Add0~49_sumout\,
	cout => \inst3|Add0~50\);

-- Location: LABCELL_X42_Y18_N45
\inst3|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~45_sumout\ = SUM(( !\inst12|output[4]~11_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1452_combout\ ) + ( \inst3|Add0~50\ ))
-- \inst3|Add0~46\ = CARRY(( !\inst12|output[4]~11_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1452_combout\ ) + ( \inst3|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst12|ALT_INV_output[4]~11_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1452_combout\,
	cin => \inst3|Add0~50\,
	sumout => \inst3|Add0~45_sumout\,
	cout => \inst3|Add0~46\);

-- Location: LABCELL_X42_Y18_N48
\inst3|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~41_sumout\ = SUM(( !\inst12|output[5]~10_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1418_combout\ ) + ( \inst3|Add0~46\ ))
-- \inst3|Add0~42\ = CARRY(( !\inst12|output[5]~10_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1418_combout\ ) + ( \inst3|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst12|ALT_INV_output[5]~10_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1418_combout\,
	cin => \inst3|Add0~46\,
	sumout => \inst3|Add0~41_sumout\,
	cout => \inst3|Add0~42\);

-- Location: LABCELL_X42_Y18_N51
\inst3|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~37_sumout\ = SUM(( !\inst12|output[6]~9_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1384_combout\ ) + ( \inst3|Add0~42\ ))
-- \inst3|Add0~38\ = CARRY(( !\inst12|output[6]~9_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1384_combout\ ) + ( \inst3|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst12|ALT_INV_output[6]~9_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1384_combout\,
	cin => \inst3|Add0~42\,
	sumout => \inst3|Add0~37_sumout\,
	cout => \inst3|Add0~38\);

-- Location: LABCELL_X42_Y18_N54
\inst3|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~33_sumout\ = SUM(( !\inst12|output[7]~8_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1350_combout\ ) + ( \inst3|Add0~38\ ))
-- \inst3|Add0~34\ = CARRY(( !\inst12|output[7]~8_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1350_combout\ ) + ( \inst3|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst12|ALT_INV_output[7]~8_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1350_combout\,
	cin => \inst3|Add0~38\,
	sumout => \inst3|Add0~33_sumout\,
	cout => \inst3|Add0~34\);

-- Location: LABCELL_X42_Y18_N57
\inst3|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~29_sumout\ = SUM(( !\inst12|output[8]~7_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1316_combout\ ) + ( \inst3|Add0~34\ ))
-- \inst3|Add0~30\ = CARRY(( !\inst12|output[8]~7_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1316_combout\ ) + ( \inst3|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst12|ALT_INV_output[8]~7_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1316_combout\,
	cin => \inst3|Add0~34\,
	sumout => \inst3|Add0~29_sumout\,
	cout => \inst3|Add0~30\);

-- Location: LABCELL_X42_Y17_N30
\inst3|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~25_sumout\ = SUM(( !\inst12|output[9]~6_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1282_combout\ ) + ( \inst3|Add0~30\ ))
-- \inst3|Add0~26\ = CARRY(( !\inst12|output[9]~6_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1282_combout\ ) + ( \inst3|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst12|ALT_INV_output[9]~6_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1282_combout\,
	cin => \inst3|Add0~30\,
	sumout => \inst3|Add0~25_sumout\,
	cout => \inst3|Add0~26\);

-- Location: LABCELL_X42_Y17_N33
\inst3|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~21_sumout\ = SUM(( !\inst12|output[10]~5_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1248_combout\ ) + ( \inst3|Add0~26\ ))
-- \inst3|Add0~22\ = CARRY(( !\inst12|output[10]~5_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1248_combout\ ) + ( \inst3|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst12|ALT_INV_output[10]~5_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1248_combout\,
	cin => \inst3|Add0~26\,
	sumout => \inst3|Add0~21_sumout\,
	cout => \inst3|Add0~22\);

-- Location: LABCELL_X42_Y17_N36
\inst3|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~17_sumout\ = SUM(( !\inst12|output[11]~4_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1214_combout\ ) + ( \inst3|Add0~22\ ))
-- \inst3|Add0~18\ = CARRY(( !\inst12|output[11]~4_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1214_combout\ ) + ( \inst3|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst22|ALT_INV_Mux9~1_combout\,
	datad => \inst12|ALT_INV_output[11]~4_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1214_combout\,
	cin => \inst3|Add0~22\,
	sumout => \inst3|Add0~17_sumout\,
	cout => \inst3|Add0~18\);

-- Location: LABCELL_X42_Y17_N39
\inst3|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~13_sumout\ = SUM(( !\inst12|output[12]~3_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1180_combout\ ) + ( \inst3|Add0~18\ ))
-- \inst3|Add0~14\ = CARRY(( !\inst12|output[12]~3_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1180_combout\ ) + ( \inst3|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst22|ALT_INV_Mux9~1_combout\,
	datad => \inst12|ALT_INV_output[12]~3_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1180_combout\,
	cin => \inst3|Add0~18\,
	sumout => \inst3|Add0~13_sumout\,
	cout => \inst3|Add0~14\);

-- Location: LABCELL_X43_Y17_N18
\inst3|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~0_combout\ = ( \inst12|output[12]~3_combout\ & ( \inst3|Mux2~1_combout\ & ( (!\inst3|Mux2~0_combout\ & ((\inst3|Add0~13_sumout\))) # (\inst3|Mux2~0_combout\ & (!\inst3|Mux2~2_combout\)) ) ) ) # ( !\inst12|output[12]~3_combout\ & ( 
-- \inst3|Mux2~1_combout\ & ( (!\inst3|Mux2~0_combout\ & (((\inst3|Add0~13_sumout\)))) # (\inst3|Mux2~0_combout\ & (!\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1180_combout\)))) ) ) ) # ( \inst12|output[12]~3_combout\ & ( !\inst3|Mux2~1_combout\ & ( 
-- (!\inst3|Mux2~0_combout\ & (((\inst3|Add0~13_sumout\)))) # (\inst3|Mux2~0_combout\ & (\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1180_combout\)))) ) ) ) # ( !\inst12|output[12]~3_combout\ & ( !\inst3|Mux2~1_combout\ & ( (!\inst3|Mux2~0_combout\ & 
-- \inst3|Add0~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000001110100001100001011100010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~2_combout\,
	datab => \inst3|ALT_INV_Mux2~0_combout\,
	datac => \inst3|ALT_INV_Add0~13_sumout\,
	datad => \inst2|ALT_INV_reg_mem~1180_combout\,
	datae => \inst12|ALT_INV_output[12]~3_combout\,
	dataf => \inst3|ALT_INV_Mux2~1_combout\,
	combout => \inst3|Mux19~0_combout\);

-- Location: M10K_X69_Y28_N0
\inst15|altsyncram_component|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y24_N0
\inst15|altsyncram_component|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y40_N0
\inst15|altsyncram_component|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y42_N0
\inst15|altsyncram_component|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y24_N24
\inst43|output[11]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[11]~60_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a139~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a171~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a203~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a235~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a139~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a171~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a203~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst15|altsyncram_component|auto_generated|ram_block1a235~portadataout\)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a139~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a171~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a203~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & \inst15|altsyncram_component|auto_generated|ram_block1a235~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a139~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a171~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a203~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a235~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\,
	combout => \inst43|output[11]~60_combout\);

-- Location: M10K_X38_Y43_N0
\inst15|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\inst15|altsyncram_component|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\inst15|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B0A53000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y36_N0
\inst15|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y22_N54
\inst43|output[11]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[11]~61_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a75~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a107~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a75~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a107~portadataout\))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a75~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a107~portadataout\))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a75~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a107~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	combout => \inst43|output[11]~61_combout\);

-- Location: LABCELL_X43_Y20_N6
\inst43|output[11]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[11]~62_combout\ = ( \inst3|Mux20~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[11]~61_combout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[11]~60_combout\))) ) ) # ( !\inst3|Mux20~0_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst43|output[11]~61_combout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[11]~60_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux4~0_combout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst43|ALT_INV_output[11]~60_combout\,
	datad => \inst43|ALT_INV_output[11]~61_combout\,
	dataf => \inst3|ALT_INV_Mux20~0_combout\,
	combout => \inst43|output[11]~62_combout\);

-- Location: FF_X42_Y21_N50
\inst2|reg_mem~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[11]~62_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~465_q\);

-- Location: LABCELL_X43_Y22_N0
\inst2|reg_mem~2282\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2282_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~305_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~337_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~369_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~401_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~337_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~369_q\,
	datad => \inst2|ALT_INV_reg_mem~401_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~305_q\,
	combout => \inst2|reg_mem~2282_combout\);

-- Location: LABCELL_X42_Y21_N36
\inst2|reg_mem~1202\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1202_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2282_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2282_combout\ & ((\inst2|reg_mem~433_q\))) # (\inst2|reg_mem~2282_combout\ & (\inst2|reg_mem~465_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2282_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2282_combout\ & (\inst2|reg_mem~497_q\)) # (\inst2|reg_mem~2282_combout\ & ((\inst2|reg_mem~529_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~465_q\,
	datac => \inst2|ALT_INV_reg_mem~497_q\,
	datad => \inst2|ALT_INV_reg_mem~529_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2282_combout\,
	datag => \inst2|ALT_INV_reg_mem~433_q\,
	combout => \inst2|reg_mem~1202_combout\);

-- Location: LABCELL_X48_Y19_N30
\inst2|reg_mem~2290\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2290_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~817_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~849_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~881_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~913_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~913_q\,
	datab => \inst2|ALT_INV_reg_mem~849_q\,
	datac => \inst2|ALT_INV_reg_mem~881_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~817_q\,
	combout => \inst2|reg_mem~2290_combout\);

-- Location: LABCELL_X43_Y19_N30
\inst2|reg_mem~1210\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1210_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst2|reg_mem~2290_combout\ & (((\inst2|reg_mem~945_q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst2|reg_mem~2290_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~977_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst2|reg_mem~2290_combout\ & (\inst2|reg_mem~1009_q\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst2|reg_mem~2290_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~1041_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001100011101000111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~977_q\,
	datab => \inst2|ALT_INV_reg_mem~2290_combout\,
	datac => \inst2|ALT_INV_reg_mem~1009_q\,
	datad => \inst2|ALT_INV_reg_mem~1041_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~945_q\,
	combout => \inst2|reg_mem~1210_combout\);

-- Location: LABCELL_X46_Y23_N6
\inst2|reg_mem~2286\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2286_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~561_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~593_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~625_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~657_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~593_q\,
	datac => \inst2|ALT_INV_reg_mem~625_q\,
	datad => \inst2|ALT_INV_reg_mem~657_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~561_q\,
	combout => \inst2|reg_mem~2286_combout\);

-- Location: LABCELL_X46_Y23_N24
\inst2|reg_mem~1206\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1206_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2286_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2286_combout\ & ((\inst2|reg_mem~689_q\))) # (\inst2|reg_mem~2286_combout\ & (\inst2|reg_mem~721_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2286_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2286_combout\ & (\inst2|reg_mem~753_q\)) # (\inst2|reg_mem~2286_combout\ & ((\inst2|reg_mem~785_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~721_q\,
	datac => \inst2|ALT_INV_reg_mem~753_q\,
	datad => \inst2|ALT_INV_reg_mem~785_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2286_combout\,
	datag => \inst2|ALT_INV_reg_mem~689_q\,
	combout => \inst2|reg_mem~1206_combout\);

-- Location: LABCELL_X46_Y21_N24
\inst2|reg_mem~2278\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2278_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~49_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~81_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~113_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~145_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~81_q\,
	datab => \inst2|ALT_INV_reg_mem~145_q\,
	datac => \inst2|ALT_INV_reg_mem~113_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~49_q\,
	combout => \inst2|reg_mem~2278_combout\);

-- Location: LABCELL_X40_Y19_N30
\inst2|reg_mem~1198\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1198_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2278_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2278_combout\ & ((\inst2|reg_mem~177_q\))) # (\inst2|reg_mem~2278_combout\ & (\inst2|reg_mem~209_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2278_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2278_combout\ & (\inst2|reg_mem~241_q\)) # (\inst2|reg_mem~2278_combout\ & ((\inst2|reg_mem~273_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~209_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~241_q\,
	datad => \inst2|ALT_INV_reg_mem~273_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2278_combout\,
	datag => \inst2|ALT_INV_reg_mem~177_q\,
	combout => \inst2|reg_mem~1198_combout\);

-- Location: LABCELL_X43_Y19_N36
\inst2|reg_mem~1214\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1214_combout\ = ( \inst2|reg_mem~1206_combout\ & ( \inst2|reg_mem~1198_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1202_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1210_combout\)))) ) ) ) # ( !\inst2|reg_mem~1206_combout\ & ( \inst2|reg_mem~1198_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(24)) # ((\inst2|reg_mem~1202_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1210_combout\)))) ) ) ) # ( 
-- \inst2|reg_mem~1206_combout\ & ( !\inst2|reg_mem~1198_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1202_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24)) # ((\inst2|reg_mem~1210_combout\)))) ) ) ) # ( !\inst2|reg_mem~1206_combout\ & ( !\inst2|reg_mem~1198_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1202_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1210_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \inst2|ALT_INV_reg_mem~1202_combout\,
	datad => \inst2|ALT_INV_reg_mem~1210_combout\,
	datae => \inst2|ALT_INV_reg_mem~1206_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1198_combout\,
	combout => \inst2|reg_mem~1214_combout\);

-- Location: LABCELL_X43_Y17_N36
\inst3|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~0_combout\ = ( \inst12|output[11]~4_combout\ & ( \inst3|Mux2~1_combout\ & ( (!\inst3|Mux2~0_combout\ & ((\inst3|Add0~17_sumout\))) # (\inst3|Mux2~0_combout\ & (!\inst3|Mux2~2_combout\)) ) ) ) # ( !\inst12|output[11]~4_combout\ & ( 
-- \inst3|Mux2~1_combout\ & ( (!\inst3|Mux2~0_combout\ & (((\inst3|Add0~17_sumout\)))) # (\inst3|Mux2~0_combout\ & (!\inst3|Mux2~2_combout\ & (\inst2|reg_mem~1214_combout\))) ) ) ) # ( \inst12|output[11]~4_combout\ & ( !\inst3|Mux2~1_combout\ & ( 
-- (!\inst3|Mux2~0_combout\ & (((\inst3|Add0~17_sumout\)))) # (\inst3|Mux2~0_combout\ & (\inst3|Mux2~2_combout\ & (\inst2|reg_mem~1214_combout\))) ) ) ) # ( !\inst12|output[11]~4_combout\ & ( !\inst3|Mux2~1_combout\ & ( (\inst3|Add0~17_sumout\ & 
-- !\inst3|Mux2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110001000100001111001000100000111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~2_combout\,
	datab => \inst2|ALT_INV_reg_mem~1214_combout\,
	datac => \inst3|ALT_INV_Add0~17_sumout\,
	datad => \inst3|ALT_INV_Mux2~0_combout\,
	datae => \inst12|ALT_INV_output[11]~4_combout\,
	dataf => \inst3|ALT_INV_Mux2~1_combout\,
	combout => \inst3|Mux20~0_combout\);

-- Location: M10K_X26_Y32_N0
\inst15|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y32_N0
\inst15|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CC37A800",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y32_N0
\inst15|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y31_N0
\inst15|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y32_N27
\inst43|output[10]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[10]~64_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a42~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a42~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a42~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a42~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	combout => \inst43|output[10]~64_combout\);

-- Location: M10K_X69_Y8_N0
\inst15|altsyncram_component|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\inst15|altsyncram_component|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y21_N0
\inst15|altsyncram_component|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\inst15|altsyncram_component|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y18_N36
\inst43|output[10]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[10]~63_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a202~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a170~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a202~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a170~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a202~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a170~portadataout\)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a202~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a170~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	combout => \inst43|output[10]~63_combout\);

-- Location: LABCELL_X43_Y20_N42
\inst43|output[10]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[10]~65_combout\ = ( \inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst3|Mux21~0_combout\ & ( (!\inst22|Mux4~0_combout\) # (\inst43|output[10]~63_combout\) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst3|Mux21~0_combout\ & ( (!\inst22|Mux4~0_combout\) # (\inst43|output[10]~64_combout\) ) ) ) # ( \inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- !\inst3|Mux21~0_combout\ & ( (\inst22|Mux4~0_combout\ & \inst43|output[10]~63_combout\) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst3|Mux21~0_combout\ & ( (\inst22|Mux4~0_combout\ & \inst43|output[10]~64_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000011001111001111110011111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst22|ALT_INV_Mux4~0_combout\,
	datac => \inst43|ALT_INV_output[10]~64_combout\,
	datad => \inst43|ALT_INV_output[10]~63_combout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst3|ALT_INV_Mux21~0_combout\,
	combout => \inst43|output[10]~65_combout\);

-- Location: LABCELL_X48_Y23_N12
\inst2|reg_mem~720feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~720feeder_combout\ = ( \inst43|output[10]~65_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[10]~65_combout\,
	combout => \inst2|reg_mem~720feeder_combout\);

-- Location: FF_X48_Y23_N14
\inst2|reg_mem~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~720feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~720_q\);

-- Location: MLABCELL_X47_Y21_N48
\inst2|reg_mem~2334\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2334_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~560_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~592_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~624_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~656_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~592_q\,
	datab => \inst2|ALT_INV_reg_mem~656_q\,
	datac => \inst2|ALT_INV_reg_mem~624_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~560_q\,
	combout => \inst2|reg_mem~2334_combout\);

-- Location: LABCELL_X43_Y21_N54
\inst2|reg_mem~1257\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1257_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2334_combout\ & (((\inst2|reg_mem~688_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2334_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~720_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2334_combout\ & (\inst2|reg_mem~752_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2334_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~784_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~720_q\,
	datab => \inst2|ALT_INV_reg_mem~2334_combout\,
	datac => \inst2|ALT_INV_reg_mem~752_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~784_q\,
	datag => \inst2|ALT_INV_reg_mem~688_q\,
	combout => \inst2|reg_mem~1257_combout\);

-- Location: LABCELL_X43_Y22_N12
\inst2|reg_mem~2330\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2330_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~304_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~336_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~368_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~400_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~336_q\,
	datab => \inst2|ALT_INV_reg_mem~400_q\,
	datac => \inst2|ALT_INV_reg_mem~368_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~304_q\,
	combout => \inst2|reg_mem~2330_combout\);

-- Location: LABCELL_X43_Y22_N30
\inst2|reg_mem~1253\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1253_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2330_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~432_q\))) # (\inst2|reg_mem~2330_combout\ & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (((\inst2|reg_mem~464_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2330_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inst2|reg_mem~496_q\))) # (\inst2|reg_mem~2330_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (((\inst2|reg_mem~528_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001010111010001100100011001000110010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2330_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~496_q\,
	datad => \inst2|ALT_INV_reg_mem~464_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~528_q\,
	datag => \inst2|ALT_INV_reg_mem~432_q\,
	combout => \inst2|reg_mem~1253_combout\);

-- Location: LABCELL_X46_Y21_N48
\inst2|reg_mem~2326\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2326_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~48_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~80_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~112_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~144_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~144_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~112_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~80_q\,
	datag => \inst2|ALT_INV_reg_mem~48_q\,
	combout => \inst2|reg_mem~2326_combout\);

-- Location: LABCELL_X46_Y21_N18
\inst2|reg_mem~1249\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1249_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2326_combout\ & (((\inst2|reg_mem~176_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2326_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~208_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2326_combout\ & (((\inst2|reg_mem~240_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2326_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~272_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2326_combout\,
	datab => \inst2|ALT_INV_reg_mem~208_q\,
	datac => \inst2|ALT_INV_reg_mem~240_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~272_q\,
	datag => \inst2|ALT_INV_reg_mem~176_q\,
	combout => \inst2|reg_mem~1249_combout\);

-- Location: LABCELL_X48_Y19_N54
\inst2|reg_mem~2338\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2338_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~816_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~848_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~880_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~912_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~912_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~880_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~848_q\,
	datag => \inst2|ALT_INV_reg_mem~816_q\,
	combout => \inst2|reg_mem~2338_combout\);

-- Location: LABCELL_X48_Y19_N18
\inst2|reg_mem~1261\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1261_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2338_combout\ & (((\inst2|reg_mem~944_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2338_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~976_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2338_combout\ & (((\inst2|reg_mem~1008_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2338_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~1040_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2338_combout\,
	datab => \inst2|ALT_INV_reg_mem~976_q\,
	datac => \inst2|ALT_INV_reg_mem~1008_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1040_q\,
	datag => \inst2|ALT_INV_reg_mem~944_q\,
	combout => \inst2|reg_mem~1261_combout\);

-- Location: LABCELL_X43_Y21_N6
\inst2|reg_mem~1265\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1265_combout\ = ( \inst2|reg_mem~1249_combout\ & ( \inst2|reg_mem~1261_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((!\inst5|altsyncram_component|auto_generated|q_a\(20))) # (\inst2|reg_mem~1257_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst5|altsyncram_component|auto_generated|q_a\(20)) # (\inst2|reg_mem~1253_combout\)))) ) ) ) # ( !\inst2|reg_mem~1249_combout\ & ( \inst2|reg_mem~1261_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1257_combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(20))))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(20)) # (\inst2|reg_mem~1253_combout\)))) ) ) ) # ( \inst2|reg_mem~1249_combout\ & ( !\inst2|reg_mem~1261_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(20))) # (\inst2|reg_mem~1257_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst2|reg_mem~1253_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) ) # ( 
-- !\inst2|reg_mem~1249_combout\ & ( !\inst2|reg_mem~1261_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1257_combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst2|reg_mem~1253_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst2|ALT_INV_reg_mem~1257_combout\,
	datac => \inst2|ALT_INV_reg_mem~1253_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \inst2|ALT_INV_reg_mem~1249_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1261_combout\,
	combout => \inst2|reg_mem~1265_combout\);

-- Location: LABCELL_X43_Y21_N51
\inst12|output[10]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[10]~5_combout\ = ( \inst2|reg_mem~1265_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(10)) ) ) # ( !\inst2|reg_mem~1265_combout\ & ( (\inst22|Mux0~0_combout\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \inst2|ALT_INV_reg_mem~1265_combout\,
	combout => \inst12|output[10]~5_combout\);

-- Location: LABCELL_X42_Y19_N12
\inst3|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~0_combout\ = ( \inst3|Mux2~0_combout\ & ( \inst3|Add0~21_sumout\ & ( (!\inst3|Mux2~1_combout\ & (\inst12|output[10]~5_combout\ & (\inst2|reg_mem~1248_combout\ & \inst3|Mux2~2_combout\))) # (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\ & 
-- ((\inst2|reg_mem~1248_combout\) # (\inst12|output[10]~5_combout\)))) ) ) ) # ( !\inst3|Mux2~0_combout\ & ( \inst3|Add0~21_sumout\ ) ) # ( \inst3|Mux2~0_combout\ & ( !\inst3|Add0~21_sumout\ & ( (!\inst3|Mux2~1_combout\ & (\inst12|output[10]~5_combout\ & 
-- (\inst2|reg_mem~1248_combout\ & \inst3|Mux2~2_combout\))) # (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1248_combout\) # (\inst12|output[10]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101010000001011111111111111110001010100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~1_combout\,
	datab => \inst12|ALT_INV_output[10]~5_combout\,
	datac => \inst2|ALT_INV_reg_mem~1248_combout\,
	datad => \inst3|ALT_INV_Mux2~2_combout\,
	datae => \inst3|ALT_INV_Mux2~0_combout\,
	dataf => \inst3|ALT_INV_Add0~21_sumout\,
	combout => \inst3|Mux21~0_combout\);

-- Location: M10K_X38_Y36_N0
\inst15|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\inst15|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\inst15|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036AD9FC00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\inst15|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y23_N21
\inst43|output[9]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[9]~67_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a105~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a105~portadataout\))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a105~portadataout\))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a105~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	combout => \inst43|output[9]~67_combout\);

-- Location: M10K_X58_Y31_N0
\inst15|altsyncram_component|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\inst15|altsyncram_component|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y36_N0
\inst15|altsyncram_component|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y19_N0
\inst15|altsyncram_component|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y19_N27
\inst43|output[9]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[9]~66_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a201~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a137~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a169~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a201~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a137~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a169~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a201~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a137~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a169~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a201~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a137~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a169~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	combout => \inst43|output[9]~66_combout\);

-- Location: LABCELL_X48_Y17_N3
\inst43|output[9]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[9]~68_combout\ = ( \inst43|output[9]~66_combout\ & ( \inst3|Mux22~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((\inst43|output[9]~67_combout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( 
-- !\inst43|output[9]~66_combout\ & ( \inst3|Mux22~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[9]~67_combout\)) ) ) ) # ( \inst43|output[9]~66_combout\ & ( 
-- !\inst3|Mux22~0_combout\ & ( (\inst22|Mux4~0_combout\ & ((\inst43|output[9]~67_combout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\inst43|output[9]~66_combout\ & ( !\inst3|Mux22~0_combout\ & ( (\inst22|Mux4~0_combout\ 
-- & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[9]~67_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000110011001111001100111111001100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst22|ALT_INV_Mux4~0_combout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst43|ALT_INV_output[9]~67_combout\,
	datae => \inst43|ALT_INV_output[9]~66_combout\,
	dataf => \inst3|ALT_INV_Mux22~0_combout\,
	combout => \inst43|output[9]~68_combout\);

-- Location: FF_X51_Y17_N53
\inst2|reg_mem~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[9]~68_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~975_q\);

-- Location: LABCELL_X48_Y17_N12
\inst2|reg_mem~2354\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2354_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~815_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~847_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~879_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (\inst2|reg_mem~911_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~911_q\,
	datab => \inst2|ALT_INV_reg_mem~847_q\,
	datac => \inst2|ALT_INV_reg_mem~879_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datag => \inst2|ALT_INV_reg_mem~815_q\,
	combout => \inst2|reg_mem~2354_combout\);

-- Location: LABCELL_X51_Y17_N30
\inst2|reg_mem~1278\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1278_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2354_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2354_combout\ & ((\inst2|reg_mem~943_q\))) # (\inst2|reg_mem~2354_combout\ & (\inst2|reg_mem~975_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2354_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2354_combout\ & ((\inst2|reg_mem~1007_q\))) # (\inst2|reg_mem~2354_combout\ & (\inst2|reg_mem~1039_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~975_q\,
	datab => \inst2|ALT_INV_reg_mem~1039_q\,
	datac => \inst2|ALT_INV_reg_mem~1007_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2354_combout\,
	datag => \inst2|ALT_INV_reg_mem~943_q\,
	combout => \inst2|reg_mem~1278_combout\);

-- Location: LABCELL_X50_Y21_N12
\inst2|reg_mem~2350\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2350_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~559_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~591_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~623_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~655_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~591_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~623_q\,
	datad => \inst2|ALT_INV_reg_mem~655_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~559_q\,
	combout => \inst2|reg_mem~2350_combout\);

-- Location: MLABCELL_X52_Y17_N12
\inst2|reg_mem~1274\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1274_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2350_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2350_combout\ & (\inst2|reg_mem~687_q\)) # (\inst2|reg_mem~2350_combout\ & ((\inst2|reg_mem~719_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2350_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2350_combout\ & ((\inst2|reg_mem~751_q\))) # (\inst2|reg_mem~2350_combout\ & (\inst2|reg_mem~783_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~783_q\,
	datac => \inst2|ALT_INV_reg_mem~751_q\,
	datad => \inst2|ALT_INV_reg_mem~719_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2350_combout\,
	datag => \inst2|ALT_INV_reg_mem~687_q\,
	combout => \inst2|reg_mem~1274_combout\);

-- Location: MLABCELL_X52_Y16_N30
\inst2|reg_mem~2346\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2346_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~303_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~335_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~367_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~399_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~335_q\,
	datab => \inst2|ALT_INV_reg_mem~399_q\,
	datac => \inst2|ALT_INV_reg_mem~367_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~303_q\,
	combout => \inst2|reg_mem~2346_combout\);

-- Location: LABCELL_X51_Y17_N0
\inst2|reg_mem~1270\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1270_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2346_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2346_combout\ & ((\inst2|reg_mem~431_q\))) # (\inst2|reg_mem~2346_combout\ & (\inst2|reg_mem~463_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2346_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2346_combout\ & ((\inst2|reg_mem~495_q\))) # (\inst2|reg_mem~2346_combout\ & (\inst2|reg_mem~527_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~527_q\,
	datab => \inst2|ALT_INV_reg_mem~463_q\,
	datac => \inst2|ALT_INV_reg_mem~495_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2346_combout\,
	datag => \inst2|ALT_INV_reg_mem~431_q\,
	combout => \inst2|reg_mem~1270_combout\);

-- Location: LABCELL_X51_Y19_N6
\inst2|reg_mem~2342\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2342_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~47_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~79_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~111_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~143_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~143_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~111_q\,
	datad => \inst2|ALT_INV_reg_mem~79_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~47_q\,
	combout => \inst2|reg_mem~2342_combout\);

-- Location: LABCELL_X50_Y18_N9
\inst2|reg_mem~1266\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1266_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2342_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2342_combout\ & ((\inst2|reg_mem~175_q\))) # (\inst2|reg_mem~2342_combout\ & (\inst2|reg_mem~207_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2342_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2342_combout\ & (\inst2|reg_mem~239_q\)) # (\inst2|reg_mem~2342_combout\ & ((\inst2|reg_mem~271_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~207_q\,
	datac => \inst2|ALT_INV_reg_mem~239_q\,
	datad => \inst2|ALT_INV_reg_mem~271_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2342_combout\,
	datag => \inst2|ALT_INV_reg_mem~175_q\,
	combout => \inst2|reg_mem~1266_combout\);

-- Location: LABCELL_X51_Y17_N48
\inst2|reg_mem~1282\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1282_combout\ = ( \inst2|reg_mem~1270_combout\ & ( \inst2|reg_mem~1266_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1274_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1278_combout\))) ) ) ) # ( !\inst2|reg_mem~1270_combout\ & ( \inst2|reg_mem~1266_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1274_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1278_combout\))) ) ) ) # ( 
-- \inst2|reg_mem~1270_combout\ & ( !\inst2|reg_mem~1266_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1274_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1278_combout\)))) ) ) ) # ( !\inst2|reg_mem~1270_combout\ & ( !\inst2|reg_mem~1266_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1274_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1278_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \inst2|ALT_INV_reg_mem~1278_combout\,
	datad => \inst2|ALT_INV_reg_mem~1274_combout\,
	datae => \inst2|ALT_INV_reg_mem~1270_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1266_combout\,
	combout => \inst2|reg_mem~1282_combout\);

-- Location: LABCELL_X42_Y19_N42
\inst3|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~0_combout\ = ( \inst3|Add0~25_sumout\ & ( \inst3|Mux2~2_combout\ & ( (!\inst3|Mux2~0_combout\) # ((\inst2|reg_mem~1282_combout\ & (!\inst3|Mux2~1_combout\ & \inst12|output[9]~6_combout\))) ) ) ) # ( !\inst3|Add0~25_sumout\ & ( 
-- \inst3|Mux2~2_combout\ & ( (\inst3|Mux2~0_combout\ & (\inst2|reg_mem~1282_combout\ & (!\inst3|Mux2~1_combout\ & \inst12|output[9]~6_combout\))) ) ) ) # ( \inst3|Add0~25_sumout\ & ( !\inst3|Mux2~2_combout\ & ( (!\inst3|Mux2~0_combout\) # 
-- ((\inst3|Mux2~1_combout\ & ((\inst12|output[9]~6_combout\) # (\inst2|reg_mem~1282_combout\)))) ) ) ) # ( !\inst3|Add0~25_sumout\ & ( !\inst3|Mux2~2_combout\ & ( (\inst3|Mux2~0_combout\ & (\inst3|Mux2~1_combout\ & ((\inst12|output[9]~6_combout\) # 
-- (\inst2|reg_mem~1282_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101101010111010111100000000000100001010101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~0_combout\,
	datab => \inst2|ALT_INV_reg_mem~1282_combout\,
	datac => \inst3|ALT_INV_Mux2~1_combout\,
	datad => \inst12|ALT_INV_output[9]~6_combout\,
	datae => \inst3|ALT_INV_Add0~25_sumout\,
	dataf => \inst3|ALT_INV_Mux2~2_combout\,
	combout => \inst3|Mux22~0_combout\);

-- Location: M10K_X58_Y30_N0
\inst15|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y32_N0
\inst15|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B16AFF80",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y43_N0
\inst15|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y14_N0
\inst15|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y23_N0
\inst43|output[8]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[8]~70_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a8~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a8~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a104~portadataout\))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a104~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	combout => \inst43|output[8]~70_combout\);

-- Location: M10K_X49_Y28_N0
\inst15|altsyncram_component|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\inst15|altsyncram_component|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y39_N0
\inst15|altsyncram_component|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y44_N0
\inst15|altsyncram_component|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N6
\inst43|output[8]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[8]~69_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a136~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a232~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a136~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a232~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a136~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a232~portadataout\)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a136~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a232~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	combout => \inst43|output[8]~69_combout\);

-- Location: LABCELL_X42_Y19_N36
\inst43|output[8]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[8]~71_combout\ = ( \inst3|Mux23~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[8]~70_combout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) 
-- & ((\inst43|output[8]~69_combout\)))) ) ) # ( !\inst3|Mux23~0_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[8]~70_combout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[8]~69_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111000001000000011111110100111101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst43|ALT_INV_output[8]~70_combout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst22|ALT_INV_Mux4~0_combout\,
	datad => \inst43|ALT_INV_output[8]~69_combout\,
	dataf => \inst3|ALT_INV_Mux23~0_combout\,
	combout => \inst43|output[8]~71_combout\);

-- Location: FF_X43_Y22_N38
\inst2|reg_mem~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[8]~71_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~334_q\);

-- Location: LABCELL_X43_Y22_N48
\inst2|reg_mem~2394\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2394_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~302_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~334_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~366_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~398_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~334_q\,
	datac => \inst2|ALT_INV_reg_mem~366_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~398_q\,
	datag => \inst2|ALT_INV_reg_mem~302_q\,
	combout => \inst2|reg_mem~2394_combout\);

-- Location: LABCELL_X43_Y22_N24
\inst2|reg_mem~1321\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1321_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2394_combout\ & (((\inst2|reg_mem~430_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2394_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~462_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2394_combout\ & (((\inst2|reg_mem~494_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2394_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~526_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2394_combout\,
	datab => \inst2|ALT_INV_reg_mem~462_q\,
	datac => \inst2|ALT_INV_reg_mem~494_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~526_q\,
	datag => \inst2|ALT_INV_reg_mem~430_q\,
	combout => \inst2|reg_mem~1321_combout\);

-- Location: LABCELL_X48_Y19_N12
\inst2|reg_mem~2402\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2402_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~814_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~846_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~878_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~910_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010101110101011101010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~878_q\,
	datad => \inst2|ALT_INV_reg_mem~910_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~846_q\,
	datag => \inst2|ALT_INV_reg_mem~814_q\,
	combout => \inst2|reg_mem~2402_combout\);

-- Location: LABCELL_X48_Y19_N42
\inst2|reg_mem~1329\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1329_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2402_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2402_combout\ & (\inst2|reg_mem~942_q\)) # (\inst2|reg_mem~2402_combout\ & ((\inst2|reg_mem~974_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2402_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2402_combout\ & (((\inst2|reg_mem~1006_q\)))) # (\inst2|reg_mem~2402_combout\ & (\inst2|reg_mem~1038_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111001100000000111101110100000011111111110000001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1038_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~1006_q\,
	datad => \inst2|ALT_INV_reg_mem~2402_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~974_q\,
	datag => \inst2|ALT_INV_reg_mem~942_q\,
	combout => \inst2|reg_mem~1329_combout\);

-- Location: LABCELL_X48_Y21_N12
\inst2|reg_mem~2398\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2398_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~558_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~590_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~622_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~654_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~590_q\,
	datac => \inst2|ALT_INV_reg_mem~622_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~654_q\,
	datag => \inst2|ALT_INV_reg_mem~558_q\,
	combout => \inst2|reg_mem~2398_combout\);

-- Location: LABCELL_X45_Y20_N30
\inst2|reg_mem~1325\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1325_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2398_combout\ & (((\inst2|reg_mem~686_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2398_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~718_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2398_combout\ & (\inst2|reg_mem~750_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2398_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~782_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~718_q\,
	datab => \inst2|ALT_INV_reg_mem~2398_combout\,
	datac => \inst2|ALT_INV_reg_mem~750_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~782_q\,
	datag => \inst2|ALT_INV_reg_mem~686_q\,
	combout => \inst2|reg_mem~1325_combout\);

-- Location: LABCELL_X37_Y17_N54
\inst2|reg_mem~2390\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2390_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~46_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~78_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~110_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~142_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~78_q\,
	datac => \inst2|ALT_INV_reg_mem~110_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~142_q\,
	datag => \inst2|ALT_INV_reg_mem~46_q\,
	combout => \inst2|reg_mem~2390_combout\);

-- Location: MLABCELL_X39_Y17_N0
\inst2|reg_mem~1317\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1317_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2390_combout\ & (((\inst2|reg_mem~174_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2390_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~206_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2390_combout\ & (\inst2|reg_mem~238_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2390_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~270_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~206_q\,
	datab => \inst2|ALT_INV_reg_mem~2390_combout\,
	datac => \inst2|ALT_INV_reg_mem~238_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~270_q\,
	datag => \inst2|ALT_INV_reg_mem~174_q\,
	combout => \inst2|reg_mem~1317_combout\);

-- Location: LABCELL_X45_Y17_N36
\inst2|reg_mem~1333\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1333_combout\ = ( \inst2|reg_mem~1325_combout\ & ( \inst2|reg_mem~1317_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1321_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1329_combout\)))) ) ) ) # ( !\inst2|reg_mem~1325_combout\ & ( \inst2|reg_mem~1317_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(20))))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1321_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1329_combout\))))) ) ) ) # ( \inst2|reg_mem~1325_combout\ & ( !\inst2|reg_mem~1317_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(20))))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1321_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1329_combout\))))) ) ) ) # ( !\inst2|reg_mem~1325_combout\ & ( !\inst2|reg_mem~1317_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1321_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1329_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1321_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \inst2|ALT_INV_reg_mem~1329_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \inst2|ALT_INV_reg_mem~1325_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1317_combout\,
	combout => \inst2|reg_mem~1333_combout\);

-- Location: LABCELL_X45_Y17_N6
\inst12|output[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[8]~7_combout\ = ( \inst2|reg_mem~1333_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(8)) ) ) # ( !\inst2|reg_mem~1333_combout\ & ( (\inst22|Mux0~0_combout\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \inst2|ALT_INV_reg_mem~1333_combout\,
	combout => \inst12|output[8]~7_combout\);

-- Location: LABCELL_X42_Y19_N57
\inst3|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~0_combout\ = ( \inst2|reg_mem~1316_combout\ & ( \inst3|Add0~29_sumout\ & ( (!\inst3|Mux2~0_combout\) # ((!\inst3|Mux2~2_combout\ & ((\inst3|Mux2~1_combout\))) # (\inst3|Mux2~2_combout\ & (\inst12|output[8]~7_combout\ & 
-- !\inst3|Mux2~1_combout\))) ) ) ) # ( !\inst2|reg_mem~1316_combout\ & ( \inst3|Add0~29_sumout\ & ( (!\inst3|Mux2~0_combout\) # ((!\inst3|Mux2~2_combout\ & (\inst12|output[8]~7_combout\ & \inst3|Mux2~1_combout\))) ) ) ) # ( \inst2|reg_mem~1316_combout\ & ( 
-- !\inst3|Add0~29_sumout\ & ( (\inst3|Mux2~0_combout\ & ((!\inst3|Mux2~2_combout\ & ((\inst3|Mux2~1_combout\))) # (\inst3|Mux2~2_combout\ & (\inst12|output[8]~7_combout\ & !\inst3|Mux2~1_combout\)))) ) ) ) # ( !\inst2|reg_mem~1316_combout\ & ( 
-- !\inst3|Add0~29_sumout\ & ( (\inst3|Mux2~0_combout\ & (!\inst3|Mux2~2_combout\ & (\inst12|output[8]~7_combout\ & \inst3|Mux2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000010100010010101010101011101010101111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~0_combout\,
	datab => \inst3|ALT_INV_Mux2~2_combout\,
	datac => \inst12|ALT_INV_output[8]~7_combout\,
	datad => \inst3|ALT_INV_Mux2~1_combout\,
	datae => \inst2|ALT_INV_reg_mem~1316_combout\,
	dataf => \inst3|ALT_INV_Add0~29_sumout\,
	combout => \inst3|Mux23~0_combout\);

-- Location: M10K_X41_Y25_N0
\inst15|altsyncram_component|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y41_N0
\inst15|altsyncram_component|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y2_N0
\inst15|altsyncram_component|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y40_N0
\inst15|altsyncram_component|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y22_N24
\inst43|output[7]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[7]~72_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a199~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a135~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a167~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a231~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a199~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a135~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a167~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a231~portadataout\))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a199~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a135~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a167~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a231~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a199~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a135~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a167~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a231~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\,
	combout => \inst43|output[7]~72_combout\);

-- Location: M10K_X41_Y34_N0
\inst15|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y40_N0
\inst15|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y43_N0
\inst15|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\inst15|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054CD07F40",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y30_N24
\inst43|output[7]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[7]~73_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a39~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a103~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a39~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a39~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a39~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	combout => \inst43|output[7]~73_combout\);

-- Location: LABCELL_X40_Y18_N42
\inst43|output[7]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[7]~74_combout\ = ( \inst43|output[7]~73_combout\ & ( \inst3|Mux24~0_combout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst22|Mux4~0_combout\) # (\inst43|output[7]~72_combout\)) ) ) ) # ( 
-- !\inst43|output[7]~73_combout\ & ( \inst3|Mux24~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[7]~72_combout\)) ) ) ) # ( \inst43|output[7]~73_combout\ & ( 
-- !\inst3|Mux24~0_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[7]~72_combout\))) ) ) ) # ( !\inst43|output[7]~73_combout\ & ( !\inst3|Mux24~0_combout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst22|Mux4~0_combout\ & \inst43|output[7]~72_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000010100000111111110000111101011111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst22|ALT_INV_Mux4~0_combout\,
	datad => \inst43|ALT_INV_output[7]~72_combout\,
	datae => \inst43|ALT_INV_output[7]~73_combout\,
	dataf => \inst3|ALT_INV_Mux24~0_combout\,
	combout => \inst43|output[7]~74_combout\);

-- Location: FF_X45_Y18_N38
\inst2|reg_mem~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[7]~74_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~781_q\);

-- Location: LABCELL_X35_Y18_N36
\inst2|reg_mem~2430\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2430_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~557_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~589_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~621_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~653_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~653_q\,
	datac => \inst2|ALT_INV_reg_mem~621_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~589_q\,
	datag => \inst2|ALT_INV_reg_mem~557_q\,
	combout => \inst2|reg_mem~2430_combout\);

-- Location: LABCELL_X45_Y18_N6
\inst2|reg_mem~1359\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1359_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2430_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2430_combout\ & (\inst2|reg_mem~685_q\)) # (\inst2|reg_mem~2430_combout\ & ((\inst2|reg_mem~717_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2430_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2430_combout\ & ((\inst2|reg_mem~749_q\))) # (\inst2|reg_mem~2430_combout\ & (\inst2|reg_mem~781_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~781_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~749_q\,
	datad => \inst2|ALT_INV_reg_mem~717_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2430_combout\,
	datag => \inst2|ALT_INV_reg_mem~685_q\,
	combout => \inst2|reg_mem~1359_combout\);

-- Location: LABCELL_X45_Y22_N12
\inst2|reg_mem~2422\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2422_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~45_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~77_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~109_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~141_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~77_q\,
	datac => \inst2|ALT_INV_reg_mem~109_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~141_q\,
	datag => \inst2|ALT_INV_reg_mem~45_q\,
	combout => \inst2|reg_mem~2422_combout\);

-- Location: LABCELL_X45_Y22_N18
\inst2|reg_mem~1351\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1351_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2422_combout\ & (\inst2|reg_mem~173_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2422_combout\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~205_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2422_combout\ & (((\inst2|reg_mem~237_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2422_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~269_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001100001100110001110100110011001111110011001100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~269_q\,
	datab => \inst2|ALT_INV_reg_mem~2422_combout\,
	datac => \inst2|ALT_INV_reg_mem~237_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~205_q\,
	datag => \inst2|ALT_INV_reg_mem~173_q\,
	combout => \inst2|reg_mem~1351_combout\);

-- Location: MLABCELL_X39_Y18_N36
\inst2|reg_mem~2434\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2434_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~813_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~845_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~877_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~909_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~845_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~877_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~909_q\,
	datag => \inst2|ALT_INV_reg_mem~813_q\,
	combout => \inst2|reg_mem~2434_combout\);

-- Location: LABCELL_X45_Y21_N12
\inst2|reg_mem~1363\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1363_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2434_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2434_combout\ & (((\inst2|reg_mem~941_q\)))) # (\inst2|reg_mem~2434_combout\ & (\inst2|reg_mem~973_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2434_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2434_combout\ & (\inst2|reg_mem~1005_q\)) # (\inst2|reg_mem~2434_combout\ & ((\inst2|reg_mem~1037_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~973_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~1005_q\,
	datad => \inst2|ALT_INV_reg_mem~2434_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1037_q\,
	datag => \inst2|ALT_INV_reg_mem~941_q\,
	combout => \inst2|reg_mem~1363_combout\);

-- Location: LABCELL_X45_Y18_N12
\inst2|reg_mem~2426\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2426_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~301_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~333_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst5|altsyncram_component|auto_generated|q_a\(16))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~365_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\inst2|reg_mem~397_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst5|altsyncram_component|auto_generated|q_a\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010011101100111011001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~365_q\,
	datad => \inst2|ALT_INV_reg_mem~397_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~333_q\,
	datag => \inst2|ALT_INV_reg_mem~301_q\,
	combout => \inst2|reg_mem~2426_combout\);

-- Location: LABCELL_X45_Y18_N54
\inst2|reg_mem~1355\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1355_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~2426_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2426_combout\ & (\inst2|reg_mem~429_q\)) # (\inst2|reg_mem~2426_combout\ & (((\inst2|reg_mem~461_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inst2|reg_mem~2426_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2426_combout\ & (\inst2|reg_mem~493_q\)) # (\inst2|reg_mem~2426_combout\ & (((\inst2|reg_mem~525_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000100110001001100011011100110111001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~2426_combout\,
	datac => \inst2|ALT_INV_reg_mem~493_q\,
	datad => \inst2|ALT_INV_reg_mem~525_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~461_q\,
	datag => \inst2|ALT_INV_reg_mem~429_q\,
	combout => \inst2|reg_mem~1355_combout\);

-- Location: LABCELL_X45_Y18_N42
\inst2|reg_mem~1367\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1367_combout\ = ( \inst2|reg_mem~1363_combout\ & ( \inst2|reg_mem~1355_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1351_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (\inst2|reg_mem~1359_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inst2|reg_mem~1363_combout\ & ( \inst2|reg_mem~1355_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(19)) # (\inst2|reg_mem~1351_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1359_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- \inst2|reg_mem~1363_combout\ & ( !\inst2|reg_mem~1355_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst2|reg_mem~1351_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst5|altsyncram_component|auto_generated|q_a\(19))) # (\inst2|reg_mem~1359_combout\))) ) ) ) # ( !\inst2|reg_mem~1363_combout\ & ( !\inst2|reg_mem~1355_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1351_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1359_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \inst2|ALT_INV_reg_mem~1359_combout\,
	datac => \inst2|ALT_INV_reg_mem~1351_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \inst2|ALT_INV_reg_mem~1363_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1355_combout\,
	combout => \inst2|reg_mem~1367_combout\);

-- Location: LABCELL_X45_Y18_N27
\inst12|output[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[7]~8_combout\ = ( \inst2|reg_mem~1367_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(7)) ) ) # ( !\inst2|reg_mem~1367_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(7) & 
-- \inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1367_combout\,
	combout => \inst12|output[7]~8_combout\);

-- Location: LABCELL_X42_Y18_N0
\inst3|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~0_combout\ = ( \inst3|Add0~33_sumout\ & ( \inst3|Mux2~0_combout\ & ( (!\inst3|Mux2~1_combout\ & (\inst12|output[7]~8_combout\ & (\inst2|reg_mem~1350_combout\ & \inst3|Mux2~2_combout\))) # (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\ & 
-- ((\inst2|reg_mem~1350_combout\) # (\inst12|output[7]~8_combout\)))) ) ) ) # ( !\inst3|Add0~33_sumout\ & ( \inst3|Mux2~0_combout\ & ( (!\inst3|Mux2~1_combout\ & (\inst12|output[7]~8_combout\ & (\inst2|reg_mem~1350_combout\ & \inst3|Mux2~2_combout\))) # 
-- (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1350_combout\) # (\inst12|output[7]~8_combout\)))) ) ) ) # ( \inst3|Add0~33_sumout\ & ( !\inst3|Mux2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010011000001000001001100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[7]~8_combout\,
	datab => \inst3|ALT_INV_Mux2~1_combout\,
	datac => \inst2|ALT_INV_reg_mem~1350_combout\,
	datad => \inst3|ALT_INV_Mux2~2_combout\,
	datae => \inst3|ALT_INV_Add0~33_sumout\,
	dataf => \inst3|ALT_INV_Mux2~0_combout\,
	combout => \inst3|Mux24~0_combout\);

-- Location: M10K_X41_Y33_N0
\inst15|altsyncram_component|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y31_N0
\inst15|altsyncram_component|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y37_N0
\inst15|altsyncram_component|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y21_N0
\inst15|altsyncram_component|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y31_N48
\inst43|output[6]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[6]~75_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a166~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a230~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a166~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a230~portadataout\)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a166~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst15|altsyncram_component|auto_generated|ram_block1a230~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a166~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a230~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	combout => \inst43|output[6]~75_combout\);

-- Location: M10K_X49_Y23_N0
\inst15|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\inst15|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A6C0E60",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\inst15|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y30_N0
\inst15|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y23_N42
\inst43|output[6]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[6]~76_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst15|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a102~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & 
-- ((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a102~portadataout\))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	combout => \inst43|output[6]~76_combout\);

-- Location: LABCELL_X42_Y19_N18
\inst43|output[6]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[6]~77_combout\ = ( \inst3|Mux25~0_combout\ & ( \inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\inst22|Mux4~0_combout\) # (\inst43|output[6]~75_combout\) ) ) ) # ( !\inst3|Mux25~0_combout\ & ( 
-- \inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( (\inst22|Mux4~0_combout\ & \inst43|output[6]~75_combout\) ) ) ) # ( \inst3|Mux25~0_combout\ & ( !\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\inst22|Mux4~0_combout\) 
-- # (\inst43|output[6]~76_combout\) ) ) ) # ( !\inst3|Mux25~0_combout\ & ( !\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( (\inst22|Mux4~0_combout\ & \inst43|output[6]~76_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux4~0_combout\,
	datac => \inst43|ALT_INV_output[6]~75_combout\,
	datad => \inst43|ALT_INV_output[6]~76_combout\,
	datae => \inst3|ALT_INV_Mux25~0_combout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \inst43|output[6]~77_combout\);

-- Location: FF_X46_Y19_N41
\inst2|reg_mem~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[6]~77_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~524_q\);

-- Location: MLABCELL_X47_Y22_N54
\inst2|reg_mem~2442\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2442_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~300_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~332_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~364_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~396_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~332_q\,
	datab => \inst2|ALT_INV_reg_mem~396_q\,
	datac => \inst2|ALT_INV_reg_mem~364_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~300_q\,
	combout => \inst2|reg_mem~2442_combout\);

-- Location: LABCELL_X45_Y19_N0
\inst2|reg_mem~1372\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1372_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2442_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2442_combout\ & (\inst2|reg_mem~428_q\)) # (\inst2|reg_mem~2442_combout\ & ((\inst2|reg_mem~460_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2442_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2442_combout\ & ((\inst2|reg_mem~492_q\))) # (\inst2|reg_mem~2442_combout\ & (\inst2|reg_mem~524_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~524_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~492_q\,
	datad => \inst2|ALT_INV_reg_mem~460_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2442_combout\,
	datag => \inst2|ALT_INV_reg_mem~428_q\,
	combout => \inst2|reg_mem~1372_combout\);

-- Location: LABCELL_X37_Y19_N48
\inst2|reg_mem~2450\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2450_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~812_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~844_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~876_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~908_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~844_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~876_q\,
	datad => \inst2|ALT_INV_reg_mem~908_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~812_q\,
	combout => \inst2|reg_mem~2450_combout\);

-- Location: MLABCELL_X39_Y19_N30
\inst2|reg_mem~1380\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1380_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2450_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2450_combout\ & ((\inst2|reg_mem~940_q\))) # (\inst2|reg_mem~2450_combout\ & (\inst2|reg_mem~972_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2450_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2450_combout\ & ((\inst2|reg_mem~1004_q\))) # (\inst2|reg_mem~2450_combout\ & (\inst2|reg_mem~1036_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1036_q\,
	datab => \inst2|ALT_INV_reg_mem~972_q\,
	datac => \inst2|ALT_INV_reg_mem~1004_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2450_combout\,
	datag => \inst2|ALT_INV_reg_mem~940_q\,
	combout => \inst2|reg_mem~1380_combout\);

-- Location: LABCELL_X50_Y22_N6
\inst2|reg_mem~2438\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2438_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~44_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~76_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~108_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~140_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~76_q\,
	datab => \inst2|ALT_INV_reg_mem~140_q\,
	datac => \inst2|ALT_INV_reg_mem~108_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~44_q\,
	combout => \inst2|reg_mem~2438_combout\);

-- Location: LABCELL_X46_Y19_N30
\inst2|reg_mem~1368\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1368_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2438_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2438_combout\ & ((\inst2|reg_mem~172_q\))) # (\inst2|reg_mem~2438_combout\ & (\inst2|reg_mem~204_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2438_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2438_combout\ & ((\inst2|reg_mem~236_q\))) # (\inst2|reg_mem~2438_combout\ & (\inst2|reg_mem~268_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~268_q\,
	datab => \inst2|ALT_INV_reg_mem~204_q\,
	datac => \inst2|ALT_INV_reg_mem~236_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2438_combout\,
	datag => \inst2|ALT_INV_reg_mem~172_q\,
	combout => \inst2|reg_mem~1368_combout\);

-- Location: LABCELL_X50_Y20_N6
\inst2|reg_mem~2446\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2446_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~556_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~588_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~620_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~652_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~588_q\,
	datac => \inst2|ALT_INV_reg_mem~620_q\,
	datad => \inst2|ALT_INV_reg_mem~652_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~556_q\,
	combout => \inst2|reg_mem~2446_combout\);

-- Location: LABCELL_X48_Y22_N0
\inst2|reg_mem~1376\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1376_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2446_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2446_combout\ & (\inst2|reg_mem~684_q\)) # (\inst2|reg_mem~2446_combout\ & ((\inst2|reg_mem~716_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2446_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2446_combout\ & ((\inst2|reg_mem~748_q\))) # (\inst2|reg_mem~2446_combout\ & (\inst2|reg_mem~780_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~780_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~748_q\,
	datad => \inst2|ALT_INV_reg_mem~716_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2446_combout\,
	datag => \inst2|ALT_INV_reg_mem~684_q\,
	combout => \inst2|reg_mem~1376_combout\);

-- Location: LABCELL_X43_Y19_N6
\inst2|reg_mem~1384\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1384_combout\ = ( \inst2|reg_mem~1368_combout\ & ( \inst2|reg_mem~1376_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1372_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1380_combout\)))) ) ) ) # ( !\inst2|reg_mem~1368_combout\ & ( \inst2|reg_mem~1376_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1372_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(24))))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((!\inst5|altsyncram_component|auto_generated|q_a\(24)) # (\inst2|reg_mem~1380_combout\)))) ) ) ) # ( \inst2|reg_mem~1368_combout\ & ( 
-- !\inst2|reg_mem~1376_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((!\inst5|altsyncram_component|auto_generated|q_a\(24))) # (\inst2|reg_mem~1372_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\inst2|reg_mem~1380_combout\ & \inst5|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( !\inst2|reg_mem~1368_combout\ & ( !\inst2|reg_mem~1376_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1372_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1380_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst2|ALT_INV_reg_mem~1372_combout\,
	datac => \inst2|ALT_INV_reg_mem~1380_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \inst2|ALT_INV_reg_mem~1368_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1376_combout\,
	combout => \inst2|reg_mem~1384_combout\);

-- Location: LABCELL_X42_Y19_N0
\inst3|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~0_combout\ = ( \inst12|output[6]~9_combout\ & ( \inst3|Add0~37_sumout\ & ( (!\inst3|Mux2~0_combout\) # ((!\inst3|Mux2~2_combout\ & (\inst3|Mux2~1_combout\)) # (\inst3|Mux2~2_combout\ & (!\inst3|Mux2~1_combout\ & 
-- \inst2|reg_mem~1384_combout\))) ) ) ) # ( !\inst12|output[6]~9_combout\ & ( \inst3|Add0~37_sumout\ & ( (!\inst3|Mux2~0_combout\) # ((!\inst3|Mux2~2_combout\ & (\inst3|Mux2~1_combout\ & \inst2|reg_mem~1384_combout\))) ) ) ) # ( \inst12|output[6]~9_combout\ 
-- & ( !\inst3|Add0~37_sumout\ & ( (\inst3|Mux2~0_combout\ & ((!\inst3|Mux2~2_combout\ & (\inst3|Mux2~1_combout\)) # (\inst3|Mux2~2_combout\ & (!\inst3|Mux2~1_combout\ & \inst2|reg_mem~1384_combout\)))) ) ) ) # ( !\inst12|output[6]~9_combout\ & ( 
-- !\inst3|Add0~37_sumout\ & ( (\inst3|Mux2~0_combout\ & (!\inst3|Mux2~2_combout\ & (\inst3|Mux2~1_combout\ & \inst2|reg_mem~1384_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000001000001010010101010101011101010111010111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~0_combout\,
	datab => \inst3|ALT_INV_Mux2~2_combout\,
	datac => \inst3|ALT_INV_Mux2~1_combout\,
	datad => \inst2|ALT_INV_reg_mem~1384_combout\,
	datae => \inst12|ALT_INV_output[6]~9_combout\,
	dataf => \inst3|ALT_INV_Add0~37_sumout\,
	combout => \inst3|Mux25~0_combout\);

-- Location: M10K_X41_Y6_N0
\inst15|altsyncram_component|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y22_N0
\inst15|altsyncram_component|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\inst15|altsyncram_component|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\inst15|altsyncram_component|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y22_N45
\inst43|output[5]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[5]~78_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a197~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a165~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a229~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a197~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a165~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a229~portadataout\)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a197~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a165~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a229~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a197~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a165~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a229~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\,
	combout => \inst43|output[5]~78_combout\);

-- Location: M10K_X69_Y18_N0
\inst15|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y22_N0
\inst15|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015336B8",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y4_N0
\inst15|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y10_N0
\inst15|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y18_N48
\inst43|output[5]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[5]~79_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst15|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a101~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & 
-- ((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a101~portadataout\))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	combout => \inst43|output[5]~79_combout\);

-- Location: LABCELL_X42_Y20_N12
\inst43|output[5]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[5]~80_combout\ = ( \inst43|output[5]~79_combout\ & ( \inst3|Mux26~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[5]~78_combout\)) ) ) ) # ( 
-- !\inst43|output[5]~79_combout\ & ( \inst3|Mux26~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[5]~78_combout\)) ) ) ) # ( \inst43|output[5]~79_combout\ & ( 
-- !\inst3|Mux26~0_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[5]~78_combout\))) ) ) ) # ( !\inst43|output[5]~79_combout\ & ( !\inst3|Mux26~0_combout\ & ( 
-- (\inst22|Mux4~0_combout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[5]~78_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001010001010100010110101011101010111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux4~0_combout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst43|ALT_INV_output[5]~78_combout\,
	datae => \inst43|ALT_INV_output[5]~79_combout\,
	dataf => \inst3|ALT_INV_Mux26~0_combout\,
	combout => \inst43|output[5]~80_combout\);

-- Location: FF_X48_Y20_N38
\inst2|reg_mem~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[5]~80_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~779_q\);

-- Location: LABCELL_X48_Y20_N18
\inst2|reg_mem~2494\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2494_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~555_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~587_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst5|altsyncram_component|auto_generated|q_a\(16))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~619_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\inst2|reg_mem~651_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst5|altsyncram_component|auto_generated|q_a\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~619_q\,
	datad => \inst2|ALT_INV_reg_mem~587_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~651_q\,
	datag => \inst2|ALT_INV_reg_mem~555_q\,
	combout => \inst2|reg_mem~2494_combout\);

-- Location: LABCELL_X48_Y20_N36
\inst2|reg_mem~1427\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1427_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2494_combout\ & (\inst2|reg_mem~683_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2494_combout\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~715_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2494_combout\ & (((\inst2|reg_mem~747_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2494_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~779_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001100001100110001110100110011001111110011001100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~779_q\,
	datab => \inst2|ALT_INV_reg_mem~2494_combout\,
	datac => \inst2|ALT_INV_reg_mem~747_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~715_q\,
	datag => \inst2|ALT_INV_reg_mem~683_q\,
	combout => \inst2|reg_mem~1427_combout\);

-- Location: MLABCELL_X47_Y18_N12
\inst2|reg_mem~2498\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2498_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~811_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~843_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~875_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~907_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~907_q\,
	datac => \inst2|ALT_INV_reg_mem~875_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~843_q\,
	datag => \inst2|ALT_INV_reg_mem~811_q\,
	combout => \inst2|reg_mem~2498_combout\);

-- Location: MLABCELL_X47_Y18_N36
\inst2|reg_mem~1431\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1431_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2498_combout\ & (\inst2|reg_mem~939_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2498_combout\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~971_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2498_combout\ & (((\inst2|reg_mem~1003_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2498_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~1035_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001100001100110001110100110011001111110011001100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1035_q\,
	datab => \inst2|ALT_INV_reg_mem~2498_combout\,
	datac => \inst2|ALT_INV_reg_mem~1003_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~971_q\,
	datag => \inst2|ALT_INV_reg_mem~939_q\,
	combout => \inst2|reg_mem~1431_combout\);

-- Location: LABCELL_X37_Y18_N54
\inst2|reg_mem~2486\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2486_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~43_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~75_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~107_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~139_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~75_q\,
	datac => \inst2|ALT_INV_reg_mem~107_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~139_q\,
	datag => \inst2|ALT_INV_reg_mem~43_q\,
	combout => \inst2|reg_mem~2486_combout\);

-- Location: MLABCELL_X47_Y18_N24
\inst2|reg_mem~1419\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1419_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2486_combout\ & (((\inst2|reg_mem~171_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2486_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~203_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2486_combout\ & (((\inst2|reg_mem~235_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2486_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~267_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2486_combout\,
	datab => \inst2|ALT_INV_reg_mem~203_q\,
	datac => \inst2|ALT_INV_reg_mem~235_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~267_q\,
	datag => \inst2|ALT_INV_reg_mem~171_q\,
	combout => \inst2|reg_mem~1419_combout\);

-- Location: LABCELL_X40_Y22_N24
\inst2|reg_mem~2490\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2490_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~299_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~331_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~363_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~395_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~331_q\,
	datac => \inst2|ALT_INV_reg_mem~363_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~395_q\,
	datag => \inst2|ALT_INV_reg_mem~299_q\,
	combout => \inst2|reg_mem~2490_combout\);

-- Location: MLABCELL_X47_Y22_N12
\inst2|reg_mem~1423\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1423_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2490_combout\ & (((\inst2|reg_mem~427_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2490_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~459_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2490_combout\ & (\inst2|reg_mem~491_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2490_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~523_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~459_q\,
	datab => \inst2|ALT_INV_reg_mem~2490_combout\,
	datac => \inst2|ALT_INV_reg_mem~491_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~523_q\,
	datag => \inst2|ALT_INV_reg_mem~427_q\,
	combout => \inst2|reg_mem~1423_combout\);

-- Location: MLABCELL_X47_Y18_N48
\inst2|reg_mem~1435\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1435_combout\ = ( \inst2|reg_mem~1419_combout\ & ( \inst2|reg_mem~1423_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1427_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1431_combout\)))) ) ) ) # ( !\inst2|reg_mem~1419_combout\ & ( \inst2|reg_mem~1423_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(19))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1427_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1431_combout\))))) ) ) ) # ( \inst2|reg_mem~1419_combout\ & ( !\inst2|reg_mem~1423_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(19))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1427_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1431_combout\))))) ) ) ) # ( !\inst2|reg_mem~1419_combout\ & ( !\inst2|reg_mem~1423_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1427_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1431_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1427_combout\,
	datab => \inst2|ALT_INV_reg_mem~1431_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \inst2|ALT_INV_reg_mem~1419_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1423_combout\,
	combout => \inst2|reg_mem~1435_combout\);

-- Location: MLABCELL_X47_Y18_N33
\inst12|output[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[5]~10_combout\ = ( \inst2|reg_mem~1435_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(5)) ) ) # ( !\inst2|reg_mem~1435_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(5) & 
-- \inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1435_combout\,
	combout => \inst12|output[5]~10_combout\);

-- Location: LABCELL_X42_Y18_N15
\inst3|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~0_combout\ = ( \inst3|Mux2~1_combout\ & ( \inst3|Mux2~0_combout\ & ( (!\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1418_combout\) # (\inst12|output[5]~10_combout\))) ) ) ) # ( !\inst3|Mux2~1_combout\ & ( \inst3|Mux2~0_combout\ & ( 
-- (\inst12|output[5]~10_combout\ & (\inst3|Mux2~2_combout\ & \inst2|reg_mem~1418_combout\)) ) ) ) # ( \inst3|Mux2~1_combout\ & ( !\inst3|Mux2~0_combout\ & ( \inst3|Add0~41_sumout\ ) ) ) # ( !\inst3|Mux2~1_combout\ & ( !\inst3|Mux2~0_combout\ & ( 
-- \inst3|Add0~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000110011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~41_sumout\,
	datab => \inst12|ALT_INV_output[5]~10_combout\,
	datac => \inst3|ALT_INV_Mux2~2_combout\,
	datad => \inst2|ALT_INV_reg_mem~1418_combout\,
	datae => \inst3|ALT_INV_Mux2~1_combout\,
	dataf => \inst3|ALT_INV_Mux2~0_combout\,
	combout => \inst3|Mux26~0_combout\);

-- Location: M10K_X58_Y20_N0
\inst15|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A9B16",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\inst15|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\inst15|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\inst15|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y20_N36
\inst43|output[4]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[4]~82_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a4~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a36~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & \inst15|altsyncram_component|auto_generated|ram_block1a36~portadataout\)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a36~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a4~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a36~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	combout => \inst43|output[4]~82_combout\);

-- Location: M10K_X26_Y12_N0
\inst15|altsyncram_component|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\inst15|altsyncram_component|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y34_N0
\inst15|altsyncram_component|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y1_N0
\inst15|altsyncram_component|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y12_N12
\inst43|output[4]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[4]~81_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a196~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a164~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a228~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a196~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a164~portadataout\ & ((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst15|altsyncram_component|auto_generated|ram_block1a228~portadataout\)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a196~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a164~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & \inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a196~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a164~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a228~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	combout => \inst43|output[4]~81_combout\);

-- Location: LABCELL_X53_Y20_N48
\inst43|output[4]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[4]~83_combout\ = ( \inst43|output[4]~81_combout\ & ( \inst3|Mux27~0_combout\ & ( ((!\inst22|Mux4~0_combout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst43|output[4]~82_combout\) ) ) ) # ( 
-- !\inst43|output[4]~81_combout\ & ( \inst3|Mux27~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((\inst43|output[4]~82_combout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( \inst43|output[4]~81_combout\ & ( 
-- !\inst3|Mux27~0_combout\ & ( (\inst22|Mux4~0_combout\ & ((\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[4]~82_combout\))) ) ) ) # ( !\inst43|output[4]~81_combout\ & ( !\inst3|Mux27~0_combout\ & ( 
-- (\inst43|output[4]~82_combout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst22|Mux4~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000111011111111111010001001111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst43|ALT_INV_output[4]~82_combout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst22|ALT_INV_Mux4~0_combout\,
	datae => \inst43|ALT_INV_output[4]~81_combout\,
	dataf => \inst3|ALT_INV_Mux27~0_combout\,
	combout => \inst43|output[4]~83_combout\);

-- Location: LABCELL_X53_Y19_N48
\inst2|reg_mem~970feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~970feeder_combout\ = ( \inst43|output[4]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[4]~83_combout\,
	combout => \inst2|reg_mem~970feeder_combout\);

-- Location: FF_X53_Y19_N50
\inst2|reg_mem~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~970feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~970_q\);

-- Location: LABCELL_X50_Y19_N18
\inst2|reg_mem~2530\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2530_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~810_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~842_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~874_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~906_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~842_q\,
	datac => \inst2|ALT_INV_reg_mem~874_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~906_q\,
	datag => \inst2|ALT_INV_reg_mem~810_q\,
	combout => \inst2|reg_mem~2530_combout\);

-- Location: LABCELL_X50_Y19_N54
\inst2|reg_mem~1465\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1465_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2530_combout\ & (((\inst2|reg_mem~938_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2530_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~970_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2530_combout\ & (\inst2|reg_mem~1002_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2530_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~1034_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~970_q\,
	datab => \inst2|ALT_INV_reg_mem~2530_combout\,
	datac => \inst2|ALT_INV_reg_mem~1002_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1034_q\,
	datag => \inst2|ALT_INV_reg_mem~938_q\,
	combout => \inst2|reg_mem~1465_combout\);

-- Location: LABCELL_X51_Y21_N30
\inst2|reg_mem~2518\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2518_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~42_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~74_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~106_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~138_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~74_q\,
	datac => \inst2|ALT_INV_reg_mem~106_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~138_q\,
	datag => \inst2|ALT_INV_reg_mem~42_q\,
	combout => \inst2|reg_mem~2518_combout\);

-- Location: LABCELL_X51_Y20_N12
\inst2|reg_mem~1453\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1453_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2518_combout\ & (((\inst2|reg_mem~170_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2518_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~202_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2518_combout\ & (((\inst2|reg_mem~234_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2518_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~266_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2518_combout\,
	datab => \inst2|ALT_INV_reg_mem~202_q\,
	datac => \inst2|ALT_INV_reg_mem~234_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~266_q\,
	datag => \inst2|ALT_INV_reg_mem~170_q\,
	combout => \inst2|reg_mem~1453_combout\);

-- Location: LABCELL_X50_Y20_N24
\inst2|reg_mem~2526\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2526_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~554_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~586_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~618_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~650_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~650_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~618_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~586_q\,
	datag => \inst2|ALT_INV_reg_mem~554_q\,
	combout => \inst2|reg_mem~2526_combout\);

-- Location: LABCELL_X51_Y20_N42
\inst2|reg_mem~1461\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1461_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2526_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~682_q\))) # (\inst2|reg_mem~2526_combout\ & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (((\inst2|reg_mem~714_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2526_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inst2|reg_mem~746_q\))) # (\inst2|reg_mem~2526_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (((\inst2|reg_mem~778_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001000110010001100101011101010111010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2526_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~746_q\,
	datad => \inst2|ALT_INV_reg_mem~778_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~714_q\,
	datag => \inst2|ALT_INV_reg_mem~682_q\,
	combout => \inst2|reg_mem~1461_combout\);

-- Location: MLABCELL_X52_Y18_N36
\inst2|reg_mem~2522\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2522_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~298_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~330_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~362_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~394_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~394_q\,
	datac => \inst2|ALT_INV_reg_mem~362_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~330_q\,
	datag => \inst2|ALT_INV_reg_mem~298_q\,
	combout => \inst2|reg_mem~2522_combout\);

-- Location: LABCELL_X51_Y20_N54
\inst2|reg_mem~1457\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1457_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2522_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2522_combout\ & (\inst2|reg_mem~426_q\)) # (\inst2|reg_mem~2522_combout\ & ((\inst2|reg_mem~458_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2522_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2522_combout\ & ((\inst2|reg_mem~490_q\))) # (\inst2|reg_mem~2522_combout\ & (\inst2|reg_mem~522_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~522_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~490_q\,
	datad => \inst2|ALT_INV_reg_mem~458_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2522_combout\,
	datag => \inst2|ALT_INV_reg_mem~426_q\,
	combout => \inst2|reg_mem~1457_combout\);

-- Location: LABCELL_X51_Y20_N30
\inst2|reg_mem~1469\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1469_combout\ = ( \inst2|reg_mem~1461_combout\ & ( \inst2|reg_mem~1457_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst2|reg_mem~1453_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((!\inst5|altsyncram_component|auto_generated|q_a\(19))) # (\inst2|reg_mem~1465_combout\))) ) ) ) # ( !\inst2|reg_mem~1461_combout\ & ( \inst2|reg_mem~1457_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst2|reg_mem~1453_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(19))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1465_combout\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( \inst2|reg_mem~1461_combout\ & ( !\inst2|reg_mem~1457_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (((!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- \inst2|reg_mem~1453_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((!\inst5|altsyncram_component|auto_generated|q_a\(19))) # (\inst2|reg_mem~1465_combout\))) ) ) ) # ( !\inst2|reg_mem~1461_combout\ & ( 
-- !\inst2|reg_mem~1457_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (((!\inst5|altsyncram_component|auto_generated|q_a\(19) & \inst2|reg_mem~1453_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (\inst2|reg_mem~1465_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \inst2|ALT_INV_reg_mem~1465_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \inst2|ALT_INV_reg_mem~1453_combout\,
	datae => \inst2|ALT_INV_reg_mem~1461_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1457_combout\,
	combout => \inst2|reg_mem~1469_combout\);

-- Location: MLABCELL_X47_Y18_N9
\inst12|output[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[4]~11_combout\ = ( \inst22|Mux0~0_combout\ & ( \inst2|reg_mem~1469_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(4) ) ) ) # ( !\inst22|Mux0~0_combout\ & ( \inst2|reg_mem~1469_combout\ ) ) # ( \inst22|Mux0~0_combout\ & ( 
-- !\inst2|reg_mem~1469_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1469_combout\,
	combout => \inst12|output[4]~11_combout\);

-- Location: LABCELL_X43_Y18_N45
\inst3|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~0_combout\ = ( \inst2|reg_mem~1452_combout\ & ( \inst3|Mux2~0_combout\ & ( (!\inst3|Mux2~1_combout\ & (\inst3|Mux2~2_combout\ & \inst12|output[4]~11_combout\)) # (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\)) ) ) ) # ( 
-- !\inst2|reg_mem~1452_combout\ & ( \inst3|Mux2~0_combout\ & ( (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\ & \inst12|output[4]~11_combout\)) ) ) ) # ( \inst2|reg_mem~1452_combout\ & ( !\inst3|Mux2~0_combout\ & ( \inst3|Add0~45_sumout\ ) ) ) # ( 
-- !\inst2|reg_mem~1452_combout\ & ( !\inst3|Mux2~0_combout\ & ( \inst3|Add0~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000010001000100010001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~1_combout\,
	datab => \inst3|ALT_INV_Mux2~2_combout\,
	datac => \inst3|ALT_INV_Add0~45_sumout\,
	datad => \inst12|ALT_INV_output[4]~11_combout\,
	datae => \inst2|ALT_INV_reg_mem~1452_combout\,
	dataf => \inst3|ALT_INV_Mux2~0_combout\,
	combout => \inst3|Mux27~0_combout\);

-- Location: M10K_X49_Y24_N0
\inst15|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y33_N0
\inst15|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\inst15|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054CD",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y24_N0
\inst15|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y24_N27
\inst43|output[3]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[3]~85_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a35~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a99~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a35~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a35~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a35~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	combout => \inst43|output[3]~85_combout\);

-- Location: M10K_X38_Y29_N0
\inst15|altsyncram_component|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y33_N0
\inst15|altsyncram_component|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\inst15|altsyncram_component|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y10_N0
\inst15|altsyncram_component|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y21_N45
\inst43|output[3]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[3]~84_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a131~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a195~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a163~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a227~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a131~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a195~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a163~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a227~portadataout\))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a131~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a195~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst15|altsyncram_component|auto_generated|ram_block1a163~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a227~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a131~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a195~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a163~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a227~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\,
	combout => \inst43|output[3]~84_combout\);

-- Location: LABCELL_X42_Y20_N6
\inst43|output[3]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[3]~86_combout\ = ( \inst43|output[3]~84_combout\ & ( (!\inst22|Mux4~0_combout\ & (((\inst3|Mux28~0_combout\)))) # (\inst22|Mux4~0_combout\ & (((\inst43|output[3]~85_combout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) # ( !\inst43|output[3]~84_combout\ & ( (!\inst22|Mux4~0_combout\ & (((\inst3|Mux28~0_combout\)))) # (\inst22|Mux4~0_combout\ & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[3]~85_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux4~0_combout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst43|ALT_INV_output[3]~85_combout\,
	datad => \inst3|ALT_INV_Mux28~0_combout\,
	dataf => \inst43|ALT_INV_output[3]~84_combout\,
	combout => \inst43|output[3]~86_combout\);

-- Location: FF_X45_Y20_N2
\inst2|reg_mem~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[3]~86_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~777_q\);

-- Location: LABCELL_X48_Y21_N48
\inst2|reg_mem~2542\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2542_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~553_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~585_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~617_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~649_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~585_q\,
	datab => \inst2|ALT_INV_reg_mem~649_q\,
	datac => \inst2|ALT_INV_reg_mem~617_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~553_q\,
	combout => \inst2|reg_mem~2542_combout\);

-- Location: LABCELL_X48_Y22_N48
\inst2|reg_mem~1478\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1478_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2542_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2542_combout\ & (\inst2|reg_mem~681_q\)) # (\inst2|reg_mem~2542_combout\ & ((\inst2|reg_mem~713_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2542_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2542_combout\ & ((\inst2|reg_mem~745_q\))) # (\inst2|reg_mem~2542_combout\ & (\inst2|reg_mem~777_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~777_q\,
	datac => \inst2|ALT_INV_reg_mem~745_q\,
	datad => \inst2|ALT_INV_reg_mem~713_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2542_combout\,
	datag => \inst2|ALT_INV_reg_mem~681_q\,
	combout => \inst2|reg_mem~1478_combout\);

-- Location: LABCELL_X50_Y22_N18
\inst2|reg_mem~2534\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2534_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~41_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~73_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~105_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (\inst2|reg_mem~137_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~137_q\,
	datac => \inst2|ALT_INV_reg_mem~105_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~73_q\,
	datag => \inst2|ALT_INV_reg_mem~41_q\,
	combout => \inst2|reg_mem~2534_combout\);

-- Location: LABCELL_X50_Y22_N30
\inst2|reg_mem~1470\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1470_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2534_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2534_combout\ & ((\inst2|reg_mem~169_q\))) # (\inst2|reg_mem~2534_combout\ & (\inst2|reg_mem~201_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2534_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2534_combout\ & (\inst2|reg_mem~233_q\)) # (\inst2|reg_mem~2534_combout\ & ((\inst2|reg_mem~265_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~201_q\,
	datac => \inst2|ALT_INV_reg_mem~233_q\,
	datad => \inst2|ALT_INV_reg_mem~265_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2534_combout\,
	datag => \inst2|ALT_INV_reg_mem~169_q\,
	combout => \inst2|reg_mem~1470_combout\);

-- Location: LABCELL_X48_Y23_N6
\inst2|reg_mem~2546\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2546_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~809_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~841_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~873_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~905_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~841_q\,
	datab => \inst2|ALT_INV_reg_mem~905_q\,
	datac => \inst2|ALT_INV_reg_mem~873_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~809_q\,
	combout => \inst2|reg_mem~2546_combout\);

-- Location: LABCELL_X48_Y22_N21
\inst2|reg_mem~1482\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1482_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2546_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2546_combout\ & ((\inst2|reg_mem~937_q\))) # (\inst2|reg_mem~2546_combout\ & (\inst2|reg_mem~969_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2546_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2546_combout\ & (\inst2|reg_mem~1001_q\)) # (\inst2|reg_mem~2546_combout\ & ((\inst2|reg_mem~1033_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~969_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~1001_q\,
	datad => \inst2|ALT_INV_reg_mem~1033_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2546_combout\,
	datag => \inst2|ALT_INV_reg_mem~937_q\,
	combout => \inst2|reg_mem~1482_combout\);

-- Location: MLABCELL_X52_Y22_N6
\inst2|reg_mem~2538\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2538_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~297_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~329_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~361_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~393_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~329_q\,
	datab => \inst2|ALT_INV_reg_mem~393_q\,
	datac => \inst2|ALT_INV_reg_mem~361_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~297_q\,
	combout => \inst2|reg_mem~2538_combout\);

-- Location: MLABCELL_X52_Y22_N48
\inst2|reg_mem~1474\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1474_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2538_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2538_combout\ & ((\inst2|reg_mem~425_q\))) # (\inst2|reg_mem~2538_combout\ & (\inst2|reg_mem~457_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2538_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2538_combout\ & (\inst2|reg_mem~489_q\)) # (\inst2|reg_mem~2538_combout\ & ((\inst2|reg_mem~521_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~457_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~489_q\,
	datad => \inst2|ALT_INV_reg_mem~521_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2538_combout\,
	datag => \inst2|ALT_INV_reg_mem~425_q\,
	combout => \inst2|reg_mem~1474_combout\);

-- Location: LABCELL_X48_Y22_N54
\inst2|reg_mem~1486\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1486_combout\ = ( \inst2|reg_mem~1482_combout\ & ( \inst2|reg_mem~1474_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1470_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (\inst2|reg_mem~1478_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\inst2|reg_mem~1482_combout\ & ( \inst2|reg_mem~1474_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~1470_combout\)) 
-- # (\inst5|altsyncram_component|auto_generated|q_a\(24)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1478_combout\))) ) ) ) # ( \inst2|reg_mem~1482_combout\ & ( 
-- !\inst2|reg_mem~1474_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1470_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\inst2|reg_mem~1478_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( !\inst2|reg_mem~1482_combout\ & ( !\inst2|reg_mem~1474_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1470_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1478_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \inst2|ALT_INV_reg_mem~1478_combout\,
	datad => \inst2|ALT_INV_reg_mem~1470_combout\,
	datae => \inst2|ALT_INV_reg_mem~1482_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1474_combout\,
	combout => \inst2|reg_mem~1486_combout\);

-- Location: LABCELL_X42_Y18_N24
\inst3|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~0_combout\ = ( \inst3|Mux2~1_combout\ & ( \inst3|Mux2~0_combout\ & ( (!\inst3|Mux2~2_combout\ & ((\inst12|output[3]~12_combout\) # (\inst2|reg_mem~1486_combout\))) ) ) ) # ( !\inst3|Mux2~1_combout\ & ( \inst3|Mux2~0_combout\ & ( 
-- (\inst2|reg_mem~1486_combout\ & (\inst3|Mux2~2_combout\ & \inst12|output[3]~12_combout\)) ) ) ) # ( \inst3|Mux2~1_combout\ & ( !\inst3|Mux2~0_combout\ & ( \inst3|Add0~49_sumout\ ) ) ) # ( !\inst3|Mux2~1_combout\ & ( !\inst3|Mux2~0_combout\ & ( 
-- \inst3|Add0~49_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001000000010100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1486_combout\,
	datab => \inst3|ALT_INV_Mux2~2_combout\,
	datac => \inst12|ALT_INV_output[3]~12_combout\,
	datad => \inst3|ALT_INV_Add0~49_sumout\,
	datae => \inst3|ALT_INV_Mux2~1_combout\,
	dataf => \inst3|ALT_INV_Mux2~0_combout\,
	combout => \inst3|Mux28~0_combout\);

-- Location: M10K_X58_Y32_N0
\inst15|altsyncram_component|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y35_N0
\inst15|altsyncram_component|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y24_N0
\inst15|altsyncram_component|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y25_N0
\inst15|altsyncram_component|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y24_N51
\inst43|output[2]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[2]~87_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a130~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a194~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a130~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a194~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a130~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a194~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a130~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a194~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	combout => \inst43|output[2]~87_combout\);

-- Location: M10K_X49_Y35_N0
\inst15|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A6",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\inst15|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y38_N0
\inst15|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y17_N0
\inst15|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y24_N54
\inst43|output[2]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[2]~88_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a34~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a34~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	combout => \inst43|output[2]~88_combout\);

-- Location: LABCELL_X53_Y20_N45
\inst43|output[2]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[2]~89_combout\ = ( \inst22|Mux4~0_combout\ & ( \inst3|Mux29~0_combout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[2]~88_combout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) 
-- & (\inst43|output[2]~87_combout\)) ) ) ) # ( !\inst22|Mux4~0_combout\ & ( \inst3|Mux29~0_combout\ ) ) # ( \inst22|Mux4~0_combout\ & ( !\inst3|Mux29~0_combout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst43|output[2]~88_combout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[2]~87_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000111100111111111111111111110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst43|ALT_INV_output[2]~87_combout\,
	datad => \inst43|ALT_INV_output[2]~88_combout\,
	datae => \inst22|ALT_INV_Mux4~0_combout\,
	dataf => \inst3|ALT_INV_Mux29~0_combout\,
	combout => \inst43|output[2]~89_combout\);

-- Location: FF_X53_Y19_N14
\inst2|reg_mem~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[2]~89_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~840_q\);

-- Location: LABCELL_X50_Y19_N36
\inst2|reg_mem~2594\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2594_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~808_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~840_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~872_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~904_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~840_q\,
	datac => \inst2|ALT_INV_reg_mem~872_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~904_q\,
	datag => \inst2|ALT_INV_reg_mem~808_q\,
	combout => \inst2|reg_mem~2594_combout\);

-- Location: LABCELL_X50_Y19_N48
\inst2|reg_mem~1533\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1533_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2594_combout\ & (((\inst2|reg_mem~936_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2594_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~968_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2594_combout\ & (((\inst2|reg_mem~1000_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2594_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~1032_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2594_combout\,
	datab => \inst2|ALT_INV_reg_mem~968_q\,
	datac => \inst2|ALT_INV_reg_mem~1000_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1032_q\,
	datag => \inst2|ALT_INV_reg_mem~936_q\,
	combout => \inst2|reg_mem~1533_combout\);

-- Location: MLABCELL_X52_Y19_N6
\inst2|reg_mem~2582\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2582_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~40_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~72_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~104_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~136_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~136_q\,
	datac => \inst2|ALT_INV_reg_mem~104_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~72_q\,
	datag => \inst2|ALT_INV_reg_mem~40_q\,
	combout => \inst2|reg_mem~2582_combout\);

-- Location: LABCELL_X51_Y20_N36
\inst2|reg_mem~1521\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1521_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2582_combout\ & (((\inst2|reg_mem~168_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2582_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~200_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2582_combout\ & (((\inst2|reg_mem~232_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2582_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~264_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2582_combout\,
	datab => \inst2|ALT_INV_reg_mem~200_q\,
	datac => \inst2|ALT_INV_reg_mem~232_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~264_q\,
	datag => \inst2|ALT_INV_reg_mem~168_q\,
	combout => \inst2|reg_mem~1521_combout\);

-- Location: LABCELL_X50_Y20_N18
\inst2|reg_mem~2590\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2590_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~552_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~584_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~616_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~648_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~648_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~616_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~584_q\,
	datag => \inst2|ALT_INV_reg_mem~552_q\,
	combout => \inst2|reg_mem~2590_combout\);

-- Location: LABCELL_X51_Y20_N0
\inst2|reg_mem~1529\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1529_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2590_combout\ & (((\inst2|reg_mem~680_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2590_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~712_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2590_combout\ & (\inst2|reg_mem~744_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2590_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~776_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~712_q\,
	datab => \inst2|ALT_INV_reg_mem~2590_combout\,
	datac => \inst2|ALT_INV_reg_mem~744_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~776_q\,
	datag => \inst2|ALT_INV_reg_mem~680_q\,
	combout => \inst2|reg_mem~1529_combout\);

-- Location: MLABCELL_X52_Y18_N0
\inst2|reg_mem~2586\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2586_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~296_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~328_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~360_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~392_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~328_q\,
	datac => \inst2|ALT_INV_reg_mem~360_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~392_q\,
	datag => \inst2|ALT_INV_reg_mem~296_q\,
	combout => \inst2|reg_mem~2586_combout\);

-- Location: MLABCELL_X52_Y18_N54
\inst2|reg_mem~1525\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1525_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2586_combout\ & (((\inst2|reg_mem~424_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2586_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~456_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2586_combout\ & (\inst2|reg_mem~488_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2586_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~520_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~456_q\,
	datab => \inst2|ALT_INV_reg_mem~2586_combout\,
	datac => \inst2|ALT_INV_reg_mem~488_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~520_q\,
	datag => \inst2|ALT_INV_reg_mem~424_q\,
	combout => \inst2|reg_mem~1525_combout\);

-- Location: LABCELL_X51_Y20_N48
\inst2|reg_mem~1537\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1537_combout\ = ( \inst2|reg_mem~1529_combout\ & ( \inst2|reg_mem~1525_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst5|altsyncram_component|auto_generated|q_a\(20)) # (\inst2|reg_mem~1521_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((!\inst5|altsyncram_component|auto_generated|q_a\(20))) # (\inst2|reg_mem~1533_combout\))) ) ) ) # ( !\inst2|reg_mem~1529_combout\ & ( \inst2|reg_mem~1525_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst2|reg_mem~1521_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(20))))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(20))) # (\inst2|reg_mem~1533_combout\))) ) ) ) # ( \inst2|reg_mem~1529_combout\ & ( !\inst2|reg_mem~1525_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(20)) # (\inst2|reg_mem~1521_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1533_combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) ) # ( 
-- !\inst2|reg_mem~1529_combout\ & ( !\inst2|reg_mem~1525_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst2|reg_mem~1521_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1533_combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1533_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \inst2|ALT_INV_reg_mem~1521_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \inst2|ALT_INV_reg_mem~1529_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1525_combout\,
	combout => \inst2|reg_mem~1537_combout\);

-- Location: LABCELL_X45_Y20_N9
\inst12|output[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[2]~13_combout\ = ( \inst2|reg_mem~1537_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(2)) ) ) # ( !\inst2|reg_mem~1537_combout\ & ( (\inst22|Mux0~0_combout\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst22|ALT_INV_Mux0~0_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \inst2|ALT_INV_reg_mem~1537_combout\,
	combout => \inst12|output[2]~13_combout\);

-- Location: LABCELL_X42_Y18_N9
\inst3|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~0_combout\ = ( \inst3|Mux2~1_combout\ & ( \inst3|Mux2~0_combout\ & ( (!\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1520_combout\) # (\inst12|output[2]~13_combout\))) ) ) ) # ( !\inst3|Mux2~1_combout\ & ( \inst3|Mux2~0_combout\ & ( 
-- (\inst12|output[2]~13_combout\ & (\inst2|reg_mem~1520_combout\ & \inst3|Mux2~2_combout\)) ) ) ) # ( \inst3|Mux2~1_combout\ & ( !\inst3|Mux2~0_combout\ & ( \inst3|Add0~53_sumout\ ) ) ) # ( !\inst3|Mux2~1_combout\ & ( !\inst3|Mux2~0_combout\ & ( 
-- \inst3|Add0~53_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000001010101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[2]~13_combout\,
	datab => \inst3|ALT_INV_Add0~53_sumout\,
	datac => \inst2|ALT_INV_reg_mem~1520_combout\,
	datad => \inst3|ALT_INV_Mux2~2_combout\,
	datae => \inst3|ALT_INV_Mux2~1_combout\,
	dataf => \inst3|ALT_INV_Mux2~0_combout\,
	combout => \inst3|Mux29~0_combout\);

-- Location: M10K_X49_Y44_N0
\inst15|altsyncram_component|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y34_N0
\inst15|altsyncram_component|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\inst15|altsyncram_component|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\inst15|altsyncram_component|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y23_N42
\inst43|output[1]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[1]~90_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a225~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a161~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a129~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a193~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a225~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a161~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a129~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a193~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a225~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a161~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a129~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a193~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a225~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a161~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a129~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a193~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\,
	combout => \inst43|output[1]~90_combout\);

-- Location: M10K_X69_Y29_N0
\inst15|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\inst15|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\inst15|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y33_N0
\inst15|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N33
\inst43|output[1]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[1]~91_combout\ = ( \inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst15|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a33~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a97~portadataout\))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst15|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a1~portadataout\) ) ) ) # ( \inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst15|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a33~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a97~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst15|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	combout => \inst43|output[1]~91_combout\);

-- Location: LABCELL_X45_Y19_N6
\inst43|output[1]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[1]~92_combout\ = ( \inst3|Mux30~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[1]~91_combout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[1]~90_combout\))) ) ) # ( !\inst3|Mux30~0_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst43|output[1]~91_combout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[1]~90_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux4~0_combout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst43|ALT_INV_output[1]~90_combout\,
	datad => \inst43|ALT_INV_output[1]~91_combout\,
	dataf => \inst3|ALT_INV_Mux30~0_combout\,
	combout => \inst43|output[1]~92_combout\);

-- Location: LABCELL_X53_Y18_N48
\inst2|reg_mem~967feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~967feeder_combout\ = ( \inst43|output[1]~92_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[1]~92_combout\,
	combout => \inst2|reg_mem~967feeder_combout\);

-- Location: FF_X53_Y18_N50
\inst2|reg_mem~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~967feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~967_q\);

-- Location: LABCELL_X53_Y19_N54
\inst2|reg_mem~2610\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2610_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~807_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~839_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~871_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~903_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~839_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~871_q\,
	datad => \inst2|ALT_INV_reg_mem~903_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~807_q\,
	combout => \inst2|reg_mem~2610_combout\);

-- Location: LABCELL_X53_Y18_N36
\inst2|reg_mem~1550\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1550_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2610_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2610_combout\ & ((\inst2|reg_mem~935_q\))) # (\inst2|reg_mem~2610_combout\ & (\inst2|reg_mem~967_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2610_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2610_combout\ & (\inst2|reg_mem~999_q\)) # (\inst2|reg_mem~2610_combout\ & ((\inst2|reg_mem~1031_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~967_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~999_q\,
	datad => \inst2|ALT_INV_reg_mem~1031_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2610_combout\,
	datag => \inst2|ALT_INV_reg_mem~935_q\,
	combout => \inst2|reg_mem~1550_combout\);

-- Location: MLABCELL_X52_Y19_N42
\inst2|reg_mem~2598\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2598_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~39_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~71_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~103_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~135_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~71_q\,
	datac => \inst2|ALT_INV_reg_mem~103_q\,
	datad => \inst2|ALT_INV_reg_mem~135_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~39_q\,
	combout => \inst2|reg_mem~2598_combout\);

-- Location: LABCELL_X53_Y18_N12
\inst2|reg_mem~1538\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1538_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2598_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2598_combout\ & ((\inst2|reg_mem~167_q\))) # (\inst2|reg_mem~2598_combout\ & (\inst2|reg_mem~199_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2598_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2598_combout\ & ((\inst2|reg_mem~231_q\))) # (\inst2|reg_mem~2598_combout\ & (\inst2|reg_mem~263_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~263_q\,
	datab => \inst2|ALT_INV_reg_mem~199_q\,
	datac => \inst2|ALT_INV_reg_mem~231_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2598_combout\,
	datag => \inst2|ALT_INV_reg_mem~167_q\,
	combout => \inst2|reg_mem~1538_combout\);

-- Location: LABCELL_X50_Y20_N54
\inst2|reg_mem~2606\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2606_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~551_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~583_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~615_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~647_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~583_q\,
	datab => \inst2|ALT_INV_reg_mem~647_q\,
	datac => \inst2|ALT_INV_reg_mem~615_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~551_q\,
	combout => \inst2|reg_mem~2606_combout\);

-- Location: LABCELL_X53_Y18_N0
\inst2|reg_mem~1546\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1546_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2606_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2606_combout\ & (\inst2|reg_mem~679_q\)) # (\inst2|reg_mem~2606_combout\ & ((\inst2|reg_mem~711_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2606_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2606_combout\ & ((\inst2|reg_mem~743_q\))) # (\inst2|reg_mem~2606_combout\ & (\inst2|reg_mem~775_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~775_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~743_q\,
	datad => \inst2|ALT_INV_reg_mem~711_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2606_combout\,
	datag => \inst2|ALT_INV_reg_mem~679_q\,
	combout => \inst2|reg_mem~1546_combout\);

-- Location: MLABCELL_X52_Y22_N24
\inst2|reg_mem~2602\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2602_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~295_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~327_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~359_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~391_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~327_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~359_q\,
	datad => \inst2|ALT_INV_reg_mem~391_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~295_q\,
	combout => \inst2|reg_mem~2602_combout\);

-- Location: MLABCELL_X52_Y22_N54
\inst2|reg_mem~1542\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1542_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2602_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2602_combout\ & (\inst2|reg_mem~423_q\)) # (\inst2|reg_mem~2602_combout\ & ((\inst2|reg_mem~455_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2602_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2602_combout\ & ((\inst2|reg_mem~487_q\))) # (\inst2|reg_mem~2602_combout\ & (\inst2|reg_mem~519_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~519_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~487_q\,
	datad => \inst2|ALT_INV_reg_mem~455_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2602_combout\,
	datag => \inst2|ALT_INV_reg_mem~423_q\,
	combout => \inst2|reg_mem~1542_combout\);

-- Location: LABCELL_X53_Y18_N54
\inst2|reg_mem~1554\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1554_combout\ = ( \inst2|reg_mem~1546_combout\ & ( \inst2|reg_mem~1542_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (((\inst2|reg_mem~1538_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(25)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1550_combout\)))) ) ) ) # ( !\inst2|reg_mem~1546_combout\ & ( \inst2|reg_mem~1542_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1538_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1550_combout\)))) ) ) ) # ( \inst2|reg_mem~1546_combout\ & ( !\inst2|reg_mem~1542_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\inst2|reg_mem~1538_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(25)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1550_combout\))) ) ) ) # ( 
-- !\inst2|reg_mem~1546_combout\ & ( !\inst2|reg_mem~1542_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1538_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1550_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \inst2|ALT_INV_reg_mem~1550_combout\,
	datad => \inst2|ALT_INV_reg_mem~1538_combout\,
	datae => \inst2|ALT_INV_reg_mem~1546_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1542_combout\,
	combout => \inst2|reg_mem~1554_combout\);

-- Location: LABCELL_X43_Y18_N57
\inst3|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~0_combout\ = ( \inst12|output[1]~14_combout\ & ( \inst3|Mux2~0_combout\ & ( (!\inst3|Mux2~2_combout\ & ((\inst3|Mux2~1_combout\))) # (\inst3|Mux2~2_combout\ & (\inst2|reg_mem~1554_combout\ & !\inst3|Mux2~1_combout\)) ) ) ) # ( 
-- !\inst12|output[1]~14_combout\ & ( \inst3|Mux2~0_combout\ & ( (!\inst3|Mux2~2_combout\ & (\inst2|reg_mem~1554_combout\ & \inst3|Mux2~1_combout\)) ) ) ) # ( \inst12|output[1]~14_combout\ & ( !\inst3|Mux2~0_combout\ & ( \inst3|Add0~57_sumout\ ) ) ) # ( 
-- !\inst12|output[1]~14_combout\ & ( !\inst3|Mux2~0_combout\ & ( \inst3|Add0~57_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000011000000001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~57_sumout\,
	datab => \inst3|ALT_INV_Mux2~2_combout\,
	datac => \inst2|ALT_INV_reg_mem~1554_combout\,
	datad => \inst3|ALT_INV_Mux2~1_combout\,
	datae => \inst12|ALT_INV_output[1]~14_combout\,
	dataf => \inst3|ALT_INV_Mux2~0_combout\,
	combout => \inst3|Mux30~0_combout\);

-- Location: M10K_X49_Y27_N0
\inst15|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y28_N0
\inst15|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y12_N0
\inst15|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\inst15|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y27_N51
\inst43|output[30]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[30]~4_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a30~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a30~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	combout => \inst43|output[30]~4_combout\);

-- Location: M10K_X38_Y15_N0
\inst15|altsyncram_component|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\inst15|altsyncram_component|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y3_N0
\inst15|altsyncram_component|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y37_N0
\inst15|altsyncram_component|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y15_N27
\inst43|output[30]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[30]~3_combout\ = ( \inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst15|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a190~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a254~portadataout\)) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst15|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a158~portadataout\) ) ) ) # ( \inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst15|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a190~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a254~portadataout\)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst15|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	combout => \inst43|output[30]~3_combout\);

-- Location: LABCELL_X40_Y16_N45
\inst3|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~1_combout\ = ( \inst3|Mux32~0_combout\ & ( \inst55|Mux4~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst55|ALT_INV_Mux4~0_combout\,
	dataf => \inst3|ALT_INV_Mux32~0_combout\,
	combout => \inst3|Mux32~1_combout\);

-- Location: LABCELL_X43_Y16_N45
\inst3|alu_result_sig[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(30) = ( \inst3|alu_result_sig\(30) & ( \inst12|output[14]~1_combout\ ) ) # ( !\inst3|alu_result_sig\(30) & ( \inst12|output[14]~1_combout\ & ( \inst3|Mux32~1_combout\ ) ) ) # ( \inst3|alu_result_sig\(30) & ( 
-- !\inst12|output[14]~1_combout\ & ( !\inst3|Mux32~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux32~1_combout\,
	datae => \inst3|ALT_INV_alu_result_sig\(30),
	dataf => \inst12|ALT_INV_output[14]~1_combout\,
	combout => \inst3|alu_result_sig\(30));

-- Location: LABCELL_X42_Y14_N36
\inst12|output[30]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[30]~26_combout\ = ( \inst2|reg_mem~2081_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst2|reg_mem~2081_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(15) & 
-- \inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2081_combout\,
	combout => \inst12|output[30]~26_combout\);

-- Location: LABCELL_X42_Y16_N45
\inst3|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux1~0_combout\ = ( \inst12|output[30]~26_combout\ & ( (!\inst3|Mux2~1_combout\ & ((!\inst3|Mux2~2_combout\ & (\inst3|alu_result_sig\(30))) # (\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~2064_combout\))))) # (\inst3|Mux2~1_combout\ & 
-- (((!\inst3|Mux2~2_combout\)))) ) ) # ( !\inst12|output[30]~26_combout\ & ( (!\inst3|Mux2~2_combout\ & ((!\inst3|Mux2~1_combout\ & (\inst3|alu_result_sig\(30))) # (\inst3|Mux2~1_combout\ & ((\inst2|reg_mem~2064_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001110111000011000111011100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_alu_result_sig\(30),
	datab => \inst3|ALT_INV_Mux2~1_combout\,
	datac => \inst2|ALT_INV_reg_mem~2064_combout\,
	datad => \inst3|ALT_INV_Mux2~2_combout\,
	dataf => \inst12|ALT_INV_output[30]~26_combout\,
	combout => \inst3|Mux1~0_combout\);

-- Location: M10K_X38_Y30_N0
\inst15|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\inst15|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\inst15|altsyncram_component|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y18_N0
\inst15|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y22_N21
\inst43|output[29]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[29]~7_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a29~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a93~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a29~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a93~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a29~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a93~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a29~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a93~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	combout => \inst43|output[29]~7_combout\);

-- Location: M10K_X38_Y25_N0
\inst15|altsyncram_component|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\inst15|altsyncram_component|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\inst15|altsyncram_component|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\inst15|altsyncram_component|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y23_N12
\inst43|output[29]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[29]~6_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a189~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a221~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a157~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a253~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a189~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a221~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a157~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a253~portadataout\))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a189~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a221~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a157~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a253~portadataout\)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a189~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a221~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a157~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a253~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\,
	combout => \inst43|output[29]~6_combout\);

-- Location: MLABCELL_X39_Y14_N36
\inst2|reg_mem~739feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~739feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~739feeder_combout\);

-- Location: FF_X39_Y14_N38
\inst2|reg_mem~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~739feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~739_q\);

-- Location: FF_X37_Y14_N14
\inst2|reg_mem~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~803_q\);

-- Location: LABCELL_X42_Y15_N33
\inst2|reg_mem~771feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~771feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~771feeder_combout\);

-- Location: FF_X42_Y15_N35
\inst2|reg_mem~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~771feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~771_q\);

-- Location: FF_X40_Y15_N17
\inst2|reg_mem~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~611_q\);

-- Location: FF_X37_Y14_N8
\inst2|reg_mem~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~675_q\);

-- Location: FF_X37_Y14_N50
\inst2|reg_mem~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~643_q\);

-- Location: MLABCELL_X39_Y14_N0
\inst2|reg_mem~579feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~579feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~579feeder_combout\);

-- Location: FF_X39_Y14_N2
\inst2|reg_mem~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~579feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~579_q\);

-- Location: LABCELL_X37_Y14_N6
\inst2|reg_mem~3150\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3150_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~579_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~611_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~643_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~675_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~611_q\,
	datab => \inst2|ALT_INV_reg_mem~675_q\,
	datac => \inst2|ALT_INV_reg_mem~643_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~579_q\,
	combout => \inst2|reg_mem~3150_combout\);

-- Location: FF_X47_Y14_N2
\inst2|reg_mem~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~707_q\);

-- Location: LABCELL_X37_Y14_N3
\inst2|reg_mem~2124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2124_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3150_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3150_combout\ & ((\inst2|reg_mem~707_q\))) # (\inst2|reg_mem~3150_combout\ & (\inst2|reg_mem~739_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3150_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3150_combout\ & ((\inst2|reg_mem~771_q\))) # (\inst2|reg_mem~3150_combout\ & (\inst2|reg_mem~803_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~739_q\,
	datab => \inst2|ALT_INV_reg_mem~803_q\,
	datac => \inst2|ALT_INV_reg_mem~771_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3150_combout\,
	datag => \inst2|ALT_INV_reg_mem~707_q\,
	combout => \inst2|reg_mem~2124_combout\);

-- Location: FF_X42_Y18_N5
\inst2|reg_mem~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~995_q\);

-- Location: LABCELL_X40_Y14_N30
\inst2|reg_mem~1027feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1027feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~1027feeder_combout\);

-- Location: FF_X40_Y14_N32
\inst2|reg_mem~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1027feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1027_q\);

-- Location: FF_X43_Y19_N29
\inst2|reg_mem~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~867_q\);

-- Location: FF_X43_Y19_N41
\inst2|reg_mem~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~931_q\);

-- Location: FF_X42_Y14_N29
\inst2|reg_mem~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~899_q\);

-- Location: FF_X45_Y16_N11
\inst2|reg_mem~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~835_q\);

-- Location: LABCELL_X43_Y19_N54
\inst2|reg_mem~3154\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3154_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~835_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~867_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~899_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~931_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~867_q\,
	datab => \inst2|ALT_INV_reg_mem~931_q\,
	datac => \inst2|ALT_INV_reg_mem~899_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~835_q\,
	combout => \inst2|reg_mem~3154_combout\);

-- Location: LABCELL_X40_Y14_N51
\inst2|reg_mem~963feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~963feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~963feeder_combout\);

-- Location: FF_X40_Y14_N53
\inst2|reg_mem~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~963feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~963_q\);

-- Location: LABCELL_X40_Y14_N42
\inst2|reg_mem~2128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2128_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3154_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3154_combout\ & ((\inst2|reg_mem~963_q\))) # (\inst2|reg_mem~3154_combout\ & (\inst2|reg_mem~995_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3154_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3154_combout\ & ((\inst2|reg_mem~1027_q\))) # (\inst2|reg_mem~3154_combout\ & (\inst2|reg_mem~1059_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1059_q\,
	datab => \inst2|ALT_INV_reg_mem~995_q\,
	datac => \inst2|ALT_INV_reg_mem~1027_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3154_combout\,
	datag => \inst2|ALT_INV_reg_mem~963_q\,
	combout => \inst2|reg_mem~2128_combout\);

-- Location: FF_X42_Y14_N5
\inst2|reg_mem~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~227_q\);

-- Location: MLABCELL_X39_Y17_N27
\inst2|reg_mem~291feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~291feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~291feeder_combout\);

-- Location: FF_X39_Y17_N29
\inst2|reg_mem~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~291feeder_combout\,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~291_q\);

-- Location: MLABCELL_X39_Y17_N54
\inst2|reg_mem~259feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~259feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~259feeder_combout\);

-- Location: FF_X39_Y17_N56
\inst2|reg_mem~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~259feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~259_q\);

-- Location: LABCELL_X37_Y17_N24
\inst2|reg_mem~163feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~163feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~163feeder_combout\);

-- Location: FF_X37_Y17_N26
\inst2|reg_mem~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~163feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~163_q\);

-- Location: LABCELL_X37_Y17_N42
\inst2|reg_mem~99feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~99feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~99feeder_combout\);

-- Location: FF_X37_Y17_N44
\inst2|reg_mem~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~99feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~99_q\);

-- Location: FF_X45_Y16_N23
\inst2|reg_mem~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~131_q\);

-- Location: LABCELL_X42_Y15_N24
\inst2|reg_mem~67feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~67feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~67feeder_combout\);

-- Location: FF_X42_Y15_N26
\inst2|reg_mem~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~67feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~67_q\);

-- Location: LABCELL_X37_Y17_N48
\inst2|reg_mem~3142\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3142_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~67_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~99_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~131_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~163_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~163_q\,
	datab => \inst2|ALT_INV_reg_mem~99_q\,
	datac => \inst2|ALT_INV_reg_mem~131_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~67_q\,
	combout => \inst2|reg_mem~3142_combout\);

-- Location: LABCELL_X42_Y21_N6
\inst2|reg_mem~195feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~195feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~195feeder_combout\);

-- Location: FF_X42_Y21_N8
\inst2|reg_mem~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~195feeder_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~195_q\);

-- Location: LABCELL_X42_Y14_N42
\inst2|reg_mem~2116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2116_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3142_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3142_combout\ & ((\inst2|reg_mem~195_q\))) # (\inst2|reg_mem~3142_combout\ & (\inst2|reg_mem~227_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3142_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3142_combout\ & ((\inst2|reg_mem~259_q\))) # (\inst2|reg_mem~3142_combout\ & (\inst2|reg_mem~291_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~227_q\,
	datab => \inst2|ALT_INV_reg_mem~291_q\,
	datac => \inst2|ALT_INV_reg_mem~259_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3142_combout\,
	datag => \inst2|ALT_INV_reg_mem~195_q\,
	combout => \inst2|reg_mem~2116_combout\);

-- Location: FF_X40_Y15_N44
\inst2|reg_mem~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~547_q\);

-- Location: FF_X40_Y22_N44
\inst2|reg_mem~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~483_q\);

-- Location: FF_X42_Y14_N59
\inst2|reg_mem~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~515_q\);

-- Location: FF_X40_Y22_N38
\inst2|reg_mem~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~355_q\);

-- Location: FF_X40_Y22_N32
\inst2|reg_mem~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~419_q\);

-- Location: LABCELL_X43_Y23_N9
\inst2|reg_mem~387feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~387feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~387feeder_combout\);

-- Location: FF_X43_Y23_N11
\inst2|reg_mem~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~387feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~387_q\);

-- Location: LABCELL_X43_Y23_N30
\inst2|reg_mem~323feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~323feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~323feeder_combout\);

-- Location: FF_X43_Y23_N32
\inst2|reg_mem~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~323feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~323_q\);

-- Location: LABCELL_X40_Y22_N18
\inst2|reg_mem~3146\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3146_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~323_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~355_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~387_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~419_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~355_q\,
	datab => \inst2|ALT_INV_reg_mem~419_q\,
	datac => \inst2|ALT_INV_reg_mem~387_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~323_q\,
	combout => \inst2|reg_mem~3146_combout\);

-- Location: FF_X51_Y18_N56
\inst2|reg_mem~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[29]~8_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~451_q\);

-- Location: LABCELL_X40_Y22_N48
\inst2|reg_mem~2120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2120_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3146_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3146_combout\ & ((\inst2|reg_mem~451_q\))) # (\inst2|reg_mem~3146_combout\ & (\inst2|reg_mem~483_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3146_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3146_combout\ & ((\inst2|reg_mem~515_q\))) # (\inst2|reg_mem~3146_combout\ & (\inst2|reg_mem~547_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~547_q\,
	datab => \inst2|ALT_INV_reg_mem~483_q\,
	datac => \inst2|ALT_INV_reg_mem~515_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3146_combout\,
	datag => \inst2|ALT_INV_reg_mem~451_q\,
	combout => \inst2|reg_mem~2120_combout\);

-- Location: LABCELL_X42_Y14_N54
\inst2|reg_mem~2132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2132_combout\ = ( \inst2|reg_mem~2120_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(25) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~2124_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~2128_combout\))) ) ) ) # ( !\inst2|reg_mem~2120_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(25) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (\inst2|reg_mem~2124_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~2128_combout\))) ) ) ) # ( \inst2|reg_mem~2120_combout\ & ( !\inst5|altsyncram_component|auto_generated|q_a\(25) & ( (\inst2|reg_mem~2116_combout\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\inst2|reg_mem~2120_combout\ & ( !\inst5|altsyncram_component|auto_generated|q_a\(25) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & \inst2|reg_mem~2116_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2124_combout\,
	datab => \inst2|ALT_INV_reg_mem~2128_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \inst2|ALT_INV_reg_mem~2116_combout\,
	datae => \inst2|ALT_INV_reg_mem~2120_combout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \inst2|reg_mem~2132_combout\);

-- Location: LABCELL_X46_Y17_N42
\inst3|alu_result_sig[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(29) = ( \inst3|Mux32~1_combout\ & ( \inst12|output[13]~2_combout\ ) ) # ( !\inst3|Mux32~1_combout\ & ( \inst3|alu_result_sig\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_output[13]~2_combout\,
	datad => \inst3|ALT_INV_alu_result_sig\(29),
	datae => \inst3|ALT_INV_Mux32~1_combout\,
	combout => \inst3|alu_result_sig\(29));

-- Location: LABCELL_X42_Y14_N0
\inst3|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux2~3_combout\ = ( \inst2|reg_mem~2132_combout\ & ( \inst3|alu_result_sig\(29) & ( (!\inst3|Mux2~2_combout\) # ((!\inst3|Mux2~1_combout\ & \inst12|output[29]~27_combout\)) ) ) ) # ( !\inst2|reg_mem~2132_combout\ & ( \inst3|alu_result_sig\(29) & ( 
-- (!\inst3|Mux2~2_combout\ & ((!\inst3|Mux2~1_combout\) # (\inst12|output[29]~27_combout\))) ) ) ) # ( \inst2|reg_mem~2132_combout\ & ( !\inst3|alu_result_sig\(29) & ( (!\inst3|Mux2~1_combout\ & (\inst12|output[29]~27_combout\ & \inst3|Mux2~2_combout\)) # 
-- (\inst3|Mux2~1_combout\ & ((!\inst3|Mux2~2_combout\))) ) ) ) # ( !\inst2|reg_mem~2132_combout\ & ( !\inst3|alu_result_sig\(29) & ( (\inst3|Mux2~1_combout\ & (\inst12|output[29]~27_combout\ & !\inst3|Mux2~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000010100100101001010110000101100001111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~1_combout\,
	datab => \inst12|ALT_INV_output[29]~27_combout\,
	datac => \inst3|ALT_INV_Mux2~2_combout\,
	datae => \inst2|ALT_INV_reg_mem~2132_combout\,
	dataf => \inst3|ALT_INV_alu_result_sig\(29),
	combout => \inst3|Mux2~3_combout\);

-- Location: M10K_X58_Y8_N0
\inst15|altsyncram_component|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\inst15|altsyncram_component|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\inst15|altsyncram_component|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\inst15|altsyncram_component|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y18_N12
\inst43|output[28]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[28]~9_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a252~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a156~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a220~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a252~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a156~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a220~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a252~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a156~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a220~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a252~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a156~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a220~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	combout => \inst43|output[28]~9_combout\);

-- Location: M10K_X58_Y9_N0
\inst15|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\inst15|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y27_N0
\inst15|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\inst15|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y11_N39
\inst43|output[28]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[28]~10_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a28~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a124~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \inst15|altsyncram_component|auto_generated|ram_block1a28~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a124~portadataout\))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|ram_block1a28~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a28~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	combout => \inst43|output[28]~10_combout\);

-- Location: MLABCELL_X47_Y12_N54
\inst2|reg_mem~802feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~802feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~802feeder_combout\);

-- Location: FF_X47_Y12_N56
\inst2|reg_mem~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~802feeder_combout\,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~802_q\);

-- Location: LABCELL_X45_Y13_N42
\inst2|reg_mem~770feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~770feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~770feeder_combout\);

-- Location: FF_X45_Y13_N44
\inst2|reg_mem~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~770feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~770_q\);

-- Location: FF_X43_Y14_N8
\inst2|reg_mem~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~738_q\);

-- Location: FF_X48_Y14_N32
\inst2|reg_mem~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~610_q\);

-- Location: FF_X48_Y14_N50
\inst2|reg_mem~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~642_q\);

-- Location: LABCELL_X48_Y12_N27
\inst2|reg_mem~674feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~674feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~674feeder_combout\);

-- Location: FF_X48_Y12_N29
\inst2|reg_mem~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~674feeder_combout\,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~674_q\);

-- Location: LABCELL_X42_Y12_N54
\inst2|reg_mem~578feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~578feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~578feeder_combout\);

-- Location: FF_X42_Y12_N56
\inst2|reg_mem~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~578feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~578_q\);

-- Location: LABCELL_X48_Y14_N30
\inst2|reg_mem~2862\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2862_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~578_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~610_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~642_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\inst2|reg_mem~674_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~610_q\,
	datac => \inst2|ALT_INV_reg_mem~642_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~674_q\,
	datag => \inst2|ALT_INV_reg_mem~578_q\,
	combout => \inst2|reg_mem~2862_combout\);

-- Location: LABCELL_X42_Y12_N3
\inst2|reg_mem~706feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~706feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~706feeder_combout\);

-- Location: FF_X42_Y12_N5
\inst2|reg_mem~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~706feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~706_q\);

-- Location: LABCELL_X43_Y14_N0
\inst2|reg_mem~1818\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1818_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2862_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2862_combout\ & (\inst2|reg_mem~706_q\)) # (\inst2|reg_mem~2862_combout\ & ((\inst2|reg_mem~738_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2862_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2862_combout\ & ((\inst2|reg_mem~770_q\))) # (\inst2|reg_mem~2862_combout\ & (\inst2|reg_mem~802_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~802_q\,
	datac => \inst2|ALT_INV_reg_mem~770_q\,
	datad => \inst2|ALT_INV_reg_mem~738_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2862_combout\,
	datag => \inst2|ALT_INV_reg_mem~706_q\,
	combout => \inst2|reg_mem~1818_combout\);

-- Location: LABCELL_X43_Y14_N54
\inst2|reg_mem~482feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~482feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~482feeder_combout\);

-- Location: FF_X43_Y14_N56
\inst2|reg_mem~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~482feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~482_q\);

-- Location: FF_X45_Y14_N53
\inst2|reg_mem~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~514_q\);

-- Location: FF_X45_Y14_N38
\inst2|reg_mem~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~546_q\);

-- Location: FF_X43_Y13_N56
\inst2|reg_mem~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~418_q\);

-- Location: FF_X43_Y13_N50
\inst2|reg_mem~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~354_q\);

-- Location: LABCELL_X43_Y13_N0
\inst2|reg_mem~386feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~386feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~386feeder_combout\);

-- Location: FF_X43_Y13_N2
\inst2|reg_mem~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~386feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~386_q\);

-- Location: MLABCELL_X39_Y14_N18
\inst2|reg_mem~322feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~322feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~322feeder_combout\);

-- Location: FF_X39_Y14_N20
\inst2|reg_mem~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~322feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~322_q\);

-- Location: LABCELL_X43_Y13_N48
\inst2|reg_mem~2858\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2858_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~322_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~354_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~386_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~418_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~418_q\,
	datab => \inst2|ALT_INV_reg_mem~354_q\,
	datac => \inst2|ALT_INV_reg_mem~386_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~322_q\,
	combout => \inst2|reg_mem~2858_combout\);

-- Location: FF_X45_Y14_N59
\inst2|reg_mem~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~450_q\);

-- Location: LABCELL_X43_Y14_N30
\inst2|reg_mem~1814\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1814_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2858_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2858_combout\ & ((\inst2|reg_mem~450_q\))) # (\inst2|reg_mem~2858_combout\ & (\inst2|reg_mem~482_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2858_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2858_combout\ & (\inst2|reg_mem~514_q\)) # (\inst2|reg_mem~2858_combout\ & ((\inst2|reg_mem~546_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~482_q\,
	datac => \inst2|ALT_INV_reg_mem~514_q\,
	datad => \inst2|ALT_INV_reg_mem~546_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2858_combout\,
	datag => \inst2|ALT_INV_reg_mem~450_q\,
	combout => \inst2|reg_mem~1814_combout\);

-- Location: FF_X45_Y15_N50
\inst2|reg_mem~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~994_q\);

-- Location: FF_X45_Y15_N44
\inst2|reg_mem~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1058_q\);

-- Location: LABCELL_X46_Y15_N24
\inst2|reg_mem~1026feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1026feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~1026feeder_combout\);

-- Location: FF_X46_Y15_N26
\inst2|reg_mem~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1026feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1026_q\);

-- Location: FF_X46_Y13_N38
\inst2|reg_mem~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~930_q\);

-- Location: FF_X46_Y13_N8
\inst2|reg_mem~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~866_q\);

-- Location: LABCELL_X43_Y14_N42
\inst2|reg_mem~898feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~898feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~898feeder_combout\);

-- Location: FF_X43_Y14_N44
\inst2|reg_mem~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~898feeder_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~898_q\);

-- Location: LABCELL_X46_Y13_N3
\inst2|reg_mem~834feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~834feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~834feeder_combout\);

-- Location: FF_X46_Y13_N5
\inst2|reg_mem~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~834feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~834_q\);

-- Location: LABCELL_X46_Y13_N6
\inst2|reg_mem~2866\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2866_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~834_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~866_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~898_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~930_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~930_q\,
	datab => \inst2|ALT_INV_reg_mem~866_q\,
	datac => \inst2|ALT_INV_reg_mem~898_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~834_q\,
	combout => \inst2|reg_mem~2866_combout\);

-- Location: FF_X45_Y15_N35
\inst2|reg_mem~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~962_q\);

-- Location: LABCELL_X45_Y15_N48
\inst2|reg_mem~1822\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1822_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2866_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2866_combout\ & ((\inst2|reg_mem~962_q\))) # (\inst2|reg_mem~2866_combout\ & (\inst2|reg_mem~994_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2866_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2866_combout\ & ((\inst2|reg_mem~1026_q\))) # (\inst2|reg_mem~2866_combout\ & (\inst2|reg_mem~1058_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~994_q\,
	datab => \inst2|ALT_INV_reg_mem~1058_q\,
	datac => \inst2|ALT_INV_reg_mem~1026_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2866_combout\,
	datag => \inst2|ALT_INV_reg_mem~962_q\,
	combout => \inst2|reg_mem~1822_combout\);

-- Location: FF_X50_Y14_N44
\inst2|reg_mem~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~290_q\);

-- Location: LABCELL_X51_Y18_N42
\inst2|reg_mem~258feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~258feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~258feeder_combout\);

-- Location: FF_X51_Y18_N44
\inst2|reg_mem~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~258feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~258_q\);

-- Location: FF_X51_Y14_N2
\inst2|reg_mem~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~98_q\);

-- Location: LABCELL_X50_Y14_N9
\inst2|reg_mem~162feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~162feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~162feeder_combout\);

-- Location: FF_X50_Y14_N11
\inst2|reg_mem~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~162feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~162_q\);

-- Location: FF_X51_Y14_N29
\inst2|reg_mem~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~130_q\);

-- Location: FF_X51_Y14_N47
\inst2|reg_mem~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~66_q\);

-- Location: LABCELL_X51_Y14_N0
\inst2|reg_mem~2854\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2854_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~66_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~98_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~130_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~162_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~98_q\,
	datab => \inst2|ALT_INV_reg_mem~162_q\,
	datac => \inst2|ALT_INV_reg_mem~130_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~66_q\,
	combout => \inst2|reg_mem~2854_combout\);

-- Location: LABCELL_X42_Y22_N30
\inst2|reg_mem~194feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~194feeder_combout\ = ( \inst43|output[28]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[28]~11_combout\,
	combout => \inst2|reg_mem~194feeder_combout\);

-- Location: FF_X42_Y22_N32
\inst2|reg_mem~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~194feeder_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~194_q\);

-- Location: LABCELL_X50_Y14_N0
\inst2|reg_mem~1810\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1810_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2854_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2854_combout\ & ((\inst2|reg_mem~194_q\))) # (\inst2|reg_mem~2854_combout\ & (\inst2|reg_mem~226_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2854_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2854_combout\ & ((\inst2|reg_mem~258_q\))) # (\inst2|reg_mem~2854_combout\ & (\inst2|reg_mem~290_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~226_q\,
	datab => \inst2|ALT_INV_reg_mem~290_q\,
	datac => \inst2|ALT_INV_reg_mem~258_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2854_combout\,
	datag => \inst2|ALT_INV_reg_mem~194_q\,
	combout => \inst2|reg_mem~1810_combout\);

-- Location: LABCELL_X43_Y14_N24
\inst2|reg_mem~1826\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1826_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(24) & ( \inst5|altsyncram_component|auto_generated|q_a\(25) & ( \inst2|reg_mem~1822_combout\ ) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(25) & ( \inst2|reg_mem~1818_combout\ ) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(24) & ( !\inst5|altsyncram_component|auto_generated|q_a\(25) & ( \inst2|reg_mem~1814_combout\ ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|q_a\(24) & ( !\inst5|altsyncram_component|auto_generated|q_a\(25) & ( \inst2|reg_mem~1810_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1818_combout\,
	datab => \inst2|ALT_INV_reg_mem~1814_combout\,
	datac => \inst2|ALT_INV_reg_mem~1822_combout\,
	datad => \inst2|ALT_INV_reg_mem~1810_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	combout => \inst2|reg_mem~1826_combout\);

-- Location: LABCELL_X45_Y16_N0
\inst3|alu_result_sig[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(28) = ( \inst3|alu_result_sig\(28) & ( \inst12|output[12]~3_combout\ ) ) # ( !\inst3|alu_result_sig\(28) & ( \inst12|output[12]~3_combout\ & ( \inst3|Mux32~1_combout\ ) ) ) # ( \inst3|alu_result_sig\(28) & ( 
-- !\inst12|output[12]~3_combout\ & ( !\inst3|Mux32~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux32~1_combout\,
	datae => \inst3|ALT_INV_alu_result_sig\(28),
	dataf => \inst12|ALT_INV_output[12]~3_combout\,
	combout => \inst3|alu_result_sig\(28));

-- Location: LABCELL_X42_Y16_N48
\inst3|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux3~0_combout\ = ( \inst3|alu_result_sig\(28) & ( (!\inst2|reg_mem~1826_combout\ & (!\inst3|Mux2~2_combout\ & ((!\inst3|Mux2~1_combout\) # (\inst12|output[28]~22_combout\)))) # (\inst2|reg_mem~1826_combout\ & ((!\inst3|Mux2~2_combout\) # 
-- ((!\inst3|Mux2~1_combout\ & \inst12|output[28]~22_combout\)))) ) ) # ( !\inst3|alu_result_sig\(28) & ( (!\inst3|Mux2~1_combout\ & (\inst2|reg_mem~1826_combout\ & (\inst12|output[28]~22_combout\ & \inst3|Mux2~2_combout\))) # (\inst3|Mux2~1_combout\ & 
-- (!\inst3|Mux2~2_combout\ & ((\inst12|output[28]~22_combout\) # (\inst2|reg_mem~1826_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000100000100110000010011011111000001001101111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1826_combout\,
	datab => \inst3|ALT_INV_Mux2~1_combout\,
	datac => \inst12|ALT_INV_output[28]~22_combout\,
	datad => \inst3|ALT_INV_Mux2~2_combout\,
	dataf => \inst3|ALT_INV_alu_result_sig\(28),
	combout => \inst3|Mux3~0_combout\);

-- Location: M10K_X49_Y7_N0
\inst15|altsyncram_component|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\inst15|altsyncram_component|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\inst15|altsyncram_component|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\inst15|altsyncram_component|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y21_N27
\inst43|output[27]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[27]~12_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a155~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a251~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a219~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst15|altsyncram_component|auto_generated|ram_block1a187~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a155~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a251~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a219~portadataout\ & 
-- ((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a187~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a155~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a251~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a219~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a187~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a155~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a251~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a219~portadataout\ & ((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a187~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\,
	combout => \inst43|output[27]~12_combout\);

-- Location: M10K_X69_Y23_N0
\inst15|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\inst15|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y23_N0
\inst15|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y12_N0
\inst15|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y19_N15
\inst43|output[27]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[27]~13_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a91~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a59~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a91~portadataout\ & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a59~portadataout\) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a91~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & \inst15|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a91~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & \inst15|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	combout => \inst43|output[27]~13_combout\);

-- Location: LABCELL_X43_Y21_N0
\inst3|alu_result_sig[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(27) = ( \inst12|output[11]~4_combout\ & ( (\inst3|Mux32~1_combout\) # (\inst3|alu_result_sig\(27)) ) ) # ( !\inst12|output[11]~4_combout\ & ( (\inst3|alu_result_sig\(27) & !\inst3|Mux32~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_alu_result_sig\(27),
	datad => \inst3|ALT_INV_Mux32~1_combout\,
	dataf => \inst12|ALT_INV_output[11]~4_combout\,
	combout => \inst3|alu_result_sig\(27));

-- Location: FF_X45_Y22_N41
\inst2|reg_mem~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~225_q\);

-- Location: LABCELL_X42_Y22_N15
\inst2|reg_mem~257feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~257feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~257feeder_combout\);

-- Location: FF_X42_Y22_N16
\inst2|reg_mem~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~257feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~257_q\);

-- Location: LABCELL_X46_Y22_N18
\inst2|reg_mem~97feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~97feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~97feeder_combout\);

-- Location: FF_X46_Y22_N20
\inst2|reg_mem~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~97feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~97_q\);

-- Location: FF_X39_Y21_N2
\inst2|reg_mem~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~129_q\);

-- Location: FF_X45_Y22_N32
\inst2|reg_mem~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~161_q\);

-- Location: FF_X42_Y20_N53
\inst2|reg_mem~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~65_q\);

-- Location: LABCELL_X46_Y22_N12
\inst2|reg_mem~2886\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2886_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~65_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(23)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~97_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~129_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~161_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(23)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~97_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~129_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~161_q\,
	datag => \inst2|ALT_INV_reg_mem~65_q\,
	combout => \inst2|reg_mem~2886_combout\);

-- Location: FF_X45_Y22_N44
\inst2|reg_mem~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~289_q\);

-- Location: FF_X42_Y22_N23
\inst2|reg_mem~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~193_q\);

-- Location: LABCELL_X45_Y22_N39
\inst2|reg_mem~1844\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1844_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2886_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2886_combout\ & (((\inst2|reg_mem~193_q\)))) # (\inst2|reg_mem~2886_combout\ & (\inst2|reg_mem~225_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2886_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2886_combout\ & (\inst2|reg_mem~257_q\)) # (\inst2|reg_mem~2886_combout\ & ((\inst2|reg_mem~289_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110111011000001011010101000000101101110110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~225_q\,
	datac => \inst2|ALT_INV_reg_mem~257_q\,
	datad => \inst2|ALT_INV_reg_mem~2886_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~289_q\,
	datag => \inst2|ALT_INV_reg_mem~193_q\,
	combout => \inst2|reg_mem~1844_combout\);

-- Location: FF_X47_Y20_N44
\inst2|reg_mem~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~801_q\);

-- Location: MLABCELL_X47_Y20_N24
\inst2|reg_mem~769feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~769feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~769feeder_combout\);

-- Location: FF_X47_Y20_N25
\inst2|reg_mem~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~769feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~769_q\);

-- Location: FF_X46_Y22_N8
\inst2|reg_mem~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~737_q\);

-- Location: FF_X50_Y21_N38
\inst2|reg_mem~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~609_q\);

-- Location: FF_X48_Y21_N8
\inst2|reg_mem~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~673_q\);

-- Location: LABCELL_X50_Y21_N33
\inst2|reg_mem~641feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~641feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~641feeder_combout\);

-- Location: FF_X50_Y21_N34
\inst2|reg_mem~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~641feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~641_q\);

-- Location: LABCELL_X50_Y21_N24
\inst2|reg_mem~577feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~577feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~577feeder_combout\);

-- Location: FF_X50_Y21_N25
\inst2|reg_mem~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~577feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~577_q\);

-- Location: LABCELL_X46_Y22_N42
\inst2|reg_mem~2894\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2894_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~577_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~609_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~641_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~673_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~609_q\,
	datab => \inst2|ALT_INV_reg_mem~673_q\,
	datac => \inst2|ALT_INV_reg_mem~641_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~577_q\,
	combout => \inst2|reg_mem~2894_combout\);

-- Location: LABCELL_X48_Y22_N6
\inst2|reg_mem~705feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~705feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~705feeder_combout\);

-- Location: FF_X48_Y22_N8
\inst2|reg_mem~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~705feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~705_q\);

-- Location: LABCELL_X46_Y22_N6
\inst2|reg_mem~1852\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1852_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2894_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2894_combout\ & (\inst2|reg_mem~705_q\)) # (\inst2|reg_mem~2894_combout\ & ((\inst2|reg_mem~737_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2894_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2894_combout\ & ((\inst2|reg_mem~769_q\))) # (\inst2|reg_mem~2894_combout\ & (\inst2|reg_mem~801_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~801_q\,
	datac => \inst2|ALT_INV_reg_mem~769_q\,
	datad => \inst2|ALT_INV_reg_mem~737_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2894_combout\,
	datag => \inst2|ALT_INV_reg_mem~705_q\,
	combout => \inst2|reg_mem~1852_combout\);

-- Location: FF_X45_Y15_N20
\inst2|reg_mem~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1057_q\);

-- Location: FF_X45_Y15_N14
\inst2|reg_mem~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~993_q\);

-- Location: FF_X45_Y21_N49
\inst2|reg_mem~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1025_q\);

-- Location: LABCELL_X37_Y19_N24
\inst2|reg_mem~929feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~929feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~929feeder_combout\);

-- Location: FF_X37_Y19_N26
\inst2|reg_mem~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~929feeder_combout\,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~929_q\);

-- Location: LABCELL_X37_Y19_N30
\inst2|reg_mem~865feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~865feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~865feeder_combout\);

-- Location: FF_X37_Y19_N32
\inst2|reg_mem~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~865feeder_combout\,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~865_q\);

-- Location: FF_X45_Y19_N32
\inst2|reg_mem~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~897_q\);

-- Location: LABCELL_X46_Y20_N9
\inst2|reg_mem~833feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~833feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~833feeder_combout\);

-- Location: FF_X46_Y20_N11
\inst2|reg_mem~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~833feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~833_q\);

-- Location: LABCELL_X37_Y19_N54
\inst2|reg_mem~2898\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2898_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~833_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~865_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~897_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~929_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~929_q\,
	datab => \inst2|ALT_INV_reg_mem~865_q\,
	datac => \inst2|ALT_INV_reg_mem~897_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~833_q\,
	combout => \inst2|reg_mem~2898_combout\);

-- Location: LABCELL_X45_Y15_N54
\inst2|reg_mem~961feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~961feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~961feeder_combout\);

-- Location: FF_X45_Y15_N55
\inst2|reg_mem~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~961feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~961_q\);

-- Location: LABCELL_X45_Y15_N12
\inst2|reg_mem~1856\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1856_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2898_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2898_combout\ & ((\inst2|reg_mem~961_q\))) # (\inst2|reg_mem~2898_combout\ & (\inst2|reg_mem~993_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2898_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2898_combout\ & ((\inst2|reg_mem~1025_q\))) # (\inst2|reg_mem~2898_combout\ & (\inst2|reg_mem~1057_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1057_q\,
	datab => \inst2|ALT_INV_reg_mem~993_q\,
	datac => \inst2|ALT_INV_reg_mem~1025_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2898_combout\,
	datag => \inst2|ALT_INV_reg_mem~961_q\,
	combout => \inst2|reg_mem~1856_combout\);

-- Location: LABCELL_X40_Y15_N57
\inst2|reg_mem~545feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~545feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~545feeder_combout\);

-- Location: FF_X40_Y15_N59
\inst2|reg_mem~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~545feeder_combout\,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~545_q\);

-- Location: LABCELL_X45_Y23_N30
\inst2|reg_mem~513feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~513feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~513feeder_combout\);

-- Location: FF_X45_Y23_N31
\inst2|reg_mem~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~513feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~513_q\);

-- Location: FF_X36_Y18_N38
\inst2|reg_mem~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~353_q\);

-- Location: FF_X40_Y15_N26
\inst2|reg_mem~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~417_q\);

-- Location: FF_X47_Y19_N26
\inst2|reg_mem~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~385_q\);

-- Location: MLABCELL_X39_Y15_N39
\inst2|reg_mem~321feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~321feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~321feeder_combout\);

-- Location: FF_X39_Y15_N41
\inst2|reg_mem~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~321feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~321_q\);

-- Location: LABCELL_X36_Y18_N36
\inst2|reg_mem~2890\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2890_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~321_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~353_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~385_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~417_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~353_q\,
	datab => \inst2|ALT_INV_reg_mem~417_q\,
	datac => \inst2|ALT_INV_reg_mem~385_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~321_q\,
	combout => \inst2|reg_mem~2890_combout\);

-- Location: FF_X40_Y18_N19
\inst2|reg_mem~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[27]~14_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~449_q\);

-- Location: LABCELL_X36_Y19_N36
\inst2|reg_mem~1848\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1848_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2890_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2890_combout\ & (\inst2|reg_mem~449_q\)) # (\inst2|reg_mem~2890_combout\ & ((\inst2|reg_mem~481_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2890_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2890_combout\ & ((\inst2|reg_mem~513_q\))) # (\inst2|reg_mem~2890_combout\ & (\inst2|reg_mem~545_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~545_q\,
	datac => \inst2|ALT_INV_reg_mem~513_q\,
	datad => \inst2|ALT_INV_reg_mem~481_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2890_combout\,
	datag => \inst2|ALT_INV_reg_mem~449_q\,
	combout => \inst2|reg_mem~1848_combout\);

-- Location: LABCELL_X45_Y19_N42
\inst2|reg_mem~1860\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1860_combout\ = ( \inst2|reg_mem~1856_combout\ & ( \inst2|reg_mem~1848_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1844_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\inst2|reg_mem~1852_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\inst2|reg_mem~1856_combout\ & ( \inst2|reg_mem~1848_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\inst2|reg_mem~1844_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1852_combout\)))) ) ) ) # ( 
-- \inst2|reg_mem~1856_combout\ & ( !\inst2|reg_mem~1848_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1844_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~1852_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( !\inst2|reg_mem~1856_combout\ & ( !\inst2|reg_mem~1848_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1844_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1852_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \inst2|ALT_INV_reg_mem~1844_combout\,
	datad => \inst2|ALT_INV_reg_mem~1852_combout\,
	datae => \inst2|ALT_INV_reg_mem~1856_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1848_combout\,
	combout => \inst2|reg_mem~1860_combout\);

-- Location: LABCELL_X45_Y19_N36
\inst3|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux4~0_combout\ = ( \inst3|alu_result_sig\(27) & ( \inst2|reg_mem~1860_combout\ & ( (!\inst3|Mux2~2_combout\) # ((\inst12|output[27]~23_combout\ & !\inst3|Mux2~1_combout\)) ) ) ) # ( !\inst3|alu_result_sig\(27) & ( \inst2|reg_mem~1860_combout\ & ( 
-- (!\inst3|Mux2~2_combout\ & ((\inst3|Mux2~1_combout\))) # (\inst3|Mux2~2_combout\ & (\inst12|output[27]~23_combout\ & !\inst3|Mux2~1_combout\)) ) ) ) # ( \inst3|alu_result_sig\(27) & ( !\inst2|reg_mem~1860_combout\ & ( (!\inst3|Mux2~2_combout\ & 
-- ((!\inst3|Mux2~1_combout\) # (\inst12|output[27]~23_combout\))) ) ) ) # ( !\inst3|alu_result_sig\(27) & ( !\inst2|reg_mem~1860_combout\ & ( (!\inst3|Mux2~2_combout\ & (\inst12|output[27]~23_combout\ & \inst3|Mux2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101010100000101000000101101010101010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~2_combout\,
	datac => \inst12|ALT_INV_output[27]~23_combout\,
	datad => \inst3|ALT_INV_Mux2~1_combout\,
	datae => \inst3|ALT_INV_alu_result_sig\(27),
	dataf => \inst2|ALT_INV_reg_mem~1860_combout\,
	combout => \inst3|Mux4~0_combout\);

-- Location: FF_X50_Y14_N38
\inst2|reg_mem~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~224_q\);

-- Location: FF_X50_Y14_N20
\inst2|reg_mem~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~288_q\);

-- Location: FF_X43_Y15_N50
\inst2|reg_mem~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~256_q\);

-- Location: FF_X50_Y14_N32
\inst2|reg_mem~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~160_q\);

-- Location: FF_X51_Y14_N32
\inst2|reg_mem~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~96_q\);

-- Location: LABCELL_X51_Y14_N57
\inst2|reg_mem~128feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~128feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~128feeder_combout\);

-- Location: FF_X51_Y14_N58
\inst2|reg_mem~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~128feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~128_q\);

-- Location: LABCELL_X51_Y14_N45
\inst2|reg_mem~64feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~64feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~64feeder_combout\);

-- Location: FF_X51_Y14_N46
\inst2|reg_mem~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~64feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~64_q\);

-- Location: LABCELL_X50_Y14_N30
\inst2|reg_mem~2934\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2934_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~64_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~96_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~128_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~160_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~160_q\,
	datab => \inst2|ALT_INV_reg_mem~96_q\,
	datac => \inst2|ALT_INV_reg_mem~128_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~64_q\,
	combout => \inst2|reg_mem~2934_combout\);

-- Location: FF_X43_Y15_N5
\inst2|reg_mem~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~192_q\);

-- Location: LABCELL_X50_Y14_N18
\inst2|reg_mem~1895\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1895_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2934_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2934_combout\ & ((\inst2|reg_mem~192_q\))) # (\inst2|reg_mem~2934_combout\ & (\inst2|reg_mem~224_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2934_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2934_combout\ & ((\inst2|reg_mem~256_q\))) # (\inst2|reg_mem~2934_combout\ & (\inst2|reg_mem~288_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~224_q\,
	datab => \inst2|ALT_INV_reg_mem~288_q\,
	datac => \inst2|ALT_INV_reg_mem~256_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2934_combout\,
	datag => \inst2|ALT_INV_reg_mem~192_q\,
	combout => \inst2|reg_mem~1895_combout\);

-- Location: FF_X48_Y14_N14
\inst2|reg_mem~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~736_q\);

-- Location: FF_X47_Y14_N38
\inst2|reg_mem~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~800_q\);

-- Location: LABCELL_X42_Y13_N36
\inst2|reg_mem~768feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~768feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~768feeder_combout\);

-- Location: FF_X42_Y13_N38
\inst2|reg_mem~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~768feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~768_q\);

-- Location: MLABCELL_X47_Y14_N33
\inst2|reg_mem~672feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~672feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~672feeder_combout\);

-- Location: FF_X47_Y14_N35
\inst2|reg_mem~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~672feeder_combout\,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~672_q\);

-- Location: LABCELL_X48_Y14_N6
\inst2|reg_mem~640feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~640feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~640feeder_combout\);

-- Location: FF_X48_Y14_N7
\inst2|reg_mem~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~640feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~640_q\);

-- Location: FF_X48_Y14_N2
\inst2|reg_mem~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~608_q\);

-- Location: LABCELL_X42_Y12_N24
\inst2|reg_mem~576feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~576feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~576feeder_combout\);

-- Location: FF_X42_Y12_N26
\inst2|reg_mem~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~576feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~576_q\);

-- Location: MLABCELL_X47_Y14_N18
\inst2|reg_mem~2942\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2942_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~576_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~608_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~640_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~672_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~672_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~640_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~608_q\,
	datag => \inst2|ALT_INV_reg_mem~576_q\,
	combout => \inst2|reg_mem~2942_combout\);

-- Location: FF_X47_Y14_N26
\inst2|reg_mem~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~704_q\);

-- Location: MLABCELL_X47_Y14_N36
\inst2|reg_mem~1903\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1903_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2942_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2942_combout\ & ((\inst2|reg_mem~704_q\))) # (\inst2|reg_mem~2942_combout\ & (\inst2|reg_mem~736_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2942_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2942_combout\ & ((\inst2|reg_mem~768_q\))) # (\inst2|reg_mem~2942_combout\ & (\inst2|reg_mem~800_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~736_q\,
	datab => \inst2|ALT_INV_reg_mem~800_q\,
	datac => \inst2|ALT_INV_reg_mem~768_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2942_combout\,
	datag => \inst2|ALT_INV_reg_mem~704_q\,
	combout => \inst2|reg_mem~1903_combout\);

-- Location: LABCELL_X45_Y12_N18
\inst2|reg_mem~480feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~480feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~480feeder_combout\);

-- Location: FF_X45_Y12_N20
\inst2|reg_mem~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~480feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~480_q\);

-- Location: LABCELL_X45_Y12_N48
\inst2|reg_mem~512feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~512feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~512feeder_combout\);

-- Location: FF_X45_Y12_N50
\inst2|reg_mem~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~512feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~512_q\);

-- Location: LABCELL_X46_Y14_N30
\inst2|reg_mem~544feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~544feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~544feeder_combout\);

-- Location: FF_X46_Y14_N32
\inst2|reg_mem~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~544feeder_combout\,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~544_q\);

-- Location: FF_X48_Y15_N26
\inst2|reg_mem~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~352_q\);

-- Location: FF_X43_Y13_N19
\inst2|reg_mem~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~384_q\);

-- Location: FF_X48_Y15_N44
\inst2|reg_mem~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~416_q\);

-- Location: MLABCELL_X47_Y19_N15
\inst2|reg_mem~320feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~320feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~320feeder_combout\);

-- Location: FF_X47_Y19_N17
\inst2|reg_mem~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~320feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~320_q\);

-- Location: LABCELL_X48_Y15_N42
\inst2|reg_mem~2938\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2938_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~320_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~352_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~384_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~416_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~352_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~384_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~416_q\,
	datag => \inst2|ALT_INV_reg_mem~320_q\,
	combout => \inst2|reg_mem~2938_combout\);

-- Location: FF_X46_Y14_N2
\inst2|reg_mem~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~448_q\);

-- Location: LABCELL_X46_Y14_N12
\inst2|reg_mem~1899\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1899_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2938_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2938_combout\ & ((\inst2|reg_mem~448_q\))) # (\inst2|reg_mem~2938_combout\ & (\inst2|reg_mem~480_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2938_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2938_combout\ & (\inst2|reg_mem~512_q\)) # (\inst2|reg_mem~2938_combout\ & ((\inst2|reg_mem~544_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~480_q\,
	datac => \inst2|ALT_INV_reg_mem~512_q\,
	datad => \inst2|ALT_INV_reg_mem~544_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2938_combout\,
	datag => \inst2|ALT_INV_reg_mem~448_q\,
	combout => \inst2|reg_mem~1899_combout\);

-- Location: MLABCELL_X47_Y13_N30
\inst2|reg_mem~1024feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1024feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~1024feeder_combout\);

-- Location: FF_X47_Y13_N32
\inst2|reg_mem~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1024feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1024_q\);

-- Location: FF_X46_Y14_N8
\inst2|reg_mem~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1056_q\);

-- Location: LABCELL_X46_Y12_N51
\inst2|reg_mem~864feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~864feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~864feeder_combout\);

-- Location: FF_X46_Y12_N53
\inst2|reg_mem~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~864feeder_combout\,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~864_q\);

-- Location: FF_X43_Y15_N32
\inst2|reg_mem~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[26]~17_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~896_q\);

-- Location: LABCELL_X46_Y12_N54
\inst2|reg_mem~928feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~928feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~928feeder_combout\);

-- Location: FF_X46_Y12_N56
\inst2|reg_mem~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~928feeder_combout\,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~928_q\);

-- Location: LABCELL_X46_Y12_N3
\inst2|reg_mem~832feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~832feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~832feeder_combout\);

-- Location: FF_X46_Y12_N5
\inst2|reg_mem~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~832feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~832_q\);

-- Location: LABCELL_X46_Y12_N45
\inst2|reg_mem~2946\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2946_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~832_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~864_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~896_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\inst2|reg_mem~928_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~864_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~896_q\,
	datad => \inst2|ALT_INV_reg_mem~928_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~832_q\,
	combout => \inst2|reg_mem~2946_combout\);

-- Location: LABCELL_X46_Y15_N6
\inst2|reg_mem~960feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~960feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~960feeder_combout\);

-- Location: FF_X46_Y15_N7
\inst2|reg_mem~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~960feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~960_q\);

-- Location: LABCELL_X46_Y14_N18
\inst2|reg_mem~1907\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1907_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2946_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2946_combout\ & ((\inst2|reg_mem~960_q\))) # (\inst2|reg_mem~2946_combout\ & (\inst2|reg_mem~992_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2946_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2946_combout\ & (\inst2|reg_mem~1024_q\)) # (\inst2|reg_mem~2946_combout\ & ((\inst2|reg_mem~1056_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~992_q\,
	datac => \inst2|ALT_INV_reg_mem~1024_q\,
	datad => \inst2|ALT_INV_reg_mem~1056_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2946_combout\,
	datag => \inst2|ALT_INV_reg_mem~960_q\,
	combout => \inst2|reg_mem~1907_combout\);

-- Location: MLABCELL_X47_Y14_N3
\inst2|reg_mem~1911\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1911_combout\ = ( \inst2|reg_mem~1899_combout\ & ( \inst2|reg_mem~1907_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1895_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\inst2|reg_mem~1903_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inst2|reg_mem~1899_combout\ & ( \inst2|reg_mem~1907_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1895_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1903_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20))) ) ) ) # ( \inst2|reg_mem~1899_combout\ & ( !\inst2|reg_mem~1907_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (\inst2|reg_mem~1895_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1903_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (!\inst5|altsyncram_component|auto_generated|q_a\(20))) ) ) ) # ( 
-- !\inst2|reg_mem~1899_combout\ & ( !\inst2|reg_mem~1907_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1895_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1903_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst2|ALT_INV_reg_mem~1895_combout\,
	datad => \inst2|ALT_INV_reg_mem~1903_combout\,
	datae => \inst2|ALT_INV_reg_mem~1899_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1907_combout\,
	combout => \inst2|reg_mem~1911_combout\);

-- Location: M10K_X41_Y27_N0
\inst15|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\inst15|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y23_N0
\inst15|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\inst15|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y21_N0
\inst43|output[26]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[26]~16_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a122~portadataout\))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a122~portadataout\))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a122~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	combout => \inst43|output[26]~16_combout\);

-- Location: M10K_X38_Y14_N0
\inst15|altsyncram_component|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y31_N0
\inst15|altsyncram_component|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y3_N0
\inst15|altsyncram_component|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y3_N0
\inst15|altsyncram_component|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y15_N21
\inst43|output[26]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[26]~15_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a250~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a250~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a250~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a250~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	combout => \inst43|output[26]~15_combout\);

-- Location: LABCELL_X48_Y16_N51
\inst12|output[26]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[26]~24_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst2|reg_mem~1911_combout\ ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst2|reg_mem~1911_combout\ & ( !\inst22|Mux0~0_combout\ ) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(15) & ( !\inst2|reg_mem~1911_combout\ & ( \inst22|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|ALT_INV_reg_mem~1911_combout\,
	combout => \inst12|output[26]~24_combout\);

-- Location: M10K_X38_Y19_N0
\inst15|altsyncram_component|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\inst15|altsyncram_component|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y20_N0
\inst15|altsyncram_component|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y16_N0
\inst15|altsyncram_component|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N24
\inst43|output[25]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[25]~18_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a217~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a185~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a249~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a217~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a185~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a249~portadataout\))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a217~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst15|altsyncram_component|auto_generated|ram_block1a185~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a249~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a217~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a185~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a249~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	combout => \inst43|output[25]~18_combout\);

-- Location: M10K_X58_Y13_N0
\inst15|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\inst15|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y11_N0
\inst15|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y7_N0
\inst15|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y15_N18
\inst43|output[25]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[25]~19_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a89~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst15|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a89~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a89~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & \inst15|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a89~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & \inst15|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	combout => \inst43|output[25]~19_combout\);

-- Location: FF_X45_Y21_N19
\inst2|reg_mem~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1023_q\);

-- Location: FF_X39_Y16_N14
\inst2|reg_mem~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1055_q\);

-- Location: LABCELL_X48_Y23_N36
\inst2|reg_mem~863feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~863feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~863feeder_combout\);

-- Location: FF_X48_Y23_N38
\inst2|reg_mem~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~863feeder_combout\,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~863_q\);

-- Location: FF_X42_Y20_N29
\inst2|reg_mem~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~895_q\);

-- Location: FF_X39_Y16_N11
\inst2|reg_mem~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~927_q\);

-- Location: FF_X45_Y16_N16
\inst2|reg_mem~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~831_q\);

-- Location: LABCELL_X48_Y23_N54
\inst2|reg_mem~2962\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2962_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~831_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(23)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~863_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~895_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~927_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(23)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~863_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~895_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~927_q\,
	datag => \inst2|ALT_INV_reg_mem~831_q\,
	combout => \inst2|reg_mem~2962_combout\);

-- Location: FF_X45_Y17_N13
\inst2|reg_mem~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~959_q\);

-- Location: LABCELL_X45_Y19_N21
\inst2|reg_mem~1924\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1924_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2962_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2962_combout\ & ((\inst2|reg_mem~959_q\))) # (\inst2|reg_mem~2962_combout\ & (\inst2|reg_mem~991_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2962_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2962_combout\ & (\inst2|reg_mem~1023_q\)) # (\inst2|reg_mem~2962_combout\ & ((\inst2|reg_mem~1055_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~991_q\,
	datac => \inst2|ALT_INV_reg_mem~1023_q\,
	datad => \inst2|ALT_INV_reg_mem~1055_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2962_combout\,
	datag => \inst2|ALT_INV_reg_mem~959_q\,
	combout => \inst2|reg_mem~1924_combout\);

-- Location: LABCELL_X45_Y22_N57
\inst2|reg_mem~223feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~223feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~223feeder_combout\);

-- Location: FF_X45_Y22_N59
\inst2|reg_mem~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~223feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~223_q\);

-- Location: FF_X42_Y22_N43
\inst2|reg_mem~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~255_q\);

-- Location: FF_X45_Y22_N8
\inst2|reg_mem~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~287_q\);

-- Location: FF_X45_Y22_N50
\inst2|reg_mem~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~159_q\);

-- Location: MLABCELL_X39_Y22_N12
\inst2|reg_mem~127feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~127feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~127feeder_combout\);

-- Location: FF_X39_Y22_N14
\inst2|reg_mem~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~127feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~127_q\);

-- Location: LABCELL_X46_Y22_N33
\inst2|reg_mem~95feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~95feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~95feeder_combout\);

-- Location: FF_X46_Y22_N35
\inst2|reg_mem~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~95feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~95_q\);

-- Location: FF_X42_Y20_N16
\inst2|reg_mem~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~63_q\);

-- Location: LABCELL_X46_Y22_N39
\inst2|reg_mem~2950\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2950_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~63_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~95_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~127_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~159_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~159_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~127_q\,
	datad => \inst2|ALT_INV_reg_mem~95_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~63_q\,
	combout => \inst2|reg_mem~2950_combout\);

-- Location: FF_X42_Y22_N28
\inst2|reg_mem~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~191_q\);

-- Location: LABCELL_X45_Y22_N24
\inst2|reg_mem~1912\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1912_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2950_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2950_combout\ & ((\inst2|reg_mem~191_q\))) # (\inst2|reg_mem~2950_combout\ & (\inst2|reg_mem~223_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2950_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2950_combout\ & (\inst2|reg_mem~255_q\)) # (\inst2|reg_mem~2950_combout\ & ((\inst2|reg_mem~287_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~223_q\,
	datac => \inst2|ALT_INV_reg_mem~255_q\,
	datad => \inst2|ALT_INV_reg_mem~287_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2950_combout\,
	datag => \inst2|ALT_INV_reg_mem~191_q\,
	combout => \inst2|reg_mem~1912_combout\);

-- Location: FF_X40_Y19_N23
\inst2|reg_mem~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~735_q\);

-- Location: MLABCELL_X47_Y20_N33
\inst2|reg_mem~799feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~799feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~799feeder_combout\);

-- Location: FF_X47_Y20_N35
\inst2|reg_mem~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~799feeder_combout\,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~799_q\);

-- Location: FF_X40_Y19_N53
\inst2|reg_mem~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~767_q\);

-- Location: FF_X48_Y20_N50
\inst2|reg_mem~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~607_q\);

-- Location: LABCELL_X42_Y23_N24
\inst2|reg_mem~639feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~639feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~639feeder_combout\);

-- Location: FF_X42_Y23_N26
\inst2|reg_mem~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~639feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~639_q\);

-- Location: FF_X48_Y20_N44
\inst2|reg_mem~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~671_q\);

-- Location: LABCELL_X42_Y23_N33
\inst2|reg_mem~575feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~575feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~575feeder_combout\);

-- Location: FF_X42_Y23_N35
\inst2|reg_mem~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~575feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~575_q\);

-- Location: LABCELL_X48_Y20_N48
\inst2|reg_mem~2958\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2958_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~575_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~607_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~639_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\inst2|reg_mem~671_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~607_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~639_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~671_q\,
	datag => \inst2|ALT_INV_reg_mem~575_q\,
	combout => \inst2|reg_mem~2958_combout\);

-- Location: LABCELL_X48_Y22_N39
\inst2|reg_mem~703feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~703feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~703feeder_combout\);

-- Location: FF_X48_Y22_N40
\inst2|reg_mem~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~703feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~703_q\);

-- Location: LABCELL_X40_Y19_N3
\inst2|reg_mem~1920\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1920_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2958_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2958_combout\ & ((\inst2|reg_mem~703_q\))) # (\inst2|reg_mem~2958_combout\ & (\inst2|reg_mem~735_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2958_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2958_combout\ & ((\inst2|reg_mem~767_q\))) # (\inst2|reg_mem~2958_combout\ & (\inst2|reg_mem~799_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~735_q\,
	datab => \inst2|ALT_INV_reg_mem~799_q\,
	datac => \inst2|ALT_INV_reg_mem~767_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2958_combout\,
	datag => \inst2|ALT_INV_reg_mem~703_q\,
	combout => \inst2|reg_mem~1920_combout\);

-- Location: LABCELL_X36_Y18_N0
\inst2|reg_mem~479feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~479feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~479feeder_combout\);

-- Location: FF_X36_Y18_N2
\inst2|reg_mem~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~479feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~479_q\);

-- Location: LABCELL_X40_Y18_N27
\inst2|reg_mem~543feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~543feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~543feeder_combout\);

-- Location: FF_X40_Y18_N29
\inst2|reg_mem~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~543feeder_combout\,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~543_q\);

-- Location: LABCELL_X40_Y18_N57
\inst2|reg_mem~511feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~511feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~511feeder_combout\);

-- Location: FF_X40_Y18_N59
\inst2|reg_mem~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~511feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~511_q\);

-- Location: LABCELL_X37_Y19_N6
\inst2|reg_mem~415feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~415feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~415feeder_combout\);

-- Location: FF_X37_Y19_N8
\inst2|reg_mem~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~415feeder_combout\,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~415_q\);

-- Location: LABCELL_X36_Y18_N57
\inst2|reg_mem~351feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~351feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~351feeder_combout\);

-- Location: FF_X36_Y18_N59
\inst2|reg_mem~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~351feeder_combout\,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~351_q\);

-- Location: LABCELL_X36_Y19_N45
\inst2|reg_mem~383feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~383feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~383feeder_combout\);

-- Location: FF_X36_Y19_N46
\inst2|reg_mem~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~383feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~383_q\);

-- Location: MLABCELL_X39_Y14_N12
\inst2|reg_mem~319feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~319feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~319feeder_combout\);

-- Location: FF_X39_Y14_N13
\inst2|reg_mem~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~319feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~319_q\);

-- Location: LABCELL_X36_Y18_N30
\inst2|reg_mem~2954\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2954_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~319_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~351_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~383_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~415_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~415_q\,
	datab => \inst2|ALT_INV_reg_mem~351_q\,
	datac => \inst2|ALT_INV_reg_mem~383_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~319_q\,
	combout => \inst2|reg_mem~2954_combout\);

-- Location: LABCELL_X40_Y18_N51
\inst2|reg_mem~447feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~447feeder_combout\ = ( \inst43|output[25]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[25]~20_combout\,
	combout => \inst2|reg_mem~447feeder_combout\);

-- Location: FF_X40_Y18_N53
\inst2|reg_mem~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~447feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~447_q\);

-- Location: LABCELL_X36_Y18_N24
\inst2|reg_mem~1916\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1916_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2954_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2954_combout\ & ((\inst2|reg_mem~447_q\))) # (\inst2|reg_mem~2954_combout\ & (\inst2|reg_mem~479_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2954_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2954_combout\ & ((\inst2|reg_mem~511_q\))) # (\inst2|reg_mem~2954_combout\ & (\inst2|reg_mem~543_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~479_q\,
	datab => \inst2|ALT_INV_reg_mem~543_q\,
	datac => \inst2|ALT_INV_reg_mem~511_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2954_combout\,
	datag => \inst2|ALT_INV_reg_mem~447_q\,
	combout => \inst2|reg_mem~1916_combout\);

-- Location: LABCELL_X40_Y19_N48
\inst2|reg_mem~1928\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1928_combout\ = ( \inst2|reg_mem~1920_combout\ & ( \inst2|reg_mem~1916_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (((\inst2|reg_mem~1912_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(25)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1924_combout\)))) ) ) ) # ( !\inst2|reg_mem~1920_combout\ & ( \inst2|reg_mem~1916_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1912_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1924_combout\)))) ) ) ) # ( \inst2|reg_mem~1920_combout\ & ( !\inst2|reg_mem~1916_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\inst2|reg_mem~1912_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(25)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1924_combout\))) ) ) ) # ( 
-- !\inst2|reg_mem~1920_combout\ & ( !\inst2|reg_mem~1916_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1912_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1924_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \inst2|ALT_INV_reg_mem~1924_combout\,
	datad => \inst2|ALT_INV_reg_mem~1912_combout\,
	datae => \inst2|ALT_INV_reg_mem~1920_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1916_combout\,
	combout => \inst2|reg_mem~1928_combout\);

-- Location: LABCELL_X48_Y17_N48
\inst3|alu_result_sig[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(25) = ( \inst3|alu_result_sig\(25) & ( (!\inst3|Mux32~1_combout\) # (\inst12|output[9]~6_combout\) ) ) # ( !\inst3|alu_result_sig\(25) & ( (\inst12|output[9]~6_combout\ & \inst3|Mux32~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst12|ALT_INV_output[9]~6_combout\,
	datad => \inst3|ALT_INV_Mux32~1_combout\,
	dataf => \inst3|ALT_INV_alu_result_sig\(25),
	combout => \inst3|alu_result_sig\(25));

-- Location: LABCELL_X43_Y18_N51
\inst3|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux6~0_combout\ = ( \inst3|alu_result_sig\(25) & ( (!\inst3|Mux2~1_combout\ & ((!\inst3|Mux2~2_combout\) # ((\inst12|output[25]~21_combout\ & \inst2|reg_mem~1928_combout\)))) # (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\ & 
-- ((\inst2|reg_mem~1928_combout\) # (\inst12|output[25]~21_combout\)))) ) ) # ( !\inst3|alu_result_sig\(25) & ( (!\inst3|Mux2~1_combout\ & (\inst3|Mux2~2_combout\ & (\inst12|output[25]~21_combout\ & \inst2|reg_mem~1928_combout\))) # (\inst3|Mux2~1_combout\ 
-- & (!\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1928_combout\) # (\inst12|output[25]~21_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000110000001000100011010001100110011101000110011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~1_combout\,
	datab => \inst3|ALT_INV_Mux2~2_combout\,
	datac => \inst12|ALT_INV_output[25]~21_combout\,
	datad => \inst2|ALT_INV_reg_mem~1928_combout\,
	dataf => \inst3|ALT_INV_alu_result_sig\(25),
	combout => \inst3|Mux6~0_combout\);

-- Location: M10K_X41_Y17_N0
\inst15|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\inst15|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\inst15|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y13_N0
\inst15|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y20_N27
\inst43|output[24]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[24]~22_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a56~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a120~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a120~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a56~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	combout => \inst43|output[24]~22_combout\);

-- Location: M10K_X38_Y21_N0
\inst15|altsyncram_component|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\inst15|altsyncram_component|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\inst15|altsyncram_component|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\inst15|altsyncram_component|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y21_N21
\inst43|output[24]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[24]~21_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a152~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a248~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a152~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a248~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|ram_block1a152~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a248~portadataout\))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a152~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a248~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	combout => \inst43|output[24]~21_combout\);

-- Location: FF_X40_Y22_N2
\inst2|reg_mem~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~478_q\);

-- Location: LABCELL_X42_Y24_N36
\inst2|reg_mem~510feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~510feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~510feeder_combout\);

-- Location: FF_X42_Y24_N38
\inst2|reg_mem~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~510feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~510_q\);

-- Location: FF_X40_Y22_N50
\inst2|reg_mem~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~350_q\);

-- Location: FF_X43_Y22_N8
\inst2|reg_mem~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~414_q\);

-- Location: LABCELL_X43_Y23_N6
\inst2|reg_mem~382feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~382feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~382feeder_combout\);

-- Location: FF_X43_Y23_N8
\inst2|reg_mem~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~382feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~382_q\);

-- Location: LABCELL_X37_Y22_N39
\inst2|reg_mem~318feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~318feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~318feeder_combout\);

-- Location: FF_X37_Y22_N40
\inst2|reg_mem~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~318feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~318_q\);

-- Location: LABCELL_X40_Y22_N6
\inst2|reg_mem~2986\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2986_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~318_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~350_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~382_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~414_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~350_q\,
	datab => \inst2|ALT_INV_reg_mem~414_q\,
	datac => \inst2|ALT_INV_reg_mem~382_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~318_q\,
	combout => \inst2|reg_mem~2986_combout\);

-- Location: LABCELL_X40_Y18_N9
\inst2|reg_mem~446feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~446feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~446feeder_combout\);

-- Location: FF_X40_Y18_N11
\inst2|reg_mem~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~446feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~446_q\);

-- Location: LABCELL_X40_Y22_N0
\inst2|reg_mem~1950\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1950_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2986_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2986_combout\ & ((\inst2|reg_mem~446_q\))) # (\inst2|reg_mem~2986_combout\ & (\inst2|reg_mem~478_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2986_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2986_combout\ & ((\inst2|reg_mem~510_q\))) # (\inst2|reg_mem~2986_combout\ & (\inst2|reg_mem~542_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~542_q\,
	datab => \inst2|ALT_INV_reg_mem~478_q\,
	datac => \inst2|ALT_INV_reg_mem~510_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2986_combout\,
	datag => \inst2|ALT_INV_reg_mem~446_q\,
	combout => \inst2|reg_mem~1950_combout\);

-- Location: MLABCELL_X39_Y20_N3
\inst2|reg_mem~734feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~734feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~734feeder_combout\);

-- Location: FF_X39_Y20_N5
\inst2|reg_mem~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~734feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~734_q\);

-- Location: FF_X39_Y19_N14
\inst2|reg_mem~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~798_q\);

-- Location: FF_X43_Y20_N2
\inst2|reg_mem~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~766_q\);

-- Location: FF_X48_Y21_N2
\inst2|reg_mem~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~606_q\);

-- Location: FF_X47_Y21_N23
\inst2|reg_mem~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~670_q\);

-- Location: LABCELL_X48_Y21_N30
\inst2|reg_mem~638feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~638feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~638feeder_combout\);

-- Location: FF_X48_Y21_N31
\inst2|reg_mem~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~638feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~638_q\);

-- Location: LABCELL_X43_Y23_N24
\inst2|reg_mem~574feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~574feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~574feeder_combout\);

-- Location: FF_X43_Y23_N26
\inst2|reg_mem~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~574feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~574_q\);

-- Location: LABCELL_X48_Y21_N0
\inst2|reg_mem~2990\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2990_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~574_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~606_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~638_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~670_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~606_q\,
	datab => \inst2|ALT_INV_reg_mem~670_q\,
	datac => \inst2|ALT_INV_reg_mem~638_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~574_q\,
	combout => \inst2|reg_mem~2990_combout\);

-- Location: FF_X43_Y20_N41
\inst2|reg_mem~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~702_q\);

-- Location: MLABCELL_X39_Y19_N0
\inst2|reg_mem~1954\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1954_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2990_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2990_combout\ & ((\inst2|reg_mem~702_q\))) # (\inst2|reg_mem~2990_combout\ & (\inst2|reg_mem~734_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2990_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2990_combout\ & ((\inst2|reg_mem~766_q\))) # (\inst2|reg_mem~2990_combout\ & (\inst2|reg_mem~798_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~734_q\,
	datab => \inst2|ALT_INV_reg_mem~798_q\,
	datac => \inst2|ALT_INV_reg_mem~766_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2990_combout\,
	datag => \inst2|ALT_INV_reg_mem~702_q\,
	combout => \inst2|reg_mem~1954_combout\);

-- Location: MLABCELL_X39_Y19_N21
\inst2|reg_mem~990feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~990feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~990feeder_combout\);

-- Location: FF_X39_Y19_N23
\inst2|reg_mem~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~990feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~990_q\);

-- Location: FF_X43_Y17_N17
\inst2|reg_mem~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1022_q\);

-- Location: LABCELL_X40_Y14_N36
\inst2|reg_mem~1054feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1054feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~1054feeder_combout\);

-- Location: FF_X40_Y14_N38
\inst2|reg_mem~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1054feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1054_q\);

-- Location: LABCELL_X48_Y23_N3
\inst2|reg_mem~862feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~862feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~862feeder_combout\);

-- Location: FF_X48_Y23_N5
\inst2|reg_mem~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~862feeder_combout\,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~862_q\);

-- Location: FF_X43_Y19_N14
\inst2|reg_mem~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~926_q\);

-- Location: FF_X43_Y20_N59
\inst2|reg_mem~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~894_q\);

-- Location: LABCELL_X46_Y20_N42
\inst2|reg_mem~830feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~830feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~830feeder_combout\);

-- Location: FF_X46_Y20_N44
\inst2|reg_mem~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~830feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~830_q\);

-- Location: LABCELL_X48_Y23_N24
\inst2|reg_mem~2994\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2994_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~830_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~862_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~894_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~926_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~862_q\,
	datab => \inst2|ALT_INV_reg_mem~926_q\,
	datac => \inst2|ALT_INV_reg_mem~894_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~830_q\,
	combout => \inst2|reg_mem~2994_combout\);

-- Location: FF_X43_Y17_N11
\inst2|reg_mem~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~958_q\);

-- Location: MLABCELL_X39_Y19_N42
\inst2|reg_mem~1958\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1958_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2994_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2994_combout\ & ((\inst2|reg_mem~958_q\))) # (\inst2|reg_mem~2994_combout\ & (\inst2|reg_mem~990_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2994_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2994_combout\ & (\inst2|reg_mem~1022_q\)) # (\inst2|reg_mem~2994_combout\ & ((\inst2|reg_mem~1054_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~990_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~1022_q\,
	datad => \inst2|ALT_INV_reg_mem~1054_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2994_combout\,
	datag => \inst2|ALT_INV_reg_mem~958_q\,
	combout => \inst2|reg_mem~1958_combout\);

-- Location: FF_X40_Y21_N20
\inst2|reg_mem~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~222_q\);

-- Location: FF_X42_Y21_N44
\inst2|reg_mem~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~254_q\);

-- Location: FF_X46_Y21_N8
\inst2|reg_mem~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~286_q\);

-- Location: LABCELL_X40_Y21_N51
\inst2|reg_mem~94feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~94feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~94feeder_combout\);

-- Location: FF_X40_Y21_N53
\inst2|reg_mem~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~94feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~94_q\);

-- Location: FF_X40_Y21_N56
\inst2|reg_mem~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~126_q\);

-- Location: FF_X46_Y21_N44
\inst2|reg_mem~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~158_q\);

-- Location: LABCELL_X46_Y20_N54
\inst2|reg_mem~62feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~62feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~62feeder_combout\);

-- Location: FF_X46_Y20_N56
\inst2|reg_mem~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~62feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~62_q\);

-- Location: LABCELL_X40_Y21_N18
\inst2|reg_mem~2982\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2982_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~62_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~94_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~126_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~158_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~94_q\,
	datac => \inst2|ALT_INV_reg_mem~126_q\,
	datad => \inst2|ALT_INV_reg_mem~158_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~62_q\,
	combout => \inst2|reg_mem~2982_combout\);

-- Location: FF_X42_Y21_N17
\inst2|reg_mem~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[24]~23_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~190_q\);

-- Location: LABCELL_X40_Y21_N6
\inst2|reg_mem~1946\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1946_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2982_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2982_combout\ & ((\inst2|reg_mem~190_q\))) # (\inst2|reg_mem~2982_combout\ & (\inst2|reg_mem~222_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2982_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2982_combout\ & (\inst2|reg_mem~254_q\)) # (\inst2|reg_mem~2982_combout\ & ((\inst2|reg_mem~286_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~222_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~254_q\,
	datad => \inst2|ALT_INV_reg_mem~286_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2982_combout\,
	datag => \inst2|ALT_INV_reg_mem~190_q\,
	combout => \inst2|reg_mem~1946_combout\);

-- Location: LABCELL_X40_Y19_N18
\inst2|reg_mem~1962\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1962_combout\ = ( \inst2|reg_mem~1958_combout\ & ( \inst2|reg_mem~1946_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((!\inst5|altsyncram_component|auto_generated|q_a\(24))) # (\inst2|reg_mem~1950_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst5|altsyncram_component|auto_generated|q_a\(24)) # (\inst2|reg_mem~1954_combout\)))) ) ) ) # ( !\inst2|reg_mem~1958_combout\ & ( \inst2|reg_mem~1946_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((!\inst5|altsyncram_component|auto_generated|q_a\(24))) # (\inst2|reg_mem~1950_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~1954_combout\ & 
-- !\inst5|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( \inst2|reg_mem~1958_combout\ & ( !\inst2|reg_mem~1946_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1950_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(24))))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst5|altsyncram_component|auto_generated|q_a\(24)) # (\inst2|reg_mem~1954_combout\)))) ) ) ) # ( !\inst2|reg_mem~1958_combout\ & ( 
-- !\inst2|reg_mem~1946_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1950_combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(24))))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\inst2|reg_mem~1954_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1950_combout\,
	datab => \inst2|ALT_INV_reg_mem~1954_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \inst2|ALT_INV_reg_mem~1958_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1946_combout\,
	combout => \inst2|reg_mem~1962_combout\);

-- Location: LABCELL_X45_Y17_N9
\inst3|alu_result_sig[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(24) = ( \inst12|output[8]~7_combout\ & ( (\inst3|Mux32~1_combout\) # (\inst3|alu_result_sig\(24)) ) ) # ( !\inst12|output[8]~7_combout\ & ( (\inst3|alu_result_sig\(24) & !\inst3|Mux32~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_alu_result_sig\(24),
	datad => \inst3|ALT_INV_Mux32~1_combout\,
	dataf => \inst12|ALT_INV_output[8]~7_combout\,
	combout => \inst3|alu_result_sig\(24));

-- Location: LABCELL_X43_Y20_N54
\inst3|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux7~0_combout\ = ( \inst2|reg_mem~1962_combout\ & ( \inst3|alu_result_sig\(24) & ( (!\inst3|Mux2~2_combout\) # ((!\inst3|Mux2~1_combout\ & \inst12|output[24]~25_combout\)) ) ) ) # ( !\inst2|reg_mem~1962_combout\ & ( \inst3|alu_result_sig\(24) & ( 
-- (!\inst3|Mux2~2_combout\ & ((!\inst3|Mux2~1_combout\) # (\inst12|output[24]~25_combout\))) ) ) ) # ( \inst2|reg_mem~1962_combout\ & ( !\inst3|alu_result_sig\(24) & ( (!\inst3|Mux2~1_combout\ & (\inst3|Mux2~2_combout\ & \inst12|output[24]~25_combout\)) # 
-- (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\)) ) ) ) # ( !\inst2|reg_mem~1962_combout\ & ( !\inst3|alu_result_sig\(24) & ( (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\ & \inst12|output[24]~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100010001100100011010001100100011001100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~1_combout\,
	datab => \inst3|ALT_INV_Mux2~2_combout\,
	datac => \inst12|ALT_INV_output[24]~25_combout\,
	datae => \inst2|ALT_INV_reg_mem~1962_combout\,
	dataf => \inst3|ALT_INV_alu_result_sig\(24),
	combout => \inst3|Mux7~0_combout\);

-- Location: FF_X46_Y14_N47
\inst2|reg_mem~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[23]~26_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1053_q\);

-- Location: MLABCELL_X47_Y13_N3
\inst2|reg_mem~1021feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1021feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~1021feeder_combout\);

-- Location: FF_X47_Y13_N5
\inst2|reg_mem~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1021feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1021_q\);

-- Location: FF_X45_Y12_N38
\inst2|reg_mem~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[23]~26_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~989_q\);

-- Location: LABCELL_X46_Y12_N48
\inst2|reg_mem~861feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~861feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~861feeder_combout\);

-- Location: FF_X46_Y12_N50
\inst2|reg_mem~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~861feeder_combout\,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~861_q\);

-- Location: LABCELL_X46_Y12_N6
\inst2|reg_mem~925feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~925feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~925feeder_combout\);

-- Location: FF_X46_Y12_N8
\inst2|reg_mem~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~925feeder_combout\,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~925_q\);

-- Location: FF_X43_Y15_N26
\inst2|reg_mem~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst43|output[23]~26_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~893_q\);

-- Location: LABCELL_X46_Y12_N0
\inst2|reg_mem~829feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~829feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~829feeder_combout\);

-- Location: FF_X46_Y12_N2
\inst2|reg_mem~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~829feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~829_q\);

-- Location: LABCELL_X46_Y12_N18
\inst2|reg_mem~3042\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3042_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~829_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~861_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~893_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~925_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~861_q\,
	datab => \inst2|ALT_INV_reg_mem~925_q\,
	datac => \inst2|ALT_INV_reg_mem~893_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~829_q\,
	combout => \inst2|reg_mem~3042_combout\);

-- Location: LABCELL_X45_Y15_N57
\inst2|reg_mem~957feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~957feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~957feeder_combout\);

-- Location: FF_X45_Y15_N59
\inst2|reg_mem~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~957feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~957_q\);

-- Location: LABCELL_X46_Y14_N54
\inst2|reg_mem~2009\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2009_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~3042_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~3042_combout\ & (\inst2|reg_mem~957_q\)) # (\inst2|reg_mem~3042_combout\ & ((\inst2|reg_mem~989_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~3042_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~3042_combout\ & ((\inst2|reg_mem~1021_q\))) # (\inst2|reg_mem~3042_combout\ & (\inst2|reg_mem~1053_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~1053_q\,
	datac => \inst2|ALT_INV_reg_mem~1021_q\,
	datad => \inst2|ALT_INV_reg_mem~989_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3042_combout\,
	datag => \inst2|ALT_INV_reg_mem~957_q\,
	combout => \inst2|reg_mem~2009_combout\);

-- Location: FF_X47_Y14_N44
\inst2|reg_mem~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[23]~26_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~797_q\);

-- Location: LABCELL_X48_Y13_N54
\inst2|reg_mem~765feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~765feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~765feeder_combout\);

-- Location: FF_X48_Y13_N56
\inst2|reg_mem~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~765feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~765_q\);

-- Location: LABCELL_X48_Y13_N45
\inst2|reg_mem~605feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~605feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~605feeder_combout\);

-- Location: FF_X48_Y13_N47
\inst2|reg_mem~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~605feeder_combout\,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~605_q\);

-- Location: LABCELL_X48_Y14_N51
\inst2|reg_mem~637feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~637feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~637feeder_combout\);

-- Location: FF_X48_Y14_N53
\inst2|reg_mem~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~637feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~637_q\);

-- Location: MLABCELL_X47_Y14_N30
\inst2|reg_mem~669feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~669feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~669feeder_combout\);

-- Location: FF_X47_Y14_N32
\inst2|reg_mem~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~669feeder_combout\,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~669_q\);

-- Location: LABCELL_X42_Y12_N9
\inst2|reg_mem~573feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~573feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~573feeder_combout\);

-- Location: FF_X42_Y12_N10
\inst2|reg_mem~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~573feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~573_q\);

-- Location: MLABCELL_X47_Y14_N24
\inst2|reg_mem~3038\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3038_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~573_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~605_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~637_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~669_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~605_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~637_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~669_q\,
	datag => \inst2|ALT_INV_reg_mem~573_q\,
	combout => \inst2|reg_mem~3038_combout\);

-- Location: MLABCELL_X47_Y14_N51
\inst2|reg_mem~701feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~701feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~701feeder_combout\);

-- Location: FF_X47_Y14_N53
\inst2|reg_mem~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~701feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~701_q\);

-- Location: MLABCELL_X47_Y14_N42
\inst2|reg_mem~2005\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2005_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3038_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3038_combout\ & ((\inst2|reg_mem~701_q\))) # (\inst2|reg_mem~3038_combout\ & (\inst2|reg_mem~733_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~3038_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~3038_combout\ & ((\inst2|reg_mem~765_q\))) # (\inst2|reg_mem~3038_combout\ & (\inst2|reg_mem~797_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~733_q\,
	datab => \inst2|ALT_INV_reg_mem~797_q\,
	datac => \inst2|ALT_INV_reg_mem~765_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3038_combout\,
	datag => \inst2|ALT_INV_reg_mem~701_q\,
	combout => \inst2|reg_mem~2005_combout\);

-- Location: FF_X50_Y14_N56
\inst2|reg_mem~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[23]~26_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~285_q\);

-- Location: FF_X50_Y14_N14
\inst2|reg_mem~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[23]~26_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~221_q\);

-- Location: FF_X43_Y15_N53
\inst2|reg_mem~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[23]~26_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~253_q\);

-- Location: LABCELL_X50_Y14_N6
\inst2|reg_mem~157feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~157feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~157feeder_combout\);

-- Location: FF_X50_Y14_N8
\inst2|reg_mem~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~157feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~157_q\);

-- Location: LABCELL_X51_Y14_N24
\inst2|reg_mem~125feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~125feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~125feeder_combout\);

-- Location: FF_X51_Y14_N26
\inst2|reg_mem~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~125feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~125_q\);

-- Location: FF_X51_Y14_N14
\inst2|reg_mem~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[23]~26_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~93_q\);

-- Location: LABCELL_X51_Y14_N36
\inst2|reg_mem~61feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~61feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~61feeder_combout\);

-- Location: FF_X51_Y14_N38
\inst2|reg_mem~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~61feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~61_q\);

-- Location: LABCELL_X50_Y14_N48
\inst2|reg_mem~3030\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3030_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~61_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~93_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~125_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~157_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~157_q\,
	datac => \inst2|ALT_INV_reg_mem~125_q\,
	datad => \inst2|ALT_INV_reg_mem~93_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~61_q\,
	combout => \inst2|reg_mem~3030_combout\);

-- Location: LABCELL_X42_Y21_N30
\inst2|reg_mem~189feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~189feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~189feeder_combout\);

-- Location: FF_X42_Y21_N32
\inst2|reg_mem~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~189feeder_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~189_q\);

-- Location: LABCELL_X50_Y14_N54
\inst2|reg_mem~1997\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1997_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3030_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3030_combout\ & ((\inst2|reg_mem~189_q\))) # (\inst2|reg_mem~3030_combout\ & (\inst2|reg_mem~221_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~3030_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~3030_combout\ & ((\inst2|reg_mem~253_q\))) # (\inst2|reg_mem~3030_combout\ & (\inst2|reg_mem~285_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~285_q\,
	datab => \inst2|ALT_INV_reg_mem~221_q\,
	datac => \inst2|ALT_INV_reg_mem~253_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3030_combout\,
	datag => \inst2|ALT_INV_reg_mem~189_q\,
	combout => \inst2|reg_mem~1997_combout\);

-- Location: LABCELL_X46_Y14_N33
\inst2|reg_mem~541feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~541feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~541feeder_combout\);

-- Location: FF_X46_Y14_N35
\inst2|reg_mem~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~541feeder_combout\,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~541_q\);

-- Location: LABCELL_X45_Y12_N21
\inst2|reg_mem~477feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~477feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~477feeder_combout\);

-- Location: FF_X45_Y12_N23
\inst2|reg_mem~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~477feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~477_q\);

-- Location: FF_X45_Y12_N35
\inst2|reg_mem~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[23]~26_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~509_q\);

-- Location: FF_X43_Y13_N14
\inst2|reg_mem~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[23]~26_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~413_q\);

-- Location: LABCELL_X43_Y13_N18
\inst2|reg_mem~381feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~381feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~381feeder_combout\);

-- Location: FF_X43_Y13_N20
\inst2|reg_mem~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~381feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~381_q\);

-- Location: FF_X43_Y13_N32
\inst2|reg_mem~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[23]~26_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~349_q\);

-- Location: MLABCELL_X39_Y15_N6
\inst2|reg_mem~317feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~317feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~317feeder_combout\);

-- Location: FF_X39_Y15_N8
\inst2|reg_mem~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~317feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~317_q\);

-- Location: LABCELL_X43_Y13_N12
\inst2|reg_mem~3034\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3034_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~317_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~349_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~381_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~413_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~413_q\,
	datac => \inst2|ALT_INV_reg_mem~381_q\,
	datad => \inst2|ALT_INV_reg_mem~349_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~317_q\,
	combout => \inst2|reg_mem~3034_combout\);

-- Location: FF_X46_Y14_N29
\inst2|reg_mem~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[23]~26_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~445_q\);

-- Location: LABCELL_X46_Y14_N48
\inst2|reg_mem~2001\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2001_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3034_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3034_combout\ & ((\inst2|reg_mem~445_q\))) # (\inst2|reg_mem~3034_combout\ & (\inst2|reg_mem~477_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~3034_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~3034_combout\ & ((\inst2|reg_mem~509_q\))) # (\inst2|reg_mem~3034_combout\ & (\inst2|reg_mem~541_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~541_q\,
	datab => \inst2|ALT_INV_reg_mem~477_q\,
	datac => \inst2|ALT_INV_reg_mem~509_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3034_combout\,
	datag => \inst2|ALT_INV_reg_mem~445_q\,
	combout => \inst2|reg_mem~2001_combout\);

-- Location: LABCELL_X46_Y14_N42
\inst2|reg_mem~2013\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2013_combout\ = ( \inst2|reg_mem~1997_combout\ & ( \inst2|reg_mem~2001_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~2005_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~2009_combout\))) ) ) ) # ( !\inst2|reg_mem~1997_combout\ & ( \inst2|reg_mem~2001_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst2|reg_mem~2005_combout\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(20))))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((!\inst5|altsyncram_component|auto_generated|q_a\(20))) # (\inst2|reg_mem~2009_combout\))) ) ) ) # ( \inst2|reg_mem~1997_combout\ & ( 
-- !\inst2|reg_mem~2001_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((!\inst5|altsyncram_component|auto_generated|q_a\(20)) # (\inst2|reg_mem~2005_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inst2|reg_mem~2009_combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) ) # ( !\inst2|reg_mem~1997_combout\ & ( !\inst2|reg_mem~2001_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~2005_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~2009_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2009_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \inst2|ALT_INV_reg_mem~2005_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \inst2|ALT_INV_reg_mem~1997_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2001_combout\,
	combout => \inst2|reg_mem~2013_combout\);

-- Location: M10K_X41_Y15_N0
\inst15|altsyncram_component|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y2_N0
\inst15|altsyncram_component|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\inst15|altsyncram_component|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y37_N0
\inst15|altsyncram_component|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y15_N51
\inst43|output[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[23]~24_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a247~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a215~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a151~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a183~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a247~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a215~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a151~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a183~portadataout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a247~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a215~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & \inst15|altsyncram_component|auto_generated|ram_block1a151~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a183~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a247~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a215~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a151~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a183~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\,
	combout => \inst43|output[23]~24_combout\);

-- Location: M10K_X76_Y21_N0
\inst15|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\inst15|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\inst15|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000540000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y34_N0
\inst15|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y17_N15
\inst43|output[23]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[23]~25_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a87~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a55~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a87~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst15|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a87~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a55~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a87~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a55~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a119~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	combout => \inst43|output[23]~25_combout\);

-- Location: LABCELL_X45_Y18_N30
\inst12|output[23]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[23]~29_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(15) & ( (\inst2|reg_mem~2013_combout\) # (\inst22|Mux0~0_combout\) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst22|Mux0~0_combout\ & 
-- \inst2|reg_mem~2013_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	datad => \inst2|ALT_INV_reg_mem~2013_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst12|output[23]~29_combout\);

-- Location: LABCELL_X45_Y18_N0
\inst3|alu_result_sig[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(23) = ( \inst3|Mux32~1_combout\ & ( \inst12|output[7]~8_combout\ ) ) # ( !\inst3|Mux32~1_combout\ & ( \inst12|output[7]~8_combout\ & ( \inst3|alu_result_sig\(23) ) ) ) # ( !\inst3|Mux32~1_combout\ & ( !\inst12|output[7]~8_combout\ & 
-- ( \inst3|alu_result_sig\(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_alu_result_sig\(23),
	datae => \inst3|ALT_INV_Mux32~1_combout\,
	dataf => \inst12|ALT_INV_output[7]~8_combout\,
	combout => \inst3|alu_result_sig\(23));

-- Location: LABCELL_X45_Y18_N48
\inst3|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux8~0_combout\ = ( \inst3|Mux2~1_combout\ & ( (!\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1996_combout\) # (\inst12|output[23]~29_combout\))) ) ) # ( !\inst3|Mux2~1_combout\ & ( (!\inst3|Mux2~2_combout\ & (((\inst3|alu_result_sig\(23))))) # 
-- (\inst3|Mux2~2_combout\ & (\inst12|output[23]~29_combout\ & ((\inst2|reg_mem~1996_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101100100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~2_combout\,
	datab => \inst12|ALT_INV_output[23]~29_combout\,
	datac => \inst3|ALT_INV_alu_result_sig\(23),
	datad => \inst2|ALT_INV_reg_mem~1996_combout\,
	dataf => \inst3|ALT_INV_Mux2~1_combout\,
	combout => \inst3|Mux8~0_combout\);

-- Location: M10K_X41_Y24_N0
\inst15|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000720000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y24_N0
\inst15|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y24_N0
\inst15|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\inst15|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y24_N12
\inst43|output[22]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[22]~28_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a54~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a54~portadataout\))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a54~portadataout\))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a54~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	combout => \inst43|output[22]~28_combout\);

-- Location: M10K_X49_Y9_N0
\inst15|altsyncram_component|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\inst15|altsyncram_component|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\inst15|altsyncram_component|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y2_N0
\inst15|altsyncram_component|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y10_N24
\inst43|output[22]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[22]~27_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a182~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a214~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a150~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst15|altsyncram_component|auto_generated|ram_block1a246~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a182~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a214~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a246~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a182~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a214~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a150~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a246~portadataout\)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a182~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a214~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a246~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	combout => \inst43|output[22]~27_combout\);

-- Location: LABCELL_X43_Y14_N57
\inst2|reg_mem~476feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~476feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~476feeder_combout\);

-- Location: FF_X43_Y14_N59
\inst2|reg_mem~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~476feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~476_q\);

-- Location: LABCELL_X51_Y16_N51
\inst2|reg_mem~508feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~508feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~508feeder_combout\);

-- Location: FF_X51_Y16_N53
\inst2|reg_mem~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~508feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~508_q\);

-- Location: FF_X45_Y14_N14
\inst2|reg_mem~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~540_q\);

-- Location: FF_X43_Y13_N38
\inst2|reg_mem~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~412_q\);

-- Location: FF_X43_Y13_N8
\inst2|reg_mem~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~348_q\);

-- Location: LABCELL_X43_Y13_N3
\inst2|reg_mem~380feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~380feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~380feeder_combout\);

-- Location: FF_X43_Y13_N5
\inst2|reg_mem~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~380feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~380_q\);

-- Location: MLABCELL_X39_Y14_N9
\inst2|reg_mem~316feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~316feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~316feeder_combout\);

-- Location: FF_X39_Y14_N11
\inst2|reg_mem~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~316feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~316_q\);

-- Location: LABCELL_X43_Y13_N6
\inst2|reg_mem~3050\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3050_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~316_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~348_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~380_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~412_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~412_q\,
	datab => \inst2|ALT_INV_reg_mem~348_q\,
	datac => \inst2|ALT_INV_reg_mem~380_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~316_q\,
	combout => \inst2|reg_mem~3050_combout\);

-- Location: FF_X45_Y14_N29
\inst2|reg_mem~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~444_q\);

-- Location: LABCELL_X43_Y14_N48
\inst2|reg_mem~2018\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2018_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~3050_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~3050_combout\ & ((\inst2|reg_mem~444_q\))) # (\inst2|reg_mem~3050_combout\ & (\inst2|reg_mem~476_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~3050_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~3050_combout\ & (\inst2|reg_mem~508_q\)) # (\inst2|reg_mem~3050_combout\ & ((\inst2|reg_mem~540_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~476_q\,
	datac => \inst2|ALT_INV_reg_mem~508_q\,
	datad => \inst2|ALT_INV_reg_mem~540_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3050_combout\,
	datag => \inst2|ALT_INV_reg_mem~444_q\,
	combout => \inst2|reg_mem~2018_combout\);

-- Location: FF_X47_Y14_N14
\inst2|reg_mem~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~796_q\);

-- Location: LABCELL_X42_Y13_N18
\inst2|reg_mem~764feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~764feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~764feeder_combout\);

-- Location: FF_X42_Y13_N20
\inst2|reg_mem~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~764feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~764_q\);

-- Location: FF_X43_Y14_N29
\inst2|reg_mem~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~732_q\);

-- Location: FF_X48_Y14_N44
\inst2|reg_mem~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~604_q\);

-- Location: LABCELL_X48_Y14_N9
\inst2|reg_mem~636feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~636feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~636feeder_combout\);

-- Location: FF_X48_Y14_N11
\inst2|reg_mem~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~636feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~636_q\);

-- Location: FF_X47_Y14_N56
\inst2|reg_mem~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~668_q\);

-- Location: LABCELL_X42_Y12_N15
\inst2|reg_mem~572feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~572feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~572feeder_combout\);

-- Location: FF_X42_Y12_N17
\inst2|reg_mem~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~572feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~572_q\);

-- Location: LABCELL_X48_Y14_N42
\inst2|reg_mem~3054\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3054_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~572_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~604_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~636_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\inst2|reg_mem~668_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~604_q\,
	datac => \inst2|ALT_INV_reg_mem~636_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~668_q\,
	datag => \inst2|ALT_INV_reg_mem~572_q\,
	combout => \inst2|reg_mem~3054_combout\);

-- Location: FF_X47_Y14_N5
\inst2|reg_mem~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~700_q\);

-- Location: LABCELL_X43_Y14_N15
\inst2|reg_mem~2022\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2022_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~3054_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~3054_combout\ & (\inst2|reg_mem~700_q\)) # (\inst2|reg_mem~3054_combout\ & ((\inst2|reg_mem~732_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~3054_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~3054_combout\ & ((\inst2|reg_mem~764_q\))) # (\inst2|reg_mem~3054_combout\ & (\inst2|reg_mem~796_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~796_q\,
	datac => \inst2|ALT_INV_reg_mem~764_q\,
	datad => \inst2|ALT_INV_reg_mem~732_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3054_combout\,
	datag => \inst2|ALT_INV_reg_mem~700_q\,
	combout => \inst2|reg_mem~2022_combout\);

-- Location: LABCELL_X53_Y14_N39
\inst2|reg_mem~220feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~220feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~220feeder_combout\);

-- Location: FF_X53_Y14_N41
\inst2|reg_mem~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~220feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~220_q\);

-- Location: LABCELL_X42_Y22_N42
\inst2|reg_mem~252feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~252feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~252feeder_combout\);

-- Location: FF_X42_Y22_N44
\inst2|reg_mem~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~252feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~252_q\);

-- Location: MLABCELL_X47_Y12_N12
\inst2|reg_mem~284feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~284feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~284feeder_combout\);

-- Location: FF_X47_Y12_N14
\inst2|reg_mem~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~284feeder_combout\,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~284_q\);

-- Location: LABCELL_X48_Y12_N54
\inst2|reg_mem~156feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~156feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~156feeder_combout\);

-- Location: FF_X48_Y12_N56
\inst2|reg_mem~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~156feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~156_q\);

-- Location: LABCELL_X53_Y14_N42
\inst2|reg_mem~92feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~92feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~92feeder_combout\);

-- Location: FF_X53_Y14_N44
\inst2|reg_mem~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~92feeder_combout\,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~92_q\);

-- Location: LABCELL_X51_Y14_N6
\inst2|reg_mem~124feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~124feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~124feeder_combout\);

-- Location: FF_X51_Y14_N8
\inst2|reg_mem~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~124feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~124_q\);

-- Location: LABCELL_X53_Y14_N0
\inst2|reg_mem~60feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~60feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~60feeder_combout\);

-- Location: FF_X53_Y14_N2
\inst2|reg_mem~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~60feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~60_q\);

-- Location: LABCELL_X53_Y14_N30
\inst2|reg_mem~3046\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3046_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~60_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~92_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~124_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~156_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~156_q\,
	datab => \inst2|ALT_INV_reg_mem~92_q\,
	datac => \inst2|ALT_INV_reg_mem~124_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~60_q\,
	combout => \inst2|reg_mem~3046_combout\);

-- Location: LABCELL_X48_Y12_N21
\inst2|reg_mem~188feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~188feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~188feeder_combout\);

-- Location: FF_X48_Y12_N23
\inst2|reg_mem~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~188feeder_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~188_q\);

-- Location: LABCELL_X53_Y14_N12
\inst2|reg_mem~2014\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2014_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~3046_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~3046_combout\ & ((\inst2|reg_mem~188_q\))) # (\inst2|reg_mem~3046_combout\ & (\inst2|reg_mem~220_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~3046_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~3046_combout\ & (\inst2|reg_mem~252_q\)) # (\inst2|reg_mem~3046_combout\ & ((\inst2|reg_mem~284_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~220_q\,
	datac => \inst2|ALT_INV_reg_mem~252_q\,
	datad => \inst2|ALT_INV_reg_mem~284_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3046_combout\,
	datag => \inst2|ALT_INV_reg_mem~188_q\,
	combout => \inst2|reg_mem~2014_combout\);

-- Location: FF_X47_Y13_N8
\inst2|reg_mem~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1052_q\);

-- Location: MLABCELL_X47_Y13_N54
\inst2|reg_mem~1020feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1020feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~1020feeder_combout\);

-- Location: FF_X47_Y13_N56
\inst2|reg_mem~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1020feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1020_q\);

-- Location: FF_X46_Y13_N20
\inst2|reg_mem~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~860_q\);

-- Location: LABCELL_X43_Y14_N45
\inst2|reg_mem~892feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~892feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~892feeder_combout\);

-- Location: FF_X43_Y14_N47
\inst2|reg_mem~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~892feeder_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~892_q\);

-- Location: FF_X46_Y13_N26
\inst2|reg_mem~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~924_q\);

-- Location: LABCELL_X46_Y13_N57
\inst2|reg_mem~828feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~828feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~828feeder_combout\);

-- Location: FF_X46_Y13_N59
\inst2|reg_mem~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~828feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~828_q\);

-- Location: LABCELL_X46_Y13_N18
\inst2|reg_mem~3058\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3058_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~828_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~860_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~892_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~924_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~860_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~892_q\,
	datad => \inst2|ALT_INV_reg_mem~924_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~828_q\,
	combout => \inst2|reg_mem~3058_combout\);

-- Location: LABCELL_X46_Y15_N39
\inst2|reg_mem~956feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~956feeder_combout\ = ( \inst43|output[22]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[22]~29_combout\,
	combout => \inst2|reg_mem~956feeder_combout\);

-- Location: FF_X46_Y15_N41
\inst2|reg_mem~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~956feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~956_q\);

-- Location: MLABCELL_X47_Y13_N48
\inst2|reg_mem~2026\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2026_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3058_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3058_combout\ & ((\inst2|reg_mem~956_q\))) # (\inst2|reg_mem~3058_combout\ & (\inst2|reg_mem~988_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3058_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3058_combout\ & ((\inst2|reg_mem~1020_q\))) # (\inst2|reg_mem~3058_combout\ & (\inst2|reg_mem~1052_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~988_q\,
	datab => \inst2|ALT_INV_reg_mem~1052_q\,
	datac => \inst2|ALT_INV_reg_mem~1020_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3058_combout\,
	datag => \inst2|ALT_INV_reg_mem~956_q\,
	combout => \inst2|reg_mem~2026_combout\);

-- Location: LABCELL_X43_Y14_N18
\inst2|reg_mem~2030\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2030_combout\ = ( \inst2|reg_mem~2014_combout\ & ( \inst2|reg_mem~2026_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24)) # ((\inst2|reg_mem~2018_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~2022_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( !\inst2|reg_mem~2014_combout\ & ( \inst2|reg_mem~2026_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~2018_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~2022_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( \inst2|reg_mem~2014_combout\ & ( !\inst2|reg_mem~2026_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24)) # 
-- ((\inst2|reg_mem~2018_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~2022_combout\)))) ) ) ) # ( !\inst2|reg_mem~2014_combout\ & ( 
-- !\inst2|reg_mem~2026_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~2018_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~2022_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \inst2|ALT_INV_reg_mem~2018_combout\,
	datad => \inst2|ALT_INV_reg_mem~2022_combout\,
	datae => \inst2|ALT_INV_reg_mem~2014_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2026_combout\,
	combout => \inst2|reg_mem~2030_combout\);

-- Location: LABCELL_X45_Y17_N45
\inst3|alu_result_sig[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(22) = ( \inst12|output[6]~9_combout\ & ( (\inst3|Mux32~1_combout\) # (\inst3|alu_result_sig\(22)) ) ) # ( !\inst12|output[6]~9_combout\ & ( (\inst3|alu_result_sig\(22) & !\inst3|Mux32~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_alu_result_sig\(22),
	datad => \inst3|ALT_INV_Mux32~1_combout\,
	dataf => \inst12|ALT_INV_output[6]~9_combout\,
	combout => \inst3|alu_result_sig\(22));

-- Location: LABCELL_X43_Y18_N0
\inst3|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux9~0_combout\ = ( \inst3|alu_result_sig\(22) & ( (!\inst3|Mux2~1_combout\ & ((!\inst3|Mux2~2_combout\) # ((\inst2|reg_mem~2030_combout\ & \inst12|output[22]~20_combout\)))) # (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\ & 
-- ((\inst12|output[22]~20_combout\) # (\inst2|reg_mem~2030_combout\)))) ) ) # ( !\inst3|alu_result_sig\(22) & ( (!\inst3|Mux2~1_combout\ & (\inst3|Mux2~2_combout\ & (\inst2|reg_mem~2030_combout\ & \inst12|output[22]~20_combout\))) # (\inst3|Mux2~1_combout\ 
-- & (!\inst3|Mux2~2_combout\ & ((\inst12|output[22]~20_combout\) # (\inst2|reg_mem~2030_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000110000001000100011010001100110011101000110011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~1_combout\,
	datab => \inst3|ALT_INV_Mux2~2_combout\,
	datac => \inst2|ALT_INV_reg_mem~2030_combout\,
	datad => \inst12|ALT_INV_output[22]~20_combout\,
	dataf => \inst3|ALT_INV_alu_result_sig\(22),
	combout => \inst3|Mux9~0_combout\);

-- Location: FF_X47_Y15_N32
\inst2|reg_mem~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~987_q\);

-- Location: FF_X46_Y15_N14
\inst2|reg_mem~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1051_q\);

-- Location: MLABCELL_X47_Y13_N36
\inst2|reg_mem~1019feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1019feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~1019feeder_combout\);

-- Location: FF_X47_Y13_N38
\inst2|reg_mem~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1019feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1019_q\);

-- Location: FF_X47_Y15_N53
\inst2|reg_mem~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~859_q\);

-- Location: LABCELL_X48_Y16_N57
\inst2|reg_mem~891feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~891feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~891feeder_combout\);

-- Location: FF_X48_Y16_N59
\inst2|reg_mem~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~891feeder_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~891_q\);

-- Location: FF_X47_Y15_N14
\inst2|reg_mem~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~923_q\);

-- Location: LABCELL_X45_Y16_N48
\inst2|reg_mem~827feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~827feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~827feeder_combout\);

-- Location: FF_X45_Y16_N49
\inst2|reg_mem~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~827feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~827_q\);

-- Location: LABCELL_X46_Y15_N30
\inst2|reg_mem~2658\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2658_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~827_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~859_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~891_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~923_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~859_q\,
	datac => \inst2|ALT_INV_reg_mem~891_q\,
	datad => \inst2|ALT_INV_reg_mem~923_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~827_q\,
	combout => \inst2|reg_mem~2658_combout\);

-- Location: FF_X46_Y15_N38
\inst2|reg_mem~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~955_q\);

-- Location: LABCELL_X46_Y15_N0
\inst2|reg_mem~1601\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1601_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2658_combout\ & (((\inst2|reg_mem~955_q\ & \inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst2|reg_mem~2658_combout\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~987_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2658_combout\ & (((\inst2|reg_mem~1019_q\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst2|reg_mem~2658_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~1051_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~987_q\,
	datab => \inst2|ALT_INV_reg_mem~1051_q\,
	datac => \inst2|ALT_INV_reg_mem~1019_q\,
	datad => \inst2|ALT_INV_reg_mem~2658_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~955_q\,
	combout => \inst2|reg_mem~1601_combout\);

-- Location: FF_X48_Y16_N23
\inst2|reg_mem~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~795_q\);

-- Location: FF_X48_Y14_N38
\inst2|reg_mem~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~731_q\);

-- Location: LABCELL_X42_Y13_N57
\inst2|reg_mem~763feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~763feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~763feeder_combout\);

-- Location: FF_X42_Y13_N59
\inst2|reg_mem~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~763feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~763_q\);

-- Location: FF_X48_Y16_N8
\inst2|reg_mem~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~667_q\);

-- Location: LABCELL_X48_Y14_N48
\inst2|reg_mem~635feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~635feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~635feeder_combout\);

-- Location: FF_X48_Y14_N49
\inst2|reg_mem~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~635feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~635_q\);

-- Location: FF_X48_Y14_N20
\inst2|reg_mem~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~603_q\);

-- Location: LABCELL_X50_Y15_N51
\inst2|reg_mem~571feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~571feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~571feeder_combout\);

-- Location: FF_X50_Y15_N53
\inst2|reg_mem~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~571feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~571_q\);

-- Location: LABCELL_X48_Y16_N30
\inst2|reg_mem~2654\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2654_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~571_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~603_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~635_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~667_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110000110011111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~667_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~635_q\,
	datad => \inst2|ALT_INV_reg_mem~603_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~571_q\,
	combout => \inst2|reg_mem~2654_combout\);

-- Location: MLABCELL_X47_Y14_N9
\inst2|reg_mem~699feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~699feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~699feeder_combout\);

-- Location: FF_X47_Y14_N11
\inst2|reg_mem~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~699feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~699_q\);

-- Location: LABCELL_X48_Y16_N0
\inst2|reg_mem~1597\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1597_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2654_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2654_combout\ & ((\inst2|reg_mem~699_q\))) # (\inst2|reg_mem~2654_combout\ & (\inst2|reg_mem~731_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2654_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2654_combout\ & ((\inst2|reg_mem~763_q\))) # (\inst2|reg_mem~2654_combout\ & (\inst2|reg_mem~795_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~795_q\,
	datab => \inst2|ALT_INV_reg_mem~731_q\,
	datac => \inst2|ALT_INV_reg_mem~763_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2654_combout\,
	datag => \inst2|ALT_INV_reg_mem~699_q\,
	combout => \inst2|reg_mem~1597_combout\);

-- Location: FF_X50_Y16_N56
\inst2|reg_mem~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~283_q\);

-- Location: LABCELL_X50_Y17_N54
\inst2|reg_mem~251feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~251feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~251feeder_combout\);

-- Location: FF_X50_Y17_N56
\inst2|reg_mem~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~251feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~251_q\);

-- Location: FF_X52_Y15_N44
\inst2|reg_mem~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~91_q\);

-- Location: FF_X51_Y14_N55
\inst2|reg_mem~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~123_q\);

-- Location: FF_X52_Y15_N14
\inst2|reg_mem~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~155_q\);

-- Location: LABCELL_X53_Y15_N51
\inst2|reg_mem~59feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~59feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~59feeder_combout\);

-- Location: FF_X53_Y15_N52
\inst2|reg_mem~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~59feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~59_q\);

-- Location: MLABCELL_X52_Y15_N12
\inst2|reg_mem~2646\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2646_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~59_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~91_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~123_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~155_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~91_q\,
	datac => \inst2|ALT_INV_reg_mem~123_q\,
	datad => \inst2|ALT_INV_reg_mem~155_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~59_q\,
	combout => \inst2|reg_mem~2646_combout\);

-- Location: FF_X50_Y16_N26
\inst2|reg_mem~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~187_q\);

-- Location: LABCELL_X50_Y16_N18
\inst2|reg_mem~1589\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1589_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2646_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2646_combout\ & ((\inst2|reg_mem~187_q\))) # (\inst2|reg_mem~2646_combout\ & (\inst2|reg_mem~219_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2646_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2646_combout\ & ((\inst2|reg_mem~251_q\))) # (\inst2|reg_mem~2646_combout\ & (\inst2|reg_mem~283_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~283_q\,
	datab => \inst2|ALT_INV_reg_mem~219_q\,
	datac => \inst2|ALT_INV_reg_mem~251_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2646_combout\,
	datag => \inst2|ALT_INV_reg_mem~187_q\,
	combout => \inst2|reg_mem~1589_combout\);

-- Location: FF_X48_Y15_N38
\inst2|reg_mem~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~475_q\);

-- Location: FF_X51_Y16_N32
\inst2|reg_mem~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~539_q\);

-- Location: LABCELL_X51_Y16_N54
\inst2|reg_mem~507feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~507feeder_combout\ = \inst43|output[21]~32_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~507feeder_combout\);

-- Location: FF_X51_Y16_N56
\inst2|reg_mem~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~507feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~507_q\);

-- Location: FF_X48_Y15_N2
\inst2|reg_mem~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~347_q\);

-- Location: FF_X48_Y15_N32
\inst2|reg_mem~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~411_q\);

-- Location: FF_X50_Y16_N52
\inst2|reg_mem~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[21]~32_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~379_q\);

-- Location: MLABCELL_X47_Y19_N33
\inst2|reg_mem~315feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~315feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~315feeder_combout\);

-- Location: FF_X47_Y19_N35
\inst2|reg_mem~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~315feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~315_q\);

-- Location: LABCELL_X48_Y15_N30
\inst2|reg_mem~2650\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2650_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~315_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~347_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~379_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~411_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~347_q\,
	datab => \inst2|ALT_INV_reg_mem~411_q\,
	datac => \inst2|ALT_INV_reg_mem~379_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~315_q\,
	combout => \inst2|reg_mem~2650_combout\);

-- Location: LABCELL_X51_Y16_N42
\inst2|reg_mem~443feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~443feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~443feeder_combout\);

-- Location: FF_X51_Y16_N44
\inst2|reg_mem~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~443feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~443_q\);

-- Location: LABCELL_X51_Y16_N30
\inst2|reg_mem~1593\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1593_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2650_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2650_combout\ & ((\inst2|reg_mem~443_q\))) # (\inst2|reg_mem~2650_combout\ & (\inst2|reg_mem~475_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2650_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2650_combout\ & ((\inst2|reg_mem~507_q\))) # (\inst2|reg_mem~2650_combout\ & (\inst2|reg_mem~539_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~475_q\,
	datab => \inst2|ALT_INV_reg_mem~539_q\,
	datac => \inst2|ALT_INV_reg_mem~507_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2650_combout\,
	datag => \inst2|ALT_INV_reg_mem~443_q\,
	combout => \inst2|reg_mem~1593_combout\);

-- Location: LABCELL_X48_Y16_N9
\inst2|reg_mem~1605\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1605_combout\ = ( \inst2|reg_mem~1589_combout\ & ( \inst2|reg_mem~1593_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1597_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1601_combout\))) ) ) ) # ( !\inst2|reg_mem~1589_combout\ & ( \inst2|reg_mem~1593_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1597_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20)) # ((\inst2|reg_mem~1601_combout\)))) ) ) ) # ( 
-- \inst2|reg_mem~1589_combout\ & ( !\inst2|reg_mem~1593_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20)) # ((\inst2|reg_mem~1597_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1601_combout\))) ) ) ) # ( !\inst2|reg_mem~1589_combout\ & ( !\inst2|reg_mem~1593_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1597_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1601_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst2|ALT_INV_reg_mem~1601_combout\,
	datad => \inst2|ALT_INV_reg_mem~1597_combout\,
	datae => \inst2|ALT_INV_reg_mem~1589_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1593_combout\,
	combout => \inst2|reg_mem~1605_combout\);

-- Location: M10K_X26_Y7_N0
\inst15|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y2_N0
\inst15|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y4_N0
\inst15|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y3_N0
\inst15|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000698000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y8_N39
\inst43|output[21]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[21]~31_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a53~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a53~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	combout => \inst43|output[21]~31_combout\);

-- Location: M10K_X38_Y11_N0
\inst15|altsyncram_component|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\inst15|altsyncram_component|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y1_N0
\inst15|altsyncram_component|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\inst15|altsyncram_component|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y10_N27
\inst43|output[21]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[21]~30_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a213~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a181~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a149~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a245~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a213~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a181~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst15|altsyncram_component|auto_generated|ram_block1a149~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a245~portadataout\))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a213~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a181~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a149~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a245~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a213~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a181~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & \inst15|altsyncram_component|auto_generated|ram_block1a149~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a245~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\,
	combout => \inst43|output[21]~30_combout\);

-- Location: MLABCELL_X47_Y18_N54
\inst3|alu_result_sig[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(21) = ( \inst3|Mux32~1_combout\ & ( \inst12|output[5]~10_combout\ ) ) # ( !\inst3|Mux32~1_combout\ & ( \inst12|output[5]~10_combout\ & ( \inst3|alu_result_sig\(21) ) ) ) # ( !\inst3|Mux32~1_combout\ & ( 
-- !\inst12|output[5]~10_combout\ & ( \inst3|alu_result_sig\(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_alu_result_sig\(21),
	datae => \inst3|ALT_INV_Mux32~1_combout\,
	dataf => \inst12|ALT_INV_output[5]~10_combout\,
	combout => \inst3|alu_result_sig\(21));

-- Location: LABCELL_X45_Y16_N45
\inst12|output[21]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[21]~18_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst2|reg_mem~1605_combout\ ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst2|reg_mem~1605_combout\ & ( !\inst22|Mux0~0_combout\ ) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(15) & ( !\inst2|reg_mem~1605_combout\ & ( \inst22|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|ALT_INV_reg_mem~1605_combout\,
	combout => \inst12|output[21]~18_combout\);

-- Location: MLABCELL_X47_Y18_N18
\inst3|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux10~0_combout\ = ( \inst3|Mux2~1_combout\ & ( \inst12|output[21]~18_combout\ & ( !\inst3|Mux2~2_combout\ ) ) ) # ( !\inst3|Mux2~1_combout\ & ( \inst12|output[21]~18_combout\ & ( (!\inst3|Mux2~2_combout\ & (\inst3|alu_result_sig\(21))) # 
-- (\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1588_combout\))) ) ) ) # ( \inst3|Mux2~1_combout\ & ( !\inst12|output[21]~18_combout\ & ( (!\inst3|Mux2~2_combout\ & \inst2|reg_mem~1588_combout\) ) ) ) # ( !\inst3|Mux2~1_combout\ & ( 
-- !\inst12|output[21]~18_combout\ & ( (\inst3|alu_result_sig\(21) & !\inst3|Mux2~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000001111000001010000010111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_alu_result_sig\(21),
	datac => \inst3|ALT_INV_Mux2~2_combout\,
	datad => \inst2|ALT_INV_reg_mem~1588_combout\,
	datae => \inst3|ALT_INV_Mux2~1_combout\,
	dataf => \inst12|ALT_INV_output[21]~18_combout\,
	combout => \inst3|Mux10~0_combout\);

-- Location: LABCELL_X51_Y17_N15
\inst2|reg_mem~474feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~474feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~474feeder_combout\);

-- Location: FF_X51_Y17_N17
\inst2|reg_mem~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~474feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~474_q\);

-- Location: FF_X51_Y16_N14
\inst2|reg_mem~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~538_q\);

-- Location: LABCELL_X51_Y16_N48
\inst2|reg_mem~506feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~506feeder_combout\ = \inst43|output[20]~35_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~506feeder_combout\);

-- Location: FF_X51_Y16_N50
\inst2|reg_mem~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~506feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~506_q\);

-- Location: FF_X52_Y16_N50
\inst2|reg_mem~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~410_q\);

-- Location: LABCELL_X53_Y16_N6
\inst2|reg_mem~378feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~378feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~378feeder_combout\);

-- Location: FF_X53_Y16_N8
\inst2|reg_mem~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~378feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~378_q\);

-- Location: FF_X52_Y16_N2
\inst2|reg_mem~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~346_q\);

-- Location: LABCELL_X53_Y20_N15
\inst2|reg_mem~314feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~314feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~314feeder_combout\);

-- Location: FF_X53_Y20_N17
\inst2|reg_mem~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~314feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~314_q\);

-- Location: MLABCELL_X52_Y16_N42
\inst2|reg_mem~2682\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2682_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~314_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~346_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~378_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~410_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~410_q\,
	datac => \inst2|ALT_INV_reg_mem~378_q\,
	datad => \inst2|ALT_INV_reg_mem~346_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~314_q\,
	combout => \inst2|reg_mem~2682_combout\);

-- Location: LABCELL_X51_Y16_N18
\inst2|reg_mem~442feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~442feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~442feeder_combout\);

-- Location: FF_X51_Y16_N20
\inst2|reg_mem~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~442feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~442_q\);

-- Location: LABCELL_X51_Y16_N12
\inst2|reg_mem~1627\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1627_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2682_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2682_combout\ & ((\inst2|reg_mem~442_q\))) # (\inst2|reg_mem~2682_combout\ & (\inst2|reg_mem~474_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2682_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2682_combout\ & ((\inst2|reg_mem~506_q\))) # (\inst2|reg_mem~2682_combout\ & (\inst2|reg_mem~538_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~474_q\,
	datab => \inst2|ALT_INV_reg_mem~538_q\,
	datac => \inst2|ALT_INV_reg_mem~506_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2682_combout\,
	datag => \inst2|ALT_INV_reg_mem~442_q\,
	combout => \inst2|reg_mem~1627_combout\);

-- Location: LABCELL_X50_Y17_N33
\inst2|reg_mem~250feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~250feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~250feeder_combout\);

-- Location: FF_X50_Y17_N35
\inst2|reg_mem~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~250feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~250_q\);

-- Location: FF_X50_Y17_N14
\inst2|reg_mem~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~282_q\);

-- Location: FF_X51_Y19_N50
\inst2|reg_mem~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~154_q\);

-- Location: FF_X51_Y19_N32
\inst2|reg_mem~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~90_q\);

-- Location: MLABCELL_X52_Y19_N36
\inst2|reg_mem~122feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~122feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~122feeder_combout\);

-- Location: FF_X52_Y19_N37
\inst2|reg_mem~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~122feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~122_q\);

-- Location: LABCELL_X51_Y21_N27
\inst2|reg_mem~58feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~58feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~58feeder_combout\);

-- Location: FF_X51_Y21_N29
\inst2|reg_mem~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~58feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~58_q\);

-- Location: LABCELL_X51_Y19_N54
\inst2|reg_mem~2678\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2678_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~58_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~90_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~122_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~154_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~154_q\,
	datab => \inst2|ALT_INV_reg_mem~90_q\,
	datac => \inst2|ALT_INV_reg_mem~122_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~58_q\,
	combout => \inst2|reg_mem~2678_combout\);

-- Location: LABCELL_X50_Y17_N21
\inst2|reg_mem~186feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~186feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~186feeder_combout\);

-- Location: FF_X50_Y17_N23
\inst2|reg_mem~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~186feeder_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~186_q\);

-- Location: LABCELL_X50_Y17_N12
\inst2|reg_mem~1623\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1623_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2678_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2678_combout\ & ((\inst2|reg_mem~186_q\))) # (\inst2|reg_mem~2678_combout\ & (\inst2|reg_mem~218_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2678_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2678_combout\ & (\inst2|reg_mem~250_q\)) # (\inst2|reg_mem~2678_combout\ & ((\inst2|reg_mem~282_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~218_q\,
	datac => \inst2|ALT_INV_reg_mem~250_q\,
	datad => \inst2|ALT_INV_reg_mem~282_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2678_combout\,
	datag => \inst2|ALT_INV_reg_mem~186_q\,
	combout => \inst2|reg_mem~1623_combout\);

-- Location: FF_X51_Y17_N41
\inst2|reg_mem~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~986_q\);

-- Location: FF_X52_Y17_N47
\inst2|reg_mem~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1018_q\);

-- Location: LABCELL_X51_Y17_N57
\inst2|reg_mem~1050feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1050feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~1050feeder_combout\);

-- Location: FF_X51_Y17_N59
\inst2|reg_mem~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1050feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1050_q\);

-- Location: FF_X48_Y17_N8
\inst2|reg_mem~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~922_q\);

-- Location: FF_X48_Y17_N32
\inst2|reg_mem~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst43|output[20]~35_combout\,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~890_q\);

-- Location: FF_X48_Y17_N38
\inst2|reg_mem~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~858_q\);

-- Location: FF_X48_Y18_N28
\inst2|reg_mem~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~826_q\);

-- Location: LABCELL_X48_Y17_N6
\inst2|reg_mem~2690\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2690_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~826_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~858_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~890_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~922_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~922_q\,
	datac => \inst2|ALT_INV_reg_mem~890_q\,
	datad => \inst2|ALT_INV_reg_mem~858_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~826_q\,
	combout => \inst2|reg_mem~2690_combout\);

-- Location: LABCELL_X53_Y17_N30
\inst2|reg_mem~954feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~954feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~954feeder_combout\);

-- Location: FF_X53_Y17_N32
\inst2|reg_mem~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~954feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~954_q\);

-- Location: LABCELL_X51_Y17_N18
\inst2|reg_mem~1635\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1635_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2690_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2690_combout\ & ((\inst2|reg_mem~954_q\))) # (\inst2|reg_mem~2690_combout\ & (\inst2|reg_mem~986_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2690_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2690_combout\ & (\inst2|reg_mem~1018_q\)) # (\inst2|reg_mem~2690_combout\ & ((\inst2|reg_mem~1050_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~986_q\,
	datac => \inst2|ALT_INV_reg_mem~1018_q\,
	datad => \inst2|ALT_INV_reg_mem~1050_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2690_combout\,
	datag => \inst2|ALT_INV_reg_mem~954_q\,
	combout => \inst2|reg_mem~1635_combout\);

-- Location: MLABCELL_X47_Y20_N21
\inst2|reg_mem~794feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~794feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~794feeder_combout\);

-- Location: FF_X47_Y20_N23
\inst2|reg_mem~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~794feeder_combout\,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~794_q\);

-- Location: MLABCELL_X47_Y20_N39
\inst2|reg_mem~762feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~762feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~762feeder_combout\);

-- Location: FF_X47_Y20_N41
\inst2|reg_mem~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~762feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~762_q\);

-- Location: FF_X52_Y21_N50
\inst2|reg_mem~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~730_q\);

-- Location: MLABCELL_X47_Y21_N18
\inst2|reg_mem~666feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~666feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~666feeder_combout\);

-- Location: FF_X47_Y21_N20
\inst2|reg_mem~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~666feeder_combout\,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~666_q\);

-- Location: FF_X50_Y21_N20
\inst2|reg_mem~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~602_q\);

-- Location: FF_X48_Y21_N43
\inst2|reg_mem~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~634_q\);

-- Location: LABCELL_X50_Y21_N57
\inst2|reg_mem~570feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~570feeder_combout\ = ( \inst43|output[20]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[20]~35_combout\,
	combout => \inst2|reg_mem~570feeder_combout\);

-- Location: FF_X50_Y21_N59
\inst2|reg_mem~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~570feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~570_q\);

-- Location: MLABCELL_X47_Y21_N30
\inst2|reg_mem~2686\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2686_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~570_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~602_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~634_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~666_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~666_q\,
	datab => \inst2|ALT_INV_reg_mem~602_q\,
	datac => \inst2|ALT_INV_reg_mem~634_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~570_q\,
	combout => \inst2|reg_mem~2686_combout\);

-- Location: FF_X52_Y21_N38
\inst2|reg_mem~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~698_q\);

-- Location: MLABCELL_X47_Y20_N3
\inst2|reg_mem~1631\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1631_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2686_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2686_combout\ & (\inst2|reg_mem~698_q\)) # (\inst2|reg_mem~2686_combout\ & ((\inst2|reg_mem~730_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2686_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2686_combout\ & ((\inst2|reg_mem~762_q\))) # (\inst2|reg_mem~2686_combout\ & (\inst2|reg_mem~794_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~794_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~762_q\,
	datad => \inst2|ALT_INV_reg_mem~730_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2686_combout\,
	datag => \inst2|ALT_INV_reg_mem~698_q\,
	combout => \inst2|reg_mem~1631_combout\);

-- Location: LABCELL_X48_Y16_N24
\inst2|reg_mem~1639\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1639_combout\ = ( \inst2|reg_mem~1635_combout\ & ( \inst2|reg_mem~1631_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1623_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inst2|reg_mem~1627_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( !\inst2|reg_mem~1635_combout\ & ( \inst2|reg_mem~1631_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst2|reg_mem~1623_combout\)) 
-- # (\inst5|altsyncram_component|auto_generated|q_a\(20)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1627_combout\))) ) ) ) # ( \inst2|reg_mem~1635_combout\ & ( 
-- !\inst2|reg_mem~1631_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1623_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inst2|reg_mem~1627_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20)))) ) ) ) # ( !\inst2|reg_mem~1635_combout\ & ( !\inst2|reg_mem~1631_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1623_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1627_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst2|ALT_INV_reg_mem~1627_combout\,
	datad => \inst2|ALT_INV_reg_mem~1623_combout\,
	datae => \inst2|ALT_INV_reg_mem~1635_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1631_combout\,
	combout => \inst2|reg_mem~1639_combout\);

-- Location: M10K_X69_Y6_N0
\inst15|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y1_N0
\inst15|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\inst15|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004D4000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\inst15|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y18_N54
\inst43|output[20]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[20]~34_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst15|altsyncram_component|auto_generated|ram_block1a84~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a52~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & 
-- \inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a52~portadataout\))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst15|altsyncram_component|auto_generated|ram_block1a84~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & \inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	combout => \inst43|output[20]~34_combout\);

-- Location: M10K_X76_Y23_N0
\inst15|altsyncram_component|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\inst15|altsyncram_component|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\inst15|altsyncram_component|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y17_N0
\inst15|altsyncram_component|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y10_N36
\inst43|output[20]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[20]~33_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst15|altsyncram_component|auto_generated|ram_block1a180~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a212~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \inst15|altsyncram_component|auto_generated|ram_block1a180~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a212~portadataout\))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst15|altsyncram_component|auto_generated|ram_block1a180~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a212~portadataout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a180~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a212~portadataout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	combout => \inst43|output[20]~33_combout\);

-- Location: LABCELL_X48_Y16_N12
\inst12|output[20]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[20]~19_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst2|reg_mem~1639_combout\ ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst2|reg_mem~1639_combout\ & ( !\inst22|Mux0~0_combout\ ) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(15) & ( !\inst2|reg_mem~1639_combout\ & ( \inst22|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|ALT_INV_reg_mem~1639_combout\,
	combout => \inst12|output[20]~19_combout\);

-- Location: MLABCELL_X47_Y18_N0
\inst3|alu_result_sig[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(20) = ( \inst3|Mux32~1_combout\ & ( \inst12|output[4]~11_combout\ ) ) # ( !\inst3|Mux32~1_combout\ & ( \inst12|output[4]~11_combout\ & ( \inst3|alu_result_sig\(20) ) ) ) # ( !\inst3|Mux32~1_combout\ & ( 
-- !\inst12|output[4]~11_combout\ & ( \inst3|alu_result_sig\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_alu_result_sig\(20),
	datae => \inst3|ALT_INV_Mux32~1_combout\,
	dataf => \inst12|ALT_INV_output[4]~11_combout\,
	combout => \inst3|alu_result_sig\(20));

-- Location: MLABCELL_X47_Y18_N42
\inst3|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux11~0_combout\ = ( \inst3|alu_result_sig\(20) & ( (!\inst3|Mux2~2_combout\ & (((!\inst3|Mux2~1_combout\) # (\inst2|reg_mem~1622_combout\)) # (\inst12|output[20]~19_combout\))) # (\inst3|Mux2~2_combout\ & (\inst12|output[20]~19_combout\ & 
-- (!\inst3|Mux2~1_combout\ & \inst2|reg_mem~1622_combout\))) ) ) # ( !\inst3|alu_result_sig\(20) & ( (!\inst3|Mux2~2_combout\ & (\inst3|Mux2~1_combout\ & ((\inst2|reg_mem~1622_combout\) # (\inst12|output[20]~19_combout\)))) # (\inst3|Mux2~2_combout\ & 
-- (\inst12|output[20]~19_combout\ & (!\inst3|Mux2~1_combout\ & \inst2|reg_mem~1622_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000011010101000101011101000000010000110101010001010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~2_combout\,
	datab => \inst12|ALT_INV_output[20]~19_combout\,
	datac => \inst3|ALT_INV_Mux2~1_combout\,
	datad => \inst2|ALT_INV_reg_mem~1622_combout\,
	datae => \inst3|ALT_INV_alu_result_sig\(20),
	combout => \inst3|Mux11~0_combout\);

-- Location: LABCELL_X51_Y15_N39
\inst2|reg_mem~1049feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1049feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~1049feeder_combout\);

-- Location: FF_X51_Y15_N41
\inst2|reg_mem~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1049feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1049_q\);

-- Location: MLABCELL_X47_Y13_N12
\inst2|reg_mem~1017feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1017feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~1017feeder_combout\);

-- Location: FF_X47_Y13_N13
\inst2|reg_mem~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1017feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1017_q\);

-- Location: FF_X47_Y15_N23
\inst2|reg_mem~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~921_q\);

-- Location: FF_X43_Y15_N23
\inst2|reg_mem~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~889_q\);

-- Location: FF_X47_Y15_N47
\inst2|reg_mem~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~857_q\);

-- Location: LABCELL_X46_Y13_N54
\inst2|reg_mem~825feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~825feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~825feeder_combout\);

-- Location: FF_X46_Y13_N55
\inst2|reg_mem~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~825feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~825_q\);

-- Location: LABCELL_X48_Y15_N18
\inst2|reg_mem~2786\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2786_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~825_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~857_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~889_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~921_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~921_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~889_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~857_q\,
	datag => \inst2|ALT_INV_reg_mem~825_q\,
	combout => \inst2|reg_mem~2786_combout\);

-- Location: LABCELL_X46_Y15_N45
\inst2|reg_mem~953feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~953feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~953feeder_combout\);

-- Location: FF_X46_Y15_N46
\inst2|reg_mem~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~953feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~953_q\);

-- Location: LABCELL_X51_Y15_N51
\inst2|reg_mem~1737\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1737_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2786_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2786_combout\ & (\inst2|reg_mem~953_q\)) # (\inst2|reg_mem~2786_combout\ & ((\inst2|reg_mem~985_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2786_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2786_combout\ & (((\inst2|reg_mem~1017_q\)))) # (\inst2|reg_mem~2786_combout\ & (\inst2|reg_mem~1049_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~1049_q\,
	datac => \inst2|ALT_INV_reg_mem~1017_q\,
	datad => \inst2|ALT_INV_reg_mem~2786_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~985_q\,
	datag => \inst2|ALT_INV_reg_mem~953_q\,
	combout => \inst2|reg_mem~1737_combout\);

-- Location: FF_X50_Y15_N56
\inst2|reg_mem~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~793_q\);

-- Location: LABCELL_X48_Y13_N36
\inst2|reg_mem~729feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~729feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~729feeder_combout\);

-- Location: FF_X48_Y13_N38
\inst2|reg_mem~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~729feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~729_q\);

-- Location: LABCELL_X42_Y13_N48
\inst2|reg_mem~761feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~761feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~761feeder_combout\);

-- Location: FF_X42_Y13_N50
\inst2|reg_mem~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~761feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~761_q\);

-- Location: FF_X50_Y15_N20
\inst2|reg_mem~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~665_q\);

-- Location: LABCELL_X48_Y21_N45
\inst2|reg_mem~633feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~633feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~633feeder_combout\);

-- Location: FF_X48_Y21_N47
\inst2|reg_mem~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~633feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~633_q\);

-- Location: LABCELL_X48_Y13_N42
\inst2|reg_mem~601feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~601feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~601feeder_combout\);

-- Location: FF_X48_Y13_N44
\inst2|reg_mem~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~601feeder_combout\,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~601_q\);

-- Location: LABCELL_X50_Y15_N48
\inst2|reg_mem~569feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~569feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~569feeder_combout\);

-- Location: FF_X50_Y15_N50
\inst2|reg_mem~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~569feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~569_q\);

-- Location: LABCELL_X50_Y15_N18
\inst2|reg_mem~2782\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2782_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~569_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~601_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~633_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~665_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110000110011111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~665_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~633_q\,
	datad => \inst2|ALT_INV_reg_mem~601_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~569_q\,
	combout => \inst2|reg_mem~2782_combout\);

-- Location: MLABCELL_X47_Y14_N48
\inst2|reg_mem~697feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~697feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~697feeder_combout\);

-- Location: FF_X47_Y14_N49
\inst2|reg_mem~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~697feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~697_q\);

-- Location: LABCELL_X50_Y15_N54
\inst2|reg_mem~1733\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1733_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2782_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2782_combout\ & ((\inst2|reg_mem~697_q\))) # (\inst2|reg_mem~2782_combout\ & (\inst2|reg_mem~729_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2782_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2782_combout\ & ((\inst2|reg_mem~761_q\))) # (\inst2|reg_mem~2782_combout\ & (\inst2|reg_mem~793_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~793_q\,
	datab => \inst2|ALT_INV_reg_mem~729_q\,
	datac => \inst2|ALT_INV_reg_mem~761_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2782_combout\,
	datag => \inst2|ALT_INV_reg_mem~697_q\,
	combout => \inst2|reg_mem~1733_combout\);

-- Location: FF_X51_Y15_N29
\inst2|reg_mem~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~537_q\);

-- Location: FF_X53_Y15_N56
\inst2|reg_mem~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~473_q\);

-- Location: LABCELL_X53_Y15_N15
\inst2|reg_mem~505feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~505feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~505feeder_combout\);

-- Location: FF_X53_Y15_N16
\inst2|reg_mem~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~505feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~505_q\);

-- Location: FF_X48_Y15_N14
\inst2|reg_mem~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~345_q\);

-- Location: FF_X47_Y19_N8
\inst2|reg_mem~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~409_q\);

-- Location: MLABCELL_X47_Y19_N24
\inst2|reg_mem~377feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~377feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~377feeder_combout\);

-- Location: FF_X47_Y19_N25
\inst2|reg_mem~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~377feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~377_q\);

-- Location: MLABCELL_X47_Y19_N36
\inst2|reg_mem~313feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~313feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~313feeder_combout\);

-- Location: FF_X47_Y19_N38
\inst2|reg_mem~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~313feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~313_q\);

-- Location: MLABCELL_X47_Y19_N0
\inst2|reg_mem~2778\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2778_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~313_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~345_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~377_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~409_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~345_q\,
	datab => \inst2|ALT_INV_reg_mem~409_q\,
	datac => \inst2|ALT_INV_reg_mem~377_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~313_q\,
	combout => \inst2|reg_mem~2778_combout\);

-- Location: MLABCELL_X47_Y21_N27
\inst2|reg_mem~441feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~441feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~441feeder_combout\);

-- Location: FF_X47_Y21_N29
\inst2|reg_mem~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~441feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~441_q\);

-- Location: LABCELL_X51_Y15_N30
\inst2|reg_mem~1729\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1729_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2778_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2778_combout\ & ((\inst2|reg_mem~441_q\))) # (\inst2|reg_mem~2778_combout\ & (\inst2|reg_mem~473_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2778_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2778_combout\ & ((\inst2|reg_mem~505_q\))) # (\inst2|reg_mem~2778_combout\ & (\inst2|reg_mem~537_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~537_q\,
	datab => \inst2|ALT_INV_reg_mem~473_q\,
	datac => \inst2|ALT_INV_reg_mem~505_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2778_combout\,
	datag => \inst2|ALT_INV_reg_mem~441_q\,
	combout => \inst2|reg_mem~1729_combout\);

-- Location: MLABCELL_X52_Y15_N57
\inst2|reg_mem~217feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~217feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~217feeder_combout\);

-- Location: FF_X52_Y15_N59
\inst2|reg_mem~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~217feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~217_q\);

-- Location: FF_X43_Y15_N14
\inst2|reg_mem~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~249_q\);

-- Location: LABCELL_X51_Y15_N6
\inst2|reg_mem~281feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~281feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~281feeder_combout\);

-- Location: FF_X51_Y15_N8
\inst2|reg_mem~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~281feeder_combout\,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~281_q\);

-- Location: FF_X52_Y15_N26
\inst2|reg_mem~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~153_q\);

-- Location: FF_X52_Y15_N32
\inst2|reg_mem~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~89_q\);

-- Location: MLABCELL_X52_Y19_N27
\inst2|reg_mem~121feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~121feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~121feeder_combout\);

-- Location: FF_X52_Y19_N28
\inst2|reg_mem~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~121feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~121_q\);

-- Location: LABCELL_X53_Y15_N42
\inst2|reg_mem~57feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~57feeder_combout\ = ( \inst43|output[19]~38_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[19]~38_combout\,
	combout => \inst2|reg_mem~57feeder_combout\);

-- Location: FF_X53_Y15_N44
\inst2|reg_mem~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~57feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~57_q\);

-- Location: MLABCELL_X52_Y15_N24
\inst2|reg_mem~2774\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2774_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~57_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~89_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~121_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~153_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~153_q\,
	datab => \inst2|ALT_INV_reg_mem~89_q\,
	datac => \inst2|ALT_INV_reg_mem~121_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~57_q\,
	combout => \inst2|reg_mem~2774_combout\);

-- Location: FF_X43_Y15_N11
\inst2|reg_mem~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~185_q\);

-- Location: LABCELL_X51_Y15_N0
\inst2|reg_mem~1725\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1725_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2774_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2774_combout\ & ((\inst2|reg_mem~185_q\))) # (\inst2|reg_mem~2774_combout\ & (\inst2|reg_mem~217_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2774_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2774_combout\ & (\inst2|reg_mem~249_q\)) # (\inst2|reg_mem~2774_combout\ & ((\inst2|reg_mem~281_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~217_q\,
	datac => \inst2|ALT_INV_reg_mem~249_q\,
	datad => \inst2|ALT_INV_reg_mem~281_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2774_combout\,
	datag => \inst2|ALT_INV_reg_mem~185_q\,
	combout => \inst2|reg_mem~1725_combout\);

-- Location: LABCELL_X51_Y15_N24
\inst2|reg_mem~1741\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1741_combout\ = ( \inst2|reg_mem~1725_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(19) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1729_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1737_combout\)) ) ) ) # ( !\inst2|reg_mem~1725_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(19) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\inst2|reg_mem~1729_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1737_combout\)) ) ) ) # ( \inst2|reg_mem~1725_combout\ & ( !\inst5|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(20)) # (\inst2|reg_mem~1733_combout\) ) ) ) # ( !\inst2|reg_mem~1725_combout\ & ( !\inst5|altsyncram_component|auto_generated|q_a\(19) & ( (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- \inst2|reg_mem~1733_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1737_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst2|ALT_INV_reg_mem~1733_combout\,
	datad => \inst2|ALT_INV_reg_mem~1729_combout\,
	datae => \inst2|ALT_INV_reg_mem~1725_combout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inst2|reg_mem~1741_combout\);

-- Location: M10K_X76_Y15_N0
\inst15|altsyncram_component|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y13_N0
\inst15|altsyncram_component|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\inst15|altsyncram_component|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\inst15|altsyncram_component|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N57
\inst43|output[19]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[19]~36_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a243~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a179~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a147~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a211~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a243~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a179~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a147~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a211~portadataout\)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a243~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a179~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a147~portadataout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a211~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a243~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a179~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a147~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a211~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\,
	combout => \inst43|output[19]~36_combout\);

-- Location: M10K_X69_Y22_N0
\inst15|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000057E000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y23_N0
\inst15|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\inst15|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\inst15|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: MLABCELL_X59_Y19_N3
\inst43|output[19]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[19]~37_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a115~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a19~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a115~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a19~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a115~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a19~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a51~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a115~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a19~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a51~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	combout => \inst43|output[19]~37_combout\);

-- Location: LABCELL_X43_Y16_N30
\inst12|output[19]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[19]~30_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst2|reg_mem~1741_combout\ ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst2|reg_mem~1741_combout\ & ( !\inst22|Mux0~0_combout\ ) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(15) & ( !\inst2|reg_mem~1741_combout\ & ( \inst22|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|ALT_INV_reg_mem~1741_combout\,
	combout => \inst12|output[19]~30_combout\);

-- Location: LABCELL_X45_Y20_N21
\inst3|alu_result_sig[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(19) = ( \inst3|alu_result_sig\(19) & ( \inst12|output[3]~12_combout\ ) ) # ( !\inst3|alu_result_sig\(19) & ( \inst12|output[3]~12_combout\ & ( \inst3|Mux32~1_combout\ ) ) ) # ( \inst3|alu_result_sig\(19) & ( 
-- !\inst12|output[3]~12_combout\ & ( !\inst3|Mux32~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_Mux32~1_combout\,
	datae => \inst3|ALT_INV_alu_result_sig\(19),
	dataf => \inst12|ALT_INV_output[3]~12_combout\,
	combout => \inst3|alu_result_sig\(19));

-- Location: LABCELL_X43_Y20_N12
\inst3|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux12~0_combout\ = ( \inst2|reg_mem~1724_combout\ & ( \inst3|alu_result_sig\(19) & ( (!\inst3|Mux2~2_combout\) # ((!\inst3|Mux2~1_combout\ & \inst12|output[19]~30_combout\)) ) ) ) # ( !\inst2|reg_mem~1724_combout\ & ( \inst3|alu_result_sig\(19) & ( 
-- (!\inst3|Mux2~2_combout\ & ((!\inst3|Mux2~1_combout\) # (\inst12|output[19]~30_combout\))) ) ) ) # ( \inst2|reg_mem~1724_combout\ & ( !\inst3|alu_result_sig\(19) & ( (!\inst3|Mux2~1_combout\ & (\inst12|output[19]~30_combout\ & \inst3|Mux2~2_combout\)) # 
-- (\inst3|Mux2~1_combout\ & ((!\inst3|Mux2~2_combout\))) ) ) ) # ( !\inst2|reg_mem~1724_combout\ & ( !\inst3|alu_result_sig\(19) & ( (\inst3|Mux2~1_combout\ & (\inst12|output[19]~30_combout\ & !\inst3|Mux2~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000010101010000101010101111000000001111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~1_combout\,
	datac => \inst12|ALT_INV_output[19]~30_combout\,
	datad => \inst3|ALT_INV_Mux2~2_combout\,
	datae => \inst2|ALT_INV_reg_mem~1724_combout\,
	dataf => \inst3|ALT_INV_alu_result_sig\(19),
	combout => \inst3|Mux12~0_combout\);

-- Location: M10K_X49_Y16_N0
\inst15|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y26_N0
\inst15|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y20_N0
\inst15|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\inst15|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC00000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y19_N9
\inst43|output[18]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[18]~40_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a82~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a114~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst15|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & \inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a114~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a82~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a114~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	combout => \inst43|output[18]~40_combout\);

-- Location: M10K_X58_Y15_N0
\inst15|altsyncram_component|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y11_N0
\inst15|altsyncram_component|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y26_N0
\inst15|altsyncram_component|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y18_N0
\inst15|altsyncram_component|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y15_N48
\inst43|output[18]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[18]~39_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a178~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a146~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a210~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a178~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|ram_block1a210~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a178~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a146~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a210~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a178~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a146~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a210~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	combout => \inst43|output[18]~39_combout\);

-- Location: FF_X48_Y14_N56
\inst2|reg_mem~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~728_q\);

-- Location: LABCELL_X42_Y13_N45
\inst2|reg_mem~760feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~760feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~760feeder_combout\);

-- Location: FF_X42_Y13_N47
\inst2|reg_mem~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~760feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~760_q\);

-- Location: FF_X50_Y15_N2
\inst2|reg_mem~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~792_q\);

-- Location: FF_X48_Y14_N26
\inst2|reg_mem~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~600_q\);

-- Location: FF_X48_Y14_N10
\inst2|reg_mem~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~632_q\);

-- Location: FF_X50_Y15_N14
\inst2|reg_mem~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~664_q\);

-- Location: LABCELL_X50_Y15_N9
\inst2|reg_mem~568feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~568feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~568feeder_combout\);

-- Location: FF_X50_Y15_N11
\inst2|reg_mem~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~568feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~568_q\);

-- Location: LABCELL_X48_Y14_N24
\inst2|reg_mem~2798\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2798_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~568_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~600_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~632_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\inst2|reg_mem~664_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~600_q\,
	datac => \inst2|ALT_INV_reg_mem~632_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~664_q\,
	datag => \inst2|ALT_INV_reg_mem~568_q\,
	combout => \inst2|reg_mem~2798_combout\);

-- Location: LABCELL_X42_Y12_N42
\inst2|reg_mem~696feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~696feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~696feeder_combout\);

-- Location: FF_X42_Y12_N44
\inst2|reg_mem~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~696feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~696_q\);

-- Location: LABCELL_X48_Y14_N54
\inst2|reg_mem~1750\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1750_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2798_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2798_combout\ & ((\inst2|reg_mem~696_q\))) # (\inst2|reg_mem~2798_combout\ & (\inst2|reg_mem~728_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2798_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2798_combout\ & (\inst2|reg_mem~760_q\)) # (\inst2|reg_mem~2798_combout\ & ((\inst2|reg_mem~792_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~728_q\,
	datac => \inst2|ALT_INV_reg_mem~760_q\,
	datad => \inst2|ALT_INV_reg_mem~792_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2798_combout\,
	datag => \inst2|ALT_INV_reg_mem~696_q\,
	combout => \inst2|reg_mem~1750_combout\);

-- Location: FF_X52_Y15_N38
\inst2|reg_mem~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~216_q\);

-- Location: LABCELL_X42_Y15_N18
\inst2|reg_mem~248feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~248feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~248feeder_combout\);

-- Location: FF_X42_Y15_N20
\inst2|reg_mem~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~248feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~248_q\);

-- Location: FF_X52_Y15_N50
\inst2|reg_mem~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~152_q\);

-- Location: FF_X52_Y15_N20
\inst2|reg_mem~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~88_q\);

-- Location: FF_X51_Y14_N59
\inst2|reg_mem~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~120_q\);

-- Location: LABCELL_X42_Y15_N42
\inst2|reg_mem~56feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~56feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~56feeder_combout\);

-- Location: FF_X42_Y15_N44
\inst2|reg_mem~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~56feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~56_q\);

-- Location: MLABCELL_X52_Y15_N18
\inst2|reg_mem~2790\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2790_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~56_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~88_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~120_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~152_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~152_q\,
	datab => \inst2|ALT_INV_reg_mem~88_q\,
	datac => \inst2|ALT_INV_reg_mem~120_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~56_q\,
	combout => \inst2|reg_mem~2790_combout\);

-- Location: FF_X43_Y15_N59
\inst2|reg_mem~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~184_q\);

-- Location: MLABCELL_X52_Y15_N36
\inst2|reg_mem~1742\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1742_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2790_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2790_combout\ & ((\inst2|reg_mem~184_q\))) # (\inst2|reg_mem~2790_combout\ & (\inst2|reg_mem~216_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2790_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2790_combout\ & ((\inst2|reg_mem~248_q\))) # (\inst2|reg_mem~2790_combout\ & (\inst2|reg_mem~280_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~216_q\,
	datab => \inst2|ALT_INV_reg_mem~280_q\,
	datac => \inst2|ALT_INV_reg_mem~248_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2790_combout\,
	datag => \inst2|ALT_INV_reg_mem~184_q\,
	combout => \inst2|reg_mem~1742_combout\);

-- Location: FF_X48_Y15_N8
\inst2|reg_mem~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~472_q\);

-- Location: FF_X51_Y16_N1
\inst2|reg_mem~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~504_q\);

-- Location: FF_X51_Y15_N14
\inst2|reg_mem~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~536_q\);

-- Location: FF_X48_Y15_N56
\inst2|reg_mem~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~408_q\);

-- Location: MLABCELL_X47_Y19_N27
\inst2|reg_mem~376feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~376feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~376feeder_combout\);

-- Location: FF_X47_Y19_N28
\inst2|reg_mem~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~376feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~376_q\);

-- Location: FF_X48_Y15_N50
\inst2|reg_mem~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~344_q\);

-- Location: MLABCELL_X47_Y19_N48
\inst2|reg_mem~312feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~312feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~312feeder_combout\);

-- Location: FF_X47_Y19_N50
\inst2|reg_mem~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~312feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~312_q\);

-- Location: LABCELL_X48_Y15_N48
\inst2|reg_mem~2794\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2794_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~312_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~344_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~376_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~408_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~408_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~376_q\,
	datad => \inst2|ALT_INV_reg_mem~344_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~312_q\,
	combout => \inst2|reg_mem~2794_combout\);

-- Location: LABCELL_X46_Y14_N36
\inst2|reg_mem~440feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~440feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~440feeder_combout\);

-- Location: FF_X46_Y14_N38
\inst2|reg_mem~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~440feeder_combout\,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~440_q\);

-- Location: LABCELL_X48_Y15_N6
\inst2|reg_mem~1746\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1746_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2794_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2794_combout\ & ((\inst2|reg_mem~440_q\))) # (\inst2|reg_mem~2794_combout\ & (\inst2|reg_mem~472_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2794_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2794_combout\ & (\inst2|reg_mem~504_q\)) # (\inst2|reg_mem~2794_combout\ & ((\inst2|reg_mem~536_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~472_q\,
	datac => \inst2|ALT_INV_reg_mem~504_q\,
	datad => \inst2|ALT_INV_reg_mem~536_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2794_combout\,
	datag => \inst2|ALT_INV_reg_mem~440_q\,
	combout => \inst2|reg_mem~1746_combout\);

-- Location: MLABCELL_X52_Y17_N18
\inst2|reg_mem~984feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~984feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~984feeder_combout\);

-- Location: FF_X52_Y17_N20
\inst2|reg_mem~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~984feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~984_q\);

-- Location: MLABCELL_X47_Y13_N45
\inst2|reg_mem~1016feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1016feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~1016feeder_combout\);

-- Location: FF_X47_Y13_N46
\inst2|reg_mem~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1016feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1016_q\);

-- Location: LABCELL_X51_Y15_N36
\inst2|reg_mem~1048feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1048feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~1048feeder_combout\);

-- Location: FF_X51_Y15_N38
\inst2|reg_mem~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1048feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1048_q\);

-- Location: FF_X53_Y19_N2
\inst2|reg_mem~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~920_q\);

-- Location: FF_X53_Y19_N32
\inst2|reg_mem~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~856_q\);

-- Location: FF_X43_Y15_N20
\inst2|reg_mem~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[18]~41_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~888_q\);

-- Location: LABCELL_X50_Y13_N36
\inst2|reg_mem~824feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~824feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~824feeder_combout\);

-- Location: FF_X50_Y13_N37
\inst2|reg_mem~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~824feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~824_q\);

-- Location: LABCELL_X53_Y19_N30
\inst2|reg_mem~2802\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2802_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~824_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~856_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~888_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~920_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~920_q\,
	datab => \inst2|ALT_INV_reg_mem~856_q\,
	datac => \inst2|ALT_INV_reg_mem~888_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~824_q\,
	combout => \inst2|reg_mem~2802_combout\);

-- Location: LABCELL_X46_Y15_N9
\inst2|reg_mem~952feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~952feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~952feeder_combout\);

-- Location: FF_X46_Y15_N10
\inst2|reg_mem~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~952feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~952_q\);

-- Location: MLABCELL_X52_Y17_N0
\inst2|reg_mem~1754\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1754_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2802_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2802_combout\ & ((\inst2|reg_mem~952_q\))) # (\inst2|reg_mem~2802_combout\ & (\inst2|reg_mem~984_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2802_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2802_combout\ & (\inst2|reg_mem~1016_q\)) # (\inst2|reg_mem~2802_combout\ & ((\inst2|reg_mem~1048_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~984_q\,
	datac => \inst2|ALT_INV_reg_mem~1016_q\,
	datad => \inst2|ALT_INV_reg_mem~1048_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2802_combout\,
	datag => \inst2|ALT_INV_reg_mem~952_q\,
	combout => \inst2|reg_mem~1754_combout\);

-- Location: MLABCELL_X47_Y15_N48
\inst2|reg_mem~1758\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1758_combout\ = ( \inst2|reg_mem~1746_combout\ & ( \inst2|reg_mem~1754_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1742_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (\inst2|reg_mem~1750_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\inst2|reg_mem~1746_combout\ & ( \inst2|reg_mem~1754_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~1742_combout\ & 
-- !\inst5|altsyncram_component|auto_generated|q_a\(24))))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst5|altsyncram_component|auto_generated|q_a\(24))) # (\inst2|reg_mem~1750_combout\))) ) ) ) # ( \inst2|reg_mem~1746_combout\ & ( 
-- !\inst2|reg_mem~1754_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst5|altsyncram_component|auto_generated|q_a\(24)) # (\inst2|reg_mem~1742_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (\inst2|reg_mem~1750_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( !\inst2|reg_mem~1746_combout\ & ( !\inst2|reg_mem~1754_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1742_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1750_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst2|ALT_INV_reg_mem~1750_combout\,
	datac => \inst2|ALT_INV_reg_mem~1742_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \inst2|ALT_INV_reg_mem~1746_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1754_combout\,
	combout => \inst2|reg_mem~1758_combout\);

-- Location: M10K_X41_Y38_N0
\inst15|altsyncram_component|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\inst15|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000607A00000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y16_N0
\inst15|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y22_N0
\inst15|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y22_N27
\inst43|output[17]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[17]~43_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a17~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a17~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a113~portadataout\))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a113~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	combout => \inst43|output[17]~43_combout\);

-- Location: M10K_X38_Y28_N0
\inst15|altsyncram_component|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y30_N0
\inst15|altsyncram_component|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\inst15|altsyncram_component|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y35_N0
\inst15|altsyncram_component|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y24_N57
\inst43|output[17]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[17]~42_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a177~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a209~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a145~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a241~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a177~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a209~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \inst15|altsyncram_component|auto_generated|ram_block1a145~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a241~portadataout\))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a177~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a209~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|ram_block1a145~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a241~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a177~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a209~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a145~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a241~portadataout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\,
	combout => \inst43|output[17]~42_combout\);

-- Location: FF_X50_Y15_N38
\inst2|reg_mem~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~791_q\);

-- Location: LABCELL_X45_Y13_N27
\inst2|reg_mem~759feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~759feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~759feeder_combout\);

-- Location: FF_X45_Y13_N29
\inst2|reg_mem~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~759feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~759_q\);

-- Location: FF_X50_Y15_N32
\inst2|reg_mem~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~663_q\);

-- Location: LABCELL_X50_Y13_N18
\inst2|reg_mem~599feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~599feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~599feeder_combout\);

-- Location: FF_X50_Y13_N20
\inst2|reg_mem~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~599feeder_combout\,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~599_q\);

-- Location: FF_X48_Y14_N8
\inst2|reg_mem~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~631_q\);

-- Location: FF_X50_Y15_N29
\inst2|reg_mem~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~567_q\);

-- Location: LABCELL_X50_Y13_N42
\inst2|reg_mem~2702\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2702_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~567_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~599_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~631_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~663_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~663_q\,
	datab => \inst2|ALT_INV_reg_mem~599_q\,
	datac => \inst2|ALT_INV_reg_mem~631_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~567_q\,
	combout => \inst2|reg_mem~2702_combout\);

-- Location: LABCELL_X45_Y13_N54
\inst2|reg_mem~695feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~695feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~695feeder_combout\);

-- Location: FF_X45_Y13_N56
\inst2|reg_mem~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~695feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~695_q\);

-- Location: LABCELL_X50_Y13_N12
\inst2|reg_mem~1648\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1648_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst2|reg_mem~2702_combout\ & (((\inst2|reg_mem~695_q\ & \inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst2|reg_mem~2702_combout\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~727_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst2|reg_mem~2702_combout\ & (((\inst2|reg_mem~759_q\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst2|reg_mem~2702_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~791_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~727_q\,
	datab => \inst2|ALT_INV_reg_mem~791_q\,
	datac => \inst2|ALT_INV_reg_mem~759_q\,
	datad => \inst2|ALT_INV_reg_mem~2702_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~695_q\,
	combout => \inst2|reg_mem~1648_combout\);

-- Location: MLABCELL_X52_Y17_N48
\inst2|reg_mem~983feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~983feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~983feeder_combout\);

-- Location: FF_X52_Y17_N50
\inst2|reg_mem~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~983feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~983_q\);

-- Location: FF_X46_Y15_N20
\inst2|reg_mem~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1047_q\);

-- Location: LABCELL_X46_Y15_N27
\inst2|reg_mem~1015feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1015feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~1015feeder_combout\);

-- Location: FF_X46_Y15_N29
\inst2|reg_mem~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1015feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1015_q\);

-- Location: LABCELL_X46_Y13_N45
\inst2|reg_mem~855feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~855feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~855feeder_combout\);

-- Location: FF_X46_Y13_N47
\inst2|reg_mem~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~855feeder_combout\,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~855_q\);

-- Location: FF_X43_Y15_N47
\inst2|reg_mem~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~887_q\);

-- Location: FF_X46_Y13_N32
\inst2|reg_mem~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~919_q\);

-- Location: LABCELL_X46_Y13_N0
\inst2|reg_mem~823feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~823feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~823feeder_combout\);

-- Location: FF_X46_Y13_N1
\inst2|reg_mem~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~823feeder_combout\,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~823_q\);

-- Location: LABCELL_X46_Y13_N12
\inst2|reg_mem~2706\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2706_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~823_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~855_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~887_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~919_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~855_q\,
	datac => \inst2|ALT_INV_reg_mem~887_q\,
	datad => \inst2|ALT_INV_reg_mem~919_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~823_q\,
	combout => \inst2|reg_mem~2706_combout\);

-- Location: LABCELL_X46_Y15_N42
\inst2|reg_mem~951feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~951feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~951feeder_combout\);

-- Location: FF_X46_Y15_N44
\inst2|reg_mem~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~951feeder_combout\,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~951_q\);

-- Location: MLABCELL_X52_Y17_N6
\inst2|reg_mem~1652\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1652_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2706_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2706_combout\ & ((\inst2|reg_mem~951_q\))) # (\inst2|reg_mem~2706_combout\ & (\inst2|reg_mem~983_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2706_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2706_combout\ & ((\inst2|reg_mem~1015_q\))) # (\inst2|reg_mem~2706_combout\ & (\inst2|reg_mem~1047_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~983_q\,
	datab => \inst2|ALT_INV_reg_mem~1047_q\,
	datac => \inst2|ALT_INV_reg_mem~1015_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2706_combout\,
	datag => \inst2|ALT_INV_reg_mem~951_q\,
	combout => \inst2|reg_mem~1652_combout\);

-- Location: FF_X51_Y19_N38
\inst2|reg_mem~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~215_q\);

-- Location: FF_X50_Y17_N38
\inst2|reg_mem~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~279_q\);

-- Location: LABCELL_X43_Y15_N36
\inst2|reg_mem~247feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~247feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~247feeder_combout\);

-- Location: FF_X43_Y15_N37
\inst2|reg_mem~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~247feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~247_q\);

-- Location: FF_X51_Y19_N2
\inst2|reg_mem~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~87_q\);

-- Location: FF_X51_Y14_N25
\inst2|reg_mem~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~119_q\);

-- Location: FF_X51_Y19_N14
\inst2|reg_mem~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~151_q\);

-- Location: FF_X43_Y18_N55
\inst2|reg_mem~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~55_q\);

-- Location: LABCELL_X51_Y19_N42
\inst2|reg_mem~2694\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2694_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~55_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(23)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~87_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~119_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~151_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(23)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~87_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~119_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~151_q\,
	datag => \inst2|ALT_INV_reg_mem~55_q\,
	combout => \inst2|reg_mem~2694_combout\);

-- Location: FF_X43_Y15_N7
\inst2|reg_mem~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~183_q\);

-- Location: LABCELL_X51_Y19_N36
\inst2|reg_mem~1640\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1640_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2694_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2694_combout\ & ((\inst2|reg_mem~183_q\))) # (\inst2|reg_mem~2694_combout\ & (\inst2|reg_mem~215_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2694_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2694_combout\ & ((\inst2|reg_mem~247_q\))) # (\inst2|reg_mem~2694_combout\ & (\inst2|reg_mem~279_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~215_q\,
	datab => \inst2|ALT_INV_reg_mem~279_q\,
	datac => \inst2|ALT_INV_reg_mem~247_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2694_combout\,
	datag => \inst2|ALT_INV_reg_mem~183_q\,
	combout => \inst2|reg_mem~1640_combout\);

-- Location: FF_X51_Y16_N38
\inst2|reg_mem~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~535_q\);

-- Location: MLABCELL_X52_Y14_N30
\inst2|reg_mem~471feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~471feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~471feeder_combout\);

-- Location: FF_X52_Y14_N32
\inst2|reg_mem~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~471feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~471_q\);

-- Location: FF_X51_Y16_N5
\inst2|reg_mem~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~503_q\);

-- Location: FF_X52_Y14_N38
\inst2|reg_mem~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~407_q\);

-- Location: FF_X52_Y14_N8
\inst2|reg_mem~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~343_q\);

-- Location: FF_X43_Y13_N4
\inst2|reg_mem~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~375_q\);

-- Location: LABCELL_X53_Y20_N54
\inst2|reg_mem~311feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~311feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~311feeder_combout\);

-- Location: FF_X53_Y20_N56
\inst2|reg_mem~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~311feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~311_q\);

-- Location: MLABCELL_X52_Y14_N6
\inst2|reg_mem~2698\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2698_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~311_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~343_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~375_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~407_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~407_q\,
	datab => \inst2|ALT_INV_reg_mem~343_q\,
	datac => \inst2|ALT_INV_reg_mem~375_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~311_q\,
	combout => \inst2|reg_mem~2698_combout\);

-- Location: FF_X51_Y16_N47
\inst2|reg_mem~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[17]~44_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~439_q\);

-- Location: MLABCELL_X52_Y14_N24
\inst2|reg_mem~1644\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1644_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2698_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2698_combout\ & ((\inst2|reg_mem~439_q\))) # (\inst2|reg_mem~2698_combout\ & (\inst2|reg_mem~471_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2698_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2698_combout\ & ((\inst2|reg_mem~503_q\))) # (\inst2|reg_mem~2698_combout\ & (\inst2|reg_mem~535_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~535_q\,
	datab => \inst2|ALT_INV_reg_mem~471_q\,
	datac => \inst2|ALT_INV_reg_mem~503_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2698_combout\,
	datag => \inst2|ALT_INV_reg_mem~439_q\,
	combout => \inst2|reg_mem~1644_combout\);

-- Location: LABCELL_X51_Y17_N9
\inst2|reg_mem~1656\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1656_combout\ = ( \inst2|reg_mem~1640_combout\ & ( \inst2|reg_mem~1644_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1648_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1652_combout\)))) ) ) ) # ( !\inst2|reg_mem~1640_combout\ & ( \inst2|reg_mem~1644_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1648_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1652_combout\)))) ) ) ) # ( 
-- \inst2|reg_mem~1640_combout\ & ( !\inst2|reg_mem~1644_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1648_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1652_combout\)))) ) ) ) # ( !\inst2|reg_mem~1640_combout\ & ( !\inst2|reg_mem~1644_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1648_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1652_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \inst2|ALT_INV_reg_mem~1648_combout\,
	datad => \inst2|ALT_INV_reg_mem~1652_combout\,
	datae => \inst2|ALT_INV_reg_mem~1640_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1644_combout\,
	combout => \inst2|reg_mem~1656_combout\);

-- Location: M10K_X38_Y12_N0
\inst15|altsyncram_component|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\inst15|altsyncram_component|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\inst15|altsyncram_component|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\inst15|altsyncram_component|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N36
\inst43|output[16]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[16]~45_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( \inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a208~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a240~portadataout\)) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( \inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a208~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a240~portadataout\)) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ( (\inst15|altsyncram_component|auto_generated|ram_block1a144~portadataout\) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & \inst15|altsyncram_component|auto_generated|ram_block1a144~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst43|output[16]~45_combout\);

-- Location: M10K_X26_Y8_N0
\inst15|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\inst15|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\inst15|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019B300000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y1_N0
\inst15|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LABCELL_X30_Y8_N24
\inst43|output[16]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[16]~46_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	combout => \inst43|output[16]~46_combout\);

-- Location: FF_X45_Y15_N26
\inst2|reg_mem~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~982_q\);

-- Location: FF_X45_Y15_N8
\inst2|reg_mem~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1046_q\);

-- Location: MLABCELL_X47_Y13_N21
\inst2|reg_mem~1014feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1014feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~1014feeder_combout\);

-- Location: FF_X47_Y13_N22
\inst2|reg_mem~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1014feeder_combout\,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1014_q\);

-- Location: LABCELL_X46_Y13_N42
\inst2|reg_mem~854feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~854feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~854feeder_combout\);

-- Location: FF_X46_Y13_N44
\inst2|reg_mem~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~854feeder_combout\,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~854_q\);

-- Location: FF_X45_Y16_N44
\inst2|reg_mem~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~886_q\);

-- Location: FF_X46_Y20_N41
\inst2|reg_mem~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~918_q\);

-- Location: FF_X46_Y20_N26
\inst2|reg_mem~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~822_q\);

-- Location: LABCELL_X46_Y13_N48
\inst2|reg_mem~2738\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2738_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~822_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~854_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~886_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~918_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~854_q\,
	datac => \inst2|ALT_INV_reg_mem~886_q\,
	datad => \inst2|ALT_INV_reg_mem~918_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~822_q\,
	combout => \inst2|reg_mem~2738_combout\);

-- Location: FF_X45_Y15_N40
\inst2|reg_mem~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~950_q\);

-- Location: LABCELL_X45_Y15_N24
\inst2|reg_mem~1686\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1686_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2738_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2738_combout\ & ((\inst2|reg_mem~950_q\))) # (\inst2|reg_mem~2738_combout\ & (\inst2|reg_mem~982_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2738_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2738_combout\ & ((\inst2|reg_mem~1014_q\))) # (\inst2|reg_mem~2738_combout\ & (\inst2|reg_mem~1046_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~982_q\,
	datab => \inst2|ALT_INV_reg_mem~1046_q\,
	datac => \inst2|ALT_INV_reg_mem~1014_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2738_combout\,
	datag => \inst2|ALT_INV_reg_mem~950_q\,
	combout => \inst2|reg_mem~1686_combout\);

-- Location: FF_X51_Y19_N26
\inst2|reg_mem~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~214_q\);

-- Location: FF_X47_Y16_N44
\inst2|reg_mem~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~278_q\);

-- Location: LABCELL_X42_Y22_N6
\inst2|reg_mem~246feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~246feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~246feeder_combout\);

-- Location: FF_X42_Y22_N7
\inst2|reg_mem~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~246feeder_combout\,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~246_q\);

-- Location: FF_X52_Y19_N32
\inst2|reg_mem~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~86_q\);

-- Location: LABCELL_X51_Y14_N27
\inst2|reg_mem~118feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~118feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~118feeder_combout\);

-- Location: FF_X51_Y14_N28
\inst2|reg_mem~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~118feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~118_q\);

-- Location: FF_X51_Y19_N20
\inst2|reg_mem~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~150_q\);

-- Location: LABCELL_X51_Y21_N0
\inst2|reg_mem~54feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~54feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~54feeder_combout\);

-- Location: FF_X51_Y21_N2
\inst2|reg_mem~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~54feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~54_q\);

-- Location: MLABCELL_X52_Y19_N30
\inst2|reg_mem~2726\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2726_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~54_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~86_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~118_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\inst2|reg_mem~150_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001110111011101110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~86_q\,
	datac => \inst2|ALT_INV_reg_mem~118_q\,
	datad => \inst2|ALT_INV_reg_mem~150_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datag => \inst2|ALT_INV_reg_mem~54_q\,
	combout => \inst2|reg_mem~2726_combout\);

-- Location: LABCELL_X42_Y22_N0
\inst2|reg_mem~182feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~182feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~182feeder_combout\);

-- Location: FF_X42_Y22_N2
\inst2|reg_mem~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~182feeder_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~182_q\);

-- Location: LABCELL_X51_Y19_N24
\inst2|reg_mem~1674\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1674_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2726_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2726_combout\ & ((\inst2|reg_mem~182_q\))) # (\inst2|reg_mem~2726_combout\ & (\inst2|reg_mem~214_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2726_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2726_combout\ & ((\inst2|reg_mem~246_q\))) # (\inst2|reg_mem~2726_combout\ & (\inst2|reg_mem~278_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~214_q\,
	datab => \inst2|ALT_INV_reg_mem~278_q\,
	datac => \inst2|ALT_INV_reg_mem~246_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2726_combout\,
	datag => \inst2|ALT_INV_reg_mem~182_q\,
	combout => \inst2|reg_mem~1674_combout\);

-- Location: FF_X52_Y14_N56
\inst2|reg_mem~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~342_q\);

-- Location: FF_X52_Y14_N14
\inst2|reg_mem~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~406_q\);

-- Location: LABCELL_X53_Y20_N6
\inst2|reg_mem~374feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~374feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~374feeder_combout\);

-- Location: FF_X53_Y20_N8
\inst2|reg_mem~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~374feeder_combout\,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~374_q\);

-- Location: LABCELL_X53_Y20_N3
\inst2|reg_mem~310feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~310feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~310feeder_combout\);

-- Location: FF_X53_Y20_N5
\inst2|reg_mem~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~310feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~310_q\);

-- Location: MLABCELL_X52_Y14_N54
\inst2|reg_mem~2730\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2730_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~310_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~342_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~374_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~406_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~342_q\,
	datab => \inst2|ALT_INV_reg_mem~406_q\,
	datac => \inst2|ALT_INV_reg_mem~374_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~310_q\,
	combout => \inst2|reg_mem~2730_combout\);

-- Location: FF_X52_Y14_N44
\inst2|reg_mem~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~470_q\);

-- Location: FF_X51_Y16_N59
\inst2|reg_mem~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~502_q\);

-- Location: FF_X47_Y16_N53
\inst2|reg_mem~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~534_q\);

-- Location: FF_X51_Y16_N22
\inst2|reg_mem~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~438_q\);

-- Location: MLABCELL_X52_Y14_N42
\inst2|reg_mem~1678\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1678_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst2|reg_mem~2730_combout\ & (((\inst2|reg_mem~438_q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst2|reg_mem~2730_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~470_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst2|reg_mem~2730_combout\ & (((\inst2|reg_mem~502_q\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst2|reg_mem~2730_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~534_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100011011000110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2730_combout\,
	datab => \inst2|ALT_INV_reg_mem~470_q\,
	datac => \inst2|ALT_INV_reg_mem~502_q\,
	datad => \inst2|ALT_INV_reg_mem~534_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~438_q\,
	combout => \inst2|reg_mem~1678_combout\);

-- Location: FF_X47_Y16_N11
\inst2|reg_mem~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~790_q\);

-- Location: LABCELL_X48_Y13_N57
\inst2|reg_mem~758feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~758feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~758feeder_combout\);

-- Location: FF_X48_Y13_N58
\inst2|reg_mem~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~758feeder_combout\,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~758_q\);

-- Location: FF_X50_Y21_N50
\inst2|reg_mem~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~598_q\);

-- Location: FF_X50_Y15_N44
\inst2|reg_mem~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~662_q\);

-- Location: FF_X50_Y21_N35
\inst2|reg_mem~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[16]~47_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~630_q\);

-- Location: LABCELL_X50_Y15_N6
\inst2|reg_mem~566feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~566feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~566feeder_combout\);

-- Location: FF_X50_Y15_N8
\inst2|reg_mem~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~566feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~566_q\);

-- Location: LABCELL_X50_Y21_N48
\inst2|reg_mem~2734\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2734_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~566_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~598_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~630_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~662_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~598_q\,
	datab => \inst2|ALT_INV_reg_mem~662_q\,
	datac => \inst2|ALT_INV_reg_mem~630_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~566_q\,
	combout => \inst2|reg_mem~2734_combout\);

-- Location: LABCELL_X42_Y12_N39
\inst2|reg_mem~694feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~694feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~694feeder_combout\);

-- Location: FF_X42_Y12_N41
\inst2|reg_mem~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~694feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~694_q\);

-- Location: LABCELL_X48_Y13_N12
\inst2|reg_mem~1682\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1682_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2734_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2734_combout\ & ((\inst2|reg_mem~694_q\))) # (\inst2|reg_mem~2734_combout\ & (\inst2|reg_mem~726_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2734_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2734_combout\ & ((\inst2|reg_mem~758_q\))) # (\inst2|reg_mem~2734_combout\ & (\inst2|reg_mem~790_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~790_q\,
	datab => \inst2|ALT_INV_reg_mem~726_q\,
	datac => \inst2|ALT_INV_reg_mem~758_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2734_combout\,
	datag => \inst2|ALT_INV_reg_mem~694_q\,
	combout => \inst2|reg_mem~1682_combout\);

-- Location: LABCELL_X48_Y16_N36
\inst2|reg_mem~1690\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1690_combout\ = ( \inst2|reg_mem~1678_combout\ & ( \inst2|reg_mem~1682_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (((\inst2|reg_mem~1674_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24)) # ((\inst2|reg_mem~1686_combout\)))) ) ) ) # ( !\inst2|reg_mem~1678_combout\ & ( \inst2|reg_mem~1682_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1674_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(24)) # ((\inst2|reg_mem~1686_combout\)))) ) ) ) # ( \inst2|reg_mem~1678_combout\ & ( !\inst2|reg_mem~1682_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\inst2|reg_mem~1674_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1686_combout\))) ) ) ) # ( 
-- !\inst2|reg_mem~1678_combout\ & ( !\inst2|reg_mem~1682_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1674_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1686_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \inst2|ALT_INV_reg_mem~1686_combout\,
	datad => \inst2|ALT_INV_reg_mem~1674_combout\,
	datae => \inst2|ALT_INV_reg_mem~1678_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1682_combout\,
	combout => \inst2|reg_mem~1690_combout\);

-- Location: LABCELL_X46_Y16_N57
\inst3|alu_result_sig[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(16) = ( \inst12|output[0]~17_combout\ & ( (\inst3|Mux32~1_combout\) # (\inst3|alu_result_sig\(16)) ) ) # ( !\inst12|output[0]~17_combout\ & ( (\inst3|alu_result_sig\(16) & !\inst3|Mux32~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_alu_result_sig\(16),
	datad => \inst3|ALT_INV_Mux32~1_combout\,
	dataf => \inst12|ALT_INV_output[0]~17_combout\,
	combout => \inst3|alu_result_sig\(16));

-- Location: LABCELL_X45_Y16_N12
\inst3|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux15~0_combout\ = ( \inst3|alu_result_sig\(16) & ( (!\inst3|Mux2~1_combout\ & ((!\inst3|Mux2~2_combout\) # ((\inst12|output[16]~16_combout\ & \inst2|reg_mem~1690_combout\)))) # (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\ & 
-- ((\inst2|reg_mem~1690_combout\) # (\inst12|output[16]~16_combout\)))) ) ) # ( !\inst3|alu_result_sig\(16) & ( (!\inst3|Mux2~1_combout\ & (\inst12|output[16]~16_combout\ & (\inst2|reg_mem~1690_combout\ & \inst3|Mux2~2_combout\))) # (\inst3|Mux2~1_combout\ 
-- & (!\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1690_combout\) # (\inst12|output[16]~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000010101111110000001000010101000000101011111100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~1_combout\,
	datab => \inst12|ALT_INV_output[16]~16_combout\,
	datac => \inst2|ALT_INV_reg_mem~1690_combout\,
	datad => \inst3|ALT_INV_Mux2~2_combout\,
	datae => \inst3|ALT_INV_alu_result_sig\(16),
	combout => \inst3|Mux15~0_combout\);

-- Location: LABCELL_X42_Y17_N48
\inst3|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~1_sumout\ = SUM(( \inst2|reg_mem~1078_combout\ ) + ( !\inst12|output[15]~0_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst3|Add0~6\ ))
-- \inst3|Add0~2\ = CARRY(( \inst2|reg_mem~1078_combout\ ) + ( !\inst12|output[15]~0_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst3|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst2|ALT_INV_reg_mem~1078_combout\,
	dataf => \inst12|ALT_INV_output[15]~0_combout\,
	cin => \inst3|Add0~6\,
	sumout => \inst3|Add0~1_sumout\,
	cout => \inst3|Add0~2\);

-- Location: LABCELL_X42_Y17_N51
\inst3|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~125_sumout\ = SUM(( !\inst12|output[16]~16_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1690_combout\ ) + ( \inst3|Add0~2\ ))
-- \inst3|Add0~126\ = CARRY(( !\inst12|output[16]~16_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst22|Mux9~1_combout\ & !\inst55|Mux5~1_combout\)))) ) + ( \inst2|reg_mem~1690_combout\ ) + ( \inst3|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst22|ALT_INV_Mux9~1_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst12|ALT_INV_output[16]~16_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1690_combout\,
	cin => \inst3|Add0~2\,
	sumout => \inst3|Add0~125_sumout\,
	cout => \inst3|Add0~126\);

-- Location: LABCELL_X45_Y16_N30
\inst3|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux15~1_combout\ = ( \inst3|Mux2~0_combout\ & ( \inst3|Add0~125_sumout\ & ( \inst3|Mux15~0_combout\ ) ) ) # ( !\inst3|Mux2~0_combout\ & ( \inst3|Add0~125_sumout\ ) ) # ( \inst3|Mux2~0_combout\ & ( !\inst3|Add0~125_sumout\ & ( 
-- \inst3|Mux15~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_Mux15~0_combout\,
	datae => \inst3|ALT_INV_Mux2~0_combout\,
	dataf => \inst3|ALT_INV_Add0~125_sumout\,
	combout => \inst3|Mux15~1_combout\);

-- Location: LABCELL_X46_Y20_N3
\inst43|output[16]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[16]~47_combout\ = ( \inst43|output[16]~46_combout\ & ( \inst3|Mux15~1_combout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst22|Mux4~0_combout\) # (\inst43|output[16]~45_combout\)) ) ) ) # ( 
-- !\inst43|output[16]~46_combout\ & ( \inst3|Mux15~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[16]~45_combout\)) ) ) ) # ( \inst43|output[16]~46_combout\ & ( 
-- !\inst3|Mux15~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[16]~45_combout\))) ) ) ) # ( !\inst43|output[16]~46_combout\ & ( !\inst3|Mux15~1_combout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst22|Mux4~0_combout\ & \inst43|output[16]~45_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000010100000111111110000111101011111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst22|ALT_INV_Mux4~0_combout\,
	datad => \inst43|ALT_INV_output[16]~45_combout\,
	datae => \inst43|ALT_INV_output[16]~46_combout\,
	dataf => \inst3|ALT_INV_Mux15~1_combout\,
	combout => \inst43|output[16]~47_combout\);

-- Location: LABCELL_X48_Y13_N39
\inst2|reg_mem~726feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~726feeder_combout\ = ( \inst43|output[16]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[16]~47_combout\,
	combout => \inst2|reg_mem~726feeder_combout\);

-- Location: FF_X48_Y13_N41
\inst2|reg_mem~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~726feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~726_q\);

-- Location: LABCELL_X50_Y15_N27
\inst2|reg_mem~2750\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2750_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~566_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~598_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~630_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~662_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~662_q\,
	datac => \inst2|ALT_INV_reg_mem~630_q\,
	datad => \inst2|ALT_INV_reg_mem~598_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~566_q\,
	combout => \inst2|reg_mem~2750_combout\);

-- Location: MLABCELL_X47_Y16_N24
\inst2|reg_mem~1699\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1699_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2750_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2750_combout\ & ((\inst2|reg_mem~694_q\))) # (\inst2|reg_mem~2750_combout\ & (\inst2|reg_mem~726_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2750_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2750_combout\ & (\inst2|reg_mem~758_q\)) # (\inst2|reg_mem~2750_combout\ & ((\inst2|reg_mem~790_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~726_q\,
	datac => \inst2|ALT_INV_reg_mem~758_q\,
	datad => \inst2|ALT_INV_reg_mem~790_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2750_combout\,
	datag => \inst2|ALT_INV_reg_mem~694_q\,
	combout => \inst2|reg_mem~1699_combout\);

-- Location: LABCELL_X51_Y19_N18
\inst2|reg_mem~2742\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2742_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~54_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~86_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~118_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~150_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~150_q\,
	datab => \inst2|ALT_INV_reg_mem~86_q\,
	datac => \inst2|ALT_INV_reg_mem~118_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~54_q\,
	combout => \inst2|reg_mem~2742_combout\);

-- Location: MLABCELL_X47_Y16_N36
\inst2|reg_mem~1691\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1691_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2742_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2742_combout\ & ((\inst2|reg_mem~182_q\))) # (\inst2|reg_mem~2742_combout\ & (\inst2|reg_mem~214_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2742_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2742_combout\ & (\inst2|reg_mem~246_q\)) # (\inst2|reg_mem~2742_combout\ & ((\inst2|reg_mem~278_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~214_q\,
	datac => \inst2|ALT_INV_reg_mem~246_q\,
	datad => \inst2|ALT_INV_reg_mem~278_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2742_combout\,
	datag => \inst2|ALT_INV_reg_mem~182_q\,
	combout => \inst2|reg_mem~1691_combout\);

-- Location: LABCELL_X46_Y20_N48
\inst2|reg_mem~2754\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2754_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~822_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~854_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~886_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~918_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~854_q\,
	datab => \inst2|ALT_INV_reg_mem~918_q\,
	datac => \inst2|ALT_INV_reg_mem~886_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~822_q\,
	combout => \inst2|reg_mem~2754_combout\);

-- Location: LABCELL_X45_Y15_N33
\inst2|reg_mem~1703\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1703_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2754_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2754_combout\ & ((\inst2|reg_mem~950_q\))) # (\inst2|reg_mem~2754_combout\ & (\inst2|reg_mem~982_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2754_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2754_combout\ & ((\inst2|reg_mem~1014_q\))) # (\inst2|reg_mem~2754_combout\ & (\inst2|reg_mem~1046_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~982_q\,
	datab => \inst2|ALT_INV_reg_mem~1046_q\,
	datac => \inst2|ALT_INV_reg_mem~1014_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2754_combout\,
	datag => \inst2|ALT_INV_reg_mem~950_q\,
	combout => \inst2|reg_mem~1703_combout\);

-- Location: MLABCELL_X52_Y14_N12
\inst2|reg_mem~2746\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2746_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~310_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~342_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~374_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~406_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110001110111011101110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~342_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~374_q\,
	datad => \inst2|ALT_INV_reg_mem~406_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~310_q\,
	combout => \inst2|reg_mem~2746_combout\);

-- Location: MLABCELL_X47_Y16_N30
\inst2|reg_mem~1695\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1695_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2746_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2746_combout\ & ((\inst2|reg_mem~438_q\))) # (\inst2|reg_mem~2746_combout\ & (\inst2|reg_mem~470_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2746_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2746_combout\ & (\inst2|reg_mem~502_q\)) # (\inst2|reg_mem~2746_combout\ & ((\inst2|reg_mem~534_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~470_q\,
	datac => \inst2|ALT_INV_reg_mem~502_q\,
	datad => \inst2|ALT_INV_reg_mem~534_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2746_combout\,
	datag => \inst2|ALT_INV_reg_mem~438_q\,
	combout => \inst2|reg_mem~1695_combout\);

-- Location: MLABCELL_X47_Y16_N12
\inst2|reg_mem~1707\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1707_combout\ = ( \inst2|reg_mem~1703_combout\ & ( \inst2|reg_mem~1695_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1691_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (\inst2|reg_mem~1699_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inst2|reg_mem~1703_combout\ & ( \inst2|reg_mem~1695_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1691_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1699_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) ) # ( \inst2|reg_mem~1703_combout\ & ( !\inst2|reg_mem~1695_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\inst2|reg_mem~1691_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1699_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) ) # ( 
-- !\inst2|reg_mem~1703_combout\ & ( !\inst2|reg_mem~1695_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1691_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1699_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1699_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \inst2|ALT_INV_reg_mem~1691_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \inst2|ALT_INV_reg_mem~1703_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1695_combout\,
	combout => \inst2|reg_mem~1707_combout\);

-- Location: MLABCELL_X47_Y16_N18
\inst12|output[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[16]~16_combout\ = ( \inst2|reg_mem~1707_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst2|reg_mem~1707_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(15) & 
-- \inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1707_combout\,
	combout => \inst12|output[16]~16_combout\);

-- Location: LABCELL_X42_Y17_N54
\inst3|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~121_sumout\ = SUM(( !\inst12|output[17]~15_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1656_combout\ ) + ( \inst3|Add0~126\ ))
-- \inst3|Add0~122\ = CARRY(( !\inst12|output[17]~15_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1656_combout\ ) + ( \inst3|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst22|ALT_INV_Mux9~1_combout\,
	datad => \inst12|ALT_INV_output[17]~15_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1656_combout\,
	cin => \inst3|Add0~126\,
	sumout => \inst3|Add0~121_sumout\,
	cout => \inst3|Add0~122\);

-- Location: MLABCELL_X52_Y18_N30
\inst3|alu_result_sig[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(17) = ( \inst3|Mux32~1_combout\ & ( \inst12|output[1]~14_combout\ ) ) # ( !\inst3|Mux32~1_combout\ & ( \inst3|alu_result_sig\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_output[1]~14_combout\,
	datad => \inst3|ALT_INV_alu_result_sig\(17),
	datae => \inst3|ALT_INV_Mux32~1_combout\,
	combout => \inst3|alu_result_sig\(17));

-- Location: LABCELL_X43_Y18_N36
\inst3|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux14~0_combout\ = ( \inst3|Mux2~2_combout\ & ( (!\inst3|Mux2~1_combout\ & (\inst12|output[17]~15_combout\ & \inst2|reg_mem~1656_combout\)) ) ) # ( !\inst3|Mux2~2_combout\ & ( (!\inst3|Mux2~1_combout\ & (((\inst3|alu_result_sig\(17))))) # 
-- (\inst3|Mux2~1_combout\ & (((\inst2|reg_mem~1656_combout\)) # (\inst12|output[17]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101101011111000110110101111100000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~1_combout\,
	datab => \inst12|ALT_INV_output[17]~15_combout\,
	datac => \inst3|ALT_INV_alu_result_sig\(17),
	datad => \inst2|ALT_INV_reg_mem~1656_combout\,
	dataf => \inst3|ALT_INV_Mux2~2_combout\,
	combout => \inst3|Mux14~0_combout\);

-- Location: LABCELL_X43_Y18_N39
\inst3|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux14~1_combout\ = ( \inst3|Mux2~0_combout\ & ( \inst3|Mux14~0_combout\ ) ) # ( !\inst3|Mux2~0_combout\ & ( \inst3|Add0~121_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add0~121_sumout\,
	datad => \inst3|ALT_INV_Mux14~0_combout\,
	dataf => \inst3|ALT_INV_Mux2~0_combout\,
	combout => \inst3|Mux14~1_combout\);

-- Location: LABCELL_X43_Y18_N24
\inst43|output[17]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[17]~44_combout\ = ( \inst3|Mux14~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[17]~43_combout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[17]~42_combout\)))) ) ) # ( !\inst3|Mux14~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst43|output[17]~43_combout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[17]~42_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111000000100000011111110010111101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst43|ALT_INV_output[17]~43_combout\,
	datac => \inst22|ALT_INV_Mux4~0_combout\,
	datad => \inst43|ALT_INV_output[17]~42_combout\,
	dataf => \inst3|ALT_INV_Mux14~1_combout\,
	combout => \inst43|output[17]~44_combout\);

-- Location: LABCELL_X50_Y13_N0
\inst2|reg_mem~727feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~727feeder_combout\ = ( \inst43|output[17]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[17]~44_combout\,
	combout => \inst2|reg_mem~727feeder_combout\);

-- Location: FF_X50_Y13_N2
\inst2|reg_mem~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~727feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~727_q\);

-- Location: LABCELL_X50_Y15_N30
\inst2|reg_mem~2718\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2718_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~567_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~599_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~631_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~663_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~663_q\,
	datac => \inst2|ALT_INV_reg_mem~631_q\,
	datad => \inst2|ALT_INV_reg_mem~599_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~567_q\,
	combout => \inst2|reg_mem~2718_combout\);

-- Location: LABCELL_X50_Y15_N36
\inst2|reg_mem~1665\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1665_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2718_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2718_combout\ & ((\inst2|reg_mem~695_q\))) # (\inst2|reg_mem~2718_combout\ & (\inst2|reg_mem~727_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2718_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2718_combout\ & (\inst2|reg_mem~759_q\)) # (\inst2|reg_mem~2718_combout\ & ((\inst2|reg_mem~791_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~727_q\,
	datac => \inst2|ALT_INV_reg_mem~759_q\,
	datad => \inst2|ALT_INV_reg_mem~791_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2718_combout\,
	datag => \inst2|ALT_INV_reg_mem~695_q\,
	combout => \inst2|reg_mem~1665_combout\);

-- Location: LABCELL_X46_Y13_N30
\inst2|reg_mem~2722\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2722_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~823_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~855_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~887_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~919_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~855_q\,
	datac => \inst2|ALT_INV_reg_mem~887_q\,
	datad => \inst2|ALT_INV_reg_mem~919_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~823_q\,
	combout => \inst2|reg_mem~2722_combout\);

-- Location: LABCELL_X46_Y15_N18
\inst2|reg_mem~1669\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1669_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2722_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2722_combout\ & ((\inst2|reg_mem~951_q\))) # (\inst2|reg_mem~2722_combout\ & (\inst2|reg_mem~983_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2722_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2722_combout\ & ((\inst2|reg_mem~1015_q\))) # (\inst2|reg_mem~2722_combout\ & (\inst2|reg_mem~1047_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1047_q\,
	datab => \inst2|ALT_INV_reg_mem~983_q\,
	datac => \inst2|ALT_INV_reg_mem~1015_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2722_combout\,
	datag => \inst2|ALT_INV_reg_mem~951_q\,
	combout => \inst2|reg_mem~1669_combout\);

-- Location: LABCELL_X51_Y19_N12
\inst2|reg_mem~2710\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2710_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~55_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~87_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~119_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~151_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~87_q\,
	datab => \inst2|ALT_INV_reg_mem~151_q\,
	datac => \inst2|ALT_INV_reg_mem~119_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~55_q\,
	combout => \inst2|reg_mem~2710_combout\);

-- Location: LABCELL_X50_Y17_N36
\inst2|reg_mem~1657\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1657_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2710_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2710_combout\ & (\inst2|reg_mem~183_q\)) # (\inst2|reg_mem~2710_combout\ & ((\inst2|reg_mem~215_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2710_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2710_combout\ & ((\inst2|reg_mem~247_q\))) # (\inst2|reg_mem~2710_combout\ & (\inst2|reg_mem~279_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~279_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~247_q\,
	datad => \inst2|ALT_INV_reg_mem~215_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2710_combout\,
	datag => \inst2|ALT_INV_reg_mem~183_q\,
	combout => \inst2|reg_mem~1657_combout\);

-- Location: MLABCELL_X52_Y14_N36
\inst2|reg_mem~2714\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2714_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~311_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~343_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~375_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~407_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~407_q\,
	datab => \inst2|ALT_INV_reg_mem~343_q\,
	datac => \inst2|ALT_INV_reg_mem~375_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~311_q\,
	combout => \inst2|reg_mem~2714_combout\);

-- Location: LABCELL_X51_Y16_N36
\inst2|reg_mem~1661\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1661_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2714_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2714_combout\ & ((\inst2|reg_mem~439_q\))) # (\inst2|reg_mem~2714_combout\ & (\inst2|reg_mem~471_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2714_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2714_combout\ & ((\inst2|reg_mem~503_q\))) # (\inst2|reg_mem~2714_combout\ & (\inst2|reg_mem~535_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~535_q\,
	datab => \inst2|ALT_INV_reg_mem~471_q\,
	datac => \inst2|ALT_INV_reg_mem~503_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2714_combout\,
	datag => \inst2|ALT_INV_reg_mem~439_q\,
	combout => \inst2|reg_mem~1661_combout\);

-- Location: MLABCELL_X47_Y16_N48
\inst2|reg_mem~1673\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1673_combout\ = ( \inst2|reg_mem~1657_combout\ & ( \inst2|reg_mem~1661_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1665_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1669_combout\)))) ) ) ) # ( !\inst2|reg_mem~1657_combout\ & ( \inst2|reg_mem~1661_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1665_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(20))))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((!\inst5|altsyncram_component|auto_generated|q_a\(20)) # (\inst2|reg_mem~1669_combout\)))) ) ) ) # ( \inst2|reg_mem~1657_combout\ & ( 
-- !\inst2|reg_mem~1661_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((!\inst5|altsyncram_component|auto_generated|q_a\(20))) # (\inst2|reg_mem~1665_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inst2|reg_mem~1669_combout\ & \inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) ) # ( !\inst2|reg_mem~1657_combout\ & ( !\inst2|reg_mem~1661_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1665_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1669_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst2|ALT_INV_reg_mem~1665_combout\,
	datac => \inst2|ALT_INV_reg_mem~1669_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \inst2|ALT_INV_reg_mem~1657_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1661_combout\,
	combout => \inst2|reg_mem~1673_combout\);

-- Location: MLABCELL_X47_Y16_N21
\inst12|output[17]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[17]~15_combout\ = ( \inst2|reg_mem~1673_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst2|reg_mem~1673_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(15) & 
-- \inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1673_combout\,
	combout => \inst12|output[17]~15_combout\);

-- Location: LABCELL_X42_Y17_N57
\inst3|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~117_sumout\ = SUM(( !\inst12|output[18]~31_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1758_combout\ ) + ( \inst3|Add0~122\ ))
-- \inst3|Add0~118\ = CARRY(( !\inst12|output[18]~31_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1758_combout\ ) + ( \inst3|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst22|ALT_INV_Mux9~1_combout\,
	datad => \inst12|ALT_INV_output[18]~31_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1758_combout\,
	cin => \inst3|Add0~122\,
	sumout => \inst3|Add0~117_sumout\,
	cout => \inst3|Add0~118\);

-- Location: LABCELL_X45_Y20_N3
\inst3|alu_result_sig[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(18) = ( \inst3|alu_result_sig\(18) & ( \inst12|output[2]~13_combout\ ) ) # ( !\inst3|alu_result_sig\(18) & ( \inst12|output[2]~13_combout\ & ( \inst3|Mux32~1_combout\ ) ) ) # ( \inst3|alu_result_sig\(18) & ( 
-- !\inst12|output[2]~13_combout\ & ( !\inst3|Mux32~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_Mux32~1_combout\,
	datae => \inst3|ALT_INV_alu_result_sig\(18),
	dataf => \inst12|ALT_INV_output[2]~13_combout\,
	combout => \inst3|alu_result_sig\(18));

-- Location: LABCELL_X42_Y19_N6
\inst3|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux13~0_combout\ = ( \inst2|reg_mem~1758_combout\ & ( \inst3|alu_result_sig\(18) & ( (!\inst3|Mux2~2_combout\) # ((!\inst3|Mux2~1_combout\ & \inst12|output[18]~31_combout\)) ) ) ) # ( !\inst2|reg_mem~1758_combout\ & ( \inst3|alu_result_sig\(18) & ( 
-- (!\inst3|Mux2~2_combout\ & ((!\inst3|Mux2~1_combout\) # (\inst12|output[18]~31_combout\))) ) ) ) # ( \inst2|reg_mem~1758_combout\ & ( !\inst3|alu_result_sig\(18) & ( (!\inst3|Mux2~1_combout\ & (\inst3|Mux2~2_combout\ & \inst12|output[18]~31_combout\)) # 
-- (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\)) ) ) ) # ( !\inst2|reg_mem~1758_combout\ & ( !\inst3|alu_result_sig\(18) & ( (\inst3|Mux2~1_combout\ & (!\inst3|Mux2~2_combout\ & \inst12|output[18]~31_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000010100000101101010100000111100001111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~1_combout\,
	datac => \inst3|ALT_INV_Mux2~2_combout\,
	datad => \inst12|ALT_INV_output[18]~31_combout\,
	datae => \inst2|ALT_INV_reg_mem~1758_combout\,
	dataf => \inst3|ALT_INV_alu_result_sig\(18),
	combout => \inst3|Mux13~0_combout\);

-- Location: LABCELL_X42_Y19_N39
\inst3|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux13~1_combout\ = ( \inst3|Mux13~0_combout\ & ( (\inst3|Add0~117_sumout\) # (\inst3|Mux2~0_combout\) ) ) # ( !\inst3|Mux13~0_combout\ & ( (!\inst3|Mux2~0_combout\ & \inst3|Add0~117_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Add0~117_sumout\,
	dataf => \inst3|ALT_INV_Mux13~0_combout\,
	combout => \inst3|Mux13~1_combout\);

-- Location: LABCELL_X43_Y15_N54
\inst43|output[18]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[18]~41_combout\ = ( \inst3|Mux13~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[18]~40_combout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[18]~39_combout\)))) ) ) # ( !\inst3|Mux13~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst43|output[18]~40_combout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[18]~39_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011111111111001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst43|ALT_INV_output[18]~40_combout\,
	datac => \inst43|ALT_INV_output[18]~39_combout\,
	datad => \inst22|ALT_INV_Mux4~0_combout\,
	dataf => \inst3|ALT_INV_Mux13~1_combout\,
	combout => \inst43|output[18]~41_combout\);

-- Location: LABCELL_X51_Y15_N54
\inst2|reg_mem~280feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~280feeder_combout\ = ( \inst43|output[18]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[18]~41_combout\,
	combout => \inst2|reg_mem~280feeder_combout\);

-- Location: FF_X51_Y15_N56
\inst2|reg_mem~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~280feeder_combout\,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~280_q\);

-- Location: MLABCELL_X52_Y15_N48
\inst2|reg_mem~2806\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2806_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~56_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~88_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~120_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~152_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~152_q\,
	datab => \inst2|ALT_INV_reg_mem~88_q\,
	datac => \inst2|ALT_INV_reg_mem~120_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~56_q\,
	combout => \inst2|reg_mem~2806_combout\);

-- Location: LABCELL_X51_Y15_N42
\inst2|reg_mem~1759\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1759_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2806_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2806_combout\ & ((\inst2|reg_mem~184_q\))) # (\inst2|reg_mem~2806_combout\ & (\inst2|reg_mem~216_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2806_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2806_combout\ & ((\inst2|reg_mem~248_q\))) # (\inst2|reg_mem~2806_combout\ & (\inst2|reg_mem~280_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~280_q\,
	datab => \inst2|ALT_INV_reg_mem~216_q\,
	datac => \inst2|ALT_INV_reg_mem~248_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2806_combout\,
	datag => \inst2|ALT_INV_reg_mem~184_q\,
	combout => \inst2|reg_mem~1759_combout\);

-- Location: LABCELL_X50_Y15_N12
\inst2|reg_mem~2814\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2814_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~568_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~600_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~632_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~664_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~664_q\,
	datac => \inst2|ALT_INV_reg_mem~632_q\,
	datad => \inst2|ALT_INV_reg_mem~600_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~568_q\,
	combout => \inst2|reg_mem~2814_combout\);

-- Location: LABCELL_X50_Y15_N0
\inst2|reg_mem~1767\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1767_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2814_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2814_combout\ & ((\inst2|reg_mem~696_q\))) # (\inst2|reg_mem~2814_combout\ & (\inst2|reg_mem~728_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2814_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2814_combout\ & ((\inst2|reg_mem~760_q\))) # (\inst2|reg_mem~2814_combout\ & (\inst2|reg_mem~792_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~728_q\,
	datab => \inst2|ALT_INV_reg_mem~792_q\,
	datac => \inst2|ALT_INV_reg_mem~760_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2814_combout\,
	datag => \inst2|ALT_INV_reg_mem~696_q\,
	combout => \inst2|reg_mem~1767_combout\);

-- Location: LABCELL_X48_Y15_N54
\inst2|reg_mem~2810\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2810_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~312_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~344_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~376_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~408_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~408_q\,
	datab => \inst2|ALT_INV_reg_mem~344_q\,
	datac => \inst2|ALT_INV_reg_mem~376_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~312_q\,
	combout => \inst2|reg_mem~2810_combout\);

-- Location: LABCELL_X51_Y15_N12
\inst2|reg_mem~1763\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1763_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2810_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2810_combout\ & ((\inst2|reg_mem~440_q\))) # (\inst2|reg_mem~2810_combout\ & (\inst2|reg_mem~472_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2810_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2810_combout\ & (\inst2|reg_mem~504_q\)) # (\inst2|reg_mem~2810_combout\ & ((\inst2|reg_mem~536_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~472_q\,
	datac => \inst2|ALT_INV_reg_mem~504_q\,
	datad => \inst2|ALT_INV_reg_mem~536_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2810_combout\,
	datag => \inst2|ALT_INV_reg_mem~440_q\,
	combout => \inst2|reg_mem~1763_combout\);

-- Location: LABCELL_X53_Y19_N0
\inst2|reg_mem~2818\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2818_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~824_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~856_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~888_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~920_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~920_q\,
	datab => \inst2|ALT_INV_reg_mem~856_q\,
	datac => \inst2|ALT_INV_reg_mem~888_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~824_q\,
	combout => \inst2|reg_mem~2818_combout\);

-- Location: LABCELL_X51_Y15_N18
\inst2|reg_mem~1771\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1771_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2818_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2818_combout\ & ((\inst2|reg_mem~952_q\))) # (\inst2|reg_mem~2818_combout\ & (\inst2|reg_mem~984_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2818_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2818_combout\ & ((\inst2|reg_mem~1016_q\))) # (\inst2|reg_mem~2818_combout\ & (\inst2|reg_mem~1048_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1048_q\,
	datab => \inst2|ALT_INV_reg_mem~984_q\,
	datac => \inst2|ALT_INV_reg_mem~1016_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2818_combout\,
	datag => \inst2|ALT_INV_reg_mem~952_q\,
	combout => \inst2|reg_mem~1771_combout\);

-- Location: LABCELL_X50_Y15_N45
\inst2|reg_mem~1775\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1775_combout\ = ( \inst2|reg_mem~1763_combout\ & ( \inst2|reg_mem~1771_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1759_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\inst2|reg_mem~1767_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inst2|reg_mem~1763_combout\ & ( \inst2|reg_mem~1771_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1759_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst2|reg_mem~1767_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( 
-- \inst2|reg_mem~1763_combout\ & ( !\inst2|reg_mem~1771_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst2|reg_mem~1759_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1767_combout\)))) ) ) ) # ( !\inst2|reg_mem~1763_combout\ & ( !\inst2|reg_mem~1771_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1759_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1767_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \inst2|ALT_INV_reg_mem~1759_combout\,
	datad => \inst2|ALT_INV_reg_mem~1767_combout\,
	datae => \inst2|ALT_INV_reg_mem~1763_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1771_combout\,
	combout => \inst2|reg_mem~1775_combout\);

-- Location: LABCELL_X42_Y15_N39
\inst12|output[18]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[18]~31_combout\ = ( \inst22|Mux0~0_combout\ & ( \inst2|reg_mem~1775_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(15) ) ) ) # ( !\inst22|Mux0~0_combout\ & ( \inst2|reg_mem~1775_combout\ ) ) # ( \inst22|Mux0~0_combout\ & ( 
-- !\inst2|reg_mem~1775_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1775_combout\,
	combout => \inst12|output[18]~31_combout\);

-- Location: LABCELL_X42_Y16_N0
\inst3|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~113_sumout\ = SUM(( \inst2|reg_mem~1724_combout\ ) + ( !\inst12|output[19]~30_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst3|Add0~118\ ))
-- \inst3|Add0~114\ = CARRY(( \inst2|reg_mem~1724_combout\ ) + ( !\inst12|output[19]~30_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst3|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~1_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst2|ALT_INV_reg_mem~1724_combout\,
	dataf => \inst12|ALT_INV_output[19]~30_combout\,
	cin => \inst3|Add0~118\,
	sumout => \inst3|Add0~113_sumout\,
	cout => \inst3|Add0~114\);

-- Location: LABCELL_X43_Y20_N9
\inst3|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux12~1_combout\ = ( \inst3|Add0~113_sumout\ & ( (!\inst3|Mux2~0_combout\) # (\inst3|Mux12~0_combout\) ) ) # ( !\inst3|Add0~113_sumout\ & ( (\inst3|Mux12~0_combout\ & \inst3|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux12~0_combout\,
	datad => \inst3|ALT_INV_Mux2~0_combout\,
	dataf => \inst3|ALT_INV_Add0~113_sumout\,
	combout => \inst3|Mux12~1_combout\);

-- Location: LABCELL_X43_Y15_N6
\inst43|output[19]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[19]~38_combout\ = ( \inst43|output[19]~37_combout\ & ( \inst3|Mux12~1_combout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst22|Mux4~0_combout\) # (\inst43|output[19]~36_combout\)) ) ) ) # ( 
-- !\inst43|output[19]~37_combout\ & ( \inst3|Mux12~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[19]~36_combout\)) ) ) ) # ( \inst43|output[19]~37_combout\ & ( 
-- !\inst3|Mux12~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[19]~36_combout\))) ) ) ) # ( !\inst43|output[19]~37_combout\ & ( !\inst3|Mux12~1_combout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst22|Mux4~0_combout\ & \inst43|output[19]~36_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001001000110010001111001101110011011110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst22|ALT_INV_Mux4~0_combout\,
	datac => \inst43|ALT_INV_output[19]~36_combout\,
	datae => \inst43|ALT_INV_output[19]~37_combout\,
	dataf => \inst3|ALT_INV_Mux12~1_combout\,
	combout => \inst43|output[19]~38_combout\);

-- Location: FF_X47_Y15_N35
\inst2|reg_mem~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[19]~38_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~985_q\);

-- Location: MLABCELL_X47_Y15_N6
\inst2|reg_mem~2770\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2770_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~825_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~857_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~889_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (\inst2|reg_mem~921_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~921_q\,
	datab => \inst2|ALT_INV_reg_mem~857_q\,
	datac => \inst2|ALT_INV_reg_mem~889_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datag => \inst2|ALT_INV_reg_mem~825_q\,
	combout => \inst2|reg_mem~2770_combout\);

-- Location: MLABCELL_X47_Y15_N54
\inst2|reg_mem~1720\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1720_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2770_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2770_combout\ & ((\inst2|reg_mem~953_q\))) # (\inst2|reg_mem~2770_combout\ & (\inst2|reg_mem~985_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2770_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2770_combout\ & ((\inst2|reg_mem~1017_q\))) # (\inst2|reg_mem~2770_combout\ & (\inst2|reg_mem~1049_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~985_q\,
	datab => \inst2|ALT_INV_reg_mem~1049_q\,
	datac => \inst2|ALT_INV_reg_mem~1017_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2770_combout\,
	datag => \inst2|ALT_INV_reg_mem~953_q\,
	combout => \inst2|reg_mem~1720_combout\);

-- Location: LABCELL_X48_Y13_N30
\inst2|reg_mem~2766\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2766_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~569_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~601_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~633_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~665_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~665_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~633_q\,
	datad => \inst2|ALT_INV_reg_mem~601_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~569_q\,
	combout => \inst2|reg_mem~2766_combout\);

-- Location: LABCELL_X48_Y13_N21
\inst2|reg_mem~1716\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1716_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2766_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2766_combout\ & ((\inst2|reg_mem~697_q\))) # (\inst2|reg_mem~2766_combout\ & (\inst2|reg_mem~729_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2766_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2766_combout\ & ((\inst2|reg_mem~761_q\))) # (\inst2|reg_mem~2766_combout\ & (\inst2|reg_mem~793_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~729_q\,
	datab => \inst2|ALT_INV_reg_mem~793_q\,
	datac => \inst2|ALT_INV_reg_mem~761_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2766_combout\,
	datag => \inst2|ALT_INV_reg_mem~697_q\,
	combout => \inst2|reg_mem~1716_combout\);

-- Location: LABCELL_X48_Y15_N12
\inst2|reg_mem~2762\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2762_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~313_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~345_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~377_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~409_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~409_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~377_q\,
	datad => \inst2|ALT_INV_reg_mem~345_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~313_q\,
	combout => \inst2|reg_mem~2762_combout\);

-- Location: LABCELL_X53_Y15_N24
\inst2|reg_mem~1712\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1712_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2762_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2762_combout\ & ((\inst2|reg_mem~441_q\))) # (\inst2|reg_mem~2762_combout\ & (\inst2|reg_mem~473_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2762_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2762_combout\ & ((\inst2|reg_mem~505_q\))) # (\inst2|reg_mem~2762_combout\ & (\inst2|reg_mem~537_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~473_q\,
	datab => \inst2|ALT_INV_reg_mem~537_q\,
	datac => \inst2|ALT_INV_reg_mem~505_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2762_combout\,
	datag => \inst2|ALT_INV_reg_mem~441_q\,
	combout => \inst2|reg_mem~1712_combout\);

-- Location: MLABCELL_X52_Y15_N30
\inst2|reg_mem~2758\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2758_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~57_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~89_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~121_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~153_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~153_q\,
	datab => \inst2|ALT_INV_reg_mem~89_q\,
	datac => \inst2|ALT_INV_reg_mem~121_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~57_q\,
	combout => \inst2|reg_mem~2758_combout\);

-- Location: MLABCELL_X52_Y15_N6
\inst2|reg_mem~1708\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1708_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2758_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2758_combout\ & ((\inst2|reg_mem~185_q\))) # (\inst2|reg_mem~2758_combout\ & (\inst2|reg_mem~217_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2758_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2758_combout\ & (\inst2|reg_mem~249_q\)) # (\inst2|reg_mem~2758_combout\ & ((\inst2|reg_mem~281_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~217_q\,
	datac => \inst2|ALT_INV_reg_mem~249_q\,
	datad => \inst2|ALT_INV_reg_mem~281_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2758_combout\,
	datag => \inst2|ALT_INV_reg_mem~185_q\,
	combout => \inst2|reg_mem~1708_combout\);

-- Location: MLABCELL_X47_Y15_N18
\inst2|reg_mem~1724\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1724_combout\ = ( \inst2|reg_mem~1712_combout\ & ( \inst2|reg_mem~1708_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1716_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1720_combout\))) ) ) ) # ( !\inst2|reg_mem~1712_combout\ & ( \inst2|reg_mem~1708_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(24))))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1716_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1720_combout\)))) ) ) ) # ( \inst2|reg_mem~1712_combout\ & ( !\inst2|reg_mem~1708_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(24))))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1716_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1720_combout\)))) ) ) ) # ( !\inst2|reg_mem~1712_combout\ & ( !\inst2|reg_mem~1708_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1716_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1720_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1720_combout\,
	datab => \inst2|ALT_INV_reg_mem~1716_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \inst2|ALT_INV_reg_mem~1712_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1708_combout\,
	combout => \inst2|reg_mem~1724_combout\);

-- Location: LABCELL_X42_Y16_N3
\inst3|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~109_sumout\ = SUM(( \inst2|reg_mem~1622_combout\ ) + ( !\inst12|output[20]~19_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst3|Add0~114\ ))
-- \inst3|Add0~110\ = CARRY(( \inst2|reg_mem~1622_combout\ ) + ( !\inst12|output[20]~19_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst3|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~1_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst2|ALT_INV_reg_mem~1622_combout\,
	dataf => \inst12|ALT_INV_output[20]~19_combout\,
	cin => \inst3|Add0~114\,
	sumout => \inst3|Add0~109_sumout\,
	cout => \inst3|Add0~110\);

-- Location: LABCELL_X48_Y17_N33
\inst3|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux11~1_combout\ = ( \inst3|Add0~109_sumout\ & ( (!\inst3|Mux2~0_combout\) # (\inst3|Mux11~0_combout\) ) ) # ( !\inst3|Add0~109_sumout\ & ( (\inst3|Mux2~0_combout\ & \inst3|Mux11~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Mux11~0_combout\,
	dataf => \inst3|ALT_INV_Add0~109_sumout\,
	combout => \inst3|Mux11~1_combout\);

-- Location: LABCELL_X48_Y17_N30
\inst43|output[20]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[20]~35_combout\ = ( \inst3|Mux11~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[20]~34_combout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[20]~33_combout\)))) ) ) # ( !\inst3|Mux11~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst43|output[20]~34_combout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[20]~33_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011111111111001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst43|ALT_INV_output[20]~34_combout\,
	datac => \inst43|ALT_INV_output[20]~33_combout\,
	datad => \inst22|ALT_INV_Mux4~0_combout\,
	dataf => \inst3|ALT_INV_Mux11~1_combout\,
	combout => \inst43|output[20]~35_combout\);

-- Location: FF_X50_Y18_N56
\inst2|reg_mem~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[20]~35_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~218_q\);

-- Location: LABCELL_X51_Y19_N30
\inst2|reg_mem~2662\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2662_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~58_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~90_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~122_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (\inst2|reg_mem~154_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~154_q\,
	datab => \inst2|ALT_INV_reg_mem~90_q\,
	datac => \inst2|ALT_INV_reg_mem~122_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datag => \inst2|ALT_INV_reg_mem~58_q\,
	combout => \inst2|reg_mem~2662_combout\);

-- Location: LABCELL_X50_Y18_N18
\inst2|reg_mem~1606\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1606_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2662_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2662_combout\ & ((\inst2|reg_mem~186_q\))) # (\inst2|reg_mem~2662_combout\ & (\inst2|reg_mem~218_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2662_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2662_combout\ & ((\inst2|reg_mem~250_q\))) # (\inst2|reg_mem~2662_combout\ & (\inst2|reg_mem~282_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~218_q\,
	datab => \inst2|ALT_INV_reg_mem~282_q\,
	datac => \inst2|ALT_INV_reg_mem~250_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2662_combout\,
	datag => \inst2|ALT_INV_reg_mem~186_q\,
	combout => \inst2|reg_mem~1606_combout\);

-- Location: MLABCELL_X52_Y16_N0
\inst2|reg_mem~2666\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2666_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~314_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~346_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~378_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~410_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~346_q\,
	datab => \inst2|ALT_INV_reg_mem~410_q\,
	datac => \inst2|ALT_INV_reg_mem~378_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~314_q\,
	combout => \inst2|reg_mem~2666_combout\);

-- Location: LABCELL_X51_Y17_N42
\inst2|reg_mem~1610\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1610_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2666_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2666_combout\ & ((\inst2|reg_mem~442_q\))) # (\inst2|reg_mem~2666_combout\ & (\inst2|reg_mem~474_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2666_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2666_combout\ & (\inst2|reg_mem~506_q\)) # (\inst2|reg_mem~2666_combout\ & ((\inst2|reg_mem~538_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~474_q\,
	datac => \inst2|ALT_INV_reg_mem~506_q\,
	datad => \inst2|ALT_INV_reg_mem~538_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2666_combout\,
	datag => \inst2|ALT_INV_reg_mem~442_q\,
	combout => \inst2|reg_mem~1610_combout\);

-- Location: LABCELL_X48_Y17_N36
\inst2|reg_mem~2674\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2674_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~826_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~858_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~890_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (\inst2|reg_mem~922_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~858_q\,
	datab => \inst2|ALT_INV_reg_mem~922_q\,
	datac => \inst2|ALT_INV_reg_mem~890_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datag => \inst2|ALT_INV_reg_mem~826_q\,
	combout => \inst2|reg_mem~2674_combout\);

-- Location: LABCELL_X51_Y17_N24
\inst2|reg_mem~1618\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1618_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~2674_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~2674_combout\ & (\inst2|reg_mem~954_q\)) # (\inst2|reg_mem~2674_combout\ & ((\inst2|reg_mem~986_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~2674_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~2674_combout\ & ((\inst2|reg_mem~1018_q\))) # (\inst2|reg_mem~2674_combout\ & (\inst2|reg_mem~1050_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~1050_q\,
	datac => \inst2|ALT_INV_reg_mem~1018_q\,
	datad => \inst2|ALT_INV_reg_mem~986_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2674_combout\,
	datag => \inst2|ALT_INV_reg_mem~954_q\,
	combout => \inst2|reg_mem~1618_combout\);

-- Location: LABCELL_X50_Y21_N18
\inst2|reg_mem~2670\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2670_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~570_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~602_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~634_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~666_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~602_q\,
	datab => \inst2|ALT_INV_reg_mem~666_q\,
	datac => \inst2|ALT_INV_reg_mem~634_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~570_q\,
	combout => \inst2|reg_mem~2670_combout\);

-- Location: MLABCELL_X52_Y21_N54
\inst2|reg_mem~1614\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1614_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2670_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2670_combout\ & ((\inst2|reg_mem~698_q\))) # (\inst2|reg_mem~2670_combout\ & (\inst2|reg_mem~730_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2670_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2670_combout\ & ((\inst2|reg_mem~762_q\))) # (\inst2|reg_mem~2670_combout\ & (\inst2|reg_mem~794_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~730_q\,
	datab => \inst2|ALT_INV_reg_mem~794_q\,
	datac => \inst2|ALT_INV_reg_mem~762_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2670_combout\,
	datag => \inst2|ALT_INV_reg_mem~698_q\,
	combout => \inst2|reg_mem~1614_combout\);

-- Location: LABCELL_X51_Y16_N0
\inst2|reg_mem~1622\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1622_combout\ = ( \inst2|reg_mem~1618_combout\ & ( \inst2|reg_mem~1614_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1606_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\inst2|reg_mem~1610_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\inst2|reg_mem~1618_combout\ & ( \inst2|reg_mem~1614_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(25))) # (\inst2|reg_mem~1606_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (((!\inst5|altsyncram_component|auto_generated|q_a\(25) & \inst2|reg_mem~1610_combout\)))) ) ) ) # ( 
-- \inst2|reg_mem~1618_combout\ & ( !\inst2|reg_mem~1614_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1606_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(25)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (((\inst2|reg_mem~1610_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(25))))) ) ) ) # ( !\inst2|reg_mem~1618_combout\ & ( !\inst2|reg_mem~1614_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1606_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1610_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst2|ALT_INV_reg_mem~1606_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \inst2|ALT_INV_reg_mem~1610_combout\,
	datae => \inst2|ALT_INV_reg_mem~1618_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1614_combout\,
	combout => \inst2|reg_mem~1622_combout\);

-- Location: LABCELL_X42_Y16_N6
\inst3|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~105_sumout\ = SUM(( \inst2|reg_mem~1588_combout\ ) + ( !\inst12|output[21]~18_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst3|Add0~110\ ))
-- \inst3|Add0~106\ = CARRY(( \inst2|reg_mem~1588_combout\ ) + ( !\inst12|output[21]~18_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst3|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~1_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst2|ALT_INV_reg_mem~1588_combout\,
	dataf => \inst12|ALT_INV_output[21]~18_combout\,
	cin => \inst3|Add0~110\,
	sumout => \inst3|Add0~105_sumout\,
	cout => \inst3|Add0~106\);

-- Location: LABCELL_X48_Y16_N42
\inst3|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux10~1_combout\ = ( \inst3|Mux2~0_combout\ & ( \inst3|Add0~105_sumout\ & ( \inst3|Mux10~0_combout\ ) ) ) # ( !\inst3|Mux2~0_combout\ & ( \inst3|Add0~105_sumout\ ) ) # ( \inst3|Mux2~0_combout\ & ( !\inst3|Add0~105_sumout\ & ( 
-- \inst3|Mux10~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_Mux10~0_combout\,
	datae => \inst3|ALT_INV_Mux2~0_combout\,
	dataf => \inst3|ALT_INV_Add0~105_sumout\,
	combout => \inst3|Mux10~1_combout\);

-- Location: LABCELL_X48_Y16_N18
\inst43|output[21]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[21]~32_combout\ = ( \inst43|output[21]~30_combout\ & ( \inst3|Mux10~1_combout\ & ( ((!\inst22|Mux4~0_combout\) # (\inst43|output[21]~31_combout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\inst43|output[21]~30_combout\ & ( \inst3|Mux10~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[21]~31_combout\)) ) ) ) # ( \inst43|output[21]~30_combout\ & ( 
-- !\inst3|Mux10~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((\inst43|output[21]~31_combout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\inst43|output[21]~30_combout\ & ( !\inst3|Mux10~1_combout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[21]~31_combout\ & \inst22|Mux4~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000001110000011111110010111100101111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst43|ALT_INV_output[21]~31_combout\,
	datac => \inst22|ALT_INV_Mux4~0_combout\,
	datae => \inst43|ALT_INV_output[21]~30_combout\,
	dataf => \inst3|ALT_INV_Mux10~1_combout\,
	combout => \inst43|output[21]~32_combout\);

-- Location: MLABCELL_X52_Y15_N54
\inst2|reg_mem~219feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~219feeder_combout\ = ( \inst43|output[21]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[21]~32_combout\,
	combout => \inst2|reg_mem~219feeder_combout\);

-- Location: FF_X52_Y15_N56
\inst2|reg_mem~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~219feeder_combout\,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~219_q\);

-- Location: MLABCELL_X52_Y15_N42
\inst2|reg_mem~2630\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2630_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~59_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~91_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~123_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~155_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \inst2|ALT_INV_reg_mem~91_q\,
	datac => \inst2|ALT_INV_reg_mem~123_q\,
	datad => \inst2|ALT_INV_reg_mem~155_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~59_q\,
	combout => \inst2|reg_mem~2630_combout\);

-- Location: MLABCELL_X52_Y15_N0
\inst2|reg_mem~1572\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1572_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2630_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2630_combout\ & ((\inst2|reg_mem~187_q\))) # (\inst2|reg_mem~2630_combout\ & (\inst2|reg_mem~219_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2630_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2630_combout\ & ((\inst2|reg_mem~251_q\))) # (\inst2|reg_mem~2630_combout\ & (\inst2|reg_mem~283_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~219_q\,
	datab => \inst2|ALT_INV_reg_mem~283_q\,
	datac => \inst2|ALT_INV_reg_mem~251_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2630_combout\,
	datag => \inst2|ALT_INV_reg_mem~187_q\,
	combout => \inst2|reg_mem~1572_combout\);

-- Location: LABCELL_X48_Y15_N0
\inst2|reg_mem~2634\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2634_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~315_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~347_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~379_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\inst2|reg_mem~411_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~347_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~379_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~411_q\,
	datag => \inst2|ALT_INV_reg_mem~315_q\,
	combout => \inst2|reg_mem~2634_combout\);

-- Location: LABCELL_X48_Y15_N36
\inst2|reg_mem~1576\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1576_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2634_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2634_combout\ & ((\inst2|reg_mem~443_q\))) # (\inst2|reg_mem~2634_combout\ & (\inst2|reg_mem~475_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2634_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2634_combout\ & ((\inst2|reg_mem~507_q\))) # (\inst2|reg_mem~2634_combout\ & (\inst2|reg_mem~539_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~475_q\,
	datab => \inst2|ALT_INV_reg_mem~539_q\,
	datac => \inst2|ALT_INV_reg_mem~507_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2634_combout\,
	datag => \inst2|ALT_INV_reg_mem~443_q\,
	combout => \inst2|reg_mem~1576_combout\);

-- Location: MLABCELL_X47_Y15_N24
\inst2|reg_mem~2642\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2642_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~827_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~859_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~891_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (\inst2|reg_mem~923_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~859_q\,
	datab => \inst2|ALT_INV_reg_mem~923_q\,
	datac => \inst2|ALT_INV_reg_mem~891_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datag => \inst2|ALT_INV_reg_mem~827_q\,
	combout => \inst2|reg_mem~2642_combout\);

-- Location: MLABCELL_X47_Y15_N0
\inst2|reg_mem~1584\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1584_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2642_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2642_combout\ & ((\inst2|reg_mem~955_q\))) # (\inst2|reg_mem~2642_combout\ & (\inst2|reg_mem~987_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2642_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2642_combout\ & ((\inst2|reg_mem~1019_q\))) # (\inst2|reg_mem~2642_combout\ & (\inst2|reg_mem~1051_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1051_q\,
	datab => \inst2|ALT_INV_reg_mem~987_q\,
	datac => \inst2|ALT_INV_reg_mem~1019_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2642_combout\,
	datag => \inst2|ALT_INV_reg_mem~955_q\,
	combout => \inst2|reg_mem~1584_combout\);

-- Location: LABCELL_X48_Y14_N18
\inst2|reg_mem~2638\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2638_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~571_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~603_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (\inst5|altsyncram_component|auto_generated|q_a\(21))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~635_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\inst2|reg_mem~667_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (\inst5|altsyncram_component|auto_generated|q_a\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010011101100111011001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~635_q\,
	datad => \inst2|ALT_INV_reg_mem~667_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~603_q\,
	datag => \inst2|ALT_INV_reg_mem~571_q\,
	combout => \inst2|reg_mem~2638_combout\);

-- Location: LABCELL_X48_Y14_N36
\inst2|reg_mem~1580\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1580_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2638_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2638_combout\ & ((\inst2|reg_mem~699_q\))) # (\inst2|reg_mem~2638_combout\ & (\inst2|reg_mem~731_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2638_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2638_combout\ & ((\inst2|reg_mem~763_q\))) # (\inst2|reg_mem~2638_combout\ & (\inst2|reg_mem~795_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~731_q\,
	datab => \inst2|ALT_INV_reg_mem~795_q\,
	datac => \inst2|ALT_INV_reg_mem~763_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2638_combout\,
	datag => \inst2|ALT_INV_reg_mem~699_q\,
	combout => \inst2|reg_mem~1580_combout\);

-- Location: MLABCELL_X47_Y15_N15
\inst2|reg_mem~1588\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1588_combout\ = ( \inst2|reg_mem~1584_combout\ & ( \inst2|reg_mem~1580_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1572_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\inst2|reg_mem~1576_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\inst2|reg_mem~1584_combout\ & ( \inst2|reg_mem~1580_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1572_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1576_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24))) ) ) ) # ( \inst2|reg_mem~1584_combout\ & ( !\inst2|reg_mem~1580_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (\inst2|reg_mem~1572_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1576_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst5|altsyncram_component|auto_generated|q_a\(24))) ) ) ) # ( 
-- !\inst2|reg_mem~1584_combout\ & ( !\inst2|reg_mem~1580_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1572_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1576_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \inst2|ALT_INV_reg_mem~1572_combout\,
	datad => \inst2|ALT_INV_reg_mem~1576_combout\,
	datae => \inst2|ALT_INV_reg_mem~1584_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1580_combout\,
	combout => \inst2|reg_mem~1588_combout\);

-- Location: LABCELL_X42_Y16_N9
\inst3|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~101_sumout\ = SUM(( !\inst12|output[22]~20_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst2|reg_mem~2030_combout\ ) + ( \inst3|Add0~106\ ))
-- \inst3|Add0~102\ = CARRY(( !\inst12|output[22]~20_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst2|reg_mem~2030_combout\ ) + ( \inst3|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~1_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst12|ALT_INV_output[22]~20_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2030_combout\,
	cin => \inst3|Add0~106\,
	sumout => \inst3|Add0~101_sumout\,
	cout => \inst3|Add0~102\);

-- Location: LABCELL_X43_Y18_N3
\inst3|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux9~1_combout\ = ( \inst3|Add0~101_sumout\ & ( (!\inst3|Mux2~0_combout\) # (\inst3|Mux9~0_combout\) ) ) # ( !\inst3|Add0~101_sumout\ & ( (\inst3|Mux2~0_combout\ & \inst3|Mux9~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Mux9~0_combout\,
	dataf => \inst3|ALT_INV_Add0~101_sumout\,
	combout => \inst3|Mux9~1_combout\);

-- Location: LABCELL_X43_Y14_N9
\inst43|output[22]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[22]~29_combout\ = ( \inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst3|Mux9~1_combout\ & ( (!\inst22|Mux4~0_combout\) # (\inst43|output[22]~27_combout\) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst3|Mux9~1_combout\ & ( (!\inst22|Mux4~0_combout\) # (\inst43|output[22]~28_combout\) ) ) ) # ( \inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst3|Mux9~1_combout\ 
-- & ( (\inst22|Mux4~0_combout\ & \inst43|output[22]~27_combout\) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst3|Mux9~1_combout\ & ( (\inst22|Mux4~0_combout\ & \inst43|output[22]~28_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000101010110101111101011111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux4~0_combout\,
	datac => \inst43|ALT_INV_output[22]~28_combout\,
	datad => \inst43|ALT_INV_output[22]~27_combout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst3|ALT_INV_Mux9~1_combout\,
	combout => \inst43|output[22]~29_combout\);

-- Location: FF_X47_Y13_N50
\inst2|reg_mem~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[22]~29_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~988_q\);

-- Location: LABCELL_X46_Y13_N24
\inst2|reg_mem~3074\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3074_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~828_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~860_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~892_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~924_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~860_q\,
	datab => \inst2|ALT_INV_reg_mem~924_q\,
	datac => \inst2|ALT_INV_reg_mem~892_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~828_q\,
	combout => \inst2|reg_mem~3074_combout\);

-- Location: MLABCELL_X47_Y13_N6
\inst2|reg_mem~2043\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2043_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3074_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3074_combout\ & ((\inst2|reg_mem~956_q\))) # (\inst2|reg_mem~3074_combout\ & (\inst2|reg_mem~988_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~3074_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~3074_combout\ & ((\inst2|reg_mem~1020_q\))) # (\inst2|reg_mem~3074_combout\ & (\inst2|reg_mem~1052_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~988_q\,
	datab => \inst2|ALT_INV_reg_mem~1052_q\,
	datac => \inst2|ALT_INV_reg_mem~1020_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3074_combout\,
	datag => \inst2|ALT_INV_reg_mem~956_q\,
	combout => \inst2|reg_mem~2043_combout\);

-- Location: MLABCELL_X47_Y14_N54
\inst2|reg_mem~3070\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3070_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~572_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~604_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~636_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~668_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~668_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~636_q\,
	datad => \inst2|ALT_INV_reg_mem~604_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~572_q\,
	combout => \inst2|reg_mem~3070_combout\);

-- Location: MLABCELL_X47_Y14_N12
\inst2|reg_mem~2039\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2039_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~3070_combout\ & (((\inst2|reg_mem~700_q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # (\inst2|reg_mem~3070_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~732_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~3070_combout\ & (((\inst2|reg_mem~764_q\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # (\inst2|reg_mem~3070_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~796_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100001010010111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~3070_combout\,
	datab => \inst2|ALT_INV_reg_mem~796_q\,
	datac => \inst2|ALT_INV_reg_mem~764_q\,
	datad => \inst2|ALT_INV_reg_mem~732_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~700_q\,
	combout => \inst2|reg_mem~2039_combout\);

-- Location: LABCELL_X43_Y13_N36
\inst2|reg_mem~3066\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3066_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~316_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~348_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~380_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~412_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~412_q\,
	datab => \inst2|ALT_INV_reg_mem~348_q\,
	datac => \inst2|ALT_INV_reg_mem~380_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~316_q\,
	combout => \inst2|reg_mem~3066_combout\);

-- Location: LABCELL_X45_Y14_N6
\inst2|reg_mem~2035\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2035_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~3066_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~3066_combout\ & (\inst2|reg_mem~444_q\)) # (\inst2|reg_mem~3066_combout\ & ((\inst2|reg_mem~476_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~3066_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~3066_combout\ & ((\inst2|reg_mem~508_q\))) # (\inst2|reg_mem~3066_combout\ & (\inst2|reg_mem~540_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~540_q\,
	datac => \inst2|ALT_INV_reg_mem~508_q\,
	datad => \inst2|ALT_INV_reg_mem~476_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3066_combout\,
	datag => \inst2|ALT_INV_reg_mem~444_q\,
	combout => \inst2|reg_mem~2035_combout\);

-- Location: LABCELL_X48_Y12_N12
\inst2|reg_mem~3062\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3062_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~60_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~92_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~124_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~156_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~156_q\,
	datab => \inst2|ALT_INV_reg_mem~92_q\,
	datac => \inst2|ALT_INV_reg_mem~124_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~60_q\,
	combout => \inst2|reg_mem~3062_combout\);

-- Location: MLABCELL_X47_Y12_N30
\inst2|reg_mem~2031\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2031_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3062_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3062_combout\ & ((\inst2|reg_mem~188_q\))) # (\inst2|reg_mem~3062_combout\ & (\inst2|reg_mem~220_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~3062_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~3062_combout\ & ((\inst2|reg_mem~252_q\))) # (\inst2|reg_mem~3062_combout\ & (\inst2|reg_mem~284_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~220_q\,
	datab => \inst2|ALT_INV_reg_mem~284_q\,
	datac => \inst2|ALT_INV_reg_mem~252_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3062_combout\,
	datag => \inst2|ALT_INV_reg_mem~188_q\,
	combout => \inst2|reg_mem~2031_combout\);

-- Location: LABCELL_X46_Y14_N9
\inst2|reg_mem~2047\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2047_combout\ = ( \inst2|reg_mem~2035_combout\ & ( \inst2|reg_mem~2031_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~2039_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~2043_combout\))) ) ) ) # ( !\inst2|reg_mem~2035_combout\ & ( \inst2|reg_mem~2031_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(19))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~2039_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~2043_combout\)))) ) ) ) # ( \inst2|reg_mem~2035_combout\ & ( !\inst2|reg_mem~2031_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(19))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~2039_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~2043_combout\)))) ) ) ) # ( !\inst2|reg_mem~2035_combout\ & ( !\inst2|reg_mem~2031_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~2039_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~2043_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2043_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \inst2|ALT_INV_reg_mem~2039_combout\,
	datae => \inst2|ALT_INV_reg_mem~2035_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2031_combout\,
	combout => \inst2|reg_mem~2047_combout\);

-- Location: LABCELL_X43_Y18_N9
\inst12|output[22]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[22]~20_combout\ = ( \inst2|reg_mem~2047_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst2|reg_mem~2047_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(15) & 
-- \inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2047_combout\,
	combout => \inst12|output[22]~20_combout\);

-- Location: LABCELL_X42_Y16_N12
\inst3|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~97_sumout\ = SUM(( \inst2|reg_mem~1996_combout\ ) + ( !\inst12|output[23]~29_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst3|Add0~102\ ))
-- \inst3|Add0~98\ = CARRY(( \inst2|reg_mem~1996_combout\ ) + ( !\inst12|output[23]~29_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst3|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~1_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst2|ALT_INV_reg_mem~1996_combout\,
	dataf => \inst12|ALT_INV_output[23]~29_combout\,
	cin => \inst3|Add0~102\,
	sumout => \inst3|Add0~97_sumout\,
	cout => \inst3|Add0~98\);

-- Location: LABCELL_X43_Y15_N39
\inst3|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux8~1_combout\ = ( \inst3|Add0~97_sumout\ & ( (!\inst3|Mux2~0_combout\) # (\inst3|Mux8~0_combout\) ) ) # ( !\inst3|Add0~97_sumout\ & ( (\inst3|Mux2~0_combout\ & \inst3|Mux8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~0_combout\,
	datac => \inst3|ALT_INV_Mux8~0_combout\,
	dataf => \inst3|ALT_INV_Add0~97_sumout\,
	combout => \inst3|Mux8~1_combout\);

-- Location: LABCELL_X43_Y15_N24
\inst43|output[23]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[23]~26_combout\ = ( \inst3|Mux8~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[23]~25_combout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[23]~24_combout\))) ) ) # ( !\inst3|Mux8~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst43|output[23]~25_combout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[23]~24_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst22|ALT_INV_Mux4~0_combout\,
	datac => \inst43|ALT_INV_output[23]~24_combout\,
	datad => \inst43|ALT_INV_output[23]~25_combout\,
	dataf => \inst3|ALT_INV_Mux8~1_combout\,
	combout => \inst43|output[23]~26_combout\);

-- Location: LABCELL_X48_Y13_N24
\inst2|reg_mem~733feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~733feeder_combout\ = ( \inst43|output[23]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[23]~26_combout\,
	combout => \inst2|reg_mem~733feeder_combout\);

-- Location: FF_X48_Y13_N26
\inst2|reg_mem~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~733feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~733_q\);

-- Location: LABCELL_X48_Y13_N48
\inst2|reg_mem~3022\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3022_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~573_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~605_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~637_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~669_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~669_q\,
	datab => \inst2|ALT_INV_reg_mem~605_q\,
	datac => \inst2|ALT_INV_reg_mem~637_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~573_q\,
	combout => \inst2|reg_mem~3022_combout\);

-- Location: LABCELL_X48_Y13_N0
\inst2|reg_mem~1988\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1988_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3022_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3022_combout\ & ((\inst2|reg_mem~701_q\))) # (\inst2|reg_mem~3022_combout\ & (\inst2|reg_mem~733_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3022_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3022_combout\ & ((\inst2|reg_mem~765_q\))) # (\inst2|reg_mem~3022_combout\ & (\inst2|reg_mem~797_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~733_q\,
	datab => \inst2|ALT_INV_reg_mem~797_q\,
	datac => \inst2|ALT_INV_reg_mem~765_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3022_combout\,
	datag => \inst2|ALT_INV_reg_mem~701_q\,
	combout => \inst2|reg_mem~1988_combout\);

-- Location: LABCELL_X46_Y12_N24
\inst2|reg_mem~3026\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3026_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~829_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~861_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~893_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~925_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~861_q\,
	datab => \inst2|ALT_INV_reg_mem~925_q\,
	datac => \inst2|ALT_INV_reg_mem~893_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~829_q\,
	combout => \inst2|reg_mem~3026_combout\);

-- Location: LABCELL_X45_Y12_N6
\inst2|reg_mem~1992\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1992_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3026_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3026_combout\ & ((\inst2|reg_mem~957_q\))) # (\inst2|reg_mem~3026_combout\ & (\inst2|reg_mem~989_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3026_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3026_combout\ & ((\inst2|reg_mem~1021_q\))) # (\inst2|reg_mem~3026_combout\ & (\inst2|reg_mem~1053_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~989_q\,
	datab => \inst2|ALT_INV_reg_mem~1053_q\,
	datac => \inst2|ALT_INV_reg_mem~1021_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3026_combout\,
	datag => \inst2|ALT_INV_reg_mem~957_q\,
	combout => \inst2|reg_mem~1992_combout\);

-- Location: LABCELL_X51_Y14_N12
\inst2|reg_mem~3014\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3014_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~61_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # (\inst2|reg_mem~93_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~125_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~157_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~157_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~125_q\,
	datad => \inst2|ALT_INV_reg_mem~93_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~61_q\,
	combout => \inst2|reg_mem~3014_combout\);

-- Location: LABCELL_X50_Y14_N12
\inst2|reg_mem~1980\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1980_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3014_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3014_combout\ & ((\inst2|reg_mem~189_q\))) # (\inst2|reg_mem~3014_combout\ & (\inst2|reg_mem~221_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3014_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3014_combout\ & ((\inst2|reg_mem~253_q\))) # (\inst2|reg_mem~3014_combout\ & (\inst2|reg_mem~285_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~285_q\,
	datab => \inst2|ALT_INV_reg_mem~221_q\,
	datac => \inst2|ALT_INV_reg_mem~253_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3014_combout\,
	datag => \inst2|ALT_INV_reg_mem~189_q\,
	combout => \inst2|reg_mem~1980_combout\);

-- Location: LABCELL_X43_Y13_N30
\inst2|reg_mem~3018\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3018_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~317_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~349_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~381_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~413_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~349_q\,
	datab => \inst2|ALT_INV_reg_mem~413_q\,
	datac => \inst2|ALT_INV_reg_mem~381_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~317_q\,
	combout => \inst2|reg_mem~3018_combout\);

-- Location: LABCELL_X45_Y12_N24
\inst2|reg_mem~1984\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1984_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3018_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3018_combout\ & ((\inst2|reg_mem~445_q\))) # (\inst2|reg_mem~3018_combout\ & (\inst2|reg_mem~477_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3018_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3018_combout\ & ((\inst2|reg_mem~509_q\))) # (\inst2|reg_mem~3018_combout\ & (\inst2|reg_mem~541_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~477_q\,
	datab => \inst2|ALT_INV_reg_mem~541_q\,
	datac => \inst2|ALT_INV_reg_mem~509_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3018_combout\,
	datag => \inst2|ALT_INV_reg_mem~445_q\,
	combout => \inst2|reg_mem~1984_combout\);

-- Location: LABCELL_X45_Y12_N30
\inst2|reg_mem~1996\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1996_combout\ = ( \inst2|reg_mem~1980_combout\ & ( \inst2|reg_mem~1984_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1988_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1992_combout\)))) ) ) ) # ( !\inst2|reg_mem~1980_combout\ & ( \inst2|reg_mem~1984_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~1988_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1992_combout\)))) ) ) ) # ( 
-- \inst2|reg_mem~1980_combout\ & ( !\inst2|reg_mem~1984_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((\inst2|reg_mem~1988_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~1992_combout\)))) ) ) ) # ( !\inst2|reg_mem~1980_combout\ & ( !\inst2|reg_mem~1984_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1988_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1992_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \inst2|ALT_INV_reg_mem~1988_combout\,
	datad => \inst2|ALT_INV_reg_mem~1992_combout\,
	datae => \inst2|ALT_INV_reg_mem~1980_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1984_combout\,
	combout => \inst2|reg_mem~1996_combout\);

-- Location: LABCELL_X42_Y16_N15
\inst3|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~93_sumout\ = SUM(( !\inst12|output[24]~25_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst2|reg_mem~1962_combout\ ) + ( \inst3|Add0~98\ ))
-- \inst3|Add0~94\ = CARRY(( !\inst12|output[24]~25_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst2|reg_mem~1962_combout\ ) + ( \inst3|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~1_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst12|ALT_INV_output[24]~25_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1962_combout\,
	cin => \inst3|Add0~98\,
	sumout => \inst3|Add0~93_sumout\,
	cout => \inst3|Add0~94\);

-- Location: LABCELL_X43_Y20_N33
\inst3|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux7~1_combout\ = ( \inst3|Mux7~0_combout\ & ( \inst3|Add0~93_sumout\ ) ) # ( !\inst3|Mux7~0_combout\ & ( \inst3|Add0~93_sumout\ & ( !\inst3|Mux2~0_combout\ ) ) ) # ( \inst3|Mux7~0_combout\ & ( !\inst3|Add0~93_sumout\ & ( \inst3|Mux2~0_combout\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~0_combout\,
	datae => \inst3|ALT_INV_Mux7~0_combout\,
	dataf => \inst3|ALT_INV_Add0~93_sumout\,
	combout => \inst3|Mux7~1_combout\);

-- Location: LABCELL_X43_Y20_N36
\inst43|output[24]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[24]~23_combout\ = ( \inst43|output[24]~21_combout\ & ( \inst3|Mux7~1_combout\ & ( ((!\inst22|Mux4~0_combout\) # (\inst43|output[24]~22_combout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\inst43|output[24]~21_combout\ & ( \inst3|Mux7~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[24]~22_combout\)) ) ) ) # ( \inst43|output[24]~21_combout\ & ( 
-- !\inst3|Mux7~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((\inst43|output[24]~22_combout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\inst43|output[24]~21_combout\ & ( !\inst3|Mux7~1_combout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[24]~22_combout\ & \inst22|Mux4~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000011111111111111000011001111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst43|ALT_INV_output[24]~22_combout\,
	datad => \inst22|ALT_INV_Mux4~0_combout\,
	datae => \inst43|ALT_INV_output[24]~21_combout\,
	dataf => \inst3|ALT_INV_Mux7~1_combout\,
	combout => \inst43|output[24]~23_combout\);

-- Location: LABCELL_X40_Y15_N48
\inst2|reg_mem~542feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~542feeder_combout\ = ( \inst43|output[24]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[24]~23_combout\,
	combout => \inst2|reg_mem~542feeder_combout\);

-- Location: FF_X40_Y15_N50
\inst2|reg_mem~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~542feeder_combout\,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~542_q\);

-- Location: LABCELL_X43_Y22_N6
\inst2|reg_mem~3002\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3002_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~318_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~350_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~382_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\inst2|reg_mem~414_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~350_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~382_q\,
	datad => \inst2|ALT_INV_reg_mem~414_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~318_q\,
	combout => \inst2|reg_mem~3002_combout\);

-- Location: LABCELL_X40_Y15_N18
\inst2|reg_mem~1967\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1967_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~3002_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~3002_combout\ & (\inst2|reg_mem~446_q\)) # (\inst2|reg_mem~3002_combout\ & ((\inst2|reg_mem~478_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~3002_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~3002_combout\ & ((\inst2|reg_mem~510_q\))) # (\inst2|reg_mem~3002_combout\ & (\inst2|reg_mem~542_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~542_q\,
	datac => \inst2|ALT_INV_reg_mem~510_q\,
	datad => \inst2|ALT_INV_reg_mem~478_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3002_combout\,
	datag => \inst2|ALT_INV_reg_mem~446_q\,
	combout => \inst2|reg_mem~1967_combout\);

-- Location: LABCELL_X43_Y19_N42
\inst2|reg_mem~3010\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3010_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~830_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~862_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~894_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~926_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~926_q\,
	datac => \inst2|ALT_INV_reg_mem~894_q\,
	datad => \inst2|ALT_INV_reg_mem~862_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~830_q\,
	combout => \inst2|reg_mem~3010_combout\);

-- Location: LABCELL_X40_Y14_N24
\inst2|reg_mem~1975\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1975_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3010_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3010_combout\ & (\inst2|reg_mem~958_q\)) # (\inst2|reg_mem~3010_combout\ & ((\inst2|reg_mem~990_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~3010_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~3010_combout\ & ((\inst2|reg_mem~1022_q\))) # (\inst2|reg_mem~3010_combout\ & (\inst2|reg_mem~1054_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1054_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~1022_q\,
	datad => \inst2|ALT_INV_reg_mem~990_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3010_combout\,
	datag => \inst2|ALT_INV_reg_mem~958_q\,
	combout => \inst2|reg_mem~1975_combout\);

-- Location: LABCELL_X46_Y21_N42
\inst2|reg_mem~2998\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2998_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~62_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~94_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~126_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~158_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~94_q\,
	datab => \inst2|ALT_INV_reg_mem~158_q\,
	datac => \inst2|ALT_INV_reg_mem~126_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~62_q\,
	combout => \inst2|reg_mem~2998_combout\);

-- Location: LABCELL_X46_Y21_N6
\inst2|reg_mem~1963\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1963_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2998_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2998_combout\ & ((\inst2|reg_mem~190_q\))) # (\inst2|reg_mem~2998_combout\ & (\inst2|reg_mem~222_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2998_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2998_combout\ & ((\inst2|reg_mem~254_q\))) # (\inst2|reg_mem~2998_combout\ & (\inst2|reg_mem~286_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~222_q\,
	datab => \inst2|ALT_INV_reg_mem~286_q\,
	datac => \inst2|ALT_INV_reg_mem~254_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2998_combout\,
	datag => \inst2|ALT_INV_reg_mem~190_q\,
	combout => \inst2|reg_mem~1963_combout\);

-- Location: MLABCELL_X47_Y21_N0
\inst2|reg_mem~3006\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3006_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~574_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~606_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~638_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~670_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~670_q\,
	datab => \inst2|ALT_INV_reg_mem~606_q\,
	datac => \inst2|ALT_INV_reg_mem~638_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~574_q\,
	combout => \inst2|reg_mem~3006_combout\);

-- Location: MLABCELL_X39_Y19_N12
\inst2|reg_mem~1971\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1971_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3006_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3006_combout\ & ((\inst2|reg_mem~702_q\))) # (\inst2|reg_mem~3006_combout\ & (\inst2|reg_mem~734_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~3006_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~3006_combout\ & ((\inst2|reg_mem~766_q\))) # (\inst2|reg_mem~3006_combout\ & (\inst2|reg_mem~798_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~734_q\,
	datab => \inst2|ALT_INV_reg_mem~798_q\,
	datac => \inst2|ALT_INV_reg_mem~766_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3006_combout\,
	datag => \inst2|ALT_INV_reg_mem~702_q\,
	combout => \inst2|reg_mem~1971_combout\);

-- Location: LABCELL_X40_Y15_N12
\inst2|reg_mem~1979\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1979_combout\ = ( \inst2|reg_mem~1963_combout\ & ( \inst2|reg_mem~1971_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1967_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1975_combout\)))) ) ) ) # ( !\inst2|reg_mem~1963_combout\ & ( \inst2|reg_mem~1971_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1967_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19)) # ((\inst2|reg_mem~1975_combout\)))) ) ) ) # ( 
-- \inst2|reg_mem~1963_combout\ & ( !\inst2|reg_mem~1971_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19)) # ((\inst2|reg_mem~1967_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1975_combout\)))) ) ) ) # ( !\inst2|reg_mem~1963_combout\ & ( !\inst2|reg_mem~1971_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1967_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1975_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \inst2|ALT_INV_reg_mem~1967_combout\,
	datad => \inst2|ALT_INV_reg_mem~1975_combout\,
	datae => \inst2|ALT_INV_reg_mem~1963_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1971_combout\,
	combout => \inst2|reg_mem~1979_combout\);

-- Location: LABCELL_X40_Y15_N6
\inst12|output[24]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[24]~25_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst2|reg_mem~1979_combout\ ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst2|reg_mem~1979_combout\ & ( !\inst22|Mux0~0_combout\ ) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(15) & ( !\inst2|reg_mem~1979_combout\ & ( \inst22|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|ALT_INV_reg_mem~1979_combout\,
	combout => \inst12|output[24]~25_combout\);

-- Location: LABCELL_X42_Y16_N18
\inst3|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~89_sumout\ = SUM(( !\inst12|output[25]~21_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst2|reg_mem~1928_combout\ ) + ( \inst3|Add0~94\ ))
-- \inst3|Add0~90\ = CARRY(( !\inst12|output[25]~21_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst2|reg_mem~1928_combout\ ) + ( \inst3|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~1_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst12|ALT_INV_output[25]~21_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1928_combout\,
	cin => \inst3|Add0~94\,
	sumout => \inst3|Add0~89_sumout\,
	cout => \inst3|Add0~90\);

-- Location: LABCELL_X42_Y20_N42
\inst3|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux6~1_combout\ = ( \inst3|Add0~89_sumout\ & ( (!\inst3|Mux2~0_combout\) # (\inst3|Mux6~0_combout\) ) ) # ( !\inst3|Add0~89_sumout\ & ( (\inst3|Mux2~0_combout\ & \inst3|Mux6~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Mux6~0_combout\,
	dataf => \inst3|ALT_INV_Add0~89_sumout\,
	combout => \inst3|Mux6~1_combout\);

-- Location: LABCELL_X42_Y20_N48
\inst43|output[25]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[25]~20_combout\ = ( \inst43|output[25]~19_combout\ & ( \inst3|Mux6~1_combout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (!\inst22|Mux4~0_combout\)) # (\inst43|output[25]~18_combout\) ) ) ) # ( 
-- !\inst43|output[25]~19_combout\ & ( \inst3|Mux6~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((\inst43|output[25]~18_combout\ & \inst15|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( \inst43|output[25]~19_combout\ & ( 
-- !\inst3|Mux6~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[25]~18_combout\))) ) ) ) # ( !\inst43|output[25]~19_combout\ & ( !\inst3|Mux6~1_combout\ & ( 
-- (\inst43|output[25]~18_combout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst22|Mux4~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000011010000110111110001111100011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst43|ALT_INV_output[25]~18_combout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst22|ALT_INV_Mux4~0_combout\,
	datae => \inst43|ALT_INV_output[25]~19_combout\,
	dataf => \inst3|ALT_INV_Mux6~1_combout\,
	combout => \inst43|output[25]~20_combout\);

-- Location: FF_X45_Y19_N47
\inst2|reg_mem~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[25]~20_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~991_q\);

-- Location: MLABCELL_X39_Y16_N30
\inst2|reg_mem~2978\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2978_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~831_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~863_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~895_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~927_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010101110101011101010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~895_q\,
	datad => \inst2|ALT_INV_reg_mem~927_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~863_q\,
	datag => \inst2|ALT_INV_reg_mem~831_q\,
	combout => \inst2|reg_mem~2978_combout\);

-- Location: MLABCELL_X39_Y16_N0
\inst2|reg_mem~1941\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1941_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2978_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2978_combout\ & ((\inst2|reg_mem~959_q\))) # (\inst2|reg_mem~2978_combout\ & (\inst2|reg_mem~991_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2978_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2978_combout\ & (\inst2|reg_mem~1023_q\)) # (\inst2|reg_mem~2978_combout\ & ((\inst2|reg_mem~1055_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~991_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~1023_q\,
	datad => \inst2|ALT_INV_reg_mem~1055_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2978_combout\,
	datag => \inst2|ALT_INV_reg_mem~959_q\,
	combout => \inst2|reg_mem~1941_combout\);

-- Location: LABCELL_X37_Y19_N18
\inst2|reg_mem~2970\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2970_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~319_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~351_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~383_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~415_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~351_q\,
	datab => \inst2|ALT_INV_reg_mem~415_q\,
	datac => \inst2|ALT_INV_reg_mem~383_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~319_q\,
	combout => \inst2|reg_mem~2970_combout\);

-- Location: LABCELL_X40_Y18_N0
\inst2|reg_mem~1933\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1933_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2970_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2970_combout\ & ((\inst2|reg_mem~447_q\))) # (\inst2|reg_mem~2970_combout\ & (\inst2|reg_mem~479_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2970_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2970_combout\ & ((\inst2|reg_mem~511_q\))) # (\inst2|reg_mem~2970_combout\ & (\inst2|reg_mem~543_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~543_q\,
	datab => \inst2|ALT_INV_reg_mem~479_q\,
	datac => \inst2|ALT_INV_reg_mem~511_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2970_combout\,
	datag => \inst2|ALT_INV_reg_mem~447_q\,
	combout => \inst2|reg_mem~1933_combout\);

-- Location: LABCELL_X45_Y22_N48
\inst2|reg_mem~2966\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2966_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~63_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~95_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~127_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~159_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~95_q\,
	datab => \inst2|ALT_INV_reg_mem~159_q\,
	datac => \inst2|ALT_INV_reg_mem~127_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~63_q\,
	combout => \inst2|reg_mem~2966_combout\);

-- Location: LABCELL_X45_Y22_N6
\inst2|reg_mem~1929\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1929_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2966_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2966_combout\ & ((\inst2|reg_mem~191_q\))) # (\inst2|reg_mem~2966_combout\ & (\inst2|reg_mem~223_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2966_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2966_combout\ & (\inst2|reg_mem~255_q\)) # (\inst2|reg_mem~2966_combout\ & ((\inst2|reg_mem~287_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~223_q\,
	datac => \inst2|ALT_INV_reg_mem~255_q\,
	datad => \inst2|ALT_INV_reg_mem~287_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2966_combout\,
	datag => \inst2|ALT_INV_reg_mem~191_q\,
	combout => \inst2|reg_mem~1929_combout\);

-- Location: LABCELL_X48_Y20_N42
\inst2|reg_mem~2974\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2974_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~575_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~607_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~639_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~671_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~607_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~639_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~671_q\,
	datag => \inst2|ALT_INV_reg_mem~575_q\,
	combout => \inst2|reg_mem~2974_combout\);

-- Location: MLABCELL_X47_Y20_N48
\inst2|reg_mem~1937\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1937_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2974_combout\ & (\inst2|reg_mem~703_q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst2|reg_mem~2974_combout\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~735_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2974_combout\ & (((\inst2|reg_mem~767_q\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # (\inst2|reg_mem~2974_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~799_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001100001100001111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~799_q\,
	datab => \inst2|ALT_INV_reg_mem~2974_combout\,
	datac => \inst2|ALT_INV_reg_mem~767_q\,
	datad => \inst2|ALT_INV_reg_mem~735_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~703_q\,
	combout => \inst2|reg_mem~1937_combout\);

-- Location: MLABCELL_X39_Y16_N54
\inst2|reg_mem~1945\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1945_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(20) & ( \inst2|reg_mem~1937_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19)) # (\inst2|reg_mem~1941_combout\) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|q_a\(20) & ( \inst2|reg_mem~1937_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1929_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inst2|reg_mem~1933_combout\)) ) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(20) & ( !\inst2|reg_mem~1937_combout\ & ( (\inst2|reg_mem~1941_combout\ & \inst5|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|q_a\(20) & ( !\inst2|reg_mem~1937_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1929_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inst2|reg_mem~1933_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1941_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \inst2|ALT_INV_reg_mem~1933_combout\,
	datad => \inst2|ALT_INV_reg_mem~1929_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \inst2|ALT_INV_reg_mem~1937_combout\,
	combout => \inst2|reg_mem~1945_combout\);

-- Location: MLABCELL_X39_Y16_N15
\inst12|output[25]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[25]~21_combout\ = ( \inst2|reg_mem~1945_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(15) ) ) # ( !\inst2|reg_mem~1945_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst22|Mux0~0_combout\ ) ) ) # ( 
-- \inst2|reg_mem~1945_combout\ & ( !\inst5|altsyncram_component|auto_generated|q_a\(15) & ( !\inst22|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	datae => \inst2|ALT_INV_reg_mem~1945_combout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst12|output[25]~21_combout\);

-- Location: LABCELL_X42_Y16_N21
\inst3|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~85_sumout\ = SUM(( \inst2|reg_mem~1894_combout\ ) + ( !\inst12|output[26]~24_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst3|Add0~90\ ))
-- \inst3|Add0~86\ = CARRY(( \inst2|reg_mem~1894_combout\ ) + ( !\inst12|output[26]~24_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst3|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~1_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst2|ALT_INV_reg_mem~1894_combout\,
	dataf => \inst12|ALT_INV_output[26]~24_combout\,
	cin => \inst3|Add0~90\,
	sumout => \inst3|Add0~85_sumout\,
	cout => \inst3|Add0~86\);

-- Location: LABCELL_X43_Y21_N21
\inst3|alu_result_sig[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(26) = ( \inst3|alu_result_sig\(26) & ( \inst12|output[10]~5_combout\ ) ) # ( !\inst3|alu_result_sig\(26) & ( \inst12|output[10]~5_combout\ & ( \inst3|Mux32~1_combout\ ) ) ) # ( \inst3|alu_result_sig\(26) & ( 
-- !\inst12|output[10]~5_combout\ & ( !\inst3|Mux32~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux32~1_combout\,
	datae => \inst3|ALT_INV_alu_result_sig\(26),
	dataf => \inst12|ALT_INV_output[10]~5_combout\,
	combout => \inst3|alu_result_sig\(26));

-- Location: LABCELL_X42_Y16_N57
\inst3|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux5~0_combout\ = ( \inst3|alu_result_sig\(26) & ( (!\inst12|output[26]~24_combout\ & (!\inst3|Mux2~2_combout\ & ((!\inst3|Mux2~1_combout\) # (\inst2|reg_mem~1894_combout\)))) # (\inst12|output[26]~24_combout\ & ((!\inst3|Mux2~2_combout\) # 
-- ((\inst2|reg_mem~1894_combout\ & !\inst3|Mux2~1_combout\)))) ) ) # ( !\inst3|alu_result_sig\(26) & ( (!\inst3|Mux2~1_combout\ & (\inst12|output[26]~24_combout\ & (\inst2|reg_mem~1894_combout\ & \inst3|Mux2~2_combout\))) # (\inst3|Mux2~1_combout\ & 
-- (!\inst3|Mux2~2_combout\ & ((\inst2|reg_mem~1894_combout\) # (\inst12|output[26]~24_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100010000000001110001000011110111000100001111011100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[26]~24_combout\,
	datab => \inst2|ALT_INV_reg_mem~1894_combout\,
	datac => \inst3|ALT_INV_Mux2~1_combout\,
	datad => \inst3|ALT_INV_Mux2~2_combout\,
	dataf => \inst3|ALT_INV_alu_result_sig\(26),
	combout => \inst3|Mux5~0_combout\);

-- Location: LABCELL_X42_Y16_N42
\inst3|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux5~1_combout\ = ( \inst3|Mux5~0_combout\ & ( (\inst3|Add0~85_sumout\) # (\inst3|Mux2~0_combout\) ) ) # ( !\inst3|Mux5~0_combout\ & ( (!\inst3|Mux2~0_combout\ & \inst3|Add0~85_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Add0~85_sumout\,
	dataf => \inst3|ALT_INV_Mux5~0_combout\,
	combout => \inst3|Mux5~1_combout\);

-- Location: LABCELL_X43_Y15_N33
\inst43|output[26]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[26]~17_combout\ = ( \inst3|Mux5~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[26]~16_combout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[26]~15_combout\)))) ) ) # ( !\inst3|Mux5~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst43|output[26]~16_combout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[26]~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst22|ALT_INV_Mux4~0_combout\,
	datac => \inst43|ALT_INV_output[26]~16_combout\,
	datad => \inst43|ALT_INV_output[26]~15_combout\,
	dataf => \inst3|ALT_INV_Mux5~1_combout\,
	combout => \inst43|output[26]~17_combout\);

-- Location: LABCELL_X45_Y12_N54
\inst2|reg_mem~992feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~992feeder_combout\ = ( \inst43|output[26]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[26]~17_combout\,
	combout => \inst2|reg_mem~992feeder_combout\);

-- Location: FF_X45_Y12_N56
\inst2|reg_mem~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~992feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~992_q\);

-- Location: LABCELL_X46_Y12_N12
\inst2|reg_mem~2930\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2930_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~832_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((\inst2|reg_mem~864_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~896_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & 
-- (\inst2|reg_mem~928_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst5|altsyncram_component|auto_generated|q_a\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~928_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~896_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~864_q\,
	datag => \inst2|ALT_INV_reg_mem~832_q\,
	combout => \inst2|reg_mem~2930_combout\);

-- Location: LABCELL_X45_Y12_N42
\inst2|reg_mem~1890\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1890_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2930_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2930_combout\ & ((\inst2|reg_mem~960_q\))) # (\inst2|reg_mem~2930_combout\ & (\inst2|reg_mem~992_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2930_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2930_combout\ & ((\inst2|reg_mem~1024_q\))) # (\inst2|reg_mem~2930_combout\ & (\inst2|reg_mem~1056_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~992_q\,
	datab => \inst2|ALT_INV_reg_mem~1056_q\,
	datac => \inst2|ALT_INV_reg_mem~1024_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2930_combout\,
	datag => \inst2|ALT_INV_reg_mem~960_q\,
	combout => \inst2|reg_mem~1890_combout\);

-- Location: LABCELL_X48_Y14_N0
\inst2|reg_mem~2926\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2926_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~576_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~608_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~640_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~672_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~608_q\,
	datab => \inst2|ALT_INV_reg_mem~672_q\,
	datac => \inst2|ALT_INV_reg_mem~640_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~576_q\,
	combout => \inst2|reg_mem~2926_combout\);

-- Location: LABCELL_X48_Y14_N12
\inst2|reg_mem~1886\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1886_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2926_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2926_combout\ & ((\inst2|reg_mem~704_q\))) # (\inst2|reg_mem~2926_combout\ & (\inst2|reg_mem~736_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2926_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2926_combout\ & ((\inst2|reg_mem~768_q\))) # (\inst2|reg_mem~2926_combout\ & (\inst2|reg_mem~800_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~800_q\,
	datab => \inst2|ALT_INV_reg_mem~736_q\,
	datac => \inst2|ALT_INV_reg_mem~768_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2926_combout\,
	datag => \inst2|ALT_INV_reg_mem~704_q\,
	combout => \inst2|reg_mem~1886_combout\);

-- Location: LABCELL_X48_Y15_N24
\inst2|reg_mem~2922\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2922_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~320_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~352_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~384_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~416_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~352_q\,
	datab => \inst2|ALT_INV_reg_mem~416_q\,
	datac => \inst2|ALT_INV_reg_mem~384_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~320_q\,
	combout => \inst2|reg_mem~2922_combout\);

-- Location: LABCELL_X45_Y12_N0
\inst2|reg_mem~1882\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1882_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2922_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2922_combout\ & ((\inst2|reg_mem~448_q\))) # (\inst2|reg_mem~2922_combout\ & (\inst2|reg_mem~480_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2922_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2922_combout\ & ((\inst2|reg_mem~512_q\))) # (\inst2|reg_mem~2922_combout\ & (\inst2|reg_mem~544_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~480_q\,
	datab => \inst2|ALT_INV_reg_mem~544_q\,
	datac => \inst2|ALT_INV_reg_mem~512_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2922_combout\,
	datag => \inst2|ALT_INV_reg_mem~448_q\,
	combout => \inst2|reg_mem~1882_combout\);

-- Location: LABCELL_X51_Y14_N30
\inst2|reg_mem~2918\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2918_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~64_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~96_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~128_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~160_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~160_q\,
	datab => \inst2|ALT_INV_reg_mem~96_q\,
	datac => \inst2|ALT_INV_reg_mem~128_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~64_q\,
	combout => \inst2|reg_mem~2918_combout\);

-- Location: LABCELL_X50_Y14_N36
\inst2|reg_mem~1878\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1878_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~2918_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~2918_combout\ & ((\inst2|reg_mem~192_q\))) # (\inst2|reg_mem~2918_combout\ & (\inst2|reg_mem~224_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~2918_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~2918_combout\ & ((\inst2|reg_mem~256_q\))) # (\inst2|reg_mem~2918_combout\ & (\inst2|reg_mem~288_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~224_q\,
	datab => \inst2|ALT_INV_reg_mem~288_q\,
	datac => \inst2|ALT_INV_reg_mem~256_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~2918_combout\,
	datag => \inst2|ALT_INV_reg_mem~192_q\,
	combout => \inst2|reg_mem~1878_combout\);

-- Location: LABCELL_X45_Y12_N39
\inst2|reg_mem~1894\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1894_combout\ = ( \inst2|reg_mem~1882_combout\ & ( \inst2|reg_mem~1878_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1886_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1890_combout\))) ) ) ) # ( !\inst2|reg_mem~1882_combout\ & ( \inst2|reg_mem~1878_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(25)) # (\inst2|reg_mem~1886_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1890_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(25)))) ) ) ) # ( 
-- \inst2|reg_mem~1882_combout\ & ( !\inst2|reg_mem~1878_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & (((\inst5|altsyncram_component|auto_generated|q_a\(25) & \inst2|reg_mem~1886_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (((!\inst5|altsyncram_component|auto_generated|q_a\(25))) # (\inst2|reg_mem~1890_combout\))) ) ) ) # ( !\inst2|reg_mem~1882_combout\ & ( !\inst2|reg_mem~1878_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~1886_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~1890_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \inst2|ALT_INV_reg_mem~1890_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \inst2|ALT_INV_reg_mem~1886_combout\,
	datae => \inst2|ALT_INV_reg_mem~1882_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1878_combout\,
	combout => \inst2|reg_mem~1894_combout\);

-- Location: LABCELL_X42_Y16_N24
\inst3|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~81_sumout\ = SUM(( !\inst12|output[27]~23_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst2|reg_mem~1860_combout\ ) + ( \inst3|Add0~86\ ))
-- \inst3|Add0~82\ = CARRY(( !\inst12|output[27]~23_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst2|reg_mem~1860_combout\ ) + ( \inst3|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~1_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst12|ALT_INV_output[27]~23_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1860_combout\,
	cin => \inst3|Add0~86\,
	sumout => \inst3|Add0~81_sumout\,
	cout => \inst3|Add0~82\);

-- Location: LABCELL_X45_Y19_N9
\inst3|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux4~1_combout\ = ( \inst3|Add0~81_sumout\ & ( (!\inst3|Mux2~0_combout\) # (\inst3|Mux4~0_combout\) ) ) # ( !\inst3|Add0~81_sumout\ & ( (\inst3|Mux2~0_combout\ & \inst3|Mux4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst3|ALT_INV_Mux4~0_combout\,
	dataf => \inst3|ALT_INV_Add0~81_sumout\,
	combout => \inst3|Mux4~1_combout\);

-- Location: LABCELL_X45_Y19_N33
\inst43|output[27]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[27]~14_combout\ = ( \inst43|output[27]~13_combout\ & ( \inst3|Mux4~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[27]~12_combout\)) ) ) ) # ( 
-- !\inst43|output[27]~13_combout\ & ( \inst3|Mux4~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((\inst43|output[27]~12_combout\ & \inst15|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( \inst43|output[27]~13_combout\ & ( 
-- !\inst3|Mux4~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[27]~12_combout\))) ) ) ) # ( !\inst43|output[27]~13_combout\ & ( !\inst3|Mux4~1_combout\ & ( 
-- (\inst22|Mux4~0_combout\ & (\inst43|output[27]~12_combout\ & \inst15|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001010101010001000110101010101110111111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux4~0_combout\,
	datab => \inst43|ALT_INV_output[27]~12_combout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst43|ALT_INV_output[27]~13_combout\,
	dataf => \inst3|ALT_INV_Mux4~1_combout\,
	combout => \inst43|output[27]~14_combout\);

-- Location: LABCELL_X36_Y19_N15
\inst2|reg_mem~481feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~481feeder_combout\ = ( \inst43|output[27]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[27]~14_combout\,
	combout => \inst2|reg_mem~481feeder_combout\);

-- Location: FF_X36_Y19_N17
\inst2|reg_mem~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~481feeder_combout\,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~481_q\);

-- Location: LABCELL_X40_Y15_N30
\inst2|reg_mem~2906\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2906_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~321_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~353_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~385_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~417_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~417_q\,
	datab => \inst2|ALT_INV_reg_mem~353_q\,
	datac => \inst2|ALT_INV_reg_mem~385_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~321_q\,
	combout => \inst2|reg_mem~2906_combout\);

-- Location: LABCELL_X40_Y15_N0
\inst2|reg_mem~1865\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1865_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2906_combout\ & (((\inst2|reg_mem~449_q\ & \inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst2|reg_mem~2906_combout\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~481_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2906_combout\ & (((\inst2|reg_mem~513_q\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst2|reg_mem~2906_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~545_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~481_q\,
	datab => \inst2|ALT_INV_reg_mem~545_q\,
	datac => \inst2|ALT_INV_reg_mem~513_q\,
	datad => \inst2|ALT_INV_reg_mem~2906_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~449_q\,
	combout => \inst2|reg_mem~1865_combout\);

-- Location: LABCELL_X45_Y22_N30
\inst2|reg_mem~2902\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2902_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~65_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~97_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~129_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~161_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110000110011111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~161_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~129_q\,
	datad => \inst2|ALT_INV_reg_mem~97_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~65_q\,
	combout => \inst2|reg_mem~2902_combout\);

-- Location: LABCELL_X45_Y22_N42
\inst2|reg_mem~1861\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1861_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2902_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2902_combout\ & ((\inst2|reg_mem~193_q\))) # (\inst2|reg_mem~2902_combout\ & (\inst2|reg_mem~225_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2902_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2902_combout\ & (\inst2|reg_mem~257_q\)) # (\inst2|reg_mem~2902_combout\ & ((\inst2|reg_mem~289_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~225_q\,
	datac => \inst2|ALT_INV_reg_mem~257_q\,
	datad => \inst2|ALT_INV_reg_mem~289_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2902_combout\,
	datag => \inst2|ALT_INV_reg_mem~193_q\,
	combout => \inst2|reg_mem~1861_combout\);

-- Location: LABCELL_X48_Y21_N6
\inst2|reg_mem~2910\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2910_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~577_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~609_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~641_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~673_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~673_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~641_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~609_q\,
	datag => \inst2|ALT_INV_reg_mem~577_q\,
	combout => \inst2|reg_mem~2910_combout\);

-- Location: MLABCELL_X47_Y20_N42
\inst2|reg_mem~1869\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1869_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2910_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2910_combout\ & ((\inst2|reg_mem~705_q\))) # (\inst2|reg_mem~2910_combout\ & (\inst2|reg_mem~737_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2910_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2910_combout\ & ((\inst2|reg_mem~769_q\))) # (\inst2|reg_mem~2910_combout\ & (\inst2|reg_mem~801_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~737_q\,
	datab => \inst2|ALT_INV_reg_mem~801_q\,
	datac => \inst2|ALT_INV_reg_mem~769_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2910_combout\,
	datag => \inst2|ALT_INV_reg_mem~705_q\,
	combout => \inst2|reg_mem~1869_combout\);

-- Location: LABCELL_X37_Y19_N0
\inst2|reg_mem~2914\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2914_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~833_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~865_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~897_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~929_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~929_q\,
	datab => \inst2|ALT_INV_reg_mem~865_q\,
	datac => \inst2|ALT_INV_reg_mem~897_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~833_q\,
	combout => \inst2|reg_mem~2914_combout\);

-- Location: LABCELL_X45_Y15_N18
\inst2|reg_mem~1873\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1873_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2914_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2914_combout\ & (\inst2|reg_mem~961_q\)) # (\inst2|reg_mem~2914_combout\ & ((\inst2|reg_mem~993_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2914_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2914_combout\ & ((\inst2|reg_mem~1025_q\))) # (\inst2|reg_mem~2914_combout\ & (\inst2|reg_mem~1057_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1057_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~1025_q\,
	datad => \inst2|ALT_INV_reg_mem~993_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2914_combout\,
	datag => \inst2|ALT_INV_reg_mem~961_q\,
	combout => \inst2|reg_mem~1873_combout\);

-- Location: LABCELL_X45_Y15_N9
\inst2|reg_mem~1877\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1877_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(20) & ( \inst2|reg_mem~1873_combout\ & ( (\inst2|reg_mem~1869_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|q_a\(20) & ( \inst2|reg_mem~1873_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1861_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inst2|reg_mem~1865_combout\)) ) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(20) & ( !\inst2|reg_mem~1873_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & \inst2|reg_mem~1869_combout\) ) ) ) # ( 
-- !\inst5|altsyncram_component|auto_generated|q_a\(20) & ( !\inst2|reg_mem~1873_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1861_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inst2|reg_mem~1865_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst2|ALT_INV_reg_mem~1865_combout\,
	datac => \inst2|ALT_INV_reg_mem~1861_combout\,
	datad => \inst2|ALT_INV_reg_mem~1869_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \inst2|ALT_INV_reg_mem~1873_combout\,
	combout => \inst2|reg_mem~1877_combout\);

-- Location: LABCELL_X45_Y15_N36
\inst12|output[27]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[27]~23_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(15) & ( (\inst2|reg_mem~1877_combout\) # (\inst22|Mux0~0_combout\) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst22|Mux0~0_combout\ & 
-- \inst2|reg_mem~1877_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst22|ALT_INV_Mux0~0_combout\,
	datad => \inst2|ALT_INV_reg_mem~1877_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst12|output[27]~23_combout\);

-- Location: LABCELL_X42_Y16_N27
\inst3|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~77_sumout\ = SUM(( !\inst12|output[28]~22_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst2|reg_mem~1826_combout\ ) + ( \inst3|Add0~82\ ))
-- \inst3|Add0~78\ = CARRY(( !\inst12|output[28]~22_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst2|reg_mem~1826_combout\ ) + ( \inst3|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~1_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst12|ALT_INV_output[28]~22_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1826_combout\,
	cin => \inst3|Add0~82\,
	sumout => \inst3|Add0~77_sumout\,
	cout => \inst3|Add0~78\);

-- Location: LABCELL_X42_Y16_N54
\inst3|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux3~1_combout\ = ( \inst3|Add0~77_sumout\ & ( (!\inst3|Mux2~0_combout\) # (\inst3|Mux3~0_combout\) ) ) # ( !\inst3|Add0~77_sumout\ & ( (\inst3|Mux3~0_combout\ & \inst3|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux3~0_combout\,
	datad => \inst3|ALT_INV_Mux2~0_combout\,
	dataf => \inst3|ALT_INV_Add0~77_sumout\,
	combout => \inst3|Mux3~1_combout\);

-- Location: LABCELL_X43_Y14_N39
\inst43|output[28]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[28]~11_combout\ = ( \inst43|output[28]~10_combout\ & ( \inst3|Mux3~1_combout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst22|Mux4~0_combout\) # (\inst43|output[28]~9_combout\)) ) ) ) # ( 
-- !\inst43|output[28]~10_combout\ & ( \inst3|Mux3~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[28]~9_combout\)) ) ) ) # ( \inst43|output[28]~10_combout\ & ( 
-- !\inst3|Mux3~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[28]~9_combout\))) ) ) ) # ( !\inst43|output[28]~10_combout\ & ( !\inst3|Mux3~1_combout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[28]~9_combout\ & \inst22|Mux4~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000001100111111111111000000111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst43|ALT_INV_output[28]~9_combout\,
	datad => \inst22|ALT_INV_Mux4~0_combout\,
	datae => \inst43|ALT_INV_output[28]~10_combout\,
	dataf => \inst3|ALT_INV_Mux3~1_combout\,
	combout => \inst43|output[28]~11_combout\);

-- Location: FF_X50_Y14_N2
\inst2|reg_mem~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[28]~11_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~226_q\);

-- Location: LABCELL_X50_Y14_N24
\inst2|reg_mem~2870\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2870_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~66_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~98_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~130_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~162_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~98_q\,
	datab => \inst2|ALT_INV_reg_mem~162_q\,
	datac => \inst2|ALT_INV_reg_mem~130_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~66_q\,
	combout => \inst2|reg_mem~2870_combout\);

-- Location: LABCELL_X50_Y14_N42
\inst2|reg_mem~1827\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1827_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2870_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2870_combout\ & ((\inst2|reg_mem~194_q\))) # (\inst2|reg_mem~2870_combout\ & (\inst2|reg_mem~226_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2870_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2870_combout\ & ((\inst2|reg_mem~258_q\))) # (\inst2|reg_mem~2870_combout\ & (\inst2|reg_mem~290_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~226_q\,
	datab => \inst2|ALT_INV_reg_mem~290_q\,
	datac => \inst2|ALT_INV_reg_mem~258_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2870_combout\,
	datag => \inst2|ALT_INV_reg_mem~194_q\,
	combout => \inst2|reg_mem~1827_combout\);

-- Location: LABCELL_X45_Y13_N48
\inst2|reg_mem~2874\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2874_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~322_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~354_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~386_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~418_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~354_q\,
	datab => \inst2|ALT_INV_reg_mem~418_q\,
	datac => \inst2|ALT_INV_reg_mem~386_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~322_q\,
	combout => \inst2|reg_mem~2874_combout\);

-- Location: LABCELL_X45_Y14_N0
\inst2|reg_mem~1831\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1831_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2874_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2874_combout\ & ((\inst2|reg_mem~450_q\))) # (\inst2|reg_mem~2874_combout\ & (\inst2|reg_mem~482_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2874_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2874_combout\ & ((\inst2|reg_mem~514_q\))) # (\inst2|reg_mem~2874_combout\ & (\inst2|reg_mem~546_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~546_q\,
	datab => \inst2|ALT_INV_reg_mem~482_q\,
	datac => \inst2|ALT_INV_reg_mem~514_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2874_combout\,
	datag => \inst2|ALT_INV_reg_mem~450_q\,
	combout => \inst2|reg_mem~1831_combout\);

-- Location: MLABCELL_X47_Y12_N24
\inst2|reg_mem~2878\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2878_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~578_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~610_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~642_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~674_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~610_q\,
	datab => \inst2|ALT_INV_reg_mem~674_q\,
	datac => \inst2|ALT_INV_reg_mem~642_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~578_q\,
	combout => \inst2|reg_mem~2878_combout\);

-- Location: MLABCELL_X47_Y12_N36
\inst2|reg_mem~1835\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1835_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2878_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2878_combout\ & ((\inst2|reg_mem~706_q\))) # (\inst2|reg_mem~2878_combout\ & (\inst2|reg_mem~738_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2878_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2878_combout\ & ((\inst2|reg_mem~770_q\))) # (\inst2|reg_mem~2878_combout\ & (\inst2|reg_mem~802_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~802_q\,
	datab => \inst2|ALT_INV_reg_mem~738_q\,
	datac => \inst2|ALT_INV_reg_mem~770_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2878_combout\,
	datag => \inst2|ALT_INV_reg_mem~706_q\,
	combout => \inst2|reg_mem~1835_combout\);

-- Location: LABCELL_X46_Y13_N36
\inst2|reg_mem~2882\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2882_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~834_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~866_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~898_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~930_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~930_q\,
	datab => \inst2|ALT_INV_reg_mem~866_q\,
	datac => \inst2|ALT_INV_reg_mem~898_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~834_q\,
	combout => \inst2|reg_mem~2882_combout\);

-- Location: LABCELL_X45_Y15_N42
\inst2|reg_mem~1839\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1839_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2882_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2882_combout\ & ((\inst2|reg_mem~962_q\))) # (\inst2|reg_mem~2882_combout\ & (\inst2|reg_mem~994_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2882_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2882_combout\ & ((\inst2|reg_mem~1026_q\))) # (\inst2|reg_mem~2882_combout\ & (\inst2|reg_mem~1058_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~994_q\,
	datab => \inst2|ALT_INV_reg_mem~1058_q\,
	datac => \inst2|ALT_INV_reg_mem~1026_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2882_combout\,
	datag => \inst2|ALT_INV_reg_mem~962_q\,
	combout => \inst2|reg_mem~1839_combout\);

-- Location: LABCELL_X46_Y14_N24
\inst2|reg_mem~1843\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1843_combout\ = ( \inst2|reg_mem~1835_combout\ & ( \inst2|reg_mem~1839_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1827_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\inst2|reg_mem~1831_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( !\inst2|reg_mem~1835_combout\ & ( \inst2|reg_mem~1839_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1827_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst2|reg_mem~1831_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20)))) ) ) ) # ( 
-- \inst2|reg_mem~1835_combout\ & ( !\inst2|reg_mem~1839_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst2|reg_mem~1827_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1831_combout\)))) ) ) ) # ( !\inst2|reg_mem~1835_combout\ & ( !\inst2|reg_mem~1839_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1827_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1831_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst2|ALT_INV_reg_mem~1827_combout\,
	datad => \inst2|ALT_INV_reg_mem~1831_combout\,
	datae => \inst2|ALT_INV_reg_mem~1835_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1839_combout\,
	combout => \inst2|reg_mem~1843_combout\);

-- Location: LABCELL_X45_Y16_N18
\inst12|output[28]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[28]~22_combout\ = ( \inst2|reg_mem~1843_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst2|reg_mem~1843_combout\ & ( (\inst22|Mux0~0_combout\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst22|ALT_INV_Mux0~0_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|ALT_INV_reg_mem~1843_combout\,
	combout => \inst12|output[28]~22_combout\);

-- Location: LABCELL_X42_Y16_N30
\inst3|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~73_sumout\ = SUM(( !\inst12|output[29]~27_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~2132_combout\ ) + ( \inst3|Add0~78\ ))
-- \inst3|Add0~74\ = CARRY(( !\inst12|output[29]~27_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~2132_combout\ ) + ( \inst3|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst22|ALT_INV_Mux9~1_combout\,
	datad => \inst12|ALT_INV_output[29]~27_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2132_combout\,
	cin => \inst3|Add0~78\,
	sumout => \inst3|Add0~73_sumout\,
	cout => \inst3|Add0~74\);

-- Location: LABCELL_X42_Y14_N24
\inst3|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux2~4_combout\ = ( \inst3|Mux2~3_combout\ & ( \inst3|Add0~73_sumout\ ) ) # ( !\inst3|Mux2~3_combout\ & ( \inst3|Add0~73_sumout\ & ( !\inst3|Mux2~0_combout\ ) ) ) # ( \inst3|Mux2~3_combout\ & ( !\inst3|Add0~73_sumout\ & ( \inst3|Mux2~0_combout\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux2~0_combout\,
	datae => \inst3|ALT_INV_Mux2~3_combout\,
	dataf => \inst3|ALT_INV_Add0~73_sumout\,
	combout => \inst3|Mux2~4_combout\);

-- Location: LABCELL_X42_Y14_N33
\inst43|output[29]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[29]~8_combout\ = ( \inst3|Mux2~4_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[29]~7_combout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) 
-- & ((\inst43|output[29]~6_combout\)))) ) ) # ( !\inst3|Mux2~4_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[29]~7_combout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[29]~6_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011111111111001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst43|ALT_INV_output[29]~7_combout\,
	datac => \inst43|ALT_INV_output[29]~6_combout\,
	datad => \inst22|ALT_INV_Mux4~0_combout\,
	dataf => \inst3|ALT_INV_Mux2~4_combout\,
	combout => \inst43|output[29]~8_combout\);

-- Location: LABCELL_X40_Y14_N18
\inst2|reg_mem~1059feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1059feeder_combout\ = ( \inst43|output[29]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[29]~8_combout\,
	combout => \inst2|reg_mem~1059feeder_combout\);

-- Location: FF_X40_Y14_N20
\inst2|reg_mem~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~1059feeder_combout\,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1059_q\);

-- Location: LABCELL_X43_Y19_N48
\inst2|reg_mem~3170\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3170_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~835_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~867_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~899_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~931_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~867_q\,
	datab => \inst2|ALT_INV_reg_mem~931_q\,
	datac => \inst2|ALT_INV_reg_mem~899_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~835_q\,
	combout => \inst2|reg_mem~3170_combout\);

-- Location: LABCELL_X42_Y15_N54
\inst2|reg_mem~2145\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2145_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3170_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3170_combout\ & ((\inst2|reg_mem~963_q\))) # (\inst2|reg_mem~3170_combout\ & (\inst2|reg_mem~995_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~3170_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~3170_combout\ & ((\inst2|reg_mem~1027_q\))) # (\inst2|reg_mem~3170_combout\ & (\inst2|reg_mem~1059_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1059_q\,
	datab => \inst2|ALT_INV_reg_mem~995_q\,
	datac => \inst2|ALT_INV_reg_mem~1027_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3170_combout\,
	datag => \inst2|ALT_INV_reg_mem~963_q\,
	combout => \inst2|reg_mem~2145_combout\);

-- Location: MLABCELL_X39_Y14_N33
\inst2|reg_mem~3166\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3166_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~579_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~611_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~643_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~675_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~611_q\,
	datab => \inst2|ALT_INV_reg_mem~675_q\,
	datac => \inst2|ALT_INV_reg_mem~643_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~579_q\,
	combout => \inst2|reg_mem~3166_combout\);

-- Location: MLABCELL_X39_Y14_N24
\inst2|reg_mem~2141\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2141_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~3166_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~3166_combout\ & (\inst2|reg_mem~707_q\)) # (\inst2|reg_mem~3166_combout\ & ((\inst2|reg_mem~739_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~3166_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~3166_combout\ & ((\inst2|reg_mem~771_q\))) # (\inst2|reg_mem~3166_combout\ & (\inst2|reg_mem~803_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~803_q\,
	datac => \inst2|ALT_INV_reg_mem~771_q\,
	datad => \inst2|ALT_INV_reg_mem~739_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3166_combout\,
	datag => \inst2|ALT_INV_reg_mem~707_q\,
	combout => \inst2|reg_mem~2141_combout\);

-- Location: LABCELL_X37_Y17_N36
\inst2|reg_mem~3158\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3158_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~67_q\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~99_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~131_q\))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~163_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~163_q\,
	datab => \inst2|ALT_INV_reg_mem~99_q\,
	datac => \inst2|ALT_INV_reg_mem~131_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datag => \inst2|ALT_INV_reg_mem~67_q\,
	combout => \inst2|reg_mem~3158_combout\);

-- Location: MLABCELL_X39_Y17_N48
\inst2|reg_mem~2133\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2133_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3158_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3158_combout\ & ((\inst2|reg_mem~195_q\))) # (\inst2|reg_mem~3158_combout\ & (\inst2|reg_mem~227_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~3158_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~3158_combout\ & ((\inst2|reg_mem~259_q\))) # (\inst2|reg_mem~3158_combout\ & (\inst2|reg_mem~291_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~291_q\,
	datab => \inst2|ALT_INV_reg_mem~227_q\,
	datac => \inst2|ALT_INV_reg_mem~259_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3158_combout\,
	datag => \inst2|ALT_INV_reg_mem~195_q\,
	combout => \inst2|reg_mem~2133_combout\);

-- Location: LABCELL_X40_Y22_N30
\inst2|reg_mem~3162\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3162_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~323_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~355_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~387_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~419_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~355_q\,
	datab => \inst2|ALT_INV_reg_mem~419_q\,
	datac => \inst2|ALT_INV_reg_mem~387_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~323_q\,
	combout => \inst2|reg_mem~3162_combout\);

-- Location: LABCELL_X40_Y15_N36
\inst2|reg_mem~2137\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2137_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~3162_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~3162_combout\ & ((\inst2|reg_mem~451_q\))) # (\inst2|reg_mem~3162_combout\ & (\inst2|reg_mem~483_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~3162_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~3162_combout\ & (\inst2|reg_mem~515_q\)) # (\inst2|reg_mem~3162_combout\ & ((\inst2|reg_mem~547_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~483_q\,
	datac => \inst2|ALT_INV_reg_mem~515_q\,
	datad => \inst2|ALT_INV_reg_mem~547_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3162_combout\,
	datag => \inst2|ALT_INV_reg_mem~451_q\,
	combout => \inst2|reg_mem~2137_combout\);

-- Location: LABCELL_X42_Y14_N48
\inst2|reg_mem~2149\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2149_combout\ = ( \inst2|reg_mem~2133_combout\ & ( \inst2|reg_mem~2137_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~2141_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~2145_combout\))) ) ) ) # ( !\inst2|reg_mem~2133_combout\ & ( \inst2|reg_mem~2137_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(20) & \inst2|reg_mem~2141_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((!\inst5|altsyncram_component|auto_generated|q_a\(20))) # (\inst2|reg_mem~2145_combout\))) ) ) ) # ( 
-- \inst2|reg_mem~2133_combout\ & ( !\inst2|reg_mem~2137_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((!\inst5|altsyncram_component|auto_generated|q_a\(20)) # (\inst2|reg_mem~2141_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~2145_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(20)))) ) ) ) # ( !\inst2|reg_mem~2133_combout\ & ( !\inst2|reg_mem~2137_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~2141_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~2145_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \inst2|ALT_INV_reg_mem~2145_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \inst2|ALT_INV_reg_mem~2141_combout\,
	datae => \inst2|ALT_INV_reg_mem~2133_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2137_combout\,
	combout => \inst2|reg_mem~2149_combout\);

-- Location: LABCELL_X42_Y14_N9
\inst12|output[29]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[29]~27_combout\ = ( \inst2|reg_mem~2149_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst2|reg_mem~2149_combout\ & ( (\inst22|Mux0~0_combout\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux0~0_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|ALT_INV_reg_mem~2149_combout\,
	combout => \inst12|output[29]~27_combout\);

-- Location: LABCELL_X42_Y16_N33
\inst3|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~69_sumout\ = SUM(( !\inst12|output[30]~26_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~2064_combout\ ) + ( \inst3|Add0~74\ ))
-- \inst3|Add0~70\ = CARRY(( !\inst12|output[30]~26_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~2064_combout\ ) + ( \inst3|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst22|ALT_INV_Mux9~1_combout\,
	datad => \inst12|ALT_INV_output[30]~26_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2064_combout\,
	cin => \inst3|Add0~74\,
	sumout => \inst3|Add0~69_sumout\,
	cout => \inst3|Add0~70\);

-- Location: LABCELL_X42_Y16_N51
\inst3|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux1~1_combout\ = ( \inst3|Add0~69_sumout\ & ( (!\inst3|Mux2~0_combout\) # (\inst3|Mux1~0_combout\) ) ) # ( !\inst3|Add0~69_sumout\ & ( (\inst3|Mux1~0_combout\ & \inst3|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux1~0_combout\,
	datad => \inst3|ALT_INV_Mux2~0_combout\,
	dataf => \inst3|ALT_INV_Add0~69_sumout\,
	combout => \inst3|Mux1~1_combout\);

-- Location: LABCELL_X43_Y15_N27
\inst43|output[30]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[30]~5_combout\ = ( \inst3|Mux1~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[30]~4_combout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) 
-- & ((\inst43|output[30]~3_combout\)))) ) ) # ( !\inst3|Mux1~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[30]~4_combout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[30]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst22|ALT_INV_Mux4~0_combout\,
	datac => \inst43|ALT_INV_output[30]~4_combout\,
	datad => \inst43|ALT_INV_output[30]~3_combout\,
	dataf => \inst3|ALT_INV_Mux1~1_combout\,
	combout => \inst43|output[30]~5_combout\);

-- Location: LABCELL_X43_Y11_N36
\inst2|reg_mem~996feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~996feeder_combout\ = ( \inst43|output[30]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[30]~5_combout\,
	combout => \inst2|reg_mem~996feeder_combout\);

-- Location: FF_X43_Y11_N38
\inst2|reg_mem~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~996feeder_combout\,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~996_q\);

-- Location: LABCELL_X42_Y11_N0
\inst2|reg_mem~3090\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3090_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~836_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~868_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~900_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~932_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~868_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~900_q\,
	datad => \inst2|ALT_INV_reg_mem~932_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~836_q\,
	combout => \inst2|reg_mem~3090_combout\);

-- Location: LABCELL_X43_Y11_N18
\inst2|reg_mem~2060\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2060_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~3090_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3090_combout\ & (((\inst2|reg_mem~964_q\)))) # (\inst2|reg_mem~3090_combout\ & (\inst2|reg_mem~996_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3090_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3090_combout\ & (\inst2|reg_mem~1028_q\)) # (\inst2|reg_mem~3090_combout\ & ((\inst2|reg_mem~1060_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~996_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \inst2|ALT_INV_reg_mem~1028_q\,
	datad => \inst2|ALT_INV_reg_mem~3090_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~1060_q\,
	datag => \inst2|ALT_INV_reg_mem~964_q\,
	combout => \inst2|reg_mem~2060_combout\);

-- Location: LABCELL_X43_Y11_N24
\inst2|reg_mem~3086\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3086_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~580_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~612_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~644_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~676_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~612_q\,
	datab => \inst2|ALT_INV_reg_mem~676_q\,
	datac => \inst2|ALT_INV_reg_mem~644_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~580_q\,
	combout => \inst2|reg_mem~3086_combout\);

-- Location: LABCELL_X43_Y11_N48
\inst2|reg_mem~2056\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2056_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~3086_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~3086_combout\ & ((\inst2|reg_mem~708_q\))) # (\inst2|reg_mem~3086_combout\ & (\inst2|reg_mem~740_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~3086_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~3086_combout\ & (\inst2|reg_mem~772_q\)) # (\inst2|reg_mem~3086_combout\ & ((\inst2|reg_mem~804_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~740_q\,
	datac => \inst2|ALT_INV_reg_mem~772_q\,
	datad => \inst2|ALT_INV_reg_mem~804_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3086_combout\,
	datag => \inst2|ALT_INV_reg_mem~708_q\,
	combout => \inst2|reg_mem~2056_combout\);

-- Location: MLABCELL_X52_Y14_N18
\inst2|reg_mem~3082\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3082_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~324_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~356_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~388_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~420_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~420_q\,
	datab => \inst2|ALT_INV_reg_mem~356_q\,
	datac => \inst2|ALT_INV_reg_mem~388_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~324_q\,
	combout => \inst2|reg_mem~3082_combout\);

-- Location: MLABCELL_X52_Y14_N48
\inst2|reg_mem~2052\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2052_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3082_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3082_combout\ & ((\inst2|reg_mem~452_q\))) # (\inst2|reg_mem~3082_combout\ & (\inst2|reg_mem~484_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3082_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3082_combout\ & ((\inst2|reg_mem~516_q\))) # (\inst2|reg_mem~3082_combout\ & (\inst2|reg_mem~548_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~484_q\,
	datab => \inst2|ALT_INV_reg_mem~548_q\,
	datac => \inst2|ALT_INV_reg_mem~516_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3082_combout\,
	datag => \inst2|ALT_INV_reg_mem~452_q\,
	combout => \inst2|reg_mem~2052_combout\);

-- Location: LABCELL_X51_Y14_N18
\inst2|reg_mem~3078\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3078_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~68_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & ((((\inst5|altsyncram_component|auto_generated|q_a\(23)))) # (\inst2|reg_mem~100_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (\inst2|reg_mem~132_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\inst2|reg_mem~164_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~100_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \inst2|ALT_INV_reg_mem~132_q\,
	datad => \inst2|ALT_INV_reg_mem~164_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~68_q\,
	combout => \inst2|reg_mem~3078_combout\);

-- Location: LABCELL_X42_Y13_N0
\inst2|reg_mem~2048\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2048_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3078_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3078_combout\ & ((\inst2|reg_mem~196_q\))) # (\inst2|reg_mem~3078_combout\ & (\inst2|reg_mem~228_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3078_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3078_combout\ & ((\inst2|reg_mem~260_q\))) # (\inst2|reg_mem~3078_combout\ & (\inst2|reg_mem~292_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~228_q\,
	datab => \inst2|ALT_INV_reg_mem~292_q\,
	datac => \inst2|ALT_INV_reg_mem~260_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3078_combout\,
	datag => \inst2|ALT_INV_reg_mem~196_q\,
	combout => \inst2|reg_mem~2048_combout\);

-- Location: LABCELL_X43_Y13_N57
\inst2|reg_mem~2064\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2064_combout\ = ( \inst2|reg_mem~2052_combout\ & ( \inst2|reg_mem~2048_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~2056_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~2060_combout\))) ) ) ) # ( !\inst2|reg_mem~2052_combout\ & ( \inst2|reg_mem~2048_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(24))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~2056_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~2060_combout\)))) ) ) ) # ( \inst2|reg_mem~2052_combout\ & ( !\inst2|reg_mem~2048_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~2056_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~2060_combout\)))) ) ) ) # ( !\inst2|reg_mem~2052_combout\ & ( !\inst2|reg_mem~2048_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((\inst2|reg_mem~2056_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (\inst2|reg_mem~2060_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \inst2|ALT_INV_reg_mem~2060_combout\,
	datad => \inst2|ALT_INV_reg_mem~2056_combout\,
	datae => \inst2|ALT_INV_reg_mem~2052_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2048_combout\,
	combout => \inst2|reg_mem~2064_combout\);

-- Location: M10K_X26_Y10_N0
\inst15|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\inst15|altsyncram_component|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\inst15|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y35_N0
\inst15|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y11_N15
\inst43|output[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[31]~1_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a95~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a63~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a127~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a95~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a63~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a127~portadataout\))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a95~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a63~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a127~portadataout\))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a95~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a63~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a127~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	combout => \inst43|output[31]~1_combout\);

-- Location: M10K_X26_Y19_N0
\inst15|altsyncram_component|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\inst15|altsyncram_component|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y23_N0
\inst15|altsyncram_component|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y35_N0
\inst15|altsyncram_component|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y19_N24
\inst43|output[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[31]~0_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a255~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a223~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a159~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a191~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a255~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a223~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a159~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & \inst15|altsyncram_component|auto_generated|ram_block1a191~portadataout\)))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a255~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a223~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a159~portadataout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a191~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a255~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a223~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a159~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a191~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\,
	combout => \inst43|output[31]~0_combout\);

-- Location: MLABCELL_X39_Y16_N45
\inst3|alu_result_sig[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|alu_result_sig\(31) = ( \inst3|Mux32~1_combout\ & ( \inst12|output[15]~0_combout\ ) ) # ( !\inst3|Mux32~1_combout\ & ( \inst12|output[15]~0_combout\ & ( \inst3|alu_result_sig\(31) ) ) ) # ( !\inst3|Mux32~1_combout\ & ( 
-- !\inst12|output[15]~0_combout\ & ( \inst3|alu_result_sig\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_alu_result_sig\(31),
	datae => \inst3|ALT_INV_Mux32~1_combout\,
	dataf => \inst12|ALT_INV_output[15]~0_combout\,
	combout => \inst3|alu_result_sig\(31));

-- Location: LABCELL_X42_Y14_N30
\inst12|output[31]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[31]~28_combout\ = ( \inst2|reg_mem~2115_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) # ( !\inst2|reg_mem~2115_combout\ & ( (\inst22|Mux0~0_combout\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|ALT_INV_reg_mem~2115_combout\,
	combout => \inst12|output[31]~28_combout\);

-- Location: LABCELL_X43_Y12_N27
\inst2|reg_mem~805feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~805feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~805feeder_combout\);

-- Location: FF_X43_Y12_N29
\inst2|reg_mem~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~805feeder_combout\,
	ena => \inst2|reg_mem~3186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~805_q\);

-- Location: FF_X45_Y17_N35
\inst2|reg_mem~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~741_q\);

-- Location: FF_X45_Y13_N20
\inst2|reg_mem~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~773_q\);

-- Location: LABCELL_X43_Y12_N36
\inst2|reg_mem~677feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~677feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~677feeder_combout\);

-- Location: FF_X43_Y12_N38
\inst2|reg_mem~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~677feeder_combout\,
	ena => \inst2|reg_mem~3202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~677_q\);

-- Location: FF_X48_Y13_N8
\inst2|reg_mem~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~613_q\);

-- Location: LABCELL_X42_Y12_N30
\inst2|reg_mem~645feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~645feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~645feeder_combout\);

-- Location: FF_X42_Y12_N32
\inst2|reg_mem~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~645feeder_combout\,
	ena => \inst2|reg_mem~3204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~645_q\);

-- Location: LABCELL_X42_Y12_N12
\inst2|reg_mem~581feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~581feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~581feeder_combout\);

-- Location: FF_X42_Y12_N14
\inst2|reg_mem~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~581feeder_combout\,
	ena => \inst2|reg_mem~3203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~581_q\);

-- Location: LABCELL_X48_Y13_N6
\inst2|reg_mem~3118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3118_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~581_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~613_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~645_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~677_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~677_q\,
	datab => \inst2|ALT_INV_reg_mem~613_q\,
	datac => \inst2|ALT_INV_reg_mem~645_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~581_q\,
	combout => \inst2|reg_mem~3118_combout\);

-- Location: LABCELL_X42_Y12_N48
\inst2|reg_mem~709feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~709feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~709feeder_combout\);

-- Location: FF_X42_Y12_N50
\inst2|reg_mem~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~709feeder_combout\,
	ena => \inst2|reg_mem~3187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~709_q\);

-- Location: LABCELL_X45_Y13_N30
\inst2|reg_mem~2090\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2090_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3118_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3118_combout\ & ((\inst2|reg_mem~709_q\))) # (\inst2|reg_mem~3118_combout\ & (\inst2|reg_mem~741_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3118_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3118_combout\ & ((\inst2|reg_mem~773_q\))) # (\inst2|reg_mem~3118_combout\ & (\inst2|reg_mem~805_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~805_q\,
	datab => \inst2|ALT_INV_reg_mem~741_q\,
	datac => \inst2|ALT_INV_reg_mem~773_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3118_combout\,
	datag => \inst2|ALT_INV_reg_mem~709_q\,
	combout => \inst2|reg_mem~2090_combout\);

-- Location: FF_X42_Y13_N14
\inst2|reg_mem~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~229_q\);

-- Location: FF_X43_Y15_N41
\inst2|reg_mem~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~261_q\);

-- Location: FF_X42_Y13_N32
\inst2|reg_mem~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~293_q\);

-- Location: FF_X51_Y14_N50
\inst2|reg_mem~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~101_q\);

-- Location: LABCELL_X43_Y12_N33
\inst2|reg_mem~165feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~165feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~165feeder_combout\);

-- Location: FF_X43_Y12_N35
\inst2|reg_mem~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~165feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~165_q\);

-- Location: LABCELL_X51_Y14_N54
\inst2|reg_mem~133feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~133feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~133feeder_combout\);

-- Location: FF_X51_Y14_N56
\inst2|reg_mem~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~133feeder_combout\,
	ena => \inst2|reg_mem~3196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~133_q\);

-- Location: LABCELL_X51_Y14_N42
\inst2|reg_mem~69feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~69feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~69feeder_combout\);

-- Location: FF_X51_Y14_N43
\inst2|reg_mem~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~69feeder_combout\,
	ena => \inst2|reg_mem~3195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~69_q\);

-- Location: LABCELL_X51_Y14_N48
\inst2|reg_mem~3110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3110_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~69_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~101_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~133_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~165_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~101_q\,
	datab => \inst2|ALT_INV_reg_mem~165_q\,
	datac => \inst2|ALT_INV_reg_mem~133_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~69_q\,
	combout => \inst2|reg_mem~3110_combout\);

-- Location: FF_X43_Y15_N2
\inst2|reg_mem~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst43|output[31]~2_combout\,
	ena => \inst2|reg_mem~3178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~197_q\);

-- Location: LABCELL_X42_Y13_N12
\inst2|reg_mem~2082\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2082_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & ((((\inst2|reg_mem~3110_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\inst2|reg_mem~3110_combout\ & ((\inst2|reg_mem~197_q\))) # (\inst2|reg_mem~3110_combout\ & (\inst2|reg_mem~229_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((((\inst2|reg_mem~3110_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & (((!\inst2|reg_mem~3110_combout\ & (\inst2|reg_mem~261_q\)) # (\inst2|reg_mem~3110_combout\ & ((\inst2|reg_mem~293_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \inst2|ALT_INV_reg_mem~229_q\,
	datac => \inst2|ALT_INV_reg_mem~261_q\,
	datad => \inst2|ALT_INV_reg_mem~293_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3110_combout\,
	datag => \inst2|ALT_INV_reg_mem~197_q\,
	combout => \inst2|reg_mem~2082_combout\);

-- Location: LABCELL_X45_Y14_N45
\inst2|reg_mem~549feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~549feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~549feeder_combout\);

-- Location: FF_X45_Y14_N47
\inst2|reg_mem~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~549feeder_combout\,
	ena => \inst2|reg_mem~3181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~549_q\);

-- Location: LABCELL_X45_Y14_N48
\inst2|reg_mem~517feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~517feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~517feeder_combout\);

-- Location: FF_X45_Y14_N50
\inst2|reg_mem~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~517feeder_combout\,
	ena => \inst2|reg_mem~3183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~517_q\);

-- Location: FF_X43_Y13_N26
\inst2|reg_mem~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~421_q\);

-- Location: FF_X43_Y13_N44
\inst2|reg_mem~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~357_q\);

-- Location: FF_X43_Y13_N23
\inst2|reg_mem~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~389_q\);

-- Location: MLABCELL_X39_Y15_N48
\inst2|reg_mem~325feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~325feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~325feeder_combout\);

-- Location: FF_X39_Y15_N50
\inst2|reg_mem~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~325feeder_combout\,
	ena => \inst2|reg_mem~3199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~325_q\);

-- Location: LABCELL_X43_Y13_N42
\inst2|reg_mem~3114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3114_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~325_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~357_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~389_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~421_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~421_q\,
	datab => \inst2|ALT_INV_reg_mem~357_q\,
	datac => \inst2|ALT_INV_reg_mem~389_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~325_q\,
	combout => \inst2|reg_mem~3114_combout\);

-- Location: FF_X45_Y14_N23
\inst2|reg_mem~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~453_q\);

-- Location: LABCELL_X45_Y13_N0
\inst2|reg_mem~2086\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2086_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3114_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3114_combout\ & ((\inst2|reg_mem~453_q\))) # (\inst2|reg_mem~3114_combout\ & (\inst2|reg_mem~485_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3114_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3114_combout\ & ((\inst2|reg_mem~517_q\))) # (\inst2|reg_mem~3114_combout\ & (\inst2|reg_mem~549_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~549_q\,
	datab => \inst2|ALT_INV_reg_mem~485_q\,
	datac => \inst2|ALT_INV_reg_mem~517_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3114_combout\,
	datag => \inst2|ALT_INV_reg_mem~453_q\,
	combout => \inst2|reg_mem~2086_combout\);

-- Location: FF_X45_Y15_N2
\inst2|reg_mem~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~997_q\);

-- Location: FF_X46_Y15_N53
\inst2|reg_mem~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1061_q\);

-- Location: FF_X46_Y15_N25
\inst2|reg_mem~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~1029_q\);

-- Location: FF_X46_Y12_N38
\inst2|reg_mem~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~869_q\);

-- Location: LABCELL_X46_Y12_N57
\inst2|reg_mem~933feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~933feeder_combout\ = ( \inst43|output[31]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[31]~2_combout\,
	combout => \inst2|reg_mem~933feeder_combout\);

-- Location: FF_X46_Y12_N59
\inst2|reg_mem~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~933feeder_combout\,
	ena => \inst2|reg_mem~3206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~933_q\);

-- Location: FF_X43_Y15_N35
\inst2|reg_mem~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~901_q\);

-- Location: FF_X46_Y12_N47
\inst2|reg_mem~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~837_q\);

-- Location: LABCELL_X46_Y12_N36
\inst2|reg_mem~3122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3122_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~837_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) # (\inst2|reg_mem~869_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst2|reg_mem~901_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(23))))) # (\inst5|altsyncram_component|auto_generated|q_a\(21) & (((\inst5|altsyncram_component|auto_generated|q_a\(23))) 
-- # (\inst2|reg_mem~933_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~869_q\,
	datab => \inst2|ALT_INV_reg_mem~933_q\,
	datac => \inst2|ALT_INV_reg_mem~901_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datag => \inst2|ALT_INV_reg_mem~837_q\,
	combout => \inst2|reg_mem~3122_combout\);

-- Location: FF_X46_Y15_N8
\inst2|reg_mem~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~965_q\);

-- Location: LABCELL_X45_Y15_N0
\inst2|reg_mem~2094\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2094_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & (((\inst2|reg_mem~3122_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\inst2|reg_mem~3122_combout\ & ((\inst2|reg_mem~965_q\))) # (\inst2|reg_mem~3122_combout\ & (\inst2|reg_mem~997_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(22) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\inst2|reg_mem~3122_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(23) & ((!\inst2|reg_mem~3122_combout\ & ((\inst2|reg_mem~1029_q\))) # (\inst2|reg_mem~3122_combout\ & (\inst2|reg_mem~1061_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~997_q\,
	datab => \inst2|ALT_INV_reg_mem~1061_q\,
	datac => \inst2|ALT_INV_reg_mem~1029_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \inst2|ALT_INV_reg_mem~3122_combout\,
	datag => \inst2|ALT_INV_reg_mem~965_q\,
	combout => \inst2|reg_mem~2094_combout\);

-- Location: LABCELL_X42_Y13_N24
\inst2|reg_mem~2098\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2098_combout\ = ( \inst2|reg_mem~2086_combout\ & ( \inst2|reg_mem~2094_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~2082_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- (\inst2|reg_mem~2090_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\inst2|reg_mem~2086_combout\ & ( \inst2|reg_mem~2094_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~2082_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~2090_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(25))))) ) ) ) # ( \inst2|reg_mem~2086_combout\ & ( !\inst2|reg_mem~2094_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\inst2|reg_mem~2082_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~2090_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(24) & (((!\inst5|altsyncram_component|auto_generated|q_a\(25))))) ) ) ) # ( 
-- !\inst2|reg_mem~2086_combout\ & ( !\inst2|reg_mem~2094_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(24) & ((!\inst5|altsyncram_component|auto_generated|q_a\(25) & ((\inst2|reg_mem~2082_combout\))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(25) & (\inst2|reg_mem~2090_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2090_combout\,
	datab => \inst2|ALT_INV_reg_mem~2082_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \inst2|ALT_INV_reg_mem~2086_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2094_combout\,
	combout => \inst2|reg_mem~2098_combout\);

-- Location: LABCELL_X43_Y15_N42
\inst3|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux0~0_combout\ = ( \inst3|Mux2~2_combout\ & ( (\inst12|output[31]~28_combout\ & (\inst2|reg_mem~2098_combout\ & !\inst3|Mux2~1_combout\)) ) ) # ( !\inst3|Mux2~2_combout\ & ( (!\inst3|Mux2~1_combout\ & (\inst3|alu_result_sig\(31))) # 
-- (\inst3|Mux2~1_combout\ & (((\inst2|reg_mem~2098_combout\) # (\inst12|output[31]~28_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100111111000000110000000001010101001111110000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_alu_result_sig\(31),
	datab => \inst12|ALT_INV_output[31]~28_combout\,
	datac => \inst2|ALT_INV_reg_mem~2098_combout\,
	datad => \inst3|ALT_INV_Mux2~1_combout\,
	datae => \inst3|ALT_INV_Mux2~2_combout\,
	combout => \inst3|Mux0~0_combout\);

-- Location: LABCELL_X42_Y16_N36
\inst3|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~65_sumout\ = SUM(( !\inst12|output[31]~28_combout\ $ (((!\inst22|Mux9~1_combout\ & (!\inst55|Mux5~1_combout\ & \inst55|Mux3~0_combout\)))) ) + ( \inst2|reg_mem~2098_combout\ ) + ( \inst3|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux9~1_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst55|ALT_INV_Mux3~0_combout\,
	datad => \inst12|ALT_INV_output[31]~28_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2098_combout\,
	cin => \inst3|Add0~70\,
	sumout => \inst3|Add0~65_sumout\);

-- Location: LABCELL_X43_Y15_N15
\inst3|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux0~1_combout\ = ( \inst3|Add0~65_sumout\ & ( (!\inst3|Mux2~0_combout\) # (\inst3|Mux0~0_combout\) ) ) # ( !\inst3|Add0~65_sumout\ & ( (\inst3|Mux0~0_combout\ & \inst3|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux0~0_combout\,
	datad => \inst3|ALT_INV_Mux2~0_combout\,
	datae => \inst3|ALT_INV_Add0~65_sumout\,
	combout => \inst3|Mux0~1_combout\);

-- Location: LABCELL_X43_Y15_N0
\inst43|output[31]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[31]~2_combout\ = ( \inst43|output[31]~0_combout\ & ( \inst3|Mux0~1_combout\ & ( ((!\inst22|Mux4~0_combout\) # (\inst43|output[31]~1_combout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\inst43|output[31]~0_combout\ & ( \inst3|Mux0~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[31]~1_combout\)) ) ) ) # ( \inst43|output[31]~0_combout\ & ( 
-- !\inst3|Mux0~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((\inst43|output[31]~1_combout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\inst43|output[31]~0_combout\ & ( !\inst3|Mux0~1_combout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[31]~1_combout\ & \inst22|Mux4~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000101111111111111000010101111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst43|ALT_INV_output[31]~1_combout\,
	datad => \inst22|ALT_INV_Mux4~0_combout\,
	datae => \inst43|ALT_INV_output[31]~0_combout\,
	dataf => \inst3|ALT_INV_Mux0~1_combout\,
	combout => \inst43|output[31]~2_combout\);

-- Location: FF_X45_Y13_N41
\inst2|reg_mem~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[31]~2_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~485_q\);

-- Location: LABCELL_X43_Y13_N24
\inst2|reg_mem~3130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3130_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~325_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~357_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~389_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~421_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~421_q\,
	datab => \inst2|ALT_INV_reg_mem~357_q\,
	datac => \inst2|ALT_INV_reg_mem~389_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~325_q\,
	combout => \inst2|reg_mem~3130_combout\);

-- Location: LABCELL_X45_Y14_N30
\inst2|reg_mem~2103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2103_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3130_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3130_combout\ & ((\inst2|reg_mem~453_q\))) # (\inst2|reg_mem~3130_combout\ & (\inst2|reg_mem~485_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~3130_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~3130_combout\ & ((\inst2|reg_mem~517_q\))) # (\inst2|reg_mem~3130_combout\ & (\inst2|reg_mem~549_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~485_q\,
	datab => \inst2|ALT_INV_reg_mem~549_q\,
	datac => \inst2|ALT_INV_reg_mem~517_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3130_combout\,
	datag => \inst2|ALT_INV_reg_mem~453_q\,
	combout => \inst2|reg_mem~2103_combout\);

-- Location: LABCELL_X46_Y12_N30
\inst2|reg_mem~3138\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3138_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~837_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~869_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~901_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~933_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~869_q\,
	datab => \inst2|ALT_INV_reg_mem~933_q\,
	datac => \inst2|ALT_INV_reg_mem~901_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~837_q\,
	combout => \inst2|reg_mem~3138_combout\);

-- Location: LABCELL_X46_Y15_N51
\inst2|reg_mem~2111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2111_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~3138_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~3138_combout\ & (\inst2|reg_mem~965_q\)) # (\inst2|reg_mem~3138_combout\ & ((\inst2|reg_mem~997_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~3138_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~3138_combout\ & ((\inst2|reg_mem~1029_q\))) # (\inst2|reg_mem~3138_combout\ & (\inst2|reg_mem~1061_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1061_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~1029_q\,
	datad => \inst2|ALT_INV_reg_mem~997_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3138_combout\,
	datag => \inst2|ALT_INV_reg_mem~965_q\,
	combout => \inst2|reg_mem~2111_combout\);

-- Location: LABCELL_X43_Y12_N42
\inst2|reg_mem~3134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3134_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~581_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~613_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~645_q\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(18))))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~677_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~677_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~645_q\,
	datad => \inst2|ALT_INV_reg_mem~613_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~581_q\,
	combout => \inst2|reg_mem~3134_combout\);

-- Location: LABCELL_X43_Y12_N18
\inst2|reg_mem~2107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2107_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~3134_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~3134_combout\ & (\inst2|reg_mem~709_q\)) # (\inst2|reg_mem~3134_combout\ & ((\inst2|reg_mem~741_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~3134_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~3134_combout\ & ((\inst2|reg_mem~773_q\))) # (\inst2|reg_mem~3134_combout\ & (\inst2|reg_mem~805_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~805_q\,
	datac => \inst2|ALT_INV_reg_mem~773_q\,
	datad => \inst2|ALT_INV_reg_mem~741_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3134_combout\,
	datag => \inst2|ALT_INV_reg_mem~709_q\,
	combout => \inst2|reg_mem~2107_combout\);

-- Location: LABCELL_X43_Y12_N48
\inst2|reg_mem~3126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~3126_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~69_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) # (\inst2|reg_mem~101_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~133_q\ & !\inst5|altsyncram_component|auto_generated|q_a\(18))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst5|altsyncram_component|auto_generated|q_a\(18))) 
-- # (\inst2|reg_mem~165_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~165_q\,
	datab => \inst2|ALT_INV_reg_mem~101_q\,
	datac => \inst2|ALT_INV_reg_mem~133_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datag => \inst2|ALT_INV_reg_mem~69_q\,
	combout => \inst2|reg_mem~3126_combout\);

-- Location: LABCELL_X42_Y13_N30
\inst2|reg_mem~2099\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2099_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~3126_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~3126_combout\ & ((\inst2|reg_mem~197_q\))) # (\inst2|reg_mem~3126_combout\ & (\inst2|reg_mem~229_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~3126_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~3126_combout\ & (\inst2|reg_mem~261_q\)) # (\inst2|reg_mem~3126_combout\ & ((\inst2|reg_mem~293_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~229_q\,
	datac => \inst2|ALT_INV_reg_mem~261_q\,
	datad => \inst2|ALT_INV_reg_mem~293_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~3126_combout\,
	datag => \inst2|ALT_INV_reg_mem~197_q\,
	combout => \inst2|reg_mem~2099_combout\);

-- Location: LABCELL_X45_Y14_N18
\inst2|reg_mem~2115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2115_combout\ = ( \inst2|reg_mem~2107_combout\ & ( \inst2|reg_mem~2099_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~2103_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~2111_combout\)))) ) ) ) # ( !\inst2|reg_mem~2107_combout\ & ( \inst2|reg_mem~2099_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(19))) # (\inst2|reg_mem~2103_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst2|reg_mem~2111_combout\ & \inst5|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- \inst2|reg_mem~2107_combout\ & ( !\inst2|reg_mem~2099_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~2103_combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((!\inst5|altsyncram_component|auto_generated|q_a\(19)) # (\inst2|reg_mem~2111_combout\)))) ) ) ) # ( !\inst2|reg_mem~2107_combout\ & ( !\inst2|reg_mem~2099_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~2103_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~2111_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \inst2|ALT_INV_reg_mem~2103_combout\,
	datac => \inst2|ALT_INV_reg_mem~2111_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \inst2|ALT_INV_reg_mem~2107_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2099_combout\,
	combout => \inst2|reg_mem~2115_combout\);

-- Location: LABCELL_X42_Y14_N6
\inst3|LessThan0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~35_combout\ = ( \inst2|reg_mem~2098_combout\ & ( (!\inst22|Mux0~0_combout\ & ((!\inst2|reg_mem~2115_combout\))) # (\inst22|Mux0~0_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\inst2|reg_mem~2098_combout\ & ( 
-- (!\inst22|Mux0~0_combout\ & ((\inst2|reg_mem~2115_combout\))) # (\inst22|Mux0~0_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101111101110010001001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux0~0_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst2|ALT_INV_reg_mem~2115_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2098_combout\,
	combout => \inst3|LessThan0~35_combout\);

-- Location: LABCELL_X42_Y14_N12
\inst3|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~0_combout\ = ( \inst12|output[30]~26_combout\ & ( !\inst3|LessThan0~35_combout\ & ( (\inst2|reg_mem~2064_combout\ & (!\inst55|Mux4~0_combout\ & (!\inst2|reg_mem~2132_combout\ $ (\inst12|output[29]~27_combout\)))) ) ) ) # ( 
-- !\inst12|output[30]~26_combout\ & ( !\inst3|LessThan0~35_combout\ & ( (!\inst2|reg_mem~2064_combout\ & (!\inst55|Mux4~0_combout\ & (!\inst2|reg_mem~2132_combout\ $ (\inst12|output[29]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2064_combout\,
	datab => \inst55|ALT_INV_Mux4~0_combout\,
	datac => \inst2|ALT_INV_reg_mem~2132_combout\,
	datad => \inst12|ALT_INV_output[29]~27_combout\,
	datae => \inst12|ALT_INV_output[30]~26_combout\,
	dataf => \inst3|ALT_INV_LessThan0~35_combout\,
	combout => \inst3|Mux31~0_combout\);

-- Location: LABCELL_X46_Y16_N12
\inst3|LessThan0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~31_combout\ = ( \inst12|output[26]~24_combout\ & ( \inst2|reg_mem~1860_combout\ & ( (!\inst2|reg_mem~1826_combout\ & (((\inst12|output[27]~23_combout\ & !\inst2|reg_mem~1894_combout\)) # (\inst12|output[28]~22_combout\))) # 
-- (\inst2|reg_mem~1826_combout\ & (\inst12|output[27]~23_combout\ & (!\inst2|reg_mem~1894_combout\ & \inst12|output[28]~22_combout\))) ) ) ) # ( !\inst12|output[26]~24_combout\ & ( \inst2|reg_mem~1860_combout\ & ( (!\inst2|reg_mem~1826_combout\ & 
-- \inst12|output[28]~22_combout\) ) ) ) # ( \inst12|output[26]~24_combout\ & ( !\inst2|reg_mem~1860_combout\ & ( (!\inst2|reg_mem~1826_combout\ & (((!\inst2|reg_mem~1894_combout\) # (\inst12|output[28]~22_combout\)) # (\inst12|output[27]~23_combout\))) # 
-- (\inst2|reg_mem~1826_combout\ & (\inst12|output[28]~22_combout\ & ((!\inst2|reg_mem~1894_combout\) # (\inst12|output[27]~23_combout\)))) ) ) ) # ( !\inst12|output[26]~24_combout\ & ( !\inst2|reg_mem~1860_combout\ & ( (!\inst12|output[27]~23_combout\ & 
-- (!\inst2|reg_mem~1826_combout\ & \inst12|output[28]~22_combout\)) # (\inst12|output[27]~23_combout\ & ((!\inst2|reg_mem~1826_combout\) # (\inst12|output[28]~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011011101110001001111110100000000110011000100000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[27]~23_combout\,
	datab => \inst2|ALT_INV_reg_mem~1826_combout\,
	datac => \inst2|ALT_INV_reg_mem~1894_combout\,
	datad => \inst12|ALT_INV_output[28]~22_combout\,
	datae => \inst12|ALT_INV_output[26]~24_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1860_combout\,
	combout => \inst3|LessThan0~31_combout\);

-- Location: LABCELL_X46_Y16_N45
\inst3|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~17_combout\ = ( \inst2|reg_mem~1894_combout\ & ( (!\inst22|Mux0~0_combout\ & ((!\inst2|reg_mem~1911_combout\))) # (\inst22|Mux0~0_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\inst2|reg_mem~1894_combout\ & ( 
-- (!\inst22|Mux0~0_combout\ & ((\inst2|reg_mem~1911_combout\))) # (\inst22|Mux0~0_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010111110000101010101111000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst2|ALT_INV_reg_mem~1911_combout\,
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1894_combout\,
	combout => \inst3|LessThan0~17_combout\);

-- Location: LABCELL_X46_Y16_N6
\inst3|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~16_combout\ = ( \inst2|reg_mem~1826_combout\ & ( \inst2|reg_mem~1860_combout\ & ( (!\inst22|Mux0~0_combout\ & (((\inst2|reg_mem~1843_combout\ & \inst2|reg_mem~1877_combout\)))) # (\inst22|Mux0~0_combout\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( !\inst2|reg_mem~1826_combout\ & ( \inst2|reg_mem~1860_combout\ & ( (!\inst22|Mux0~0_combout\ & (!\inst2|reg_mem~1843_combout\ & \inst2|reg_mem~1877_combout\)) ) ) ) # ( 
-- \inst2|reg_mem~1826_combout\ & ( !\inst2|reg_mem~1860_combout\ & ( (!\inst22|Mux0~0_combout\ & (\inst2|reg_mem~1843_combout\ & !\inst2|reg_mem~1877_combout\)) ) ) ) # ( !\inst2|reg_mem~1826_combout\ & ( !\inst2|reg_mem~1860_combout\ & ( 
-- (!\inst22|Mux0~0_combout\ & (((!\inst2|reg_mem~1843_combout\ & !\inst2|reg_mem~1877_combout\)))) # (\inst22|Mux0~0_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001000100010000011000000000000000000110000000001000100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst22|ALT_INV_Mux0~0_combout\,
	datac => \inst2|ALT_INV_reg_mem~1843_combout\,
	datad => \inst2|ALT_INV_reg_mem~1877_combout\,
	datae => \inst2|ALT_INV_reg_mem~1826_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1860_combout\,
	combout => \inst3|LessThan0~16_combout\);

-- Location: LABCELL_X46_Y16_N42
\inst3|LessThan0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~30_combout\ = ( \inst3|LessThan0~16_combout\ & ( (\inst12|output[25]~21_combout\ & (!\inst2|reg_mem~1928_combout\ & !\inst3|LessThan0~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_output[25]~21_combout\,
	datac => \inst2|ALT_INV_reg_mem~1928_combout\,
	datad => \inst3|ALT_INV_LessThan0~17_combout\,
	dataf => \inst3|ALT_INV_LessThan0~16_combout\,
	combout => \inst3|LessThan0~30_combout\);

-- Location: LABCELL_X40_Y16_N12
\inst3|LessThan0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~18_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(15) & ( \inst2|reg_mem~1928_combout\ & ( (!\inst2|reg_mem~1945_combout\ & !\inst22|Mux0~0_combout\) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(15) & ( 
-- \inst2|reg_mem~1928_combout\ & ( (!\inst2|reg_mem~1945_combout\) # (\inst22|Mux0~0_combout\) ) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(15) & ( !\inst2|reg_mem~1928_combout\ & ( (\inst22|Mux0~0_combout\) # (\inst2|reg_mem~1945_combout\) ) ) 
-- ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(15) & ( !\inst2|reg_mem~1928_combout\ & ( (\inst2|reg_mem~1945_combout\ & !\inst22|Mux0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111110101111101011111010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1945_combout\,
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst2|ALT_INV_reg_mem~1928_combout\,
	combout => \inst3|LessThan0~18_combout\);

-- Location: LABCELL_X46_Y14_N3
\inst3|LessThan0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~20_combout\ = ( \inst2|reg_mem~1996_combout\ & ( (!\inst22|Mux0~0_combout\ & ((!\inst2|reg_mem~2013_combout\))) # (\inst22|Mux0~0_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\inst2|reg_mem~1996_combout\ & ( 
-- (!\inst22|Mux0~0_combout\ & ((\inst2|reg_mem~2013_combout\))) # (\inst22|Mux0~0_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011111100001100110000001111001100111111000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst2|ALT_INV_reg_mem~2013_combout\,
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	datae => \inst2|ALT_INV_reg_mem~1996_combout\,
	combout => \inst3|LessThan0~20_combout\);

-- Location: LABCELL_X46_Y19_N36
\inst3|LessThan0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~19_combout\ = ( \inst2|reg_mem~1962_combout\ & ( \inst2|reg_mem~1979_combout\ & ( (\inst22|Mux0~0_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\inst2|reg_mem~1962_combout\ & ( \inst2|reg_mem~1979_combout\ & 
-- ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \inst2|reg_mem~1962_combout\ & ( !\inst2|reg_mem~1979_combout\ & ( (!\inst22|Mux0~0_combout\) # (!\inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( 
-- !\inst2|reg_mem~1962_combout\ & ( !\inst2|reg_mem~1979_combout\ & ( (\inst22|Mux0~0_combout\ & \inst5|altsyncram_component|auto_generated|q_a\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111001111110011001111110011110011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst22|ALT_INV_Mux0~0_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \inst2|ALT_INV_reg_mem~1962_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1979_combout\,
	combout => \inst3|LessThan0~19_combout\);

-- Location: LABCELL_X46_Y16_N54
\inst3|LessThan0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~29_combout\ = ( !\inst3|LessThan0~19_combout\ & ( (\inst3|LessThan0~16_combout\ & (!\inst3|LessThan0~18_combout\ & (!\inst3|LessThan0~20_combout\ & !\inst3|LessThan0~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan0~16_combout\,
	datab => \inst3|ALT_INV_LessThan0~18_combout\,
	datac => \inst3|ALT_INV_LessThan0~20_combout\,
	datad => \inst3|ALT_INV_LessThan0~17_combout\,
	dataf => \inst3|ALT_INV_LessThan0~19_combout\,
	combout => \inst3|LessThan0~29_combout\);

-- Location: LABCELL_X46_Y16_N3
\inst3|LessThan0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~32_combout\ = ( \inst2|reg_mem~2013_combout\ & ( (!\inst2|reg_mem~1996_combout\ & ((!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(15)))) ) ) # ( !\inst2|reg_mem~2013_combout\ & ( 
-- (\inst5|altsyncram_component|auto_generated|q_a\(15) & (!\inst2|reg_mem~1996_combout\ & \inst22|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011110000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst2|ALT_INV_reg_mem~1996_combout\,
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2013_combout\,
	combout => \inst3|LessThan0~32_combout\);

-- Location: LABCELL_X46_Y16_N24
\inst3|LessThan0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~33_combout\ = ( \inst12|output[24]~25_combout\ & ( \inst3|LessThan0~16_combout\ & ( (!\inst3|LessThan0~18_combout\ & (!\inst3|LessThan0~17_combout\ & ((!\inst2|reg_mem~1962_combout\) # (\inst3|LessThan0~32_combout\)))) ) ) ) # ( 
-- !\inst12|output[24]~25_combout\ & ( \inst3|LessThan0~16_combout\ & ( (!\inst2|reg_mem~1962_combout\ & (!\inst3|LessThan0~18_combout\ & (\inst3|LessThan0~32_combout\ & !\inst3|LessThan0~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1962_combout\,
	datab => \inst3|ALT_INV_LessThan0~18_combout\,
	datac => \inst3|ALT_INV_LessThan0~32_combout\,
	datad => \inst3|ALT_INV_LessThan0~17_combout\,
	datae => \inst12|ALT_INV_output[24]~25_combout\,
	dataf => \inst3|ALT_INV_LessThan0~16_combout\,
	combout => \inst3|LessThan0~33_combout\);

-- Location: LABCELL_X46_Y16_N36
\inst3|LessThan0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~34_combout\ = ( \inst3|LessThan0~29_combout\ & ( !\inst3|LessThan0~33_combout\ & ( (!\inst3|LessThan0~31_combout\ & (!\inst3|LessThan0~30_combout\ & ((!\inst12|output[22]~20_combout\) # (\inst2|reg_mem~2030_combout\)))) ) ) ) # ( 
-- !\inst3|LessThan0~29_combout\ & ( !\inst3|LessThan0~33_combout\ & ( (!\inst3|LessThan0~31_combout\ & !\inst3|LessThan0~30_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2030_combout\,
	datab => \inst3|ALT_INV_LessThan0~31_combout\,
	datac => \inst12|ALT_INV_output[22]~20_combout\,
	datad => \inst3|ALT_INV_LessThan0~30_combout\,
	datae => \inst3|ALT_INV_LessThan0~29_combout\,
	dataf => \inst3|ALT_INV_LessThan0~33_combout\,
	combout => \inst3|LessThan0~34_combout\);

-- Location: LABCELL_X42_Y14_N39
\inst3|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~1_combout\ = ( \inst2|reg_mem~2149_combout\ & ( (!\inst2|reg_mem~2132_combout\ & ((!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(15)))) ) ) # ( !\inst2|reg_mem~2149_combout\ & ( (\inst22|Mux0~0_combout\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(15) & !\inst2|reg_mem~2132_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000010111011000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux0~0_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst2|ALT_INV_reg_mem~2132_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2149_combout\,
	combout => \inst3|Mux31~1_combout\);

-- Location: LABCELL_X42_Y14_N18
\inst3|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~2_combout\ = ( \inst12|output[30]~26_combout\ & ( \inst12|output[31]~28_combout\ & ( (!\inst55|Mux4~0_combout\ & ((!\inst2|reg_mem~2098_combout\) # ((!\inst2|reg_mem~2064_combout\) # (\inst3|Mux31~1_combout\)))) ) ) ) # ( 
-- !\inst12|output[30]~26_combout\ & ( \inst12|output[31]~28_combout\ & ( (!\inst55|Mux4~0_combout\ & ((!\inst2|reg_mem~2098_combout\) # ((!\inst2|reg_mem~2064_combout\ & \inst3|Mux31~1_combout\)))) ) ) ) # ( \inst12|output[30]~26_combout\ & ( 
-- !\inst12|output[31]~28_combout\ & ( (!\inst55|Mux4~0_combout\ & (!\inst2|reg_mem~2098_combout\ & ((!\inst2|reg_mem~2064_combout\) # (\inst3|Mux31~1_combout\)))) ) ) ) # ( !\inst12|output[30]~26_combout\ & ( !\inst12|output[31]~28_combout\ & ( 
-- (!\inst55|Mux4~0_combout\ & (!\inst2|reg_mem~2098_combout\ & (!\inst2|reg_mem~2064_combout\ & \inst3|Mux31~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000100000001000100010001000101010001010100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux4~0_combout\,
	datab => \inst2|ALT_INV_reg_mem~2098_combout\,
	datac => \inst2|ALT_INV_reg_mem~2064_combout\,
	datad => \inst3|ALT_INV_Mux31~1_combout\,
	datae => \inst12|ALT_INV_output[30]~26_combout\,
	dataf => \inst12|ALT_INV_output[31]~28_combout\,
	combout => \inst3|Mux31~2_combout\);

-- Location: LABCELL_X42_Y18_N21
\inst3|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~3_combout\ = ( \inst12|output[0]~17_combout\ & ( \inst3|Add0~61_sumout\ & ( (!\inst55|Mux5~1_combout\ & ((!\inst55|Mux4~0_combout\) # ((\inst2|reg_mem~1792_combout\ & \inst55|Mux3~1_combout\)))) # (\inst55|Mux5~1_combout\ & 
-- (((\inst55|Mux3~1_combout\)))) ) ) ) # ( !\inst12|output[0]~17_combout\ & ( \inst3|Add0~61_sumout\ & ( (!\inst55|Mux5~1_combout\ & (((!\inst55|Mux4~0_combout\)))) # (\inst55|Mux5~1_combout\ & (\inst55|Mux3~1_combout\ & ((!\inst55|Mux4~0_combout\) # 
-- (\inst2|reg_mem~1792_combout\)))) ) ) ) # ( \inst12|output[0]~17_combout\ & ( !\inst3|Add0~61_sumout\ & ( (\inst55|Mux4~0_combout\ & (\inst55|Mux3~1_combout\ & ((\inst55|Mux5~1_combout\) # (\inst2|reg_mem~1792_combout\)))) ) ) ) # ( 
-- !\inst12|output[0]~17_combout\ & ( !\inst3|Add0~61_sumout\ & ( (\inst2|reg_mem~1792_combout\ & (\inst55|Mux4~0_combout\ & (\inst55|Mux5~1_combout\ & \inst55|Mux3~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000001001111000000110011011100000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1792_combout\,
	datab => \inst55|ALT_INV_Mux4~0_combout\,
	datac => \inst55|ALT_INV_Mux5~1_combout\,
	datad => \inst55|ALT_INV_Mux3~1_combout\,
	datae => \inst12|ALT_INV_output[0]~17_combout\,
	dataf => \inst3|ALT_INV_Add0~61_sumout\,
	combout => \inst3|Mux31~3_combout\);

-- Location: LABCELL_X45_Y20_N6
\inst3|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~9_combout\ = ( \inst12|output[2]~13_combout\ & ( (!\inst12|output[3]~12_combout\ & (!\inst2|reg_mem~1520_combout\ & !\inst2|reg_mem~1486_combout\)) # (\inst12|output[3]~12_combout\ & ((!\inst2|reg_mem~1520_combout\) # 
-- (!\inst2|reg_mem~1486_combout\))) ) ) # ( !\inst12|output[2]~13_combout\ & ( (\inst12|output[3]~12_combout\ & !\inst2|reg_mem~1486_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011110101010100001111010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[3]~12_combout\,
	datac => \inst2|ALT_INV_reg_mem~1520_combout\,
	datad => \inst2|ALT_INV_reg_mem~1486_combout\,
	dataf => \inst12|ALT_INV_output[2]~13_combout\,
	combout => \inst3|LessThan0~9_combout\);

-- Location: LABCELL_X45_Y20_N48
\inst3|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal1~2_combout\ = ( \inst2|reg_mem~1486_combout\ & ( (\inst12|output[3]~12_combout\ & (!\inst2|reg_mem~1520_combout\ $ (\inst12|output[2]~13_combout\))) ) ) # ( !\inst2|reg_mem~1486_combout\ & ( (!\inst12|output[3]~12_combout\ & 
-- (!\inst2|reg_mem~1520_combout\ $ (\inst12|output[2]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000000010100000010110100000010100000000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1520_combout\,
	datac => \inst12|ALT_INV_output[3]~12_combout\,
	datad => \inst12|ALT_INV_output[2]~13_combout\,
	datae => \inst2|ALT_INV_reg_mem~1486_combout\,
	combout => \inst3|Equal1~2_combout\);

-- Location: MLABCELL_X47_Y17_N51
\inst3|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~8_combout\ = ( \inst2|reg_mem~1792_combout\ & ( (\inst12|output[1]~14_combout\ & !\inst2|reg_mem~1554_combout\) ) ) # ( !\inst2|reg_mem~1792_combout\ & ( (!\inst12|output[1]~14_combout\ & (\inst12|output[0]~17_combout\ & 
-- !\inst2|reg_mem~1554_combout\)) # (\inst12|output[1]~14_combout\ & ((!\inst2|reg_mem~1554_combout\) # (\inst12|output[0]~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000101010111110000010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[1]~14_combout\,
	datac => \inst12|ALT_INV_output[0]~17_combout\,
	datad => \inst2|ALT_INV_reg_mem~1554_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1792_combout\,
	combout => \inst3|LessThan0~8_combout\);

-- Location: LABCELL_X46_Y18_N48
\inst3|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal1~3_combout\ = ( \inst2|reg_mem~1418_combout\ & ( \inst12|output[4]~11_combout\ & ( (\inst2|reg_mem~1452_combout\ & \inst12|output[5]~10_combout\) ) ) ) # ( !\inst2|reg_mem~1418_combout\ & ( \inst12|output[4]~11_combout\ & ( 
-- (\inst2|reg_mem~1452_combout\ & !\inst12|output[5]~10_combout\) ) ) ) # ( \inst2|reg_mem~1418_combout\ & ( !\inst12|output[4]~11_combout\ & ( (!\inst2|reg_mem~1452_combout\ & \inst12|output[5]~10_combout\) ) ) ) # ( !\inst2|reg_mem~1418_combout\ & ( 
-- !\inst12|output[4]~11_combout\ & ( (!\inst2|reg_mem~1452_combout\ & !\inst12|output[5]~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000010100000101001010000010100000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1452_combout\,
	datac => \inst12|ALT_INV_output[5]~10_combout\,
	datae => \inst2|ALT_INV_reg_mem~1418_combout\,
	dataf => \inst12|ALT_INV_output[4]~11_combout\,
	combout => \inst3|Equal1~3_combout\);

-- Location: LABCELL_X46_Y17_N36
\inst3|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~6_combout\ = ( \inst2|reg_mem~1282_combout\ & ( (!\inst22|Mux0~0_combout\ & ((!\inst2|reg_mem~1299_combout\))) # (\inst22|Mux0~0_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(9))) ) ) # ( !\inst2|reg_mem~1282_combout\ & ( 
-- (!\inst22|Mux0~0_combout\ & ((\inst2|reg_mem~1299_combout\))) # (\inst22|Mux0~0_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001111110000110011001111000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \inst2|ALT_INV_reg_mem~1299_combout\,
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1282_combout\,
	combout => \inst3|LessThan0~6_combout\);

-- Location: LABCELL_X45_Y17_N57
\inst3|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~7_combout\ = ( \inst2|reg_mem~1367_combout\ & ( !\inst2|reg_mem~1350_combout\ $ (((\inst22|Mux0~0_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(7)))) ) ) # ( !\inst2|reg_mem~1367_combout\ & ( !\inst2|reg_mem~1350_combout\ $ 
-- (((!\inst22|Mux0~0_combout\) # (!\inst5|altsyncram_component|auto_generated|q_a\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111010000001011111101010101111010100001010111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux0~0_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \inst2|ALT_INV_reg_mem~1350_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1367_combout\,
	combout => \inst3|LessThan0~7_combout\);

-- Location: LABCELL_X45_Y17_N15
\inst3|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal1~1_combout\ = ( !\inst3|LessThan0~7_combout\ & ( \inst2|reg_mem~1316_combout\ & ( (\inst12|output[8]~7_combout\ & (!\inst3|LessThan0~6_combout\ & (!\inst12|output[6]~9_combout\ $ (\inst2|reg_mem~1384_combout\)))) ) ) ) # ( 
-- !\inst3|LessThan0~7_combout\ & ( !\inst2|reg_mem~1316_combout\ & ( (!\inst12|output[8]~7_combout\ & (!\inst3|LessThan0~6_combout\ & (!\inst12|output[6]~9_combout\ $ (\inst2|reg_mem~1384_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000000000000000000000100000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[6]~9_combout\,
	datab => \inst12|ALT_INV_output[8]~7_combout\,
	datac => \inst3|ALT_INV_LessThan0~6_combout\,
	datad => \inst2|ALT_INV_reg_mem~1384_combout\,
	datae => \inst3|ALT_INV_LessThan0~7_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1316_combout\,
	combout => \inst3|Equal1~1_combout\);

-- Location: LABCELL_X45_Y17_N18
\inst3|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~10_combout\ = ( \inst3|Equal1~1_combout\ & ( (\inst3|Equal1~3_combout\ & (((\inst3|Equal1~2_combout\ & \inst3|LessThan0~8_combout\)) # (\inst3|LessThan0~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101110000000001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan0~9_combout\,
	datab => \inst3|ALT_INV_Equal1~2_combout\,
	datac => \inst3|ALT_INV_LessThan0~8_combout\,
	datad => \inst3|ALT_INV_Equal1~3_combout\,
	dataf => \inst3|ALT_INV_Equal1~1_combout\,
	combout => \inst3|LessThan0~10_combout\);

-- Location: LABCELL_X45_Y17_N54
\inst3|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~11_combout\ = ( \inst12|output[7]~8_combout\ & ( (!\inst2|reg_mem~1350_combout\) # ((!\inst2|reg_mem~1384_combout\ & \inst12|output[6]~9_combout\)) ) ) # ( !\inst12|output[7]~8_combout\ & ( (!\inst2|reg_mem~1350_combout\ & 
-- (!\inst2|reg_mem~1384_combout\ & \inst12|output[6]~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011001100111111001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_reg_mem~1350_combout\,
	datac => \inst2|ALT_INV_reg_mem~1384_combout\,
	datad => \inst12|ALT_INV_output[6]~9_combout\,
	dataf => \inst12|ALT_INV_output[7]~8_combout\,
	combout => \inst3|LessThan0~11_combout\);

-- Location: LABCELL_X46_Y18_N6
\inst3|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~13_combout\ = ( \inst2|reg_mem~1418_combout\ & ( \inst12|output[4]~11_combout\ & ( (!\inst2|reg_mem~1452_combout\ & \inst12|output[5]~10_combout\) ) ) ) # ( !\inst2|reg_mem~1418_combout\ & ( \inst12|output[4]~11_combout\ & ( 
-- (!\inst2|reg_mem~1452_combout\) # (\inst12|output[5]~10_combout\) ) ) ) # ( !\inst2|reg_mem~1418_combout\ & ( !\inst12|output[4]~11_combout\ & ( \inst12|output[5]~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000010101111101011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1452_combout\,
	datac => \inst12|ALT_INV_output[5]~10_combout\,
	datae => \inst2|ALT_INV_reg_mem~1418_combout\,
	dataf => \inst12|ALT_INV_output[4]~11_combout\,
	combout => \inst3|LessThan0~13_combout\);

-- Location: LABCELL_X45_Y17_N42
\inst3|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~14_combout\ = ( \inst2|reg_mem~1316_combout\ & ( (!\inst2|reg_mem~1282_combout\ & \inst12|output[9]~6_combout\) ) ) # ( !\inst2|reg_mem~1316_combout\ & ( (!\inst12|output[8]~7_combout\ & (!\inst2|reg_mem~1282_combout\ & 
-- \inst12|output[9]~6_combout\)) # (\inst12|output[8]~7_combout\ & ((!\inst2|reg_mem~1282_combout\) # (\inst12|output[9]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110011001100001111001100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_output[8]~7_combout\,
	datac => \inst2|ALT_INV_reg_mem~1282_combout\,
	datad => \inst12|ALT_INV_output[9]~6_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1316_combout\,
	combout => \inst3|LessThan0~14_combout\);

-- Location: LABCELL_X45_Y17_N21
\inst3|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~12_combout\ = ( \inst2|reg_mem~1316_combout\ & ( (\inst12|output[8]~7_combout\ & !\inst3|LessThan0~6_combout\) ) ) # ( !\inst2|reg_mem~1316_combout\ & ( (!\inst12|output[8]~7_combout\ & !\inst3|LessThan0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst12|ALT_INV_output[8]~7_combout\,
	datad => \inst3|ALT_INV_LessThan0~6_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1316_combout\,
	combout => \inst3|LessThan0~12_combout\);

-- Location: LABCELL_X45_Y17_N30
\inst3|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~15_combout\ = ( \inst3|LessThan0~12_combout\ & ( \inst3|Equal1~1_combout\ & ( (!\inst3|LessThan0~11_combout\ & (!\inst3|LessThan0~13_combout\ & !\inst3|LessThan0~14_combout\)) ) ) ) # ( !\inst3|LessThan0~12_combout\ & ( 
-- \inst3|Equal1~1_combout\ & ( (!\inst3|LessThan0~13_combout\ & !\inst3|LessThan0~14_combout\) ) ) ) # ( \inst3|LessThan0~12_combout\ & ( !\inst3|Equal1~1_combout\ & ( (!\inst3|LessThan0~11_combout\ & !\inst3|LessThan0~14_combout\) ) ) ) # ( 
-- !\inst3|LessThan0~12_combout\ & ( !\inst3|Equal1~1_combout\ & ( !\inst3|LessThan0~14_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010100000000011110000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan0~11_combout\,
	datac => \inst3|ALT_INV_LessThan0~13_combout\,
	datad => \inst3|ALT_INV_LessThan0~14_combout\,
	datae => \inst3|ALT_INV_LessThan0~12_combout\,
	dataf => \inst3|ALT_INV_Equal1~1_combout\,
	combout => \inst3|LessThan0~15_combout\);

-- Location: MLABCELL_X47_Y16_N6
\inst3|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~0_combout\ = ( \inst2|reg_mem~1622_combout\ & ( \inst2|reg_mem~1605_combout\ & ( (\inst2|reg_mem~1588_combout\ & ((!\inst22|Mux0~0_combout\ & (\inst2|reg_mem~1639_combout\)) # (\inst22|Mux0~0_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(15)))))) ) ) ) # ( !\inst2|reg_mem~1622_combout\ & ( \inst2|reg_mem~1605_combout\ & ( (!\inst22|Mux0~0_combout\ & (!\inst2|reg_mem~1639_combout\ & ((\inst2|reg_mem~1588_combout\)))) # 
-- (\inst22|Mux0~0_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(15) & !\inst2|reg_mem~1588_combout\)))) ) ) ) # ( \inst2|reg_mem~1622_combout\ & ( !\inst2|reg_mem~1605_combout\ & ( (!\inst22|Mux0~0_combout\ & (\inst2|reg_mem~1639_combout\ & 
-- ((!\inst2|reg_mem~1588_combout\)))) # (\inst22|Mux0~0_combout\ & (((\inst5|altsyncram_component|auto_generated|q_a\(15) & \inst2|reg_mem~1588_combout\)))) ) ) ) # ( !\inst2|reg_mem~1622_combout\ & ( !\inst2|reg_mem~1605_combout\ & ( 
-- (!\inst2|reg_mem~1588_combout\ & ((!\inst22|Mux0~0_combout\ & (!\inst2|reg_mem~1639_combout\)) # (\inst22|Mux0~0_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100000000000001000100000010101010000100010000000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux0~0_combout\,
	datab => \inst2|ALT_INV_reg_mem~1639_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst2|ALT_INV_reg_mem~1588_combout\,
	datae => \inst2|ALT_INV_reg_mem~1622_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1605_combout\,
	combout => \inst3|LessThan0~0_combout\);

-- Location: MLABCELL_X47_Y15_N42
\inst3|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~1_combout\ = ( \inst2|reg_mem~1775_combout\ & ( \inst2|reg_mem~1758_combout\ & ( (!\inst22|Mux0~0_combout\ & ((!\inst2|reg_mem~1724_combout\ $ (\inst2|reg_mem~1741_combout\)))) # (\inst22|Mux0~0_combout\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(15) & (\inst2|reg_mem~1724_combout\))) ) ) ) # ( !\inst2|reg_mem~1775_combout\ & ( \inst2|reg_mem~1758_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(15) & (\inst22|Mux0~0_combout\ & 
-- \inst2|reg_mem~1724_combout\)) ) ) ) # ( \inst2|reg_mem~1775_combout\ & ( !\inst2|reg_mem~1758_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(15) & (\inst22|Mux0~0_combout\ & !\inst2|reg_mem~1724_combout\)) ) ) ) # ( 
-- !\inst2|reg_mem~1775_combout\ & ( !\inst2|reg_mem~1758_combout\ & ( (!\inst22|Mux0~0_combout\ & ((!\inst2|reg_mem~1724_combout\ $ (\inst2|reg_mem~1741_combout\)))) # (\inst22|Mux0~0_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\inst2|reg_mem~1724_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000101100001000000010000000000001000000011100000100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst22|ALT_INV_Mux0~0_combout\,
	datac => \inst2|ALT_INV_reg_mem~1724_combout\,
	datad => \inst2|ALT_INV_reg_mem~1741_combout\,
	datae => \inst2|ALT_INV_reg_mem~1775_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1758_combout\,
	combout => \inst3|LessThan0~1_combout\);

-- Location: MLABCELL_X47_Y16_N54
\inst3|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~2_combout\ = ( \inst12|output[17]~15_combout\ & ( \inst3|LessThan0~1_combout\ & ( (\inst2|reg_mem~1656_combout\ & (\inst3|LessThan0~0_combout\ & (!\inst12|output[16]~16_combout\ $ (\inst2|reg_mem~1690_combout\)))) ) ) ) # ( 
-- !\inst12|output[17]~15_combout\ & ( \inst3|LessThan0~1_combout\ & ( (!\inst2|reg_mem~1656_combout\ & (\inst3|LessThan0~0_combout\ & (!\inst12|output[16]~16_combout\ $ (\inst2|reg_mem~1690_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100100000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[16]~16_combout\,
	datab => \inst2|ALT_INV_reg_mem~1690_combout\,
	datac => \inst2|ALT_INV_reg_mem~1656_combout\,
	datad => \inst3|ALT_INV_LessThan0~0_combout\,
	datae => \inst12|ALT_INV_output[17]~15_combout\,
	dataf => \inst3|ALT_INV_LessThan0~1_combout\,
	combout => \inst3|LessThan0~2_combout\);

-- Location: MLABCELL_X47_Y16_N0
\inst3|LessThan0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~22_combout\ = ( \inst12|output[17]~15_combout\ & ( \inst3|LessThan0~1_combout\ & ( (\inst3|LessThan0~0_combout\ & ((!\inst2|reg_mem~1656_combout\) # ((\inst12|output[16]~16_combout\ & !\inst2|reg_mem~1690_combout\)))) ) ) ) # ( 
-- !\inst12|output[17]~15_combout\ & ( \inst3|LessThan0~1_combout\ & ( (\inst12|output[16]~16_combout\ & (!\inst2|reg_mem~1690_combout\ & (!\inst2|reg_mem~1656_combout\ & \inst3|LessThan0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[16]~16_combout\,
	datab => \inst2|ALT_INV_reg_mem~1690_combout\,
	datac => \inst2|ALT_INV_reg_mem~1656_combout\,
	datad => \inst3|ALT_INV_LessThan0~0_combout\,
	datae => \inst12|ALT_INV_output[17]~15_combout\,
	dataf => \inst3|ALT_INV_LessThan0~1_combout\,
	combout => \inst3|LessThan0~22_combout\);

-- Location: LABCELL_X45_Y16_N36
\inst3|LessThan0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~23_combout\ = ( !\inst2|reg_mem~1112_combout\ & ( \inst2|reg_mem~1078_combout\ & ( (\inst12|output[14]~1_combout\ & \inst12|output[15]~0_combout\) ) ) ) # ( \inst2|reg_mem~1112_combout\ & ( !\inst2|reg_mem~1078_combout\ & ( 
-- \inst12|output[15]~0_combout\ ) ) ) # ( !\inst2|reg_mem~1112_combout\ & ( !\inst2|reg_mem~1078_combout\ & ( (\inst12|output[15]~0_combout\) # (\inst12|output[14]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111000011110000111100000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_output[14]~1_combout\,
	datac => \inst12|ALT_INV_output[15]~0_combout\,
	datae => \inst2|ALT_INV_reg_mem~1112_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1078_combout\,
	combout => \inst3|LessThan0~23_combout\);

-- Location: LABCELL_X46_Y17_N30
\inst3|LessThan0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~24_combout\ = ( \inst2|reg_mem~1180_combout\ & ( (\inst12|output[13]~2_combout\ & !\inst2|reg_mem~1146_combout\) ) ) # ( !\inst2|reg_mem~1180_combout\ & ( (!\inst12|output[13]~2_combout\ & (\inst12|output[12]~3_combout\ & 
-- !\inst2|reg_mem~1146_combout\)) # (\inst12|output[13]~2_combout\ & ((!\inst2|reg_mem~1146_combout\) # (\inst12|output[12]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000011001111110000001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_output[13]~2_combout\,
	datac => \inst12|ALT_INV_output[12]~3_combout\,
	datad => \inst2|ALT_INV_reg_mem~1146_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1180_combout\,
	combout => \inst3|LessThan0~24_combout\);

-- Location: MLABCELL_X47_Y15_N36
\inst3|LessThan0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~25_combout\ = ( \inst2|reg_mem~1775_combout\ & ( \inst2|reg_mem~1758_combout\ & ( (!\inst2|reg_mem~1724_combout\ & ((!\inst22|Mux0~0_combout\ & ((\inst2|reg_mem~1741_combout\))) # (\inst22|Mux0~0_combout\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(15))))) ) ) ) # ( !\inst2|reg_mem~1775_combout\ & ( \inst2|reg_mem~1758_combout\ & ( (!\inst2|reg_mem~1724_combout\ & ((!\inst22|Mux0~0_combout\ & ((\inst2|reg_mem~1741_combout\))) # 
-- (\inst22|Mux0~0_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(15))))) ) ) ) # ( \inst2|reg_mem~1775_combout\ & ( !\inst2|reg_mem~1758_combout\ & ( (!\inst22|Mux0~0_combout\ & (((!\inst2|reg_mem~1724_combout\) # 
-- (\inst2|reg_mem~1741_combout\)))) # (\inst22|Mux0~0_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( !\inst2|reg_mem~1775_combout\ & ( !\inst2|reg_mem~1758_combout\ & ( (!\inst22|Mux0~0_combout\ & 
-- (((!\inst2|reg_mem~1724_combout\ & \inst2|reg_mem~1741_combout\)))) # (\inst22|Mux0~0_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001110100011101110100010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst22|ALT_INV_Mux0~0_combout\,
	datac => \inst2|ALT_INV_reg_mem~1724_combout\,
	datad => \inst2|ALT_INV_reg_mem~1741_combout\,
	datae => \inst2|ALT_INV_reg_mem~1775_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1758_combout\,
	combout => \inst3|LessThan0~25_combout\);

-- Location: LABCELL_X46_Y15_N15
\inst3|LessThan0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~26_combout\ = ( \inst12|output[20]~19_combout\ & ( \inst12|output[21]~18_combout\ & ( (!\inst2|reg_mem~1622_combout\) # ((!\inst2|reg_mem~1588_combout\) # (\inst3|LessThan0~25_combout\)) ) ) ) # ( !\inst12|output[20]~19_combout\ & ( 
-- \inst12|output[21]~18_combout\ & ( (!\inst2|reg_mem~1588_combout\) # ((!\inst2|reg_mem~1622_combout\ & \inst3|LessThan0~25_combout\)) ) ) ) # ( \inst12|output[20]~19_combout\ & ( !\inst12|output[21]~18_combout\ & ( (!\inst2|reg_mem~1588_combout\ & 
-- ((!\inst2|reg_mem~1622_combout\) # (\inst3|LessThan0~25_combout\))) ) ) ) # ( !\inst12|output[20]~19_combout\ & ( !\inst12|output[21]~18_combout\ & ( (!\inst2|reg_mem~1622_combout\ & (\inst3|LessThan0~25_combout\ & !\inst2|reg_mem~1588_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000110011110000000011111111000011001111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_reg_mem~1622_combout\,
	datac => \inst3|ALT_INV_LessThan0~25_combout\,
	datad => \inst2|ALT_INV_reg_mem~1588_combout\,
	datae => \inst12|ALT_INV_output[20]~19_combout\,
	dataf => \inst12|ALT_INV_output[21]~18_combout\,
	combout => \inst3|LessThan0~26_combout\);

-- Location: LABCELL_X46_Y17_N0
\inst3|LessThan0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~27_combout\ = ( !\inst3|LessThan0~26_combout\ & ( \inst3|Equal1~0_combout\ & ( (!\inst3|LessThan0~22_combout\ & ((!\inst3|LessThan0~2_combout\) # ((!\inst3|LessThan0~23_combout\ & !\inst3|LessThan0~24_combout\)))) ) ) ) # ( 
-- !\inst3|LessThan0~26_combout\ & ( !\inst3|Equal1~0_combout\ & ( (!\inst3|LessThan0~22_combout\ & ((!\inst3|LessThan0~2_combout\) # (!\inst3|LessThan0~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000000000000000000011001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan0~2_combout\,
	datab => \inst3|ALT_INV_LessThan0~22_combout\,
	datac => \inst3|ALT_INV_LessThan0~23_combout\,
	datad => \inst3|ALT_INV_LessThan0~24_combout\,
	datae => \inst3|ALT_INV_LessThan0~26_combout\,
	dataf => \inst3|ALT_INV_Equal1~0_combout\,
	combout => \inst3|LessThan0~27_combout\);

-- Location: LABCELL_X46_Y17_N39
\inst3|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~4_combout\ = ( \inst2|reg_mem~1180_combout\ & ( (\inst12|output[12]~3_combout\ & (!\inst12|output[13]~2_combout\ $ (\inst2|reg_mem~1146_combout\))) ) ) # ( !\inst2|reg_mem~1180_combout\ & ( (!\inst12|output[12]~3_combout\ & 
-- (!\inst12|output[13]~2_combout\ $ (\inst2|reg_mem~1146_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[12]~3_combout\,
	datac => \inst12|ALT_INV_output[13]~2_combout\,
	datad => \inst2|ALT_INV_reg_mem~1146_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1180_combout\,
	combout => \inst3|LessThan0~4_combout\);

-- Location: LABCELL_X43_Y21_N48
\inst3|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~3_combout\ = ( \inst2|reg_mem~1214_combout\ & ( (\inst12|output[11]~4_combout\ & (\inst12|output[10]~5_combout\ & !\inst2|reg_mem~1248_combout\)) ) ) # ( !\inst2|reg_mem~1214_combout\ & ( ((\inst12|output[10]~5_combout\ & 
-- !\inst2|reg_mem~1248_combout\)) # (\inst12|output[11]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[11]~4_combout\,
	datac => \inst12|ALT_INV_output[10]~5_combout\,
	datad => \inst2|ALT_INV_reg_mem~1248_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1214_combout\,
	combout => \inst3|LessThan0~3_combout\);

-- Location: LABCELL_X46_Y17_N48
\inst3|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~5_combout\ = ( \inst3|LessThan0~3_combout\ & ( \inst3|Equal1~0_combout\ & ( (\inst3|LessThan0~2_combout\ & \inst3|LessThan0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_LessThan0~2_combout\,
	datad => \inst3|ALT_INV_LessThan0~4_combout\,
	datae => \inst3|ALT_INV_LessThan0~3_combout\,
	dataf => \inst3|ALT_INV_Equal1~0_combout\,
	combout => \inst3|LessThan0~5_combout\);

-- Location: LABCELL_X46_Y16_N0
\inst3|LessThan0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~21_combout\ = !\inst2|reg_mem~2030_combout\ $ (((!\inst22|Mux0~0_combout\ & ((!\inst2|reg_mem~2047_combout\))) # (\inst22|Mux0~0_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001011010001111000101101000111100010110100011110001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst2|ALT_INV_reg_mem~2047_combout\,
	datac => \inst2|ALT_INV_reg_mem~2030_combout\,
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	combout => \inst3|LessThan0~21_combout\);

-- Location: LABCELL_X46_Y16_N18
\inst3|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal1~6_combout\ = ( !\inst3|LessThan0~17_combout\ & ( !\inst3|LessThan0~19_combout\ & ( (!\inst3|LessThan0~21_combout\ & (\inst3|LessThan0~16_combout\ & (!\inst3|LessThan0~20_combout\ & !\inst3|LessThan0~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan0~21_combout\,
	datab => \inst3|ALT_INV_LessThan0~16_combout\,
	datac => \inst3|ALT_INV_LessThan0~20_combout\,
	datad => \inst3|ALT_INV_LessThan0~18_combout\,
	datae => \inst3|ALT_INV_LessThan0~17_combout\,
	dataf => \inst3|ALT_INV_LessThan0~19_combout\,
	combout => \inst3|Equal1~6_combout\);

-- Location: LABCELL_X45_Y17_N48
\inst3|LessThan0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~28_combout\ = ( \inst3|Equal1~6_combout\ & ( \inst3|Equal1~5_combout\ & ( ((!\inst3|LessThan0~15_combout\) # ((!\inst3|LessThan0~27_combout\) # (\inst3|LessThan0~5_combout\))) # (\inst3|LessThan0~10_combout\) ) ) ) # ( 
-- \inst3|Equal1~6_combout\ & ( !\inst3|Equal1~5_combout\ & ( (!\inst3|LessThan0~27_combout\) # (\inst3|LessThan0~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000001111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan0~10_combout\,
	datab => \inst3|ALT_INV_LessThan0~15_combout\,
	datac => \inst3|ALT_INV_LessThan0~27_combout\,
	datad => \inst3|ALT_INV_LessThan0~5_combout\,
	datae => \inst3|ALT_INV_Equal1~6_combout\,
	dataf => \inst3|ALT_INV_Equal1~5_combout\,
	combout => \inst3|LessThan0~28_combout\);

-- Location: LABCELL_X45_Y17_N24
\inst3|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~4_combout\ = ( \inst3|Mux31~3_combout\ & ( \inst3|LessThan0~28_combout\ ) ) # ( !\inst3|Mux31~3_combout\ & ( \inst3|LessThan0~28_combout\ & ( (\inst3|Mux32~0_combout\ & ((\inst3|Mux31~2_combout\) # (\inst3|Mux31~0_combout\))) ) ) ) # ( 
-- \inst3|Mux31~3_combout\ & ( !\inst3|LessThan0~28_combout\ ) ) # ( !\inst3|Mux31~3_combout\ & ( !\inst3|LessThan0~28_combout\ & ( (\inst3|Mux32~0_combout\ & (((\inst3|Mux31~0_combout\ & !\inst3|LessThan0~34_combout\)) # (\inst3|Mux31~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010101111111111111111100010001010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux32~0_combout\,
	datab => \inst3|ALT_INV_Mux31~0_combout\,
	datac => \inst3|ALT_INV_LessThan0~34_combout\,
	datad => \inst3|ALT_INV_Mux31~2_combout\,
	datae => \inst3|ALT_INV_Mux31~3_combout\,
	dataf => \inst3|ALT_INV_LessThan0~28_combout\,
	combout => \inst3|Mux31~4_combout\);

-- Location: M10K_X38_Y18_N0
\inst15|altsyncram_component|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\inst15|altsyncram_component|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y34_N0
\inst15|altsyncram_component|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y33_N0
\inst15|altsyncram_component|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y22_N3
\inst43|output[12]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[12]~57_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a204~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a140~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a236~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a204~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a140~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a236~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a204~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|ram_block1a140~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a236~portadataout\))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a204~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a140~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a236~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	combout => \inst43|output[12]~57_combout\);

-- Location: M10K_X49_Y19_N0
\inst15|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\inst15|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\inst15|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000640C64000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y39_N0
\inst15|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y15_N30
\inst43|output[12]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[12]~58_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a108~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	combout => \inst43|output[12]~58_combout\);

-- Location: MLABCELL_X39_Y18_N3
\inst43|output[12]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[12]~59_combout\ = ( \inst43|output[12]~58_combout\ & ( \inst3|Mux19~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[12]~57_combout\)) ) ) ) # ( 
-- !\inst43|output[12]~58_combout\ & ( \inst3|Mux19~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[12]~57_combout\)) ) ) ) # ( \inst43|output[12]~58_combout\ & ( 
-- !\inst3|Mux19~0_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst43|output[12]~57_combout\))) ) ) ) # ( !\inst43|output[12]~58_combout\ & ( !\inst3|Mux19~0_combout\ & ( 
-- (\inst22|Mux4~0_combout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & \inst43|output[12]~57_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101010100000101010110101010101011111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux4~0_combout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst43|ALT_INV_output[12]~57_combout\,
	datae => \inst43|ALT_INV_output[12]~58_combout\,
	dataf => \inst3|ALT_INV_Mux19~0_combout\,
	combout => \inst43|output[12]~59_combout\);

-- Location: LABCELL_X40_Y20_N42
\inst2|reg_mem~722feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~722feeder_combout\ = ( \inst43|output[12]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[12]~59_combout\,
	combout => \inst2|reg_mem~722feeder_combout\);

-- Location: FF_X40_Y20_N44
\inst2|reg_mem~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~722feeder_combout\,
	ena => \inst2|reg_mem~3185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~722_q\);

-- Location: LABCELL_X48_Y20_N54
\inst2|reg_mem~2270\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2270_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~562_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~594_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~626_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~658_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~658_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~626_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~594_q\,
	datag => \inst2|ALT_INV_reg_mem~562_q\,
	combout => \inst2|reg_mem~2270_combout\);

-- Location: MLABCELL_X47_Y20_N15
\inst2|reg_mem~1189\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1189_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2270_combout\ & (((\inst2|reg_mem~690_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2270_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~722_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2270_combout\ & (\inst2|reg_mem~754_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2270_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~786_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~722_q\,
	datab => \inst2|ALT_INV_reg_mem~2270_combout\,
	datac => \inst2|ALT_INV_reg_mem~754_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~786_q\,
	datag => \inst2|ALT_INV_reg_mem~690_q\,
	combout => \inst2|reg_mem~1189_combout\);

-- Location: MLABCELL_X39_Y18_N24
\inst2|reg_mem~2274\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2274_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~818_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~850_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~882_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~914_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~914_q\,
	datac => \inst2|ALT_INV_reg_mem~882_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~850_q\,
	datag => \inst2|ALT_INV_reg_mem~818_q\,
	combout => \inst2|reg_mem~2274_combout\);

-- Location: LABCELL_X46_Y18_N21
\inst2|reg_mem~1193\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1193_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2274_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2274_combout\ & (((\inst2|reg_mem~946_q\)))) # (\inst2|reg_mem~2274_combout\ & (\inst2|reg_mem~978_q\)))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2274_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2274_combout\ & (\inst2|reg_mem~1010_q\)) # (\inst2|reg_mem~2274_combout\ & ((\inst2|reg_mem~1042_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~978_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~1010_q\,
	datad => \inst2|ALT_INV_reg_mem~2274_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1042_q\,
	datag => \inst2|ALT_INV_reg_mem~946_q\,
	combout => \inst2|reg_mem~1193_combout\);

-- Location: LABCELL_X46_Y18_N12
\inst2|reg_mem~2262\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2262_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~50_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~82_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~114_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~146_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~82_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~114_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~146_q\,
	datag => \inst2|ALT_INV_reg_mem~50_q\,
	combout => \inst2|reg_mem~2262_combout\);

-- Location: LABCELL_X46_Y18_N54
\inst2|reg_mem~1181\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1181_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2262_combout\ & (((\inst2|reg_mem~178_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2262_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~210_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2262_combout\ & (((\inst2|reg_mem~242_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2262_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~274_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2262_combout\,
	datab => \inst2|ALT_INV_reg_mem~210_q\,
	datac => \inst2|ALT_INV_reg_mem~242_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~274_q\,
	datag => \inst2|ALT_INV_reg_mem~178_q\,
	combout => \inst2|reg_mem~1181_combout\);

-- Location: LABCELL_X40_Y16_N0
\inst2|reg_mem~2266\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2266_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~306_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~338_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~370_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~402_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~402_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~370_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~338_q\,
	datag => \inst2|ALT_INV_reg_mem~306_q\,
	combout => \inst2|reg_mem~2266_combout\);

-- Location: LABCELL_X40_Y18_N12
\inst2|reg_mem~1185\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1185_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2266_combout\ & (((\inst2|reg_mem~434_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2266_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~466_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2266_combout\ & (\inst2|reg_mem~498_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2266_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~530_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~466_q\,
	datab => \inst2|ALT_INV_reg_mem~2266_combout\,
	datac => \inst2|ALT_INV_reg_mem~498_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~530_q\,
	datag => \inst2|ALT_INV_reg_mem~434_q\,
	combout => \inst2|reg_mem~1185_combout\);

-- Location: LABCELL_X46_Y18_N0
\inst2|reg_mem~1197\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1197_combout\ = ( \inst2|reg_mem~1181_combout\ & ( \inst2|reg_mem~1185_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20)) # ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1189_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1193_combout\)))) ) ) ) # ( !\inst2|reg_mem~1181_combout\ & ( \inst2|reg_mem~1185_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(19))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1189_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1193_combout\))))) ) ) ) # ( \inst2|reg_mem~1181_combout\ & ( !\inst2|reg_mem~1185_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(19))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1189_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1193_combout\))))) ) ) ) # ( !\inst2|reg_mem~1181_combout\ & ( !\inst2|reg_mem~1185_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1189_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1193_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1189_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \inst2|ALT_INV_reg_mem~1193_combout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \inst2|ALT_INV_reg_mem~1181_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1185_combout\,
	combout => \inst2|reg_mem~1197_combout\);

-- Location: LABCELL_X45_Y18_N39
\inst12|output[12]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[12]~3_combout\ = ( \inst2|reg_mem~1197_combout\ & ( (!\inst22|Mux0~0_combout\) # (\inst5|altsyncram_component|auto_generated|q_a\(12)) ) ) # ( !\inst2|reg_mem~1197_combout\ & ( (\inst22|Mux0~0_combout\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux0~0_combout\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst2|ALT_INV_reg_mem~1197_combout\,
	combout => \inst12|output[12]~3_combout\);

-- Location: LABCELL_X42_Y17_N42
\inst3|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~9_sumout\ = SUM(( !\inst12|output[13]~2_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1146_combout\ ) + ( \inst3|Add0~14\ ))
-- \inst3|Add0~10\ = CARRY(( !\inst12|output[13]~2_combout\ $ (((\inst55|Mux3~0_combout\ & (!\inst55|Mux5~1_combout\ & !\inst22|Mux9~1_combout\)))) ) + ( \inst2|reg_mem~1146_combout\ ) + ( \inst3|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001011111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst55|ALT_INV_Mux3~0_combout\,
	datab => \inst55|ALT_INV_Mux5~1_combout\,
	datac => \inst22|ALT_INV_Mux9~1_combout\,
	datad => \inst12|ALT_INV_output[13]~2_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1146_combout\,
	cin => \inst3|Add0~14\,
	sumout => \inst3|Add0~9_sumout\,
	cout => \inst3|Add0~10\);

-- Location: LABCELL_X43_Y17_N30
\inst15|altsyncram_component|auto_generated|decode3|w_anode2215w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3) = ( \inst3|Mux17~0_combout\ & ( \inst3|Mux18~0_combout\ & ( (\inst22|Mux5~0_combout\ & (((!\inst3|Mux2~0_combout\ & \inst3|Add0~1_sumout\)) # (\inst3|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~0_combout\,
	datab => \inst22|ALT_INV_Mux5~0_combout\,
	datac => \inst3|ALT_INV_Mux16~0_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	datae => \inst3|ALT_INV_Mux17~0_combout\,
	dataf => \inst3|ALT_INV_Mux18~0_combout\,
	combout => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3));

-- Location: M10K_X38_Y17_N0
\inst15|altsyncram_component|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y13_N0
\inst15|altsyncram_component|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\inst15|altsyncram_component|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\inst15|altsyncram_component|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y21_N3
\inst43|output[13]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[13]~54_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a205~portadataout\ & ( \inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a173~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a237~portadataout\)) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a205~portadataout\ & ( \inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a173~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a237~portadataout\)) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a205~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a141~portadataout\) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a205~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a141~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \inst43|output[13]~54_combout\);

-- Location: M10K_X26_Y22_N0
\inst15|altsyncram_component|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y36_N0
\inst15|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000481028000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y6_N0
\inst15|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y37_N0
\inst15|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y22_N57
\inst43|output[13]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[13]~55_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst15|altsyncram_component|auto_generated|ram_block1a13~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a109~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a13~portadataout\)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a109~portadataout\ & 
-- ((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst15|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst15|altsyncram_component|auto_generated|ram_block1a109~portadataout\))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a109~portadataout\ & ((\inst15|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	combout => \inst43|output[13]~55_combout\);

-- Location: MLABCELL_X39_Y18_N18
\inst43|output[13]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[13]~56_combout\ = ( \inst3|Mux18~0_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[13]~55_combout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[13]~54_combout\))) ) ) # ( !\inst3|Mux18~0_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst43|output[13]~55_combout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[13]~54_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux4~0_combout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst43|ALT_INV_output[13]~54_combout\,
	datad => \inst43|ALT_INV_output[13]~55_combout\,
	dataf => \inst3|ALT_INV_Mux18~0_combout\,
	combout => \inst43|output[13]~56_combout\);

-- Location: FF_X40_Y19_N26
\inst2|reg_mem~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[13]~56_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~211_q\);

-- Location: LABCELL_X46_Y21_N36
\inst2|reg_mem~2230\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2230_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~51_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~83_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~115_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~147_q\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~83_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~115_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~147_q\,
	datag => \inst2|ALT_INV_reg_mem~51_q\,
	combout => \inst2|reg_mem~2230_combout\);

-- Location: LABCELL_X46_Y21_N0
\inst2|reg_mem~1147\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1147_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2230_combout\ & (((\inst2|reg_mem~179_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2230_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~211_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2230_combout\ & (\inst2|reg_mem~243_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2230_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~275_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~211_q\,
	datab => \inst2|ALT_INV_reg_mem~2230_combout\,
	datac => \inst2|ALT_INV_reg_mem~243_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~275_q\,
	datag => \inst2|ALT_INV_reg_mem~179_q\,
	combout => \inst2|reg_mem~1147_combout\);

-- Location: MLABCELL_X47_Y21_N42
\inst2|reg_mem~2238\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2238_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~563_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((\inst2|reg_mem~595_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~627_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inst2|reg_mem~659_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~659_q\,
	datac => \inst2|ALT_INV_reg_mem~627_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~595_q\,
	datag => \inst2|ALT_INV_reg_mem~563_q\,
	combout => \inst2|reg_mem~2238_combout\);

-- Location: LABCELL_X46_Y17_N18
\inst2|reg_mem~1155\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1155_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2238_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2238_combout\ & ((\inst2|reg_mem~691_q\))) # (\inst2|reg_mem~2238_combout\ & (\inst2|reg_mem~723_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((((\inst2|reg_mem~2238_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst2|reg_mem~2238_combout\ & (\inst2|reg_mem~755_q\)) # (\inst2|reg_mem~2238_combout\ & ((\inst2|reg_mem~787_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~723_q\,
	datac => \inst2|ALT_INV_reg_mem~755_q\,
	datad => \inst2|ALT_INV_reg_mem~787_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2238_combout\,
	datag => \inst2|ALT_INV_reg_mem~691_q\,
	combout => \inst2|reg_mem~1155_combout\);

-- Location: MLABCELL_X39_Y18_N12
\inst2|reg_mem~2242\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2242_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~819_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~851_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~883_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~915_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~851_q\,
	datac => \inst2|ALT_INV_reg_mem~883_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~915_q\,
	datag => \inst2|ALT_INV_reg_mem~819_q\,
	combout => \inst2|reg_mem~2242_combout\);

-- Location: LABCELL_X46_Y17_N24
\inst2|reg_mem~1159\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1159_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~2242_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2242_combout\ & (\inst2|reg_mem~947_q\)) # (\inst2|reg_mem~2242_combout\ & (((\inst2|reg_mem~979_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inst2|reg_mem~2242_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2242_combout\ & (\inst2|reg_mem~1011_q\)) # (\inst2|reg_mem~2242_combout\ & (((\inst2|reg_mem~1043_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000110111001001100010011000100110001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~2242_combout\,
	datac => \inst2|ALT_INV_reg_mem~1011_q\,
	datad => \inst2|ALT_INV_reg_mem~979_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1043_q\,
	datag => \inst2|ALT_INV_reg_mem~947_q\,
	combout => \inst2|reg_mem~1159_combout\);

-- Location: LABCELL_X40_Y16_N48
\inst2|reg_mem~2234\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2234_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~307_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~339_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~371_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~403_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~339_q\,
	datac => \inst2|ALT_INV_reg_mem~371_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~403_q\,
	datag => \inst2|ALT_INV_reg_mem~307_q\,
	combout => \inst2|reg_mem~2234_combout\);

-- Location: LABCELL_X46_Y17_N6
\inst2|reg_mem~1151\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1151_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2234_combout\ & (((\inst2|reg_mem~435_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2234_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~467_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2234_combout\ & (\inst2|reg_mem~499_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2234_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~531_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~467_q\,
	datab => \inst2|ALT_INV_reg_mem~2234_combout\,
	datac => \inst2|ALT_INV_reg_mem~499_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~531_q\,
	datag => \inst2|ALT_INV_reg_mem~435_q\,
	combout => \inst2|reg_mem~1151_combout\);

-- Location: LABCELL_X46_Y17_N54
\inst2|reg_mem~1163\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1163_combout\ = ( \inst2|reg_mem~1159_combout\ & ( \inst2|reg_mem~1151_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1147_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\inst2|reg_mem~1155_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inst2|reg_mem~1159_combout\ & ( \inst2|reg_mem~1151_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\inst5|altsyncram_component|auto_generated|q_a\(19))) # (\inst2|reg_mem~1147_combout\))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst2|reg_mem~1155_combout\ & !\inst5|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- \inst2|reg_mem~1159_combout\ & ( !\inst2|reg_mem~1151_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1147_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst5|altsyncram_component|auto_generated|q_a\(19)) # (\inst2|reg_mem~1155_combout\)))) ) ) ) # ( !\inst2|reg_mem~1159_combout\ & ( !\inst2|reg_mem~1151_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(19) & ((!\inst5|altsyncram_component|auto_generated|q_a\(20) & (\inst2|reg_mem~1147_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & ((\inst2|reg_mem~1155_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1147_combout\,
	datab => \inst2|ALT_INV_reg_mem~1155_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \inst2|ALT_INV_reg_mem~1159_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1151_combout\,
	combout => \inst2|reg_mem~1163_combout\);

-- Location: LABCELL_X46_Y17_N15
\inst12|output[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[13]~2_combout\ = ( \inst22|Mux0~0_combout\ & ( \inst2|reg_mem~1163_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(13) ) ) ) # ( !\inst22|Mux0~0_combout\ & ( \inst2|reg_mem~1163_combout\ ) ) # ( \inst22|Mux0~0_combout\ & ( 
-- !\inst2|reg_mem~1163_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datae => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1163_combout\,
	combout => \inst12|output[13]~2_combout\);

-- Location: LABCELL_X42_Y17_N27
\inst3|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~0_combout\ = ( \inst3|Mux2~2_combout\ & ( \inst3|Add0~9_sumout\ & ( (!\inst3|Mux2~0_combout\) # ((\inst12|output[13]~2_combout\ & (!\inst3|Mux2~1_combout\ & \inst2|reg_mem~1146_combout\))) ) ) ) # ( !\inst3|Mux2~2_combout\ & ( 
-- \inst3|Add0~9_sumout\ & ( (!\inst3|Mux2~0_combout\) # ((\inst3|Mux2~1_combout\ & ((\inst2|reg_mem~1146_combout\) # (\inst12|output[13]~2_combout\)))) ) ) ) # ( \inst3|Mux2~2_combout\ & ( !\inst3|Add0~9_sumout\ & ( (\inst12|output[13]~2_combout\ & 
-- (\inst3|Mux2~0_combout\ & (!\inst3|Mux2~1_combout\ & \inst2|reg_mem~1146_combout\))) ) ) ) # ( !\inst3|Mux2~2_combout\ & ( !\inst3|Add0~9_sumout\ & ( (\inst3|Mux2~0_combout\ & (\inst3|Mux2~1_combout\ & ((\inst2|reg_mem~1146_combout\) # 
-- (\inst12|output[13]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000000000001000011001101110011111100110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[13]~2_combout\,
	datab => \inst3|ALT_INV_Mux2~0_combout\,
	datac => \inst3|ALT_INV_Mux2~1_combout\,
	datad => \inst2|ALT_INV_reg_mem~1146_combout\,
	datae => \inst3|ALT_INV_Mux2~2_combout\,
	dataf => \inst3|ALT_INV_Add0~9_sumout\,
	combout => \inst3|Mux18~0_combout\);

-- Location: FF_X42_Y17_N11
\inst15|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	asdata => \inst3|Mux18~0_combout\,
	sload => VCC,
	ena => \inst22|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: M10K_X49_Y29_N0
\inst15|altsyncram_component|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y29_N0
\inst15|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y30_N0
\inst15|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054D5C0000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\inst15|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N30
\inst43|output[15]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[15]~49_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a111~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a111~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a111~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a111~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	combout => \inst43|output[15]~49_combout\);

-- Location: M10K_X58_Y26_N0
\inst15|altsyncram_component|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\inst15|altsyncram_component|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y16_N0
\inst15|altsyncram_component|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y3_N0
\inst15|altsyncram_component|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N54
\inst43|output[15]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[15]~48_combout\ = ( \inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst15|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a175~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a239~portadataout\))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst15|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a143~portadataout\) ) ) ) # ( \inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst15|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a175~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a239~portadataout\))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst15|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a143~portadataout\ & !\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\,
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\,
	combout => \inst43|output[15]~48_combout\);

-- Location: LABCELL_X42_Y20_N9
\inst43|output[15]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[15]~50_combout\ = ( \inst3|Mux16~1_combout\ & ( (!\inst22|Mux4~0_combout\) # ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst43|output[15]~49_combout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[15]~48_combout\)))) ) ) # ( !\inst3|Mux16~1_combout\ & ( (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst43|output[15]~49_combout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst43|output[15]~48_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux4~0_combout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst43|ALT_INV_output[15]~49_combout\,
	datad => \inst43|ALT_INV_output[15]~48_combout\,
	dataf => \inst3|ALT_INV_Mux16~1_combout\,
	combout => \inst43|output[15]~50_combout\);

-- Location: LABCELL_X36_Y20_N54
\inst2|reg_mem~149feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~149feeder_combout\ = ( \inst43|output[15]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst43|ALT_INV_output[15]~50_combout\,
	combout => \inst2|reg_mem~149feeder_combout\);

-- Location: FF_X36_Y20_N56
\inst2|reg_mem~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst2|reg_mem~149feeder_combout\,
	ena => \inst2|reg_mem~3194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~149_q\);

-- Location: LABCELL_X36_Y20_N6
\inst2|reg_mem~2166\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2166_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~53_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~85_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~117_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~149_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~149_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~117_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~85_q\,
	datag => \inst2|ALT_INV_reg_mem~53_q\,
	combout => \inst2|reg_mem~2166_combout\);

-- Location: LABCELL_X36_Y20_N12
\inst2|reg_mem~1079\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1079_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~2166_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2166_combout\ & (\inst2|reg_mem~181_q\)) # (\inst2|reg_mem~2166_combout\ & (((\inst2|reg_mem~213_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inst2|reg_mem~2166_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2166_combout\ & (\inst2|reg_mem~245_q\)) # (\inst2|reg_mem~2166_combout\ & (((\inst2|reg_mem~277_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000110111001001100010011000100110001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~2166_combout\,
	datac => \inst2|ALT_INV_reg_mem~245_q\,
	datad => \inst2|ALT_INV_reg_mem~213_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~277_q\,
	datag => \inst2|ALT_INV_reg_mem~181_q\,
	combout => \inst2|reg_mem~1079_combout\);

-- Location: LABCELL_X46_Y19_N6
\inst2|reg_mem~2170\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2170_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~309_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~341_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~373_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~405_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~341_q\,
	datac => \inst2|ALT_INV_reg_mem~373_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~405_q\,
	datag => \inst2|ALT_INV_reg_mem~309_q\,
	combout => \inst2|reg_mem~2170_combout\);

-- Location: MLABCELL_X39_Y16_N36
\inst2|reg_mem~1083\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1083_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2170_combout\ & (((\inst2|reg_mem~437_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2170_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~469_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst2|reg_mem~2170_combout\ & (\inst2|reg_mem~501_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~2170_combout\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~533_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~469_q\,
	datab => \inst2|ALT_INV_reg_mem~2170_combout\,
	datac => \inst2|ALT_INV_reg_mem~501_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~533_q\,
	datag => \inst2|ALT_INV_reg_mem~437_q\,
	combout => \inst2|reg_mem~1083_combout\);

-- Location: MLABCELL_X39_Y16_N48
\inst2|reg_mem~2178\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2178_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~821_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~853_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~885_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~917_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~853_q\,
	datac => \inst2|ALT_INV_reg_mem~885_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~917_q\,
	datag => \inst2|ALT_INV_reg_mem~821_q\,
	combout => \inst2|reg_mem~2178_combout\);

-- Location: MLABCELL_X39_Y16_N24
\inst2|reg_mem~1091\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1091_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2178_combout\ & (((\inst2|reg_mem~949_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2178_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~981_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2178_combout\ & (((\inst2|reg_mem~1013_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2178_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~1045_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2178_combout\,
	datab => \inst2|ALT_INV_reg_mem~981_q\,
	datac => \inst2|ALT_INV_reg_mem~1013_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1045_q\,
	datag => \inst2|ALT_INV_reg_mem~949_q\,
	combout => \inst2|reg_mem~1091_combout\);

-- Location: LABCELL_X48_Y20_N12
\inst2|reg_mem~2174\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2174_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~565_q\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~597_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst5|altsyncram_component|auto_generated|q_a\(16))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~629_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\inst2|reg_mem~661_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst5|altsyncram_component|auto_generated|q_a\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~629_q\,
	datad => \inst2|ALT_INV_reg_mem~597_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~661_q\,
	datag => \inst2|ALT_INV_reg_mem~565_q\,
	combout => \inst2|reg_mem~2174_combout\);

-- Location: LABCELL_X48_Y20_N30
\inst2|reg_mem~1087\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1087_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst2|reg_mem~2174_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\inst2|reg_mem~2174_combout\ & ((\inst2|reg_mem~693_q\))) # (\inst2|reg_mem~2174_combout\ & (\inst2|reg_mem~725_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2174_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2174_combout\ & (\inst2|reg_mem~757_q\)) # (\inst2|reg_mem~2174_combout\ & ((\inst2|reg_mem~789_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~725_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \inst2|ALT_INV_reg_mem~757_q\,
	datad => \inst2|ALT_INV_reg_mem~789_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2174_combout\,
	datag => \inst2|ALT_INV_reg_mem~693_q\,
	combout => \inst2|reg_mem~1087_combout\);

-- Location: MLABCELL_X39_Y16_N18
\inst2|reg_mem~1095\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1095_combout\ = ( \inst2|reg_mem~1091_combout\ & ( \inst2|reg_mem~1087_combout\ & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1079_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\inst2|reg_mem~1083_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( !\inst2|reg_mem~1091_combout\ & ( \inst2|reg_mem~1087_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1079_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1083_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \inst2|reg_mem~1091_combout\ & ( !\inst2|reg_mem~1087_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inst2|reg_mem~1079_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1083_combout\))))) # (\inst5|altsyncram_component|auto_generated|q_a\(20) & (((\inst5|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- !\inst2|reg_mem~1091_combout\ & ( !\inst2|reg_mem~1087_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(20) & ((!\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1079_combout\)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & ((\inst2|reg_mem~1083_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1079_combout\,
	datab => \inst2|ALT_INV_reg_mem~1083_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \inst2|ALT_INV_reg_mem~1091_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1087_combout\,
	combout => \inst2|reg_mem~1095_combout\);

-- Location: MLABCELL_X39_Y16_N6
\inst12|output[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[15]~0_combout\ = (!\inst22|Mux0~0_combout\ & ((\inst2|reg_mem~1095_combout\))) # (\inst22|Mux0~0_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst2|ALT_INV_reg_mem~1095_combout\,
	datad => \inst22|ALT_INV_Mux0~0_combout\,
	combout => \inst12|output[15]~0_combout\);

-- Location: LABCELL_X43_Y16_N36
\inst3|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~0_combout\ = ( \inst3|Mux2~1_combout\ & ( (!\inst3|Mux2~2_combout\ & (\inst3|Mux2~0_combout\ & ((\inst2|reg_mem~1078_combout\) # (\inst12|output[15]~0_combout\)))) ) ) # ( !\inst3|Mux2~1_combout\ & ( (\inst3|Mux2~2_combout\ & 
-- (\inst12|output[15]~0_combout\ & (\inst2|reg_mem~1078_combout\ & \inst3|Mux2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~2_combout\,
	datab => \inst12|ALT_INV_output[15]~0_combout\,
	datac => \inst2|ALT_INV_reg_mem~1078_combout\,
	datad => \inst3|ALT_INV_Mux2~0_combout\,
	dataf => \inst3|ALT_INV_Mux2~1_combout\,
	combout => \inst3|Mux16~0_combout\);

-- Location: LABCELL_X43_Y17_N3
\inst3|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~1_combout\ = ((!\inst3|Mux2~0_combout\ & \inst3|Add0~1_sumout\)) # (\inst3|Mux16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000011111010111100001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux2~0_combout\,
	datac => \inst3|ALT_INV_Mux16~0_combout\,
	datad => \inst3|ALT_INV_Add0~1_sumout\,
	combout => \inst3|Mux16~1_combout\);

-- Location: FF_X43_Y17_N5
\inst15|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst3|Mux16~1_combout\,
	ena => \inst22|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: M10K_X49_Y39_N0
\inst15|altsyncram_component|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2185w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2185w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y11_N0
\inst15|altsyncram_component|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2195w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2195w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y44_N0
\inst15|altsyncram_component|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2205w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2205w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\inst15|altsyncram_component|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2215w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2215w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y21_N12
\inst43|output[14]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[14]~51_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a238~portadataout\ & ( ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a142~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a174~portadataout\)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a238~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|ram_block1a142~portadataout\ & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a174~portadataout\) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a238~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst15|altsyncram_component|auto_generated|ram_block1a142~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & \inst15|altsyncram_component|auto_generated|ram_block1a174~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a238~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|ram_block1a142~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst15|altsyncram_component|auto_generated|ram_block1a174~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	combout => \inst43|output[14]~51_combout\);

-- Location: M10K_X69_Y16_N0
\inst15|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000072A0B0000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2138w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2138w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y29_N0
\inst15|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2175w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2175w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y42_N0
\inst15|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2155w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2155w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\inst15|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UnicicloData.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ramvidal:inst15|altsyncram:altsyncram_component|altsyncram_fl34:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst15|altsyncram_component|auto_generated|decode3|w_anode2165w\(3),
	portare => \inst22|Mux4~0_combout\,
	clk0 => \ALT_INV_clock~inputCLKENA0_outclk\,
	ena0 => \inst15|altsyncram_component|auto_generated|rden_decode|w_anode2165w\(3),
	portadatain => \inst15|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \inst15|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst15|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y23_N18
\inst43|output[14]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[14]~52_combout\ = ( \inst15|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( \inst15|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst15|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) ) ) ) # ( !\inst15|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( 
-- \inst15|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst15|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst15|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) ) ) ) # ( \inst15|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst15|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) ) ) ) # ( 
-- !\inst15|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( !\inst15|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( (!\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst15|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # (\inst15|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst15|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst15|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datad => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datae => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	dataf => \inst15|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	combout => \inst43|output[14]~52_combout\);

-- Location: MLABCELL_X39_Y18_N21
\inst43|output[14]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst43|output[14]~53_combout\ = ( \inst43|output[14]~52_combout\ & ( (!\inst22|Mux4~0_combout\ & (((\inst3|Mux17~0_combout\)))) # (\inst22|Mux4~0_combout\ & ((!\inst15|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst43|output[14]~51_combout\)))) ) ) # ( !\inst43|output[14]~52_combout\ & ( (!\inst22|Mux4~0_combout\ & (((\inst3|Mux17~0_combout\)))) # (\inst22|Mux4~0_combout\ & (\inst15|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst43|output[14]~51_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux4~0_combout\,
	datab => \inst15|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst3|ALT_INV_Mux17~0_combout\,
	datad => \inst43|ALT_INV_output[14]~51_combout\,
	dataf => \inst43|ALT_INV_output[14]~52_combout\,
	combout => \inst43|output[14]~53_combout\);

-- Location: FF_X40_Y16_N8
\inst2|reg_mem~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst43|output[14]~53_combout\,
	sload => VCC,
	ena => \inst2|reg_mem~3197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|reg_mem~340_q\);

-- Location: LABCELL_X40_Y16_N54
\inst2|reg_mem~2202\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2202_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~308_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~340_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~372_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~404_q\) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~340_q\,
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \inst2|ALT_INV_reg_mem~372_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~404_q\,
	datag => \inst2|ALT_INV_reg_mem~308_q\,
	combout => \inst2|reg_mem~2202_combout\);

-- Location: LABCELL_X43_Y16_N24
\inst2|reg_mem~1117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1117_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2202_combout\ & (((\inst2|reg_mem~436_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2202_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~468_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2202_combout\ & (((\inst2|reg_mem~500_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2202_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~532_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2202_combout\,
	datab => \inst2|ALT_INV_reg_mem~468_q\,
	datac => \inst2|ALT_INV_reg_mem~500_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~532_q\,
	datag => \inst2|ALT_INV_reg_mem~436_q\,
	combout => \inst2|reg_mem~1117_combout\);

-- Location: LABCELL_X43_Y16_N48
\inst2|reg_mem~2206\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2206_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~564_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~596_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~628_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~660_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~596_q\,
	datac => \inst2|ALT_INV_reg_mem~628_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~660_q\,
	datag => \inst2|ALT_INV_reg_mem~564_q\,
	combout => \inst2|reg_mem~2206_combout\);

-- Location: LABCELL_X43_Y16_N3
\inst2|reg_mem~1121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1121_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2206_combout\ & (((\inst2|reg_mem~692_q\ & (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2206_combout\ & 
-- ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~724_q\))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst2|reg_mem~2206_combout\ & (((\inst2|reg_mem~756_q\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst2|reg_mem~2206_combout\ & ((((!\inst5|altsyncram_component|auto_generated|q_a\(18)) # (\inst2|reg_mem~788_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~2206_combout\,
	datab => \inst2|ALT_INV_reg_mem~724_q\,
	datac => \inst2|ALT_INV_reg_mem~756_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~788_q\,
	datag => \inst2|ALT_INV_reg_mem~692_q\,
	combout => \inst2|reg_mem~1121_combout\);

-- Location: MLABCELL_X39_Y18_N6
\inst2|reg_mem~2210\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2210_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~820_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & ((((\inst2|reg_mem~852_q\) # (\inst5|altsyncram_component|auto_generated|q_a\(18)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~884_q\ & (!\inst5|altsyncram_component|auto_generated|q_a\(18)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((((\inst5|altsyncram_component|auto_generated|q_a\(18)))) # (\inst2|reg_mem~916_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \inst2|ALT_INV_reg_mem~916_q\,
	datac => \inst2|ALT_INV_reg_mem~884_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~852_q\,
	datag => \inst2|ALT_INV_reg_mem~820_q\,
	combout => \inst2|reg_mem~2210_combout\);

-- Location: LABCELL_X37_Y16_N36
\inst2|reg_mem~1125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1125_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (\inst2|reg_mem~2210_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2210_combout\ & (\inst2|reg_mem~948_q\)) # (\inst2|reg_mem~2210_combout\ & (((\inst2|reg_mem~980_q\)))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inst2|reg_mem~2210_combout\)) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2210_combout\ & (\inst2|reg_mem~1012_q\)) # (\inst2|reg_mem~2210_combout\ & (((\inst2|reg_mem~1044_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000110111001001100010011000100110001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~2210_combout\,
	datac => \inst2|ALT_INV_reg_mem~1012_q\,
	datad => \inst2|ALT_INV_reg_mem~980_q\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~1044_q\,
	datag => \inst2|ALT_INV_reg_mem~948_q\,
	combout => \inst2|reg_mem~1125_combout\);

-- Location: LABCELL_X46_Y18_N30
\inst2|reg_mem~2198\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~2198_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (((\inst2|reg_mem~52_q\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~84_q\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(17) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((!\inst5|altsyncram_component|auto_generated|q_a\(16) & (\inst2|reg_mem~116_q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inst2|reg_mem~148_q\)))))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((((\inst5|altsyncram_component|auto_generated|q_a\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \inst2|ALT_INV_reg_mem~84_q\,
	datac => \inst2|ALT_INV_reg_mem~116_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~148_q\,
	datag => \inst2|ALT_INV_reg_mem~52_q\,
	combout => \inst2|reg_mem~2198_combout\);

-- Location: LABCELL_X46_Y18_N39
\inst2|reg_mem~1113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1113_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & (((\inst2|reg_mem~2198_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\inst2|reg_mem~2198_combout\ & ((\inst2|reg_mem~180_q\))) # (\inst2|reg_mem~2198_combout\ & (\inst2|reg_mem~212_q\))))) ) ) # ( \inst5|altsyncram_component|auto_generated|q_a\(17) & ( ((!\inst5|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inst2|reg_mem~2198_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(18) & ((!\inst2|reg_mem~2198_combout\ & ((\inst2|reg_mem~244_q\))) # (\inst2|reg_mem~2198_combout\ & (\inst2|reg_mem~276_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~212_q\,
	datab => \inst2|ALT_INV_reg_mem~276_q\,
	datac => \inst2|ALT_INV_reg_mem~244_q\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \inst2|ALT_INV_reg_mem~2198_combout\,
	datag => \inst2|ALT_INV_reg_mem~180_q\,
	combout => \inst2|reg_mem~1113_combout\);

-- Location: LABCELL_X43_Y16_N54
\inst2|reg_mem~1129\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|reg_mem~1129_combout\ = ( \inst2|reg_mem~1125_combout\ & ( \inst2|reg_mem~1113_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((!\inst5|altsyncram_component|auto_generated|q_a\(20)) # (\inst2|reg_mem~1121_combout\)))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst5|altsyncram_component|auto_generated|q_a\(20))) # (\inst2|reg_mem~1117_combout\))) ) ) ) # ( !\inst2|reg_mem~1125_combout\ & ( \inst2|reg_mem~1113_combout\ & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((!\inst5|altsyncram_component|auto_generated|q_a\(20)) # (\inst2|reg_mem~1121_combout\)))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (\inst2|reg_mem~1117_combout\ & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) ) # ( \inst2|reg_mem~1125_combout\ & ( !\inst2|reg_mem~1113_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst2|reg_mem~1121_combout\ & 
-- \inst5|altsyncram_component|auto_generated|q_a\(20))))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst5|altsyncram_component|auto_generated|q_a\(20))) # (\inst2|reg_mem~1117_combout\))) ) ) ) # ( !\inst2|reg_mem~1125_combout\ & ( 
-- !\inst2|reg_mem~1113_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(19) & (((\inst2|reg_mem~1121_combout\ & \inst5|altsyncram_component|auto_generated|q_a\(20))))) # (\inst5|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inst2|reg_mem~1117_combout\ & ((!\inst5|altsyncram_component|auto_generated|q_a\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_reg_mem~1117_combout\,
	datab => \inst2|ALT_INV_reg_mem~1121_combout\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \inst2|ALT_INV_reg_mem~1125_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1113_combout\,
	combout => \inst2|reg_mem~1129_combout\);

-- Location: LABCELL_X43_Y16_N6
\inst12|output[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst12|output[14]~1_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(14) & ( (\inst22|Mux0~0_combout\) # (\inst2|reg_mem~1129_combout\) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(14) & ( (\inst2|reg_mem~1129_combout\ & 
-- !\inst22|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_reg_mem~1129_combout\,
	datac => \inst22|ALT_INV_Mux0~0_combout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst12|output[14]~1_combout\);

-- Location: LABCELL_X45_Y16_N6
\inst3|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal1~0_combout\ = ( \inst2|reg_mem~1112_combout\ & ( \inst2|reg_mem~1078_combout\ & ( (\inst12|output[14]~1_combout\ & \inst12|output[15]~0_combout\) ) ) ) # ( !\inst2|reg_mem~1112_combout\ & ( \inst2|reg_mem~1078_combout\ & ( 
-- (!\inst12|output[14]~1_combout\ & \inst12|output[15]~0_combout\) ) ) ) # ( \inst2|reg_mem~1112_combout\ & ( !\inst2|reg_mem~1078_combout\ & ( (\inst12|output[14]~1_combout\ & !\inst12|output[15]~0_combout\) ) ) ) # ( !\inst2|reg_mem~1112_combout\ & ( 
-- !\inst2|reg_mem~1078_combout\ & ( (!\inst12|output[14]~1_combout\ & !\inst12|output[15]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000001100000011000000001100000011000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst12|ALT_INV_output[14]~1_combout\,
	datac => \inst12|ALT_INV_output[15]~0_combout\,
	datae => \inst2|ALT_INV_reg_mem~1112_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1078_combout\,
	combout => \inst3|Equal1~0_combout\);

-- Location: LABCELL_X43_Y21_N30
\inst3|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal1~4_combout\ = ( \inst2|reg_mem~1248_combout\ & ( \inst2|reg_mem~1214_combout\ & ( (\inst12|output[10]~5_combout\ & \inst12|output[11]~4_combout\) ) ) ) # ( !\inst2|reg_mem~1248_combout\ & ( \inst2|reg_mem~1214_combout\ & ( 
-- (!\inst12|output[10]~5_combout\ & \inst12|output[11]~4_combout\) ) ) ) # ( \inst2|reg_mem~1248_combout\ & ( !\inst2|reg_mem~1214_combout\ & ( (\inst12|output[10]~5_combout\ & !\inst12|output[11]~4_combout\) ) ) ) # ( !\inst2|reg_mem~1248_combout\ & ( 
-- !\inst2|reg_mem~1214_combout\ & ( (!\inst12|output[10]~5_combout\ & !\inst12|output[11]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010100000101000000001010000010100000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[10]~5_combout\,
	datac => \inst12|ALT_INV_output[11]~4_combout\,
	datae => \inst2|ALT_INV_reg_mem~1248_combout\,
	dataf => \inst2|ALT_INV_reg_mem~1214_combout\,
	combout => \inst3|Equal1~4_combout\);

-- Location: LABCELL_X45_Y16_N57
\inst3|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal1~5_combout\ = ( \inst3|Equal1~4_combout\ & ( (\inst3|Equal1~0_combout\ & (\inst3|LessThan0~4_combout\ & \inst3|LessThan0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Equal1~0_combout\,
	datac => \inst3|ALT_INV_LessThan0~4_combout\,
	datad => \inst3|ALT_INV_LessThan0~2_combout\,
	dataf => \inst3|ALT_INV_Equal1~4_combout\,
	combout => \inst3|Equal1~5_combout\);

-- Location: LABCELL_X48_Y18_N36
\inst3|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal0~0_combout\ = ( \inst55|Mux3~1_combout\ & ( (!\inst55|Mux4~0_combout\ & \inst55|Mux5~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst55|ALT_INV_Mux4~0_combout\,
	datad => \inst55|ALT_INV_Mux5~1_combout\,
	dataf => \inst55|ALT_INV_Mux3~1_combout\,
	combout => \inst3|Equal0~0_combout\);

-- Location: LABCELL_X48_Y18_N42
\inst4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4~0_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(30) & ( !\inst5|altsyncram_component|auto_generated|q_a\(29) & ( (\inst5|altsyncram_component|auto_generated|q_a\(28) & (!\inst5|altsyncram_component|auto_generated|q_a\(31) & 
-- !\inst5|altsyncram_component|auto_generated|q_a\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \inst4~0_combout\);

-- Location: LABCELL_X45_Y14_N15
\inst3|Equal1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal1~7_combout\ = ( \inst2|reg_mem~2064_combout\ & ( \inst2|reg_mem~2149_combout\ & ( (\inst2|reg_mem~2132_combout\ & ((!\inst22|Mux0~0_combout\ & ((\inst2|reg_mem~2081_combout\))) # (\inst22|Mux0~0_combout\ & 
-- (\inst5|altsyncram_component|auto_generated|q_a\(15))))) ) ) ) # ( !\inst2|reg_mem~2064_combout\ & ( \inst2|reg_mem~2149_combout\ & ( (!\inst22|Mux0~0_combout\ & (((!\inst2|reg_mem~2081_combout\ & \inst2|reg_mem~2132_combout\)))) # 
-- (\inst22|Mux0~0_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(15) & ((!\inst2|reg_mem~2132_combout\)))) ) ) ) # ( \inst2|reg_mem~2064_combout\ & ( !\inst2|reg_mem~2149_combout\ & ( (!\inst22|Mux0~0_combout\ & (((\inst2|reg_mem~2081_combout\ 
-- & !\inst2|reg_mem~2132_combout\)))) # (\inst22|Mux0~0_combout\ & (\inst5|altsyncram_component|auto_generated|q_a\(15) & ((\inst2|reg_mem~2132_combout\)))) ) ) ) # ( !\inst2|reg_mem~2064_combout\ & ( !\inst2|reg_mem~2149_combout\ & ( 
-- (!\inst2|reg_mem~2132_combout\ & ((!\inst22|Mux0~0_combout\ & ((!\inst2|reg_mem~2081_combout\))) # (\inst22|Mux0~0_combout\ & (!\inst5|altsyncram_component|auto_generated|q_a\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001000000000000011000001000100100010110000000000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst22|ALT_INV_Mux0~0_combout\,
	datac => \inst2|ALT_INV_reg_mem~2081_combout\,
	datad => \inst2|ALT_INV_reg_mem~2132_combout\,
	datae => \inst2|ALT_INV_reg_mem~2064_combout\,
	dataf => \inst2|ALT_INV_reg_mem~2149_combout\,
	combout => \inst3|Equal1~7_combout\);

-- Location: LABCELL_X46_Y16_N48
\inst3|Equal1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal1~8_combout\ = ( \inst3|Equal1~7_combout\ & ( !\inst3|LessThan0~35_combout\ & ( (!\inst12|output[0]~17_combout\ & (!\inst2|reg_mem~1792_combout\ & (!\inst2|reg_mem~1554_combout\ $ (\inst12|output[1]~14_combout\)))) # 
-- (\inst12|output[0]~17_combout\ & (\inst2|reg_mem~1792_combout\ & (!\inst2|reg_mem~1554_combout\ $ (\inst12|output[1]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100100000000100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|ALT_INV_output[0]~17_combout\,
	datab => \inst2|ALT_INV_reg_mem~1792_combout\,
	datac => \inst2|ALT_INV_reg_mem~1554_combout\,
	datad => \inst12|ALT_INV_output[1]~14_combout\,
	datae => \inst3|ALT_INV_Equal1~7_combout\,
	dataf => \inst3|ALT_INV_LessThan0~35_combout\,
	combout => \inst3|Equal1~8_combout\);

-- Location: LABCELL_X46_Y16_N30
\inst3|Equal1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal1~9_combout\ = ( \inst3|Equal1~8_combout\ & ( (\inst3|Equal1~6_combout\ & (\inst3|Equal1~3_combout\ & (\inst3|Equal1~1_combout\ & \inst3|Equal1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Equal1~6_combout\,
	datab => \inst3|ALT_INV_Equal1~3_combout\,
	datac => \inst3|ALT_INV_Equal1~1_combout\,
	datad => \inst3|ALT_INV_Equal1~2_combout\,
	dataf => \inst3|ALT_INV_Equal1~8_combout\,
	combout => \inst3|Equal1~9_combout\);

-- Location: LABCELL_X53_Y16_N30
\inst49|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst49|Add0~29_sumout\ = SUM(( \inst|current_address\(0) ) + ( VCC ) + ( !VCC ))
-- \inst49|Add0~30\ = CARRY(( \inst|current_address\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_current_address\(0),
	cin => GND,
	sumout => \inst49|Add0~29_sumout\,
	cout => \inst49|Add0~30\);

-- Location: LABCELL_X53_Y16_N33
\inst49|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst49|Add0~25_sumout\ = SUM(( \inst|current_address\(1) ) + ( GND ) + ( \inst49|Add0~30\ ))
-- \inst49|Add0~26\ = CARRY(( \inst|current_address\(1) ) + ( GND ) + ( \inst49|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_current_address\(1),
	cin => \inst49|Add0~30\,
	sumout => \inst49|Add0~25_sumout\,
	cout => \inst49|Add0~26\);

-- Location: LABCELL_X53_Y16_N36
\inst49|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst49|Add0~21_sumout\ = SUM(( \inst|current_address\(2) ) + ( GND ) + ( \inst49|Add0~26\ ))
-- \inst49|Add0~22\ = CARRY(( \inst|current_address\(2) ) + ( GND ) + ( \inst49|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_current_address\(2),
	cin => \inst49|Add0~26\,
	sumout => \inst49|Add0~21_sumout\,
	cout => \inst49|Add0~22\);

-- Location: LABCELL_X53_Y16_N39
\inst49|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst49|Add0~17_sumout\ = SUM(( \inst|current_address\(3) ) + ( GND ) + ( \inst49|Add0~22\ ))
-- \inst49|Add0~18\ = CARRY(( \inst|current_address\(3) ) + ( GND ) + ( \inst49|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_current_address\(3),
	cin => \inst49|Add0~22\,
	sumout => \inst49|Add0~17_sumout\,
	cout => \inst49|Add0~18\);

-- Location: LABCELL_X53_Y16_N42
\inst49|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst49|Add0~13_sumout\ = SUM(( \inst|current_address\(4) ) + ( GND ) + ( \inst49|Add0~18\ ))
-- \inst49|Add0~14\ = CARRY(( \inst|current_address\(4) ) + ( GND ) + ( \inst49|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_current_address\(4),
	cin => \inst49|Add0~18\,
	sumout => \inst49|Add0~13_sumout\,
	cout => \inst49|Add0~14\);

-- Location: LABCELL_X53_Y16_N45
\inst49|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst49|Add0~9_sumout\ = SUM(( \inst|current_address\(5) ) + ( GND ) + ( \inst49|Add0~14\ ))
-- \inst49|Add0~10\ = CARRY(( \inst|current_address\(5) ) + ( GND ) + ( \inst49|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_current_address\(5),
	cin => \inst49|Add0~14\,
	sumout => \inst49|Add0~9_sumout\,
	cout => \inst49|Add0~10\);

-- Location: LABCELL_X53_Y16_N48
\inst49|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst49|Add0~5_sumout\ = SUM(( \inst|current_address\(6) ) + ( GND ) + ( \inst49|Add0~10\ ))
-- \inst49|Add0~6\ = CARRY(( \inst|current_address\(6) ) + ( GND ) + ( \inst49|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_current_address\(6),
	cin => \inst49|Add0~10\,
	sumout => \inst49|Add0~5_sumout\,
	cout => \inst49|Add0~6\);

-- Location: LABCELL_X53_Y16_N51
\inst49|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst49|Add0~1_sumout\ = SUM(( \inst|current_address\(7) ) + ( GND ) + ( \inst49|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_current_address\(7),
	cin => \inst49|Add0~6\,
	sumout => \inst49|Add0~1_sumout\);

-- Location: LABCELL_X50_Y16_N0
\inst11|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~21_sumout\ = SUM(( \inst5|altsyncram_component|auto_generated|q_a\(0) ) + ( \inst49|Add0~21_sumout\ ) + ( !VCC ))
-- \inst11|Add0~22\ = CARRY(( \inst5|altsyncram_component|auto_generated|q_a\(0) ) + ( \inst49|Add0~21_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst49|ALT_INV_Add0~21_sumout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	cin => GND,
	sumout => \inst11|Add0~21_sumout\,
	cout => \inst11|Add0~22\);

-- Location: LABCELL_X50_Y16_N3
\inst11|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~17_sumout\ = SUM(( \inst5|altsyncram_component|auto_generated|q_a\(1) ) + ( \inst49|Add0~17_sumout\ ) + ( \inst11|Add0~22\ ))
-- \inst11|Add0~18\ = CARRY(( \inst5|altsyncram_component|auto_generated|q_a\(1) ) + ( \inst49|Add0~17_sumout\ ) + ( \inst11|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst49|ALT_INV_Add0~17_sumout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	cin => \inst11|Add0~22\,
	sumout => \inst11|Add0~17_sumout\,
	cout => \inst11|Add0~18\);

-- Location: LABCELL_X50_Y16_N6
\inst11|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~13_sumout\ = SUM(( \inst49|Add0~13_sumout\ ) + ( \inst5|altsyncram_component|auto_generated|q_a\(2) ) + ( \inst11|Add0~18\ ))
-- \inst11|Add0~14\ = CARRY(( \inst49|Add0~13_sumout\ ) + ( \inst5|altsyncram_component|auto_generated|q_a\(2) ) + ( \inst11|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst49|ALT_INV_Add0~13_sumout\,
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	cin => \inst11|Add0~18\,
	sumout => \inst11|Add0~13_sumout\,
	cout => \inst11|Add0~14\);

-- Location: LABCELL_X50_Y16_N9
\inst11|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~9_sumout\ = SUM(( \inst5|altsyncram_component|auto_generated|q_a\(3) ) + ( \inst49|Add0~9_sumout\ ) + ( \inst11|Add0~14\ ))
-- \inst11|Add0~10\ = CARRY(( \inst5|altsyncram_component|auto_generated|q_a\(3) ) + ( \inst49|Add0~9_sumout\ ) + ( \inst11|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \inst49|ALT_INV_Add0~9_sumout\,
	cin => \inst11|Add0~14\,
	sumout => \inst11|Add0~9_sumout\,
	cout => \inst11|Add0~10\);

-- Location: LABCELL_X50_Y16_N12
\inst11|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~5_sumout\ = SUM(( \inst49|Add0~5_sumout\ ) + ( \inst5|altsyncram_component|auto_generated|q_a\(4) ) + ( \inst11|Add0~10\ ))
-- \inst11|Add0~6\ = CARRY(( \inst49|Add0~5_sumout\ ) + ( \inst5|altsyncram_component|auto_generated|q_a\(4) ) + ( \inst11|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \inst49|ALT_INV_Add0~5_sumout\,
	cin => \inst11|Add0~10\,
	sumout => \inst11|Add0~5_sumout\,
	cout => \inst11|Add0~6\);

-- Location: LABCELL_X50_Y16_N15
\inst11|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~1_sumout\ = SUM(( \inst5|altsyncram_component|auto_generated|q_a\(5) ) + ( \inst49|Add0~1_sumout\ ) + ( \inst11|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst49|ALT_INV_Add0~1_sumout\,
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	cin => \inst11|Add0~6\,
	sumout => \inst11|Add0~1_sumout\);

-- Location: LABCELL_X50_Y16_N33
\inst16|output[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[7]~13_combout\ = ( \inst49|Add0~1_sumout\ & ( \inst11|Add0~1_sumout\ ) ) # ( !\inst49|Add0~1_sumout\ & ( \inst11|Add0~1_sumout\ & ( (\inst4~0_combout\ & (!\inst3|Equal0~0_combout\ $ (((!\inst3|Equal1~5_combout\) # 
-- (!\inst3|Equal1~9_combout\))))) ) ) ) # ( \inst49|Add0~1_sumout\ & ( !\inst11|Add0~1_sumout\ & ( (!\inst4~0_combout\) # (!\inst3|Equal0~0_combout\ $ (((\inst3|Equal1~5_combout\ & \inst3|Equal1~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111100100000011000001101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Equal1~5_combout\,
	datab => \inst3|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_inst4~0_combout\,
	datad => \inst3|ALT_INV_Equal1~9_combout\,
	datae => \inst49|ALT_INV_Add0~1_sumout\,
	dataf => \inst11|ALT_INV_Add0~1_sumout\,
	combout => \inst16|output[7]~13_combout\);

-- Location: LABCELL_X48_Y18_N12
\inst22|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|Mux1~0_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(29) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(29) & ( (((!\inst5|altsyncram_component|auto_generated|q_a\(27)) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(30))) # (\inst5|altsyncram_component|auto_generated|q_a\(31))) # (\inst5|altsyncram_component|auto_generated|q_a\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111111111111101111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \inst22|Mux1~0_combout\);

-- Location: FF_X50_Y18_N50
\inst|current_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst46|Add0~1_sumout\,
	asdata => \inst16|output[7]~13_combout\,
	sload => \inst22|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_address\(7));

-- Location: LABCELL_X50_Y18_N27
\inst16|output[6]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[6]~12_combout\ = ( \inst3|Equal1~5_combout\ & ( \inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (\inst49|Add0~5_sumout\)) # (\inst4~0_combout\ & ((!\inst3|Equal0~0_combout\ & ((\inst11|Add0~5_sumout\))) # (\inst3|Equal0~0_combout\ & 
-- (\inst49|Add0~5_sumout\)))) ) ) ) # ( !\inst3|Equal1~5_combout\ & ( \inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (\inst49|Add0~5_sumout\)) # (\inst4~0_combout\ & ((!\inst3|Equal0~0_combout\ & (\inst49|Add0~5_sumout\)) # (\inst3|Equal0~0_combout\ & 
-- ((\inst11|Add0~5_sumout\))))) ) ) ) # ( \inst3|Equal1~5_combout\ & ( !\inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (\inst49|Add0~5_sumout\)) # (\inst4~0_combout\ & ((!\inst3|Equal0~0_combout\ & (\inst49|Add0~5_sumout\)) # (\inst3|Equal0~0_combout\ & 
-- ((\inst11|Add0~5_sumout\))))) ) ) ) # ( !\inst3|Equal1~5_combout\ & ( !\inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (\inst49|Add0~5_sumout\)) # (\inst4~0_combout\ & ((!\inst3|Equal0~0_combout\ & (\inst49|Add0~5_sumout\)) # (\inst3|Equal0~0_combout\ 
-- & ((\inst11|Add0~5_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100111001100110010011100110011001001110010011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst4~0_combout\,
	datab => \inst49|ALT_INV_Add0~5_sumout\,
	datac => \inst11|ALT_INV_Add0~5_sumout\,
	datad => \inst3|ALT_INV_Equal0~0_combout\,
	datae => \inst3|ALT_INV_Equal1~5_combout\,
	dataf => \inst3|ALT_INV_Equal1~9_combout\,
	combout => \inst16|output[6]~12_combout\);

-- Location: FF_X50_Y18_N47
\inst|current_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst46|Add0~5_sumout\,
	asdata => \inst16|output[6]~12_combout\,
	sload => \inst22|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_address\(6));

-- Location: LABCELL_X50_Y16_N27
\inst16|output[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[5]~11_combout\ = ( \inst3|Equal0~0_combout\ & ( \inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (\inst49|Add0~9_sumout\)) # (\inst4~0_combout\ & ((!\inst3|Equal1~5_combout\ & ((\inst11|Add0~9_sumout\))) # (\inst3|Equal1~5_combout\ & 
-- (\inst49|Add0~9_sumout\)))) ) ) ) # ( !\inst3|Equal0~0_combout\ & ( \inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (\inst49|Add0~9_sumout\)) # (\inst4~0_combout\ & ((!\inst3|Equal1~5_combout\ & (\inst49|Add0~9_sumout\)) # (\inst3|Equal1~5_combout\ & 
-- ((\inst11|Add0~9_sumout\))))) ) ) ) # ( \inst3|Equal0~0_combout\ & ( !\inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (\inst49|Add0~9_sumout\)) # (\inst4~0_combout\ & ((\inst11|Add0~9_sumout\))) ) ) ) # ( !\inst3|Equal0~0_combout\ & ( 
-- !\inst3|Equal1~9_combout\ & ( \inst49|Add0~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010001110100011101010101010001110100011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst49|ALT_INV_Add0~9_sumout\,
	datab => \ALT_INV_inst4~0_combout\,
	datac => \inst11|ALT_INV_Add0~9_sumout\,
	datad => \inst3|ALT_INV_Equal1~5_combout\,
	datae => \inst3|ALT_INV_Equal0~0_combout\,
	dataf => \inst3|ALT_INV_Equal1~9_combout\,
	combout => \inst16|output[5]~11_combout\);

-- Location: FF_X50_Y18_N44
\inst|current_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst46|Add0~9_sumout\,
	asdata => \inst16|output[5]~11_combout\,
	sload => \inst22|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_address\(5));

-- Location: LABCELL_X50_Y16_N57
\inst16|output[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[4]~10_combout\ = ( \inst3|Equal0~0_combout\ & ( \inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (\inst49|Add0~13_sumout\)) # (\inst4~0_combout\ & ((!\inst3|Equal1~5_combout\ & ((\inst11|Add0~13_sumout\))) # (\inst3|Equal1~5_combout\ & 
-- (\inst49|Add0~13_sumout\)))) ) ) ) # ( !\inst3|Equal0~0_combout\ & ( \inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (\inst49|Add0~13_sumout\)) # (\inst4~0_combout\ & ((!\inst3|Equal1~5_combout\ & (\inst49|Add0~13_sumout\)) # (\inst3|Equal1~5_combout\ 
-- & ((\inst11|Add0~13_sumout\))))) ) ) ) # ( \inst3|Equal0~0_combout\ & ( !\inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (\inst49|Add0~13_sumout\)) # (\inst4~0_combout\ & ((\inst11|Add0~13_sumout\))) ) ) ) # ( !\inst3|Equal0~0_combout\ & ( 
-- !\inst3|Equal1~9_combout\ & ( \inst49|Add0~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100110101001101010101010100110101001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst49|ALT_INV_Add0~13_sumout\,
	datab => \inst11|ALT_INV_Add0~13_sumout\,
	datac => \ALT_INV_inst4~0_combout\,
	datad => \inst3|ALT_INV_Equal1~5_combout\,
	datae => \inst3|ALT_INV_Equal0~0_combout\,
	dataf => \inst3|ALT_INV_Equal1~9_combout\,
	combout => \inst16|output[4]~10_combout\);

-- Location: FF_X50_Y18_N41
\inst|current_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst46|Add0~13_sumout\,
	asdata => \inst16|output[4]~10_combout\,
	sload => \inst22|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_address\(4));

-- Location: LABCELL_X50_Y16_N30
\inst16|output[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[3]~9_combout\ = ( \inst49|Add0~17_sumout\ & ( \inst11|Add0~17_sumout\ ) ) # ( !\inst49|Add0~17_sumout\ & ( \inst11|Add0~17_sumout\ & ( (\inst4~0_combout\ & (!\inst3|Equal0~0_combout\ $ (((!\inst3|Equal1~5_combout\) # 
-- (!\inst3|Equal1~9_combout\))))) ) ) ) # ( \inst49|Add0~17_sumout\ & ( !\inst11|Add0~17_sumout\ & ( (!\inst4~0_combout\) # (!\inst3|Equal0~0_combout\ $ (((\inst3|Equal1~5_combout\ & \inst3|Equal1~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100100100000000001101101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Equal1~5_combout\,
	datab => \inst3|ALT_INV_Equal0~0_combout\,
	datac => \inst3|ALT_INV_Equal1~9_combout\,
	datad => \ALT_INV_inst4~0_combout\,
	datae => \inst49|ALT_INV_Add0~17_sumout\,
	dataf => \inst11|ALT_INV_Add0~17_sumout\,
	combout => \inst16|output[3]~9_combout\);

-- Location: FF_X50_Y18_N38
\inst|current_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst46|Add0~17_sumout\,
	asdata => \inst16|output[3]~9_combout\,
	sload => \inst22|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_address\(3));

-- Location: LABCELL_X50_Y18_N57
\inst16|output[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[2]~8_combout\ = ( \inst3|Equal1~5_combout\ & ( \inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (((\inst49|Add0~21_sumout\)))) # (\inst4~0_combout\ & ((!\inst3|Equal0~0_combout\ & (\inst11|Add0~21_sumout\)) # (\inst3|Equal0~0_combout\ & 
-- ((\inst49|Add0~21_sumout\))))) ) ) ) # ( !\inst3|Equal1~5_combout\ & ( \inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (((\inst49|Add0~21_sumout\)))) # (\inst4~0_combout\ & ((!\inst3|Equal0~0_combout\ & ((\inst49|Add0~21_sumout\))) # 
-- (\inst3|Equal0~0_combout\ & (\inst11|Add0~21_sumout\)))) ) ) ) # ( \inst3|Equal1~5_combout\ & ( !\inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (((\inst49|Add0~21_sumout\)))) # (\inst4~0_combout\ & ((!\inst3|Equal0~0_combout\ & 
-- ((\inst49|Add0~21_sumout\))) # (\inst3|Equal0~0_combout\ & (\inst11|Add0~21_sumout\)))) ) ) ) # ( !\inst3|Equal1~5_combout\ & ( !\inst3|Equal1~9_combout\ & ( (!\inst4~0_combout\ & (((\inst49|Add0~21_sumout\)))) # (\inst4~0_combout\ & 
-- ((!\inst3|Equal0~0_combout\ & ((\inst49|Add0~21_sumout\))) # (\inst3|Equal0~0_combout\ & (\inst11|Add0~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011011000011110001101100001111000110110001101100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst4~0_combout\,
	datab => \inst11|ALT_INV_Add0~21_sumout\,
	datac => \inst49|ALT_INV_Add0~21_sumout\,
	datad => \inst3|ALT_INV_Equal0~0_combout\,
	datae => \inst3|ALT_INV_Equal1~5_combout\,
	dataf => \inst3|ALT_INV_Equal1~9_combout\,
	combout => \inst16|output[2]~8_combout\);

-- Location: FF_X50_Y18_N35
\inst|current_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst46|Add0~21_sumout\,
	asdata => \inst16|output[2]~8_combout\,
	sload => \inst22|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_address\(2));

-- Location: LABCELL_X50_Y18_N3
\inst|current_address[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|current_address[1]~feeder_combout\ = \inst46|Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst46|ALT_INV_Add0~25_sumout\,
	combout => \inst|current_address[1]~feeder_combout\);

-- Location: FF_X50_Y18_N5
\inst|current_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|current_address[1]~feeder_combout\,
	asdata => \inst49|Add0~25_sumout\,
	sload => \inst22|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_address\(1));

-- Location: LABCELL_X50_Y18_N0
\inst|current_address[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|current_address[0]~feeder_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst|current_address[0]~feeder_combout\);

-- Location: FF_X50_Y18_N2
\inst|current_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|current_address[0]~feeder_combout\,
	asdata => \inst49|Add0~29_sumout\,
	sload => \inst22|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|current_address\(0));

-- Location: LABCELL_X48_Y18_N54
\inst22|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst22|Mux7~0_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(30) & ( \inst5|altsyncram_component|auto_generated|q_a\(29) & ( (!\inst5|altsyncram_component|auto_generated|q_a\(31) & (((!\inst5|altsyncram_component|auto_generated|q_a\(27) & 
-- !\inst5|altsyncram_component|auto_generated|q_a\(26))) # (\inst5|altsyncram_component|auto_generated|q_a\(28)))) ) ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(30) & ( !\inst5|altsyncram_component|auto_generated|q_a\(29) & ( 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(28) & ((!\inst5|altsyncram_component|auto_generated|q_a\(27) & (!\inst5|altsyncram_component|auto_generated|q_a\(31) & !\inst5|altsyncram_component|auto_generated|q_a\(26))) # 
-- (\inst5|altsyncram_component|auto_generated|q_a\(27) & ((\inst5|altsyncram_component|auto_generated|q_a\(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010100000000000000000000000010000000110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \inst22|Mux7~0_combout\);

-- Location: LABCELL_X50_Y17_N24
inst4 : cyclonev_lcell_comb
-- Equation(s):
-- \inst4~combout\ = ( \inst3|Equal1~5_combout\ & ( (\inst4~0_combout\ & (!\inst3|Equal1~9_combout\ $ (!\inst3|Equal0~0_combout\))) ) ) # ( !\inst3|Equal1~5_combout\ & ( (\inst3|Equal0~0_combout\ & \inst4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011110000000000000011110000000000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Equal1~9_combout\,
	datac => \inst3|ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_inst4~0_combout\,
	datae => \inst3|ALT_INV_Equal1~5_combout\,
	combout => \inst4~combout\);

-- Location: LABCELL_X50_Y16_N36
\inst16|output[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[7]~0_combout\ = ( \inst11|Add0~1_sumout\ & ( (!\inst22|Mux1~0_combout\ & (((\inst46|Add0~1_sumout\)))) # (\inst22|Mux1~0_combout\ & (((\inst49|Add0~1_sumout\)) # (\inst4~combout\))) ) ) # ( !\inst11|Add0~1_sumout\ & ( 
-- (!\inst22|Mux1~0_combout\ & (((\inst46|Add0~1_sumout\)))) # (\inst22|Mux1~0_combout\ & (!\inst4~combout\ & ((\inst49|Add0~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst4~combout\,
	datab => \inst22|ALT_INV_Mux1~0_combout\,
	datac => \inst46|ALT_INV_Add0~1_sumout\,
	datad => \inst49|ALT_INV_Add0~1_sumout\,
	dataf => \inst11|ALT_INV_Add0~1_sumout\,
	combout => \inst16|output[7]~0_combout\);

-- Location: LABCELL_X50_Y16_N39
\inst16|output[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[6]~1_combout\ = ( \inst11|Add0~5_sumout\ & ( (!\inst22|Mux1~0_combout\ & (((\inst46|Add0~5_sumout\)))) # (\inst22|Mux1~0_combout\ & (((\inst49|Add0~5_sumout\)) # (\inst4~combout\))) ) ) # ( !\inst11|Add0~5_sumout\ & ( 
-- (!\inst22|Mux1~0_combout\ & (((\inst46|Add0~5_sumout\)))) # (\inst22|Mux1~0_combout\ & (!\inst4~combout\ & (\inst49|Add0~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst4~combout\,
	datab => \inst22|ALT_INV_Mux1~0_combout\,
	datac => \inst49|ALT_INV_Add0~5_sumout\,
	datad => \inst46|ALT_INV_Add0~5_sumout\,
	dataf => \inst11|ALT_INV_Add0~5_sumout\,
	combout => \inst16|output[6]~1_combout\);

-- Location: LABCELL_X50_Y16_N42
\inst16|output[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[5]~2_combout\ = ( \inst11|Add0~9_sumout\ & ( (!\inst22|Mux1~0_combout\ & (((\inst46|Add0~9_sumout\)))) # (\inst22|Mux1~0_combout\ & (((\inst49|Add0~9_sumout\)) # (\inst4~combout\))) ) ) # ( !\inst11|Add0~9_sumout\ & ( 
-- (!\inst22|Mux1~0_combout\ & (((\inst46|Add0~9_sumout\)))) # (\inst22|Mux1~0_combout\ & (!\inst4~combout\ & (\inst49|Add0~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst4~combout\,
	datab => \inst22|ALT_INV_Mux1~0_combout\,
	datac => \inst49|ALT_INV_Add0~9_sumout\,
	datad => \inst46|ALT_INV_Add0~9_sumout\,
	dataf => \inst11|ALT_INV_Add0~9_sumout\,
	combout => \inst16|output[5]~2_combout\);

-- Location: LABCELL_X51_Y16_N57
\inst16|output[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[4]~3_combout\ = ( \inst22|Mux1~0_combout\ & ( (!\inst4~combout\ & (\inst49|Add0~13_sumout\)) # (\inst4~combout\ & ((\inst11|Add0~13_sumout\))) ) ) # ( !\inst22|Mux1~0_combout\ & ( \inst46|Add0~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst46|ALT_INV_Add0~13_sumout\,
	datab => \ALT_INV_inst4~combout\,
	datac => \inst49|ALT_INV_Add0~13_sumout\,
	datad => \inst11|ALT_INV_Add0~13_sumout\,
	dataf => \inst22|ALT_INV_Mux1~0_combout\,
	combout => \inst16|output[4]~3_combout\);

-- Location: LABCELL_X50_Y16_N48
\inst16|output[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[3]~4_combout\ = ( \inst11|Add0~17_sumout\ & ( (!\inst22|Mux1~0_combout\ & (((\inst46|Add0~17_sumout\)))) # (\inst22|Mux1~0_combout\ & (((\inst4~combout\)) # (\inst49|Add0~17_sumout\))) ) ) # ( !\inst11|Add0~17_sumout\ & ( 
-- (!\inst22|Mux1~0_combout\ & (((\inst46|Add0~17_sumout\)))) # (\inst22|Mux1~0_combout\ & (\inst49|Add0~17_sumout\ & ((!\inst4~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010000001100110101000000110011010111110011001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst49|ALT_INV_Add0~17_sumout\,
	datab => \inst46|ALT_INV_Add0~17_sumout\,
	datac => \ALT_INV_inst4~combout\,
	datad => \inst22|ALT_INV_Mux1~0_combout\,
	dataf => \inst11|ALT_INV_Add0~17_sumout\,
	combout => \inst16|output[3]~4_combout\);

-- Location: LABCELL_X50_Y16_N45
\inst16|output[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[2]~5_combout\ = ( \inst49|Add0~21_sumout\ & ( (!\inst22|Mux1~0_combout\ & (((\inst46|Add0~21_sumout\)))) # (\inst22|Mux1~0_combout\ & ((!\inst4~combout\) # ((\inst11|Add0~21_sumout\)))) ) ) # ( !\inst49|Add0~21_sumout\ & ( 
-- (!\inst22|Mux1~0_combout\ & (((\inst46|Add0~21_sumout\)))) # (\inst22|Mux1~0_combout\ & (\inst4~combout\ & ((\inst11|Add0~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst4~combout\,
	datab => \inst22|ALT_INV_Mux1~0_combout\,
	datac => \inst46|ALT_INV_Add0~21_sumout\,
	datad => \inst11|ALT_INV_Add0~21_sumout\,
	dataf => \inst49|ALT_INV_Add0~21_sumout\,
	combout => \inst16|output[2]~5_combout\);

-- Location: LABCELL_X53_Y15_N54
\inst16|output[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[1]~6_combout\ = ( \inst49|Add0~25_sumout\ & ( (\inst46|Add0~25_sumout\) # (\inst22|Mux1~0_combout\) ) ) # ( !\inst49|Add0~25_sumout\ & ( (!\inst22|Mux1~0_combout\ & \inst46|Add0~25_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux1~0_combout\,
	datac => \inst46|ALT_INV_Add0~25_sumout\,
	dataf => \inst49|ALT_INV_Add0~25_sumout\,
	combout => \inst16|output[1]~6_combout\);

-- Location: LABCELL_X57_Y15_N51
\inst16|output[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|output[0]~7_combout\ = ( \inst5|altsyncram_component|auto_generated|q_a\(0) & ( \inst49|Add0~29_sumout\ ) ) # ( !\inst5|altsyncram_component|auto_generated|q_a\(0) & ( \inst49|Add0~29_sumout\ & ( \inst22|Mux1~0_combout\ ) ) ) # ( 
-- \inst5|altsyncram_component|auto_generated|q_a\(0) & ( !\inst49|Add0~29_sumout\ & ( !\inst22|Mux1~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|ALT_INV_Mux1~0_combout\,
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \inst49|ALT_INV_Add0~29_sumout\,
	combout => \inst16|output[0]~7_combout\);

-- Location: LABCELL_X40_Y15_N24
\inst10|output[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|output[4]~0_combout\ = ( \inst22|Mux0~0_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(20) ) ) # ( !\inst22|Mux0~0_combout\ & ( \inst5|altsyncram_component|auto_generated|q_a\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst22|ALT_INV_Mux0~0_combout\,
	combout => \inst10|output[4]~0_combout\);

-- Location: LABCELL_X55_Y18_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


