INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga_class/vivado/logic_analyzer/logic_analyzer/input_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_input_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_input_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
