============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Jun 27 2025  10:22:46 am
  Module:                 axis_sa
  Operating conditions:   ssg_cworstt_max_0p72v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1519 ps) Setup Check with Pin MR[3].MC[6].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[6].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[6].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[6].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[6].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[6].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (1519 ps) Setup Check with Pin MR[3].MC[6].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[6].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[6].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[6].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[6].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[6].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (1519 ps) Setup Check with Pin MR[3].MC[5].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[5].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[5].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[5].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[5].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[5].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (1519 ps) Setup Check with Pin MR[3].MC[5].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[5].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[5].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[5].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[5].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[5].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (1519 ps) Setup Check with Pin MR[3].MC[4].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[4].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[4].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[4].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[4].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[4].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (1519 ps) Setup Check with Pin MR[3].MC[4].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[4].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[4].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[4].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[4].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[4].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (1519 ps) Setup Check with Pin MR[3].MC[3].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[3].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[3].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[3].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[3].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[3].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (1519 ps) Setup Check with Pin MR[3].MC[3].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[3].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[3].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[3].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[3].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[3].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (1519 ps) Setup Check with Pin MR[3].MC[2].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[2].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[2].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[2].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[2].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[2].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (1519 ps) Setup Check with Pin MR[3].MC[2].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[2].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[2].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[2].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[2].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[2].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (1519 ps) Setup Check with Pin MR[3].MC[1].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[1].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[1].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[1].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[1].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[1].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (1519 ps) Setup Check with Pin MR[3].MC[1].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[1].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[1].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[1].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[1].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[1].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (1519 ps) Setup Check with Pin MR[3].MC[0].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) TRI_X/buffer_reg[3][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[0].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  TRI_X/buffer_reg[3][3][3]/clk    -       -       R     (arrival)         2029     0     0       0 
  TRI_X/buffer_reg[3][3][3]/q      (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[0].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[0].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[0].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[0].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[0].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[0].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (1519 ps) Setup Check with Pin MR[3].MC[0].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) TRI_X/buffer_reg[3][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[0].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  TRI_X/buffer_reg[3][3][3]/clk    -       -       R     (arrival)         2029     0     0       0 
  TRI_X/buffer_reg[3][3][3]/q      (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[0].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[0].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[0].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[3].MC[0].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[3].MC[0].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[0].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (1519 ps) Setup Check with Pin MR[2].MC[6].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[6].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[6].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[6].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[6].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[6].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (1519 ps) Setup Check with Pin MR[2].MC[6].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[6].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[6].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[6].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[6].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[6].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (1519 ps) Setup Check with Pin MR[2].MC[5].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[5].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[5].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[5].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[5].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[5].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (1519 ps) Setup Check with Pin MR[2].MC[5].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[5].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[5].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[5].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[5].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[5].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (1519 ps) Setup Check with Pin MR[2].MC[4].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[4].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[4].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[4].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[4].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[4].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (1519 ps) Setup Check with Pin MR[2].MC[4].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[4].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[4].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[4].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[4].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[4].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (1519 ps) Setup Check with Pin MR[2].MC[3].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[3].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[3].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[3].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[3].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[3].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (1519 ps) Setup Check with Pin MR[2].MC[3].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[3].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[3].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[3].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[3].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[3].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (1519 ps) Setup Check with Pin MR[2].MC[2].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[2].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[2].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[2].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[2].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[2].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (1519 ps) Setup Check with Pin MR[2].MC[2].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[2].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[2].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[2].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[2].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[2].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (1519 ps) Setup Check with Pin MR[2].MC[1].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[1].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[1].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[1].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[1].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[1].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (1519 ps) Setup Check with Pin MR[2].MC[1].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[1].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[1].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[1].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[1].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[1].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (1519 ps) Setup Check with Pin MR[2].MC[0].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) TRI_X/buffer_reg[2][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[0].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  TRI_X/buffer_reg[2][2][3]/clk    -       -       R     (arrival)         2029     0     0       0 
  TRI_X/buffer_reg[2][2][3]/q      (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[0].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[0].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[0].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[0].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[0].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[0].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (1519 ps) Setup Check with Pin MR[2].MC[0].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) TRI_X/buffer_reg[2][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[0].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  TRI_X/buffer_reg[2][2][3]/clk    -       -       R     (arrival)         2029     0     0       0 
  TRI_X/buffer_reg[2][2][3]/q      (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[0].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[0].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[2].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[2].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[2].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[2].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[2].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[2].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[2].MC[0].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[2].MC[0].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[2].MC[0].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[0].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (1519 ps) Setup Check with Pin MR[1].MC[6].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[6].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[6].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[6].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[6].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[6].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (1519 ps) Setup Check with Pin MR[1].MC[6].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[6].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[6].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[6].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[6].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[6].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (1519 ps) Setup Check with Pin MR[1].MC[5].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[5].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[5].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[5].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[5].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[5].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (1519 ps) Setup Check with Pin MR[1].MC[5].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[5].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[5].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[5].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[5].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[5].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (1519 ps) Setup Check with Pin MR[1].MC[4].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[4].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[4].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[4].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[4].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[4].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (1519 ps) Setup Check with Pin MR[1].MC[4].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[4].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[4].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[4].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[4].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[4].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (1519 ps) Setup Check with Pin MR[1].MC[3].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[3].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[3].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[3].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[3].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[3].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (1519 ps) Setup Check with Pin MR[1].MC[3].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[3].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[3].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[3].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[3].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[3].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (1519 ps) Setup Check with Pin MR[1].MC[2].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[2].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[2].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[2].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[2].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[2].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (1519 ps) Setup Check with Pin MR[1].MC[2].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[2].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[2].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[2].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[2].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[2].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (1519 ps) Setup Check with Pin MR[1].MC[1].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[1].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[1].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[1].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[1].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[1].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (1519 ps) Setup Check with Pin MR[1].MC[1].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[1].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[1].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[1].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[1].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[1].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (1519 ps) Setup Check with Pin MR[1].MC[0].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) TRI_X/buffer_reg[1][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[0].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  TRI_X/buffer_reg[1][1][3]/clk    -       -       R     (arrival)         2029     0     0       0 
  TRI_X/buffer_reg[1][1][3]/q      (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[0].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[0].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[0].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[0].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[0].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[0].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (1519 ps) Setup Check with Pin MR[1].MC[0].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) TRI_X/buffer_reg[1][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[0].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  TRI_X/buffer_reg[1][1][3]/clk    -       -       R     (arrival)         2029     0     0       0 
  TRI_X/buffer_reg[1][1][3]/q      (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[0].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[0].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[1].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[1].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[1].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[1].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[1].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[1].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[1].MC[0].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[1].MC[0].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[1].MC[0].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[0].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (1519 ps) Setup Check with Pin MR[0].MC[6].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[6].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[6].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[6].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[6].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[6].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (1519 ps) Setup Check with Pin MR[0].MC[6].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[6].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[6].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[6].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[6].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[6].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (1519 ps) Setup Check with Pin MR[0].MC[5].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[5].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[5].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[5].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[5].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[5].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (1519 ps) Setup Check with Pin MR[0].MC[5].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[5].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[5].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[5].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[5].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[5].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (1519 ps) Setup Check with Pin MR[0].MC[4].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[4].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[4].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[4].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[4].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[4].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (1519 ps) Setup Check with Pin MR[0].MC[4].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[4].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[4].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[4].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[4].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[4].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (1519 ps) Setup Check with Pin MR[0].MC[3].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[3].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[3].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[3].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[3].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[3].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (1519 ps) Setup Check with Pin MR[0].MC[3].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[3].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[3].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[3].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[3].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[3].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 51: MET (1519 ps) Setup Check with Pin MR[0].MC[2].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[2].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[2].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[2].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[2].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[2].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 52: MET (1519 ps) Setup Check with Pin MR[0].MC[2].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[2].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[2].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[2].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[2].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[2].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 53: MET (1519 ps) Setup Check with Pin MR[0].MC[1].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[1].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[1].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[1].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[1].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[1].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 54: MET (1519 ps) Setup Check with Pin MR[0].MC[1].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[1].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1519                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[0].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[0].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[0].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[0].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[0].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[0].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[0].MC[1].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     286 
  MR[0].MC[1].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     298 
  MR[0].MC[1].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[1].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 55: MET (1520 ps) Setup Check with Pin MR[3].MC[7].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[7].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1520                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[3].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[3].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[3].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[3].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[3].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     186 
  MR[3].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     202 
  MR[3].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     215 
  MR[3].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     231 
  MR[3].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     243 
  MR[3].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     255 
  MR[3].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     273 
  MR[3].MC[7].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     285 
  MR[3].MC[7].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     297 
  MR[3].MC[7].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[7].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 56: MET (1520 ps) Setup Check with Pin MR[3].MC[7].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[7].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1520                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[3].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[3].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[3].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[3].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[3].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     186 
  MR[3].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     202 
  MR[3].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     215 
  MR[3].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     231 
  MR[3].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     243 
  MR[3].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     255 
  MR[3].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     273 
  MR[3].MC[7].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     285 
  MR[3].MC[7].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     297 
  MR[3].MC[7].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[3].MC[7].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 57: MET (1520 ps) Setup Check with Pin MR[2].MC[7].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[7].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1520                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[2].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[2].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[2].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[2].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[2].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     186 
  MR[2].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     202 
  MR[2].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     215 
  MR[2].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     231 
  MR[2].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     243 
  MR[2].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     255 
  MR[2].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     273 
  MR[2].MC[7].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     285 
  MR[2].MC[7].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     297 
  MR[2].MC[7].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[7].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 58: MET (1520 ps) Setup Check with Pin MR[2].MC[7].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[7].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1520                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[2].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[2].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[2].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[2].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[2].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     186 
  MR[2].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     202 
  MR[2].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     215 
  MR[2].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     231 
  MR[2].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     243 
  MR[2].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     255 
  MR[2].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     273 
  MR[2].MC[7].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     285 
  MR[2].MC[7].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     297 
  MR[2].MC[7].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[2].MC[7].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 59: MET (1520 ps) Setup Check with Pin MR[1].MC[7].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[7].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1520                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[1].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[1].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[1].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[1].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[1].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     186 
  MR[1].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     202 
  MR[1].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     215 
  MR[1].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     231 
  MR[1].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     243 
  MR[1].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     255 
  MR[1].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     273 
  MR[1].MC[7].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     285 
  MR[1].MC[7].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     297 
  MR[1].MC[7].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[7].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 60: MET (1520 ps) Setup Check with Pin MR[1].MC[7].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[7].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1520                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[1].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[1].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[1].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[1].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[1].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     186 
  MR[1].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     202 
  MR[1].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     215 
  MR[1].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     231 
  MR[1].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     243 
  MR[1].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     255 
  MR[1].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     273 
  MR[1].MC[7].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     285 
  MR[1].MC[7].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     297 
  MR[1].MC[7].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[1].MC[7].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 61: MET (1520 ps) Setup Check with Pin MR[0].MC[7].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[7].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1520                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[0].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[0].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[0].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[0].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[0].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     186 
  MR[0].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     202 
  MR[0].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     215 
  MR[0].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     231 
  MR[0].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     243 
  MR[0].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     255 
  MR[0].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     273 
  MR[0].MC[7].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     285 
  MR[0].MC[7].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     297 
  MR[0].MC[7].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[7].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 62: MET (1520 ps) Setup Check with Pin MR[0].MC[7].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[7].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    1520                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[0].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[0].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[0].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[0].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[0].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     186 
  MR[0].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     202 
  MR[0].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     215 
  MR[0].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     231 
  MR[0].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     243 
  MR[0].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     255 
  MR[0].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     273 
  MR[0].MC[7].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     285 
  MR[0].MC[7].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     297 
  MR[0].MC[7].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     322 
  MR[0].MC[7].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     322 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 63: MET (1536 ps) Setup Check with Pin MR[3].MC[6].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[6].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[3].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[3].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[3].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[3].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[3].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[3].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[3].MC[6].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[3].MC[6].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[3].MC[6].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[3].MC[6].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 64: MET (1536 ps) Setup Check with Pin MR[3].MC[5].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[5].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[3].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[3].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[3].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[3].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[3].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[3].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[3].MC[5].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[3].MC[5].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[3].MC[5].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[3].MC[5].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 65: MET (1536 ps) Setup Check with Pin MR[3].MC[4].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[4].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[3].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[3].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[3].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[3].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[3].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[3].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[3].MC[4].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[3].MC[4].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[3].MC[4].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[3].MC[4].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 66: MET (1536 ps) Setup Check with Pin MR[3].MC[3].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[3].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[3].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[3].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[3].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[3].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[3].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[3].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[3].MC[3].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[3].MC[3].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[3].MC[3].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[3].MC[3].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 67: MET (1536 ps) Setup Check with Pin MR[3].MC[2].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[2].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[3].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[3].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[3].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[3].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[3].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[3].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[3].MC[2].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[3].MC[2].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[3].MC[2].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[3].MC[2].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 68: MET (1536 ps) Setup Check with Pin MR[3].MC[1].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[1].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[3].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[3].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[3].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[3].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[3].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[3].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[3].MC[1].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[3].MC[1].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[3].MC[1].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[3].MC[1].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 69: MET (1536 ps) Setup Check with Pin MR[3].MC[0].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) TRI_X/buffer_reg[3][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[0].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  TRI_X/buffer_reg[3][3][3]/clk    -       -       R     (arrival)         2029     0     0       0 
  TRI_X/buffer_reg[3][3][3]/q      (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[0].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[0].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[3].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[3].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[3].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[3].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[3].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[3].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[3].MC[0].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[3].MC[0].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[3].MC[0].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[3].MC[0].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 70: MET (1536 ps) Setup Check with Pin MR[2].MC[6].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[6].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[2].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[2].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[2].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[2].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[2].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[2].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[2].MC[6].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[2].MC[6].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[2].MC[6].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[2].MC[6].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 71: MET (1536 ps) Setup Check with Pin MR[2].MC[5].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[5].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[2].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[2].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[2].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[2].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[2].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[2].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[2].MC[5].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[2].MC[5].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[2].MC[5].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[2].MC[5].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 72: MET (1536 ps) Setup Check with Pin MR[2].MC[4].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[4].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[2].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[2].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[2].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[2].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[2].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[2].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[2].MC[4].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[2].MC[4].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[2].MC[4].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[2].MC[4].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 73: MET (1536 ps) Setup Check with Pin MR[2].MC[3].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[3].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[2].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[2].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[2].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[2].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[2].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[2].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[2].MC[3].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[2].MC[3].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[2].MC[3].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[2].MC[3].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 74: MET (1536 ps) Setup Check with Pin MR[2].MC[2].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[2].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[2].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[2].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[2].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[2].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[2].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[2].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[2].MC[2].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[2].MC[2].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[2].MC[2].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[2].MC[2].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 75: MET (1536 ps) Setup Check with Pin MR[2].MC[1].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[1].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[2].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[2].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[2].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[2].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[2].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[2].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[2].MC[1].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[2].MC[1].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[2].MC[1].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[2].MC[1].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 76: MET (1536 ps) Setup Check with Pin MR[2].MC[0].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) TRI_X/buffer_reg[2][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[0].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  TRI_X/buffer_reg[2][2][3]/clk    -       -       R     (arrival)         2029     0     0       0 
  TRI_X/buffer_reg[2][2][3]/q      (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[2].MC[0].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[2].MC[0].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[2].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[2].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[2].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[2].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[2].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[2].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[2].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[2].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[2].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[2].MC[0].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[2].MC[0].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[2].MC[0].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[2].MC[0].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 77: MET (1536 ps) Setup Check with Pin MR[1].MC[6].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[6].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[1].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[1].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[1].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[1].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[1].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[1].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[1].MC[6].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[1].MC[6].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[1].MC[6].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[1].MC[6].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 78: MET (1536 ps) Setup Check with Pin MR[1].MC[5].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[5].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[1].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[1].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[1].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[1].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[1].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[1].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[1].MC[5].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[1].MC[5].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[1].MC[5].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[1].MC[5].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 79: MET (1536 ps) Setup Check with Pin MR[1].MC[4].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[4].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[1].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[1].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[1].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[1].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[1].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[1].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[1].MC[4].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[1].MC[4].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[1].MC[4].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[1].MC[4].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 80: MET (1536 ps) Setup Check with Pin MR[1].MC[3].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[3].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[1].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[1].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[1].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[1].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[1].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[1].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[1].MC[3].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[1].MC[3].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[1].MC[3].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[1].MC[3].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 81: MET (1536 ps) Setup Check with Pin MR[1].MC[2].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[2].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[1].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[1].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[1].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[1].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[1].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[1].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[1].MC[2].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[1].MC[2].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[1].MC[2].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[1].MC[2].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 82: MET (1536 ps) Setup Check with Pin MR[1].MC[1].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[1].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[1].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[1].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[1].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[1].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[1].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[1].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[1].MC[1].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[1].MC[1].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[1].MC[1].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[1].MC[1].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 83: MET (1536 ps) Setup Check with Pin MR[1].MC[0].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) TRI_X/buffer_reg[1][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[0].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  TRI_X/buffer_reg[1][1][3]/clk    -       -       R     (arrival)         2029     0     0       0 
  TRI_X/buffer_reg[1][1][3]/q      (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[1].MC[0].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[1].MC[0].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[1].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[1].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[1].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[1].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[1].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[1].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[1].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[1].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[1].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[1].MC[0].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[1].MC[0].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[1].MC[0].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[1].MC[0].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 84: MET (1536 ps) Setup Check with Pin MR[0].MC[6].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[6].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[0].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[0].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[0].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[0].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[0].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[0].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[0].MC[6].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[0].MC[6].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[0].MC[6].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[0].MC[6].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 85: MET (1536 ps) Setup Check with Pin MR[0].MC[5].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[5].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[0].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[0].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[0].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[0].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[0].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[0].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[0].MC[5].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[0].MC[5].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[0].MC[5].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[0].MC[5].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 86: MET (1536 ps) Setup Check with Pin MR[0].MC[4].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[4].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[0].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[0].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[0].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[0].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[0].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[0].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[0].MC[4].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[0].MC[4].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[0].MC[4].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[0].MC[4].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 87: MET (1536 ps) Setup Check with Pin MR[0].MC[3].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[3].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[0].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[0].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[0].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[0].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[0].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[0].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[0].MC[3].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[0].MC[3].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[0].MC[3].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[0].MC[3].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 88: MET (1536 ps) Setup Check with Pin MR[0].MC[2].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[2].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[0].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[0].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[0].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[0].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[0].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[0].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[0].MC[2].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[0].MC[2].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[0].MC[2].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[0].MC[2].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 89: MET (1536 ps) Setup Check with Pin MR[0].MC[1].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[1].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1536                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[0].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[0].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[0].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[0].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[0].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     187 
  MR[0].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     203 
  MR[0].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     216 
  MR[0].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     232 
  MR[0].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     244 
  MR[0].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     256 
  MR[0].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     274 
  MR[0].MC[1].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     286 
  MR[0].MC[1].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     298 
  MR[0].MC[1].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     306 
  MR[0].MC[1].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     306 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 90: MET (1537 ps) Setup Check with Pin MR[3].MC[7].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[7].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    1537                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[3].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[3].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[3].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[3].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[3].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     186 
  MR[3].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     202 
  MR[3].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     215 
  MR[3].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     231 
  MR[3].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     243 
  MR[3].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     255 
  MR[3].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     273 
  MR[3].MC[7].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     285 
  MR[3].MC[7].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     297 
  MR[3].MC[7].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     305 
  MR[3].MC[7].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     305 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 91: MET (1537 ps) Setup Check with Pin MR[2].MC[7].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[2][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[2].MC[7].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    1537                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[2][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[2][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[2].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[2].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[2].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[2].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[2].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     186 
  MR[2].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     202 
  MR[2].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     215 
  MR[2].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     231 
  MR[2].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     243 
  MR[2].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     255 
  MR[2].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     273 
  MR[2].MC[7].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     285 
  MR[2].MC[7].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     297 
  MR[2].MC[7].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     305 
  MR[2].MC[7].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     305 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 92: MET (1537 ps) Setup Check with Pin MR[1].MC[7].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[1][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[1].MC[7].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    1537                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[1][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[1][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[1].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[1].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[1].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[1].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[1].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     186 
  MR[1].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     202 
  MR[1].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     215 
  MR[1].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     231 
  MR[1].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     243 
  MR[1].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     255 
  MR[1].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     273 
  MR[1].MC[7].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     285 
  MR[1].MC[7].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     297 
  MR[1].MC[7].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     305 
  MR[1].MC[7].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     305 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 93: MET (1537 ps) Setup Check with Pin MR[0].MC[7].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[0][7][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[7].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    1537                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[0][7][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[0][7][3]/q                (u)     clk->q  F     unmapped_d_flop      8     0    84      84 
  MR[0].MC[7].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     100 
  MR[0].MC[7].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     113 
  MR[0].MC[7].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     136 
  MR[0].MC[7].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     160 
  MR[0].MC[7].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     186 
  MR[0].MC[7].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     202 
  MR[0].MC[7].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     215 
  MR[0].MC[7].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     231 
  MR[0].MC[7].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     243 
  MR[0].MC[7].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     255 
  MR[0].MC[7].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     273 
  MR[0].MC[7].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     285 
  MR[0].MC[7].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     297 
  MR[0].MC[7].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     305 
  MR[0].MC[7].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     305 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 94: MET (1544 ps) Setup Check with Pin MR[3].MC[6].MUL/m_reg[8]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][6][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[6].MUL/m_reg[8]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1544                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][6][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][6][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[6].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[6].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[6].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[6].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[6].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[6].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[6].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[6].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[6].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[6].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[6].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[6].MUL/mul_15_35/g211/z (u)     in_0->z R     unmapped_xnor2       1     0    24     298 
  MR[3].MC[6].MUL/m_reg[8]/d       -       -       R     unmapped_d_flop      1     -     0     298 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 95: MET (1544 ps) Setup Check with Pin MR[3].MC[5].MUL/m_reg[8]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][5][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[5].MUL/m_reg[8]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1544                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][5][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][5][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[5].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[5].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[5].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[5].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[5].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[5].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[5].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[5].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[5].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[5].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[5].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[5].MUL/mul_15_35/g211/z (u)     in_0->z R     unmapped_xnor2       1     0    24     298 
  MR[3].MC[5].MUL/m_reg[8]/d       -       -       R     unmapped_d_flop      1     -     0     298 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 96: MET (1544 ps) Setup Check with Pin MR[3].MC[4].MUL/m_reg[8]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][4][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[4].MUL/m_reg[8]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1544                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][4][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][4][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[4].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[4].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[4].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[4].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[4].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[4].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[4].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[4].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[4].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[4].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[4].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[4].MUL/mul_15_35/g211/z (u)     in_0->z R     unmapped_xnor2       1     0    24     298 
  MR[3].MC[4].MUL/m_reg[8]/d       -       -       R     unmapped_d_flop      1     -     0     298 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 97: MET (1544 ps) Setup Check with Pin MR[3].MC[3].MUL/m_reg[8]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[3].MUL/m_reg[8]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1544                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][3][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][3][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[3].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[3].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[3].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[3].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[3].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[3].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[3].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[3].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[3].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[3].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[3].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[3].MUL/mul_15_35/g211/z (u)     in_0->z R     unmapped_xnor2       1     0    24     298 
  MR[3].MC[3].MUL/m_reg[8]/d       -       -       R     unmapped_d_flop      1     -     0     298 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 98: MET (1544 ps) Setup Check with Pin MR[3].MC[2].MUL/m_reg[8]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][2][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[2].MUL/m_reg[8]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1544                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][2][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][2][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[2].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[2].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[2].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[2].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[2].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[2].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[2].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[2].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[2].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[2].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[2].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[2].MUL/mul_15_35/g211/z (u)     in_0->z R     unmapped_xnor2       1     0    24     298 
  MR[3].MC[2].MUL/m_reg[8]/d       -       -       R     unmapped_d_flop      1     -     0     298 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 99: MET (1544 ps) Setup Check with Pin MR[3].MC[1].MUL/m_reg[8]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) xi_reg[3][1][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[1].MUL/m_reg[8]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1544                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  xi_reg[3][1][3]/clk              -       -       R     (arrival)         2029     0     0       0 
  xi_reg[3][1][3]/q                (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[1].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[1].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[1].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[1].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[1].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[1].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[1].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[1].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[1].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[1].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[1].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[1].MUL/mul_15_35/g211/z (u)     in_0->z R     unmapped_xnor2       1     0    24     298 
  MR[3].MC[1].MUL/m_reg[8]/d       -       -       R     unmapped_d_flop      1     -     0     298 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 100: MET (1544 ps) Setup Check with Pin MR[3].MC[0].MUL/m_reg[8]/clk->d
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) TRI_X/buffer_reg[3][3][3]/clk
          Clock: (R) CLK
       Endpoint: (R) MR[3].MC[0].MUL/m_reg[8]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1544                  

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  TRI_X/buffer_reg[3][3][3]/clk    -       -       R     (arrival)         2029     0     0       0 
  TRI_X/buffer_reg[3][3][3]/q      (u)     clk->q  F     unmapped_d_flop      9     0    85      85 
  MR[3].MC[0].MUL/mul_15_35/g26/z  (u)     in_1->z R     unmapped_nand2       3     0    16     101 
  MR[3].MC[0].MUL/mul_15_35/g66/z  (u)     in_1->z F     unmapped_nand2       1     0    12     114 
  MR[3].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     137 
  MR[3].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     161 
  MR[3].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     187 
  MR[3].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     203 
  MR[3].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     216 
  MR[3].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     232 
  MR[3].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     244 
  MR[3].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     256 
  MR[3].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     274 
  MR[3].MC[0].MUL/mul_15_35/g211/z (u)     in_0->z R     unmapped_xnor2       1     0    24     298 
  MR[3].MC[0].MUL/m_reg[8]/d       -       -       R     unmapped_d_flop      1     -     0     298 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).


