#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002472fb6be20 .scope module, "tb_RAM8" "tb_RAM8" 2 3;
 .timescale -9 -12;
P_000002472fce5530 .param/l "ADDRESS_WIDTH" 0 2 6, +C4<00000000000000000000000000000011>;
P_000002472fce5568 .param/l "DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000010000>;
v000002472fcd5f90_0 .var "address", 2 0;
v000002472fcd6030_0 .var "in", 15 0;
v000002472fcd60d0_0 .var "load", 0 0;
v000002472fcd6170_0 .net "out", 15 0, v000002472fb6c620_0;  1 drivers
v000002472fcd6210_0 .var/i "output_file", 31 0;
S_000002472fb6c2b0 .scope module, "uut" "RAM8" 2 18, 3 1 0, S_000002472fb6be20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address";
    .port_info 1 /INPUT 16 "in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 16 "out";
v000002472fcb32e0_0 .net "address", 2 0, v000002472fcd5f90_0;  1 drivers
v000002472fb6c440_0 .net "in", 15 0, v000002472fcd6030_0;  1 drivers
v000002472fb6c4e0_0 .net "load", 0 0, v000002472fcd60d0_0;  1 drivers
v000002472fb6c580 .array "memory", 7 0, 15 0;
v000002472fb6c620_0 .var "out", 15 0;
v000002472fb6c580_0 .array/port v000002472fb6c580, 0;
v000002472fb6c580_1 .array/port v000002472fb6c580, 1;
v000002472fb6c580_2 .array/port v000002472fb6c580, 2;
E_000002472fb6a6f0/0 .event anyedge, v000002472fcb32e0_0, v000002472fb6c580_0, v000002472fb6c580_1, v000002472fb6c580_2;
v000002472fb6c580_3 .array/port v000002472fb6c580, 3;
v000002472fb6c580_4 .array/port v000002472fb6c580, 4;
v000002472fb6c580_5 .array/port v000002472fb6c580, 5;
v000002472fb6c580_6 .array/port v000002472fb6c580, 6;
E_000002472fb6a6f0/1 .event anyedge, v000002472fb6c580_3, v000002472fb6c580_4, v000002472fb6c580_5, v000002472fb6c580_6;
v000002472fb6c580_7 .array/port v000002472fb6c580, 7;
E_000002472fb6a6f0/2 .event anyedge, v000002472fb6c580_7;
E_000002472fb6a6f0 .event/or E_000002472fb6a6f0/0, E_000002472fb6a6f0/1, E_000002472fb6a6f0/2;
E_000002472fb699f0/0 .event negedge, v000002472fb6c4e0_0;
E_000002472fb699f0/1 .event posedge, v000002472fb6c4e0_0;
E_000002472fb699f0 .event/or E_000002472fb699f0/0, E_000002472fb699f0/1;
    .scope S_000002472fb6c2b0;
T_0 ;
    %wait E_000002472fb699f0;
    %load/vec4 v000002472fb6c4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002472fb6c440_0;
    %load/vec4 v000002472fcb32e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002472fb6c580, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002472fb6c2b0;
T_1 ;
    %wait E_000002472fb6a6f0;
    %load/vec4 v000002472fcb32e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002472fb6c580, 4;
    %store/vec4 v000002472fb6c620_0, 0, 16;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002472fb6be20;
T_2 ;
    %vpi_func 2 31 "$fopen" 32, "RAM8.out", "w" {0 0 0};
    %store/vec4 v000002472fcd6210_0, 0, 32;
    %vpi_call 2 35 "$dumpfile", "RAM8.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002472fb6be20 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002472fcd5f90_0, 0, 3;
    %pushi/vec4 42405, 0, 16;
    %store/vec4 v000002472fcd6030_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002472fcd60d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002472fcd60d0_0, 0, 1;
    %vpi_call 2 47 "$fwrite", v000002472fcd6210_0, "Address: %b, Written Data: %h, Read Data: %h\012", v000002472fcd5f90_0, v000002472fcd6030_0, v000002472fcd6170_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002472fcd5f90_0, 0, 3;
    %pushi/vec4 23130, 0, 16;
    %store/vec4 v000002472fcd6030_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002472fcd60d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002472fcd60d0_0, 0, 1;
    %vpi_call 2 57 "$fwrite", v000002472fcd6210_0, "Address: %b, Written Data: %h, Read Data: %h\012", v000002472fcd5f90_0, v000002472fcd6030_0, v000002472fcd6170_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002472fcd5f90_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 64 "$fwrite", v000002472fcd6210_0, "Address: %b, Read Data: %h\012", v000002472fcd5f90_0, v000002472fcd6170_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002472fcd5f90_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 71 "$fwrite", v000002472fcd6210_0, "Address: %b, Read Data: %h\012", v000002472fcd5f90_0, v000002472fcd6170_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002472fcd5f90_0, 0, 3;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000002472fcd6030_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002472fcd60d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002472fcd60d0_0, 0, 1;
    %vpi_call 2 81 "$fwrite", v000002472fcd6210_0, "Address: %b, Written Data: %h, Read Data: %h\012", v000002472fcd5f90_0, v000002472fcd6030_0, v000002472fcd6170_0 {0 0 0};
    %vpi_call 2 84 "$fclose", v000002472fcd6210_0 {0 0 0};
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RAM8_tb.v";
    "RAM8.v";
