Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 16 15:09:56 2019
| Host         : DESKTOP-GD1BPFN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_func_timing_summary_routed.rpt -pb calc_func_timing_summary_routed.pb -rpx calc_func_timing_summary_routed.rpx -warn_on_violation
| Design       : calc_func
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.483        0.000                      0                  360        0.099        0.000                      0                  360        4.500        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               5.483        0.000                      0                  360        0.099        0.000                      0                  360        4.500        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 mult2/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/part_res_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.386ns (30.831%)  route 3.109ns (69.169%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.372     4.583    mult2/clk_i_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  mult2/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.379     4.962 r  mult2/b_reg[6]/Q
                         net (fo=8, routed)           1.439     6.401    mult2/b_reg_n_0_[6]
    SLICE_X10Y105        LUT3 (Prop_lut3_I0_O)        0.105     6.506 r  mult2/part_res[4]_i_20__0/O
                         net (fo=3, routed)           0.795     7.301    mult2/part_res[4]_i_20__0_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I2_O)        0.105     7.406 f  mult2/part_res[4]_i_14__0/O
                         net (fo=4, routed)           0.479     7.884    mult2/part_res[4]_i_14__0_n_0
    SLICE_X15Y104        LUT2 (Prop_lut2_I1_O)        0.105     7.989 r  mult2/part_res[4]_i_3__0/O
                         net (fo=1, routed)           0.397     8.386    mult2/part_res[4]_i_3__0_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     8.715 r  mult2/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    mult2/part_res_reg[4]_i_1_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.813 r  mult2/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    mult2/part_res_reg[8]_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.078 r  mult2/part_res_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.078    mult2/part_res_reg[12]_i_1_n_6
    SLICE_X13Y106        FDRE                                         r  mult2/part_res_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.262    14.314    mult2/clk_i_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  mult2/part_res_reg[13]/C
                         clock pessimism              0.224    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X13Y106        FDRE (Setup_fdre_C_D)        0.059    14.562    mult2/part_res_reg[13]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 mult2/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/part_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.381ns (30.754%)  route 3.109ns (69.246%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.372     4.583    mult2/clk_i_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  mult2/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.379     4.962 r  mult2/b_reg[6]/Q
                         net (fo=8, routed)           1.439     6.401    mult2/b_reg_n_0_[6]
    SLICE_X10Y105        LUT3 (Prop_lut3_I0_O)        0.105     6.506 r  mult2/part_res[4]_i_20__0/O
                         net (fo=3, routed)           0.795     7.301    mult2/part_res[4]_i_20__0_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I2_O)        0.105     7.406 f  mult2/part_res[4]_i_14__0/O
                         net (fo=4, routed)           0.479     7.884    mult2/part_res[4]_i_14__0_n_0
    SLICE_X15Y104        LUT2 (Prop_lut2_I1_O)        0.105     7.989 r  mult2/part_res[4]_i_3__0/O
                         net (fo=1, routed)           0.397     8.386    mult2/part_res[4]_i_3__0_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     8.715 r  mult2/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    mult2/part_res_reg[4]_i_1_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.813 r  mult2/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    mult2/part_res_reg[8]_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.073 r  mult2/part_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.073    mult2/part_res_reg[12]_i_1_n_4
    SLICE_X13Y106        FDRE                                         r  mult2/part_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.262    14.314    mult2/clk_i_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  mult2/part_res_reg[15]/C
                         clock pessimism              0.224    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X13Y106        FDRE (Setup_fdre_C_D)        0.059    14.562    mult2/part_res_reg[15]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 mult2/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/part_res_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.321ns (29.816%)  route 3.109ns (70.184%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.372     4.583    mult2/clk_i_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  mult2/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.379     4.962 r  mult2/b_reg[6]/Q
                         net (fo=8, routed)           1.439     6.401    mult2/b_reg_n_0_[6]
    SLICE_X10Y105        LUT3 (Prop_lut3_I0_O)        0.105     6.506 r  mult2/part_res[4]_i_20__0/O
                         net (fo=3, routed)           0.795     7.301    mult2/part_res[4]_i_20__0_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I2_O)        0.105     7.406 f  mult2/part_res[4]_i_14__0/O
                         net (fo=4, routed)           0.479     7.884    mult2/part_res[4]_i_14__0_n_0
    SLICE_X15Y104        LUT2 (Prop_lut2_I1_O)        0.105     7.989 r  mult2/part_res[4]_i_3__0/O
                         net (fo=1, routed)           0.397     8.386    mult2/part_res[4]_i_3__0_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     8.715 r  mult2/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    mult2/part_res_reg[4]_i_1_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.813 r  mult2/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    mult2/part_res_reg[8]_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.013 r  mult2/part_res_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.013    mult2/part_res_reg[12]_i_1_n_5
    SLICE_X13Y106        FDRE                                         r  mult2/part_res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.262    14.314    mult2/clk_i_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  mult2/part_res_reg[14]/C
                         clock pessimism              0.224    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X13Y106        FDRE (Setup_fdre_C_D)        0.059    14.562    mult2/part_res_reg[14]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 mult2/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/part_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.302ns (29.514%)  route 3.109ns (70.486%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.372     4.583    mult2/clk_i_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  mult2/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.379     4.962 r  mult2/b_reg[6]/Q
                         net (fo=8, routed)           1.439     6.401    mult2/b_reg_n_0_[6]
    SLICE_X10Y105        LUT3 (Prop_lut3_I0_O)        0.105     6.506 r  mult2/part_res[4]_i_20__0/O
                         net (fo=3, routed)           0.795     7.301    mult2/part_res[4]_i_20__0_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I2_O)        0.105     7.406 f  mult2/part_res[4]_i_14__0/O
                         net (fo=4, routed)           0.479     7.884    mult2/part_res[4]_i_14__0_n_0
    SLICE_X15Y104        LUT2 (Prop_lut2_I1_O)        0.105     7.989 r  mult2/part_res[4]_i_3__0/O
                         net (fo=1, routed)           0.397     8.386    mult2/part_res[4]_i_3__0_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     8.715 r  mult2/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    mult2/part_res_reg[4]_i_1_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.813 r  mult2/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    mult2/part_res_reg[8]_i_1_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.994 r  mult2/part_res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.994    mult2/part_res_reg[12]_i_1_n_7
    SLICE_X13Y106        FDRE                                         r  mult2/part_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.262    14.314    mult2/clk_i_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  mult2/part_res_reg[12]/C
                         clock pessimism              0.224    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X13Y106        FDRE (Setup_fdre_C_D)        0.059    14.562    mult2/part_res_reg[12]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 mult2/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/part_res_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.288ns (29.289%)  route 3.109ns (70.711%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.372     4.583    mult2/clk_i_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  mult2/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.379     4.962 r  mult2/b_reg[6]/Q
                         net (fo=8, routed)           1.439     6.401    mult2/b_reg_n_0_[6]
    SLICE_X10Y105        LUT3 (Prop_lut3_I0_O)        0.105     6.506 r  mult2/part_res[4]_i_20__0/O
                         net (fo=3, routed)           0.795     7.301    mult2/part_res[4]_i_20__0_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I2_O)        0.105     7.406 f  mult2/part_res[4]_i_14__0/O
                         net (fo=4, routed)           0.479     7.884    mult2/part_res[4]_i_14__0_n_0
    SLICE_X15Y104        LUT2 (Prop_lut2_I1_O)        0.105     7.989 r  mult2/part_res[4]_i_3__0/O
                         net (fo=1, routed)           0.397     8.386    mult2/part_res[4]_i_3__0_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     8.715 r  mult2/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    mult2/part_res_reg[4]_i_1_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.980 r  mult2/part_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.980    mult2/part_res_reg[8]_i_1_n_6
    SLICE_X13Y105        FDRE                                         r  mult2/part_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.262    14.314    mult2/clk_i_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  mult2/part_res_reg[9]/C
                         clock pessimism              0.224    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.059    14.562    mult2/part_res_reg[9]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 mult2/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/part_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.283ns (29.209%)  route 3.109ns (70.791%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.372     4.583    mult2/clk_i_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  mult2/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.379     4.962 r  mult2/b_reg[6]/Q
                         net (fo=8, routed)           1.439     6.401    mult2/b_reg_n_0_[6]
    SLICE_X10Y105        LUT3 (Prop_lut3_I0_O)        0.105     6.506 r  mult2/part_res[4]_i_20__0/O
                         net (fo=3, routed)           0.795     7.301    mult2/part_res[4]_i_20__0_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I2_O)        0.105     7.406 f  mult2/part_res[4]_i_14__0/O
                         net (fo=4, routed)           0.479     7.884    mult2/part_res[4]_i_14__0_n_0
    SLICE_X15Y104        LUT2 (Prop_lut2_I1_O)        0.105     7.989 r  mult2/part_res[4]_i_3__0/O
                         net (fo=1, routed)           0.397     8.386    mult2/part_res[4]_i_3__0_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     8.715 r  mult2/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    mult2/part_res_reg[4]_i_1_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.975 r  mult2/part_res_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.975    mult2/part_res_reg[8]_i_1_n_4
    SLICE_X13Y105        FDRE                                         r  mult2/part_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.262    14.314    mult2/clk_i_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  mult2/part_res_reg[11]/C
                         clock pessimism              0.224    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.059    14.562    mult2/part_res_reg[11]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 mult2/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/part_res_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.223ns (28.229%)  route 3.109ns (71.771%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.372     4.583    mult2/clk_i_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  mult2/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.379     4.962 r  mult2/b_reg[6]/Q
                         net (fo=8, routed)           1.439     6.401    mult2/b_reg_n_0_[6]
    SLICE_X10Y105        LUT3 (Prop_lut3_I0_O)        0.105     6.506 r  mult2/part_res[4]_i_20__0/O
                         net (fo=3, routed)           0.795     7.301    mult2/part_res[4]_i_20__0_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I2_O)        0.105     7.406 f  mult2/part_res[4]_i_14__0/O
                         net (fo=4, routed)           0.479     7.884    mult2/part_res[4]_i_14__0_n_0
    SLICE_X15Y104        LUT2 (Prop_lut2_I1_O)        0.105     7.989 r  mult2/part_res[4]_i_3__0/O
                         net (fo=1, routed)           0.397     8.386    mult2/part_res[4]_i_3__0_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     8.715 r  mult2/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    mult2/part_res_reg[4]_i_1_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.915 r  mult2/part_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.915    mult2/part_res_reg[8]_i_1_n_5
    SLICE_X13Y105        FDRE                                         r  mult2/part_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.262    14.314    mult2/clk_i_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  mult2/part_res_reg[10]/C
                         clock pessimism              0.224    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.059    14.562    mult2/part_res_reg[10]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 mult2/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/part_res_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.204ns (27.912%)  route 3.109ns (72.088%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.372     4.583    mult2/clk_i_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  mult2/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.379     4.962 r  mult2/b_reg[6]/Q
                         net (fo=8, routed)           1.439     6.401    mult2/b_reg_n_0_[6]
    SLICE_X10Y105        LUT3 (Prop_lut3_I0_O)        0.105     6.506 r  mult2/part_res[4]_i_20__0/O
                         net (fo=3, routed)           0.795     7.301    mult2/part_res[4]_i_20__0_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I2_O)        0.105     7.406 f  mult2/part_res[4]_i_14__0/O
                         net (fo=4, routed)           0.479     7.884    mult2/part_res[4]_i_14__0_n_0
    SLICE_X15Y104        LUT2 (Prop_lut2_I1_O)        0.105     7.989 r  mult2/part_res[4]_i_3__0/O
                         net (fo=1, routed)           0.397     8.386    mult2/part_res[4]_i_3__0_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     8.715 r  mult2/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.715    mult2/part_res_reg[4]_i_1_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.896 r  mult2/part_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.896    mult2/part_res_reg[8]_i_1_n_7
    SLICE_X13Y105        FDRE                                         r  mult2/part_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.262    14.314    mult2/clk_i_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  mult2/part_res_reg[8]/C
                         clock pessimism              0.224    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.059    14.562    mult2/part_res_reg[8]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 mult2/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/part_res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.342ns (31.405%)  route 2.931ns (68.596%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.372     4.583    mult2/clk_i_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  mult2/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.433     5.016 f  mult2/ctr_reg[1]/Q
                         net (fo=43, routed)          1.639     6.655    mult2/ctr_reg__0[1]
    SLICE_X12Y106        LUT3 (Prop_lut3_I0_O)        0.105     6.760 f  mult2/part_res[8]_i_19/O
                         net (fo=2, routed)           0.595     7.354    mult2/part_res[8]_i_19_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I1_O)        0.105     7.459 f  mult2/part_res[0]_i_11__0/O
                         net (fo=4, routed)           0.269     7.728    mult2/part_res[0]_i_11__0_n_0
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.105     7.833 r  mult2/part_res[0]_i_3__0/O
                         net (fo=1, routed)           0.429     8.262    mult2/part_res[0]_i_3__0_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     8.591 r  mult2/part_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.591    mult2/part_res_reg[0]_i_1_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.856 r  mult2/part_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.856    mult2/part_res_reg[4]_i_1_n_6
    SLICE_X13Y104        FDRE                                         r  mult2/part_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.262    14.314    mult2/clk_i_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  mult2/part_res_reg[5]/C
                         clock pessimism              0.241    14.555    
                         clock uncertainty           -0.035    14.520    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)        0.059    14.579    mult2/part_res_reg[5]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 mult2/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult2/part_res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.337ns (31.324%)  route 2.931ns (68.676%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.372     4.583    mult2/clk_i_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  mult2/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.433     5.016 f  mult2/ctr_reg[1]/Q
                         net (fo=43, routed)          1.639     6.655    mult2/ctr_reg__0[1]
    SLICE_X12Y106        LUT3 (Prop_lut3_I0_O)        0.105     6.760 f  mult2/part_res[8]_i_19/O
                         net (fo=2, routed)           0.595     7.354    mult2/part_res[8]_i_19_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I1_O)        0.105     7.459 f  mult2/part_res[0]_i_11__0/O
                         net (fo=4, routed)           0.269     7.728    mult2/part_res[0]_i_11__0_n_0
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.105     7.833 r  mult2/part_res[0]_i_3__0/O
                         net (fo=1, routed)           0.429     8.262    mult2/part_res[0]_i_3__0_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     8.591 r  mult2/part_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.591    mult2/part_res_reg[0]_i_1_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.851 r  mult2/part_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.851    mult2/part_res_reg[4]_i_1_n_4
    SLICE_X13Y104        FDRE                                         r  mult2/part_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.262    14.314    mult2/clk_i_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  mult2/part_res_reg[7]/C
                         clock pessimism              0.241    14.555    
                         clock uncertainty           -0.035    14.520    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)        0.059    14.579    mult2/part_res_reg[7]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sum_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.391ns (79.181%)  route 0.103ns (20.819%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.604     1.523    clk_i_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  sum_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sum_a_reg[1]/Q
                         net (fo=2, routed)           0.102     1.766    sum_a_reg_n_0_[1]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  y_bo[3]_i_4/O
                         net (fo=1, routed)           0.000     1.811    y_bo[3]_i_4_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.963 r  y_bo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    y_bo_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.017 r  y_bo_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.000     2.017    sum_res[4]
    SLICE_X6Y100         FDRE                                         r  y_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.034    clk_i_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  y_bo_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.130     1.918    y_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sum_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.404ns (79.715%)  route 0.103ns (20.285%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.604     1.523    clk_i_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  sum_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sum_a_reg[1]/Q
                         net (fo=2, routed)           0.102     1.766    sum_a_reg_n_0_[1]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  y_bo[3]_i_4/O
                         net (fo=1, routed)           0.000     1.811    y_bo[3]_i_4_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.963 r  y_bo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    y_bo_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.030 r  y_bo_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.000     2.030    sum_res[6]
    SLICE_X6Y100         FDRE                                         r  y_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.034    clk_i_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  y_bo_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.130     1.918    y_bo_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mult1_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.235%)  route 0.288ns (60.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.604     1.523    clk_i_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  mult1_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  mult1_b_reg[3]/Q
                         net (fo=3, routed)           0.288     1.952    mult1/cor_res_reg_0[3]
    SLICE_X4Y101         LUT6 (Prop_lut6_I3_O)        0.045     1.997 r  mult1/b[4]_i_1/O
                         net (fo=1, routed)           0.000     1.997    mult1/p_0_in[4]
    SLICE_X4Y101         FDRE                                         r  mult1/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.034    mult1/clk_i_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  mult1/b_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.092     1.880    mult1/b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mult2/y_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.246ns (47.312%)  route 0.274ns (52.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.570     1.489    mult2/clk_i_IBUF_BUFG
    SLICE_X14Y102        FDRE                                         r  mult2/y_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.148     1.637 r  mult2/y_bo_reg[5]/Q
                         net (fo=5, routed)           0.274     1.911    mult2/Q[5]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.098     2.009 r  mult2/sum_b[5]_i_1/O
                         net (fo=1, routed)           0.000     2.009    sum_b[5]
    SLICE_X8Y99          FDRE                                         r  sum_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.847     2.012    clk_i_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  sum_b_reg[5]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.120     1.886    sum_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sum_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.427ns (80.595%)  route 0.103ns (19.405%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.604     1.523    clk_i_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  sum_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sum_a_reg[1]/Q
                         net (fo=2, routed)           0.102     1.766    sum_a_reg_n_0_[1]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  y_bo[3]_i_4/O
                         net (fo=1, routed)           0.000     1.811    y_bo[3]_i_4_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.963 r  y_bo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    y_bo_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.053 r  y_bo_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.000     2.053    sum_res[5]
    SLICE_X6Y100         FDRE                                         r  y_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.034    clk_i_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  y_bo_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.130     1.918    y_bo_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sum_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.429ns (80.668%)  route 0.103ns (19.332%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.604     1.523    clk_i_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  sum_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sum_a_reg[1]/Q
                         net (fo=2, routed)           0.102     1.766    sum_a_reg_n_0_[1]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  y_bo[3]_i_4/O
                         net (fo=1, routed)           0.000     1.811    y_bo[3]_i_4_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.963 r  y_bo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    y_bo_reg[3]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.055 r  y_bo_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.000     2.055    sum_res[7]
    SLICE_X6Y100         FDRE                                         r  y_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.034    clk_i_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  y_bo_reg[7]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.130     1.918    y_bo_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mult1_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.109%)  route 0.097ns (33.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.598     1.517    clk_i_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  mult1_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mult1_a_reg[5]/Q
                         net (fo=3, routed)           0.097     1.755    mult1/cor_res_reg_1[5]
    SLICE_X6Y101         LUT3 (Prop_lut3_I1_O)        0.048     1.803 r  mult1/a[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    mult1/a[5]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  mult1/a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.034    mult1/clk_i_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  mult1/a_reg[5]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.131     1.661    mult1/a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mult1/y_bo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.039%)  route 0.062ns (24.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.598     1.517    mult1/clk_i_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  mult1/y_bo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mult1/y_bo_reg[7]/Q
                         net (fo=3, routed)           0.062     1.720    mult1/y_bo_reg[7]_0[7]
    SLICE_X5Y100         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  mult1/sum_a[7]_i_1/O
                         net (fo=1, routed)           0.000     1.765    sum_a[7]
    SLICE_X5Y100         FDRE                                         r  sum_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.034    clk_i_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  sum_a_reg[7]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.092     1.622    sum_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mult1_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.196%)  route 0.101ns (34.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.598     1.517    clk_i_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  mult1_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mult1_a_reg[5]/Q
                         net (fo=3, routed)           0.101     1.759    mult1/cor_res_reg_1[5]
    SLICE_X6Y101         LUT4 (Prop_lut4_I3_O)        0.048     1.807 r  mult1/a[7]_i_1/O
                         net (fo=1, routed)           0.000     1.807    mult1/a[7]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  mult1/a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.034    mult1/clk_i_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  mult1/a_reg[7]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.131     1.661    mult1/a_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mult1_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult1/a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.607%)  route 0.098ns (34.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.598     1.517    clk_i_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  mult1_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mult1_a_reg[7]/Q
                         net (fo=9, routed)           0.098     1.756    mult1/cor_res_reg_1[7]
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  mult1/a[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    mult1/a[4]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  mult1/a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.034    mult1/clk_i_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  mult1/a_reg[4]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.121     1.651    mult1/a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y103    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y103    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y103    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y101    mult1/b_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y101    mult1/b_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y101    mult1/b_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y101    mult1/cor_res_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    mult1/ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    mult1/ctr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    mult1/b_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    mult1/b_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    mult1/b_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    mult1/cor_res_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    mult1/ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    mult1/ctr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y104    mult1/ctr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    mult1/b_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    mult1/b_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    mult1/b_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    mult1/cor_res_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    mult1/ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    mult1/ctr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y104    mult1/ctr_reg[2]/C



