library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity memory_test is
	port	(clock   : in std_logic;
			 address : in std_logic_vector(7 downto 0);
			 data_in : in std_logic_vector(7 downto 0);
			 reset   : in std_logic;
			 port_in_00: out std_logic_vector(7 downto 0);
			 port_in_01: out std_logic_vector(7 downto 0);
			 port_out_00: out std_logic_vector(7 downto 0);
			 port_out_01: out std_logic_vector(7 downto 0));
end memory;

architecture memory_arch of memory is


component memory
	port	(clock   : in std_logic;
			 address : in std_logic_vector(7 downto 0);
			 data_in : in std_logic_vector(7 downto 0);
			 writen      : in std_logic;
			 reset   : in std_logic;
			 port_in_00: in std_logic_vector(7 downto 0);
			 port_in_01: in std_logic_vector(7 downto 0);
			 data_out : out std_logic_vector(7 downto 0);
			 port_out_00: out std_logic_vector(7 downto 0);
			 port_out_01: out std_logic_vector(7 downto 0));
end component;

component decoBCD 
	port
	(
		IA	: in std_logic_vector(3 downto 0);
		F:out std_logic_vector(6 downto 0));

end component;

	signal dataout1: std_logic_vector(7 downto 4);
	signal dataout2: std_logic_vector(3 downto 0);
	signal address1: std_logic_vector(7 downto 4);
	signal address2: std_logic_vector(3 downto 0);
	

begin

A0: memory port map 
A1: decoBCD port map
A2: decoBCD port map
A3: decoBCD port map
A4: decoBCD port map

	
		
end memory_arch;