{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1482942300837 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_myfirstfpga EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_myfirstfpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1482942300933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482942301069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482942301069 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 8 125 0 0 " "Implementing clock multiplication of 8, clock division of 125, and phase shift of 0 degrees (0 ps) for adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/adc_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/adc_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 236 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1482942301361 ""}  } { { "db/adc_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/adc_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 236 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1482942301361 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dac_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/dac_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 591 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1482942301363 ""}  } { { "db/dac_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/dac_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 591 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1482942301363 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/comm_pll_altpll1.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/comm_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 437 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1482942301364 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/comm_pll_altpll1.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/comm_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 438 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1482942301364 ""}  } { { "db/comm_pll_altpll1.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/comm_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 437 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1482942301364 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1482942301841 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1482942301968 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482942302636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482942302636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482942302636 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1482942302636 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1482942302714 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1482942302714 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1482942302714 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1482942302714 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1482942302774 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1482942302883 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 " "The parameters of the PLL dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 and the PLL adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 and PLL dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 8 " "The value of the parameter \"M\" for the PLL atom adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303646 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303646 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1482942303646 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 and PLL dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 12304 " "The value of the parameter \"Min Lock Period\" for the PLL atom adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 is 12304" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303646 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303646 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1482942303646 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 and PLL dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 26664 " "The value of the parameter \"Max Lock Period\" for the PLL atom adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 is 26664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303646 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303646 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1482942303646 ""}  } { { "db/dac_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/dac_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 591 14046 14942 0 0 ""} { 0 { 0 ""} 0 236 14046 14942 0 0 ""}  }  } } { "db/adc_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/adc_pll_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1482942303646 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 " "The parameters of the PLL comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 and the PLL adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 and PLL comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 8 " "The value of the parameter \"M\" for the PLL atom adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1482942303648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 and PLL comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 12304 " "The value of the parameter \"Min Lock Period\" for the PLL atom adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 is 12304" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1482942303648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 and PLL comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 26664 " "The value of the parameter \"Max Lock Period\" for the PLL atom adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 is 26664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1482942303648 ""}  } { { "db/comm_pll_altpll1.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/comm_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 437 14046 14942 0 0 ""} { 0 { 0 ""} 0 236 14046 14942 0 0 ""}  }  } } { "db/adc_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/adc_pll_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1482942303648 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1 " "Successfully merged PLL comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 and PLL dac_pll:dac_pll_inst\|altpll:altpll_component\|dac_pll_altpll:auto_generated\|pll1" {  } { { "db/comm_pll_altpll1.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/comm_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 437 14046 14942 0 0 ""}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1482942303656 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 " "The parameters of the PLL comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 and the PLL adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 and PLL comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 8 " "The value of the parameter \"M\" for the PLL atom adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303657 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303657 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1482942303657 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 and PLL comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 12304 " "The value of the parameter \"Min Lock Period\" for the PLL atom adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 is 12304" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303657 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303657 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1482942303657 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 and PLL comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 26664 " "The value of the parameter \"Max Lock Period\" for the PLL atom adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|pll1 is 26664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303657 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1482942303657 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1482942303657 ""}  } { { "db/comm_pll_altpll1.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/comm_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 437 14046 14942 0 0 ""} { 0 { 0 ""} 0 236 14046 14942 0 0 ""}  }  } } { "db/adc_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/adc_pll_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1482942303657 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_myfirstfpga.out.sdc " "Reading SDC File: 'DE0_myfirstfpga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1482942304461 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adc_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 8 -duty_cycle 50.00 -name \{adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{adc_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 8 -duty_cycle 50.00 -name \{adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1482942304480 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1482942304480 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1482942304480 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1482942304480 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1482942304480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1482942304481 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1482942304496 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1482942304497 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1482942304505 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1482942304505 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 312.500 adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 312.500 adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1482942304505 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    clk_50MHz " "  20.000    clk_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1482942304505 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 200.000 comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1482942304505 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 100.000 comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1482942304505 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " 500.000 comm_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1482942304505 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1482942304505 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node adc_pll:adc_pll_inst\|altpll:altpll_component\|adc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1482942304673 ""}  } { { "db/adc_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/adc_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 236 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482942304673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHz~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_50MHz~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1482942304673 ""}  } { { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 144 136 312 160 "clk_50MHz" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 4911 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482942304673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1482942304673 ""}  } { { "db/comm_pll_altpll1.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/comm_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 437 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482942304673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1482942304673 ""}  } { { "db/comm_pll_altpll1.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/comm_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 437 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482942304673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node comm_pll:comm_pll_inst\|altpll:altpll_component\|comm_pll_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1482942304673 ""}  } { { "db/comm_pll_altpll1.v" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/comm_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 437 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482942304673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button1~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node button1~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1482942304673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_to_12bitDAC:DAC0_inst\|wr_i " "Destination node output_to_12bitDAC:DAC0_inst\|wr_i" {  } { { "output_to_DAC.vhd" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 876 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1482942304673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_to_12bitDAC:DAC1_inst\|wr_i " "Destination node output_to_12bitDAC:DAC1_inst\|wr_i" {  } { { "output_to_DAC.vhd" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 1230 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1482942304673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_to_12bitDAC:DAC0_inst\|dac_out\[11\] " "Destination node output_to_12bitDAC:DAC0_inst\|dac_out\[11\]" {  } { { "output_to_DAC.vhd" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 763 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1482942304673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_to_12bitDAC:DAC0_inst\|dac_out\[10\] " "Destination node output_to_12bitDAC:DAC0_inst\|dac_out\[10\]" {  } { { "output_to_DAC.vhd" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 764 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1482942304673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_to_12bitDAC:DAC0_inst\|dac_out\[9\] " "Destination node output_to_12bitDAC:DAC0_inst\|dac_out\[9\]" {  } { { "output_to_DAC.vhd" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 765 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1482942304673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_to_12bitDAC:DAC0_inst\|dac_out\[8\] " "Destination node output_to_12bitDAC:DAC0_inst\|dac_out\[8\]" {  } { { "output_to_DAC.vhd" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 766 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1482942304673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_to_12bitDAC:DAC0_inst\|dac_out\[7\] " "Destination node output_to_12bitDAC:DAC0_inst\|dac_out\[7\]" {  } { { "output_to_DAC.vhd" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 767 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1482942304673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_to_12bitDAC:DAC0_inst\|dac_out\[6\] " "Destination node output_to_12bitDAC:DAC0_inst\|dac_out\[6\]" {  } { { "output_to_DAC.vhd" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 768 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1482942304673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_to_12bitDAC:DAC0_inst\|dac_out\[5\] " "Destination node output_to_12bitDAC:DAC0_inst\|dac_out\[5\]" {  } { { "output_to_DAC.vhd" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 769 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1482942304673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_to_12bitDAC:DAC0_inst\|dac_out\[4\] " "Destination node output_to_12bitDAC:DAC0_inst\|dac_out\[4\]" {  } { { "output_to_DAC.vhd" "" { Text "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 770 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1482942304673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1482942304673 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1482942304673 ""}  } { { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 824 816 992 840 "button1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 4910 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482942304673 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1482942305161 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1482942305164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1482942305164 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1482942305168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1482942305176 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1482942305185 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1482942305185 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1482942305190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1482942305288 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1482942305290 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1482942305290 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button0 " "Node \"button0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1482942305434 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1482942305434 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482942305435 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1482942305528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1482942306722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482942307194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1482942307304 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1482942308481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482942308481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1482942308904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+03 ns 12.4% " "6e+03 ns of routing delay (approximately 12.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1482942310549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1482942310866 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1482942310866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1482942311345 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1482942311345 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1482942311345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482942311347 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.79 " "Total time spent on timing analysis during the Fitter is 0.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1482942311536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1482942311570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1482942312127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1482942312128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1482942312697 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482942313316 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1482942313629 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 Cyclone IV E " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button1 3.3-V LVCMOS E1 " "Pin button1 uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { button1 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button1" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 824 816 992 840 "button1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 85 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50MHz 3.3-V LVCMOS R8 " "Pin clk_50MHz uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { clk_50MHz } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50MHz" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 144 136 312 160 "clk_50MHz" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 84 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_rxfl 3.3-V LVCMOS E15 " "Pin ext_rxfl uses I/O standard 3.3-V LVCMOS at E15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_rxfl } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_rxfl" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 696 152 328 712 "ext_rxfl" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 86 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LogicIn\[0\] 3.3-V LVCMOS C8 " "Pin LogicIn\[0\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LogicIn[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LogicIn\[0\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 208 848 1024 224 "LogicIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 46 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LogicIn\[1\] 3.3-V LVCMOS E7 " "Pin LogicIn\[1\] uses I/O standard 3.3-V LVCMOS at E7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LogicIn[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LogicIn\[1\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 208 848 1024 224 "LogicIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 45 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[0\] 3.3-V LVCMOS G15 " "Pin ext_data\[0\] uses I/O standard 3.3-V LVCMOS at G15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[0\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 680 152 328 696 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 44 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[2\] 3.3-V LVCMOS F15 " "Pin ext_data\[2\] uses I/O standard 3.3-V LVCMOS at F15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[2\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 680 152 328 696 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 42 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[7\] 3.3-V LVCMOS C15 " "Pin ext_data\[7\] uses I/O standard 3.3-V LVCMOS at C15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[7\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 680 152 328 696 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[6\] 3.3-V LVCMOS A14 " "Pin ext_data\[6\] uses I/O standard 3.3-V LVCMOS at A14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[6\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 680 152 328 696 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 38 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[5\] 3.3-V LVCMOS C14 " "Pin ext_data\[5\] uses I/O standard 3.3-V LVCMOS at C14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[5\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 680 152 328 696 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 39 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[4\] 3.3-V LVCMOS F14 " "Pin ext_data\[4\] uses I/O standard 3.3-V LVCMOS at F14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[4\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 680 152 328 696 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 40 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[3\] 3.3-V LVCMOS E16 " "Pin ext_data\[3\] uses I/O standard 3.3-V LVCMOS at E16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[3\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 680 152 328 696 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 41 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[1\] 3.3-V LVCMOS D15 " "Pin ext_data\[1\] uses I/O standard 3.3-V LVCMOS at D15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[1\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 680 152 328 696 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 43 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_DOUT 3.3-V LVCMOS A9 " "Pin ADC_DOUT uses I/O standard 3.3-V LVCMOS at A9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ADC_DOUT } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 864 816 992 880 "ADC_DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 87 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1482942313681 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1482942313681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_files/DE0_myfirstfpga.fit.smsg " "Generated suppressed messages file C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_files/DE0_myfirstfpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1482942313908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1136 " "Peak virtual memory: 1136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482942314405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 08:25:14 2016 " "Processing ended: Wed Dec 28 08:25:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482942314405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482942314405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482942314405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1482942314405 ""}
