# vsim -c top 
# Start time: 22:56:22 on May 02,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: test.sv(3): (vopt-2605) empty port name in port list.
# //  Questa Sim-64
# //  Version 2019.2_1 linux_x86_64 May 13 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.addpkg(fast)
# Loading work.test_sv_unit(fast)
# Loading work.top(fast)
# Val = 0.250000
# Bit Val = 111110100000000000000000000000
# sign bit = 0, exponent = 01111101, significand = 00000000000000000000000.
# Val = 100.000000
# Bit Val = 1000010110010000000000000000000
# sign bit = 0, exponent = 10000101, significand = 10010000000000000000000.
# End time: 23:01:16 on May 02,2021, Elapsed time: 0:04:54
# Errors: 0, Warnings: 1
