Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar  4 12:40:47 2022
| Host         : Tom-Laptop running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 137 register/latch pins with no clock driven by root clock pin: CLK_100MHZ_FPGA (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: boy/sound/ch1_start_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: boy/sound/ch2_start_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: boy/sound/ch3_start_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boy/sound/ch4_start_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: boy/sound/frame_div/o_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: boy/sound/freq_div/o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[11][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[11][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[11][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[11][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[11][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[11][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[11][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[14][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[16][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[16][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[16][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[16][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[16][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[17][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[17][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[17][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[17][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[1][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[1][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[1][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[1][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[1][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[1][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[22][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[4][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[6][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[6][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[6][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[6][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[6][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: boy/sound/regs_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/regs_reg[9][2]/Q (HIGH)

 There are 153 register/latch pins with no clock driven by root clock pin: boy/sound/sequencer_state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: boy/sound/sequencer_state_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: boy/sound/sequencer_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch1/octo_freq_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch1/target_freq_reg[9]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch2/octo_freq_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boy/sound/sound_ch2/target_freq_reg[9]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch3/clk_pointer_inc_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_div_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/clk_shifter_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/latched_shift_clock_freq_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/latched_shift_clock_freq_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/latched_shift_clock_freq_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: boy/sound/sound_ch4/latched_shift_clock_freq_reg[3]/Q (HIGH)

 There are 1322 register/latch pins with no clock driven by root clock pin: clk_gb_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.021     -371.803                    129                  265        0.095        0.000                      0                  265        0.281        0.000                       0                   127  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
pll/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_gb2_pll     {0.000 59.524}       119.048         8.400           
  clk_mem_pll     {0.000 1.429}        2.857           350.000         
  clk_vga_pll     {0.000 20.000}       40.000          25.000          
  clkfbout_pll    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_gb2_pll         113.261        0.000                      0                    1        2.030        0.000                      0                    1       40.952        0.000                       0                     3  
  clk_mem_pll                                                                                                                                                       0.281        0.000                       0                    10  
  clk_vga_pll          31.395        0.000                      0                  167        0.179        0.000                      0                  167       19.500        0.000                       0                   110  
  clkfbout_pll                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_vga_pll   clk_mem_pll        -4.021     -304.688                     94                   94        0.640        0.000                      0                   94  
clk_gb2_pll   clk_vga_pll        -2.719      -64.491                     33                   33        0.095        0.000                      0                   33  
clk_mem_pll   clk_vga_pll        -1.374       -2.624                      2                    2        0.150        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk_in1
  To Clock:  pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_gb2_pll
  To Clock:  clk_gb2_pll

Setup :            0  Failing Endpoints,  Worst Slack      113.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             113.261ns  (required time - arrival time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            clk_gb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Path Group:             clk_gb2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.048ns  (clk_gb2_pll rise@119.048ns - clk_gb2_pll rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 0.681ns (12.178%)  route 4.911ns (87.822%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.532ns = ( 115.516 - 119.048 ) 
    Source Clock Delay      (SCD):    -3.957ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306     1.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -7.560 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -5.711    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.101    -5.610 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.653    -3.957    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456    -3.501 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.953    -1.548    clk_gb
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.447 f  clk_gb_BUFG_inst/O
                         net (fo=1387, routed)        2.319     0.872    clk_gb_BUFG
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.124     0.996 r  ram_reg_0_i_1/O
                         net (fo=2, routed)           0.639     1.635    gb_cpl
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gb2_pll rise edge)
                                                    119.048   119.048 r  
    Y9                   IBUF                         0.000   119.048 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181   120.229    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   112.259 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686   113.945    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.091   114.036 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.479   115.516    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
                         clock pessimism             -0.425   115.091    
                         clock uncertainty           -0.136   114.955    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)       -0.058   114.897    clk_gb_reg
  -------------------------------------------------------------------
                         required time                        114.897    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                113.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.030ns  (arrival time - required time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            clk_gb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Path Group:             clk_gb2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gb2_pll rise@0.000ns - clk_gb2_pll rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.212ns (10.086%)  route 1.890ns (89.914%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.943 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.410    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.384 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.829    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.688 f  clk_gb_reg/Q
                         net (fo=3, routed)           0.864     0.176    clk_gb
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.202 f  clk_gb_BUFG_inst/O
                         net (fo=1387, routed)        0.784     0.986    clk_gb_BUFG
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.031 r  ram_reg_0_i_1/O
                         net (fo=2, routed)           0.242     1.273    gb_cpl
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gb2_pll rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.639    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.823    -0.787    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
                         clock pessimism             -0.042    -0.829    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.072    -0.757    clk_gb_reg
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  2.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gb2_pll
Waveform(ns):       { 0.000 59.524 }
Period(ns):         119.048
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         119.048     116.892    BUFGCTRL_X0Y13  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         119.048     117.799    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         119.048     118.048    SLICE_X51Y43    clk_gb_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       119.048     40.952     PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         59.524      59.024     SLICE_X51Y43    clk_gb_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         59.524      59.024     SLICE_X51Y43    clk_gb_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         59.524      59.024     SLICE_X51Y43    clk_gb_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         59.524      59.024     SLICE_X51Y43    clk_gb_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_pll
  To Clock:  clk_mem_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mem_pll
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.857       0.281      RAMB18_X3Y19    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         2.857       0.281      RAMB18_X3Y19    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.857       0.281      RAMB18_X3Y18    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         2.857       0.281      RAMB18_X3Y18    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.857       0.281      RAMB18_X3Y17    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         2.857       0.281      RAMB18_X3Y17    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         2.857       0.702      BUFGCTRL_X0Y8   pll/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2   n/a            1.249         2.857       1.608      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X56Y44    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X56Y44    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       2.857       157.143    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X56Y44    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X56Y44    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X56Y44    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X56Y44    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X56Y44    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X56Y44    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X56Y44    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X56Y44    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_pll
  To Clock:  clk_vga_pll

Setup :            0  Failing Endpoints,  Worst Slack       31.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.395ns  (required time - arrival time)
  Source:                 vga_mixer/vga_timing/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/gb_rd_addr_real_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_pll fall@60.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        8.548ns  (logic 2.858ns (33.436%)  route 5.690ns (66.564%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 59.244 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.729    19.227    vga_mixer/vga_timing/CLK
    SLICE_X65Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456    19.683 r  vga_mixer/vga_timing/v_count_reg[0]/Q
                         net (fo=10, routed)          1.036    20.719    vga_mixer/vga_timing/v_count_reg_n_1_[0]
    SLICE_X64Y45         LUT4 (Prop_lut4_I1_O)        0.152    20.871 r  vga_mixer/vga_timing/vga_b[7]_i_7/O
                         net (fo=1, routed)           0.816    21.687    vga_mixer/vga_timing/vga_b[7]_i_7_n_1
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.332    22.019 r  vga_mixer/vga_timing/vga_b[7]_i_2/O
                         net (fo=19, routed)          1.349    23.368    vga_mixer/vga_timing/v_count_reg[9]_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  vga_mixer/vga_timing/gb_rd_addr_real[13]_i_4/O
                         net (fo=1, routed)           0.838    24.330    vga_mixer/vga_timing/A[4]
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    24.867 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[13]_i_2/O[2]
                         net (fo=2, routed)           0.837    25.704    vga_mixer/vga_timing/gb_rd_addr0[12]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    26.407 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.407    vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2_n_1
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.629 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[14]_i_3/O[0]
                         net (fo=1, routed)           0.814    27.443    vga_mixer/vga_timing/gb_rd_addr_real_reg[14]_i_3_n_8
    SLICE_X54Y45         LUT3 (Prop_lut3_I2_O)        0.332    27.775 r  vga_mixer/vga_timing/gb_rd_addr_real[13]_i_1/O
                         net (fo=1, routed)           0.000    27.775    vga_mixer/vga_timing_n_4
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     60.000    60.000 f  
    Y9                   IBUF                         0.000    60.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    61.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    53.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    54.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    54.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    57.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    57.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    57.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    57.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550    59.244    vga_mixer/CLK
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[13]/C
                         clock pessimism             -0.081    59.163    
                         clock uncertainty           -0.112    59.051    
    SLICE_X54Y45         FDRE (Setup_fdre_C_D)        0.118    59.169    vga_mixer/gb_rd_addr_real_reg[13]
  -------------------------------------------------------------------
                         required time                         59.169    
                         arrival time                         -27.775    
  -------------------------------------------------------------------
                         slack                                 31.395    

Slack (MET) :             31.576ns  (required time - arrival time)
  Source:                 vga_mixer/vga_timing/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/gb_rd_addr_real_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_pll fall@60.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        8.366ns  (logic 2.970ns (35.500%)  route 5.396ns (64.501%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 59.244 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.729    19.227    vga_mixer/vga_timing/CLK
    SLICE_X65Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456    19.683 r  vga_mixer/vga_timing/v_count_reg[0]/Q
                         net (fo=10, routed)          1.036    20.719    vga_mixer/vga_timing/v_count_reg_n_1_[0]
    SLICE_X64Y45         LUT4 (Prop_lut4_I1_O)        0.152    20.871 r  vga_mixer/vga_timing/vga_b[7]_i_7/O
                         net (fo=1, routed)           0.816    21.687    vga_mixer/vga_timing/vga_b[7]_i_7_n_1
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.332    22.019 r  vga_mixer/vga_timing/vga_b[7]_i_2/O
                         net (fo=19, routed)          1.349    23.368    vga_mixer/vga_timing/v_count_reg[9]_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  vga_mixer/vga_timing/gb_rd_addr_real[13]_i_4/O
                         net (fo=1, routed)           0.838    24.330    vga_mixer/vga_timing/A[4]
    SLICE_X57Y43         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    24.867 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[13]_i_2/O[2]
                         net (fo=2, routed)           0.837    25.704    vga_mixer/vga_timing/gb_rd_addr0[12]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    26.407 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.407    vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2_n_1
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.741 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.521    27.261    vga_mixer/vga_timing/gb_rd_addr_real_reg[14]_i_3_n_7
    SLICE_X54Y44         LUT3 (Prop_lut3_I2_O)        0.332    27.593 r  vga_mixer/vga_timing/gb_rd_addr_real[14]_i_1/O
                         net (fo=1, routed)           0.000    27.593    vga_mixer/vga_timing_n_3
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     60.000    60.000 f  
    Y9                   IBUF                         0.000    60.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    61.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    53.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    54.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    54.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    57.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    57.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    57.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    57.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550    59.244    vga_mixer/CLK
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[14]/C
                         clock pessimism             -0.081    59.163    
                         clock uncertainty           -0.112    59.051    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)        0.118    59.169    vga_mixer/gb_rd_addr_real_reg[14]
  -------------------------------------------------------------------
                         required time                         59.169    
                         arrival time                         -27.593    
  -------------------------------------------------------------------
                         slack                                 31.576    

Slack (MET) :             31.589ns  (required time - arrival time)
  Source:                 vga_mixer/vga_timing/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/gb_rd_addr_real_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_pll fall@60.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        8.314ns  (logic 2.916ns (35.072%)  route 5.398ns (64.928%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 59.244 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.729    19.227    vga_mixer/vga_timing/CLK
    SLICE_X65Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456    19.683 r  vga_mixer/vga_timing/v_count_reg[0]/Q
                         net (fo=10, routed)          1.036    20.719    vga_mixer/vga_timing/v_count_reg_n_1_[0]
    SLICE_X64Y45         LUT4 (Prop_lut4_I1_O)        0.152    20.871 r  vga_mixer/vga_timing/vga_b[7]_i_7/O
                         net (fo=1, routed)           0.816    21.687    vga_mixer/vga_timing/vga_b[7]_i_7_n_1
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.332    22.019 r  vga_mixer/vga_timing/vga_b[7]_i_2/O
                         net (fo=19, routed)          1.131    23.150    vga_mixer/vga_timing/v_count_reg[9]_0
    SLICE_X56Y42         LUT4 (Prop_lut4_I0_O)        0.124    23.274 r  vga_mixer/vga_timing/gb_rd_addr_real[9]_i_3/O
                         net (fo=1, routed)           0.520    23.795    vga_mixer/vga_timing/A[2]
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.180 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.180    vga_mixer/vga_timing/gb_rd_addr_real_reg[9]_i_2_n_1
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.402 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[13]_i_2/O[0]
                         net (fo=2, routed)           0.999    25.401    vga_mixer/vga_timing/gb_rd_addr0[10]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    26.340 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.896    27.235    vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2_n_5
    SLICE_X54Y45         LUT3 (Prop_lut3_I2_O)        0.306    27.541 r  vga_mixer/vga_timing/gb_rd_addr_real[12]_i_1/O
                         net (fo=1, routed)           0.000    27.541    vga_mixer/vga_timing_n_5
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     60.000    60.000 f  
    Y9                   IBUF                         0.000    60.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    61.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    53.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    54.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    54.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    57.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    57.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    57.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    57.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550    59.244    vga_mixer/CLK
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[12]/C
                         clock pessimism             -0.081    59.163    
                         clock uncertainty           -0.112    59.051    
    SLICE_X54Y45         FDRE (Setup_fdre_C_D)        0.079    59.130    vga_mixer/gb_rd_addr_real_reg[12]
  -------------------------------------------------------------------
                         required time                         59.130    
                         arrival time                         -27.541    
  -------------------------------------------------------------------
                         slack                                 31.589    

Slack (MET) :             31.733ns  (required time - arrival time)
  Source:                 vga_mixer/vga_timing/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/gb_rd_addr_real_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_pll fall@60.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        8.170ns  (logic 2.852ns (34.907%)  route 5.318ns (65.093%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 59.244 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.729    19.227    vga_mixer/vga_timing/CLK
    SLICE_X65Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456    19.683 r  vga_mixer/vga_timing/v_count_reg[0]/Q
                         net (fo=10, routed)          1.036    20.719    vga_mixer/vga_timing/v_count_reg_n_1_[0]
    SLICE_X64Y45         LUT4 (Prop_lut4_I1_O)        0.152    20.871 r  vga_mixer/vga_timing/vga_b[7]_i_7/O
                         net (fo=1, routed)           0.816    21.687    vga_mixer/vga_timing/vga_b[7]_i_7_n_1
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.332    22.019 r  vga_mixer/vga_timing/vga_b[7]_i_2/O
                         net (fo=19, routed)          1.131    23.150    vga_mixer/vga_timing/v_count_reg[9]_0
    SLICE_X56Y42         LUT4 (Prop_lut4_I0_O)        0.124    23.274 r  vga_mixer/vga_timing/gb_rd_addr_real[9]_i_3/O
                         net (fo=1, routed)           0.520    23.795    vga_mixer/vga_timing/A[2]
    SLICE_X57Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.180 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.180    vga_mixer/vga_timing/gb_rd_addr_real_reg[9]_i_2_n_1
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.402 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[13]_i_2/O[0]
                         net (fo=2, routed)           0.999    25.401    vga_mixer/vga_timing/gb_rd_addr0[10]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    26.280 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.816    27.095    vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2_n_6
    SLICE_X54Y44         LUT3 (Prop_lut3_I2_O)        0.302    27.397 r  vga_mixer/vga_timing/gb_rd_addr_real[11]_i_1/O
                         net (fo=1, routed)           0.000    27.397    vga_mixer/vga_timing_n_6
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     60.000    60.000 f  
    Y9                   IBUF                         0.000    60.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    61.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    53.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    54.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    54.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    57.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    57.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    57.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    57.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550    59.244    vga_mixer/CLK
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[11]/C
                         clock pessimism             -0.081    59.163    
                         clock uncertainty           -0.112    59.051    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)        0.079    59.130    vga_mixer/gb_rd_addr_real_reg[11]
  -------------------------------------------------------------------
                         required time                         59.130    
                         arrival time                         -27.397    
  -------------------------------------------------------------------
                         slack                                 31.733    

Slack (MET) :             31.799ns  (required time - arrival time)
  Source:                 vga_mixer/vga_timing/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/gb_rd_addr_real_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_pll fall@60.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        7.997ns  (logic 2.341ns (29.272%)  route 5.656ns (70.728%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 59.244 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.729    19.227    vga_mixer/vga_timing/CLK
    SLICE_X65Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456    19.683 r  vga_mixer/vga_timing/v_count_reg[0]/Q
                         net (fo=10, routed)          1.036    20.719    vga_mixer/vga_timing/v_count_reg_n_1_[0]
    SLICE_X64Y45         LUT4 (Prop_lut4_I1_O)        0.152    20.871 r  vga_mixer/vga_timing/vga_b[7]_i_7/O
                         net (fo=1, routed)           0.816    21.687    vga_mixer/vga_timing/vga_b[7]_i_7_n_1
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.332    22.019 r  vga_mixer/vga_timing/vga_b[7]_i_2/O
                         net (fo=19, routed)          1.348    23.367    vga_mixer/vga_timing/v_count_reg[9]_0
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124    23.491 r  vga_mixer/vga_timing/gb_rd_addr_real[9]_i_9/O
                         net (fo=1, routed)           0.000    23.491    vga_mixer/vga_timing/gb_rd_addr_real[9]_i_9_n_1
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.915 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[9]_i_2/O[1]
                         net (fo=3, routed)           1.204    25.120    vga_mixer/gb_rd_addr0[7]
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.303    25.423 r  vga_mixer/gb_rd_addr_real[8]_i_4/O
                         net (fo=1, routed)           0.000    25.423    vga_mixer/vga_timing/gb_rd_addr_real_reg[8][1]
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.671 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.638    26.308    vga_mixer/vga_timing/gb_rd_addr_real_reg[8]_i_2_n_6
    SLICE_X55Y41         LUT3 (Prop_lut3_I2_O)        0.302    26.610 r  vga_mixer/vga_timing/gb_rd_addr_real[7]_i_1/O
                         net (fo=1, routed)           0.614    27.224    vga_mixer/vga_timing_n_10
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     60.000    60.000 f  
    Y9                   IBUF                         0.000    60.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    61.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    53.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    54.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    54.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    57.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    57.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    57.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    57.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550    59.244    vga_mixer/CLK
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[7]/C
                         clock pessimism             -0.081    59.163    
                         clock uncertainty           -0.112    59.051    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)       -0.028    59.023    vga_mixer/gb_rd_addr_real_reg[7]
  -------------------------------------------------------------------
                         required time                         59.023    
                         arrival time                         -27.224    
  -------------------------------------------------------------------
                         slack                                 31.799    

Slack (MET) :             31.817ns  (required time - arrival time)
  Source:                 vga_mixer/vga_timing/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/gb_rd_addr_real_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_pll fall@60.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        8.084ns  (logic 2.826ns (34.956%)  route 5.258ns (65.044%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 59.244 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.729    19.227    vga_mixer/vga_timing/CLK
    SLICE_X65Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456    19.683 r  vga_mixer/vga_timing/v_count_reg[0]/Q
                         net (fo=10, routed)          1.036    20.719    vga_mixer/vga_timing/v_count_reg_n_1_[0]
    SLICE_X64Y45         LUT4 (Prop_lut4_I1_O)        0.152    20.871 r  vga_mixer/vga_timing/vga_b[7]_i_7/O
                         net (fo=1, routed)           0.816    21.687    vga_mixer/vga_timing/vga_b[7]_i_7_n_1
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.332    22.019 r  vga_mixer/vga_timing/vga_b[7]_i_2/O
                         net (fo=19, routed)          1.348    23.367    vga_mixer/vga_timing/v_count_reg[9]_0
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124    23.491 r  vga_mixer/vga_timing/gb_rd_addr_real[9]_i_9/O
                         net (fo=1, routed)           0.000    23.491    vga_mixer/vga_timing/gb_rd_addr_real[9]_i_9_n_1
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.915 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[9]_i_2/O[1]
                         net (fo=3, routed)           1.204    25.120    vga_mixer/gb_rd_addr0[7]
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.303    25.423 r  vga_mixer/gb_rd_addr_real[8]_i_4/O
                         net (fo=1, routed)           0.000    25.423    vga_mixer/vga_timing/gb_rd_addr_real_reg[8][1]
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.821 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.821    vga_mixer/vga_timing/gb_rd_addr_real_reg[8]_i_2_n_1
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.155 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.854    27.008    vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2_n_7
    SLICE_X54Y44         LUT3 (Prop_lut3_I2_O)        0.303    27.311 r  vga_mixer/vga_timing/gb_rd_addr_real[10]_i_1/O
                         net (fo=1, routed)           0.000    27.311    vga_mixer/vga_timing_n_7
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     60.000    60.000 f  
    Y9                   IBUF                         0.000    60.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    61.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    53.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    54.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    54.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    57.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    57.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    57.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    57.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550    59.244    vga_mixer/CLK
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[10]/C
                         clock pessimism             -0.081    59.163    
                         clock uncertainty           -0.112    59.051    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)        0.077    59.128    vga_mixer/gb_rd_addr_real_reg[10]
  -------------------------------------------------------------------
                         required time                         59.128    
                         arrival time                         -27.311    
  -------------------------------------------------------------------
                         slack                                 31.817    

Slack (MET) :             32.071ns  (required time - arrival time)
  Source:                 vga_mixer/vga_timing/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/gb_rd_addr_real_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_pll fall@60.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        7.871ns  (logic 2.473ns (31.420%)  route 5.398ns (68.580%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 59.244 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.729    19.227    vga_mixer/vga_timing/CLK
    SLICE_X65Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456    19.683 r  vga_mixer/vga_timing/v_count_reg[0]/Q
                         net (fo=10, routed)          1.036    20.719    vga_mixer/vga_timing/v_count_reg_n_1_[0]
    SLICE_X64Y45         LUT4 (Prop_lut4_I1_O)        0.152    20.871 r  vga_mixer/vga_timing/vga_b[7]_i_7/O
                         net (fo=1, routed)           0.816    21.687    vga_mixer/vga_timing/vga_b[7]_i_7_n_1
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.332    22.019 r  vga_mixer/vga_timing/vga_b[7]_i_2/O
                         net (fo=19, routed)          1.348    23.367    vga_mixer/vga_timing/v_count_reg[9]_0
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124    23.491 r  vga_mixer/vga_timing/gb_rd_addr_real[9]_i_9/O
                         net (fo=1, routed)           0.000    23.491    vga_mixer/vga_timing/gb_rd_addr_real[9]_i_9_n_1
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.915 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[9]_i_2/O[1]
                         net (fo=3, routed)           1.204    25.120    vga_mixer/gb_rd_addr0[7]
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.303    25.423 r  vga_mixer/gb_rd_addr_real[8]_i_4/O
                         net (fo=1, routed)           0.000    25.423    vga_mixer/vga_timing/gb_rd_addr_real_reg[8][1]
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.775 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.993    26.768    vga_mixer/vga_timing/gb_rd_addr_real_reg[8]_i_2_n_5
    SLICE_X54Y45         LUT3 (Prop_lut3_I2_O)        0.330    27.098 r  vga_mixer/vga_timing/gb_rd_addr_real[8]_i_1/O
                         net (fo=1, routed)           0.000    27.098    vga_mixer/vga_timing_n_9
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     60.000    60.000 f  
    Y9                   IBUF                         0.000    60.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    61.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    53.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    54.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    54.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    57.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    57.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    57.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    57.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550    59.244    vga_mixer/CLK
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[8]/C
                         clock pessimism             -0.081    59.163    
                         clock uncertainty           -0.112    59.051    
    SLICE_X54Y45         FDRE (Setup_fdre_C_D)        0.118    59.169    vga_mixer/gb_rd_addr_real_reg[8]
  -------------------------------------------------------------------
                         required time                         59.169    
                         arrival time                         -27.098    
  -------------------------------------------------------------------
                         slack                                 32.071    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 vga_mixer/vga_timing/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/gb_rd_addr_real_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_pll fall@60.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        7.852ns  (logic 2.734ns (34.818%)  route 5.118ns (65.182%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 59.244 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.729    19.227    vga_mixer/vga_timing/CLK
    SLICE_X65Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456    19.683 r  vga_mixer/vga_timing/v_count_reg[0]/Q
                         net (fo=10, routed)          1.036    20.719    vga_mixer/vga_timing/v_count_reg_n_1_[0]
    SLICE_X64Y45         LUT4 (Prop_lut4_I1_O)        0.152    20.871 r  vga_mixer/vga_timing/vga_b[7]_i_7/O
                         net (fo=1, routed)           0.816    21.687    vga_mixer/vga_timing/vga_b[7]_i_7_n_1
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.332    22.019 r  vga_mixer/vga_timing/vga_b[7]_i_2/O
                         net (fo=19, routed)          1.348    23.367    vga_mixer/vga_timing/v_count_reg[9]_0
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124    23.491 r  vga_mixer/vga_timing/gb_rd_addr_real[9]_i_9/O
                         net (fo=1, routed)           0.000    23.491    vga_mixer/vga_timing/gb_rd_addr_real[9]_i_9_n_1
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.915 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[9]_i_2/O[1]
                         net (fo=3, routed)           1.204    25.120    vga_mixer/gb_rd_addr0[7]
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.303    25.423 r  vga_mixer/gb_rd_addr_real[8]_i_4/O
                         net (fo=1, routed)           0.000    25.423    vga_mixer/vga_timing/gb_rd_addr_real_reg[8][1]
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.821 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.821    vga_mixer/vga_timing/gb_rd_addr_real_reg[8]_i_2_n_1
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.043 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.714    26.756    vga_mixer/vga_timing/gb_rd_addr_real_reg[12]_i_2_n_8
    SLICE_X54Y44         LUT3 (Prop_lut3_I2_O)        0.323    27.079 r  vga_mixer/vga_timing/gb_rd_addr_real[9]_i_1/O
                         net (fo=1, routed)           0.000    27.079    vga_mixer/vga_timing_n_8
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     60.000    60.000 f  
    Y9                   IBUF                         0.000    60.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    61.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    53.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    54.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    54.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    57.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    57.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    57.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    57.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550    59.244    vga_mixer/CLK
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[9]/C
                         clock pessimism             -0.081    59.163    
                         clock uncertainty           -0.112    59.051    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)        0.118    59.169    vga_mixer/gb_rd_addr_real_reg[9]
  -------------------------------------------------------------------
                         required time                         59.169    
                         arrival time                         -27.079    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.483ns  (required time - arrival time)
  Source:                 vga_mixer/vga_timing/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/gb_rd_addr_real_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_pll fall@60.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        7.418ns  (logic 2.140ns (28.848%)  route 5.278ns (71.152%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 59.244 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.729    19.227    vga_mixer/vga_timing/CLK
    SLICE_X65Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456    19.683 r  vga_mixer/vga_timing/v_count_reg[0]/Q
                         net (fo=10, routed)          1.036    20.719    vga_mixer/vga_timing/v_count_reg_n_1_[0]
    SLICE_X64Y45         LUT4 (Prop_lut4_I1_O)        0.152    20.871 r  vga_mixer/vga_timing/vga_b[7]_i_7/O
                         net (fo=1, routed)           0.816    21.687    vga_mixer/vga_timing/vga_b[7]_i_7_n_1
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.332    22.019 r  vga_mixer/vga_timing/vga_b[7]_i_2/O
                         net (fo=19, routed)          1.348    23.367    vga_mixer/vga_timing/v_count_reg[9]_0
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124    23.491 r  vga_mixer/vga_timing/gb_rd_addr_real[9]_i_9/O
                         net (fo=1, routed)           0.000    23.491    vga_mixer/vga_timing/gb_rd_addr_real[9]_i_9_n_1
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.738 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[9]_i_2/O[0]
                         net (fo=3, routed)           0.835    24.573    vga_mixer/gb_rd_addr0[6]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.299    24.872 r  vga_mixer/gb_rd_addr_real[8]_i_5/O
                         net (fo=1, routed)           0.000    24.872    vga_mixer/vga_timing/gb_rd_addr_real_reg[8][0]
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.099 r  vga_mixer/vga_timing/gb_rd_addr_real_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.243    26.342    vga_mixer/vga_timing/gb_rd_addr_real_reg[8]_i_2_n_7
    SLICE_X54Y45         LUT3 (Prop_lut3_I2_O)        0.303    26.645 r  vga_mixer/vga_timing/gb_rd_addr_real[6]_i_1/O
                         net (fo=1, routed)           0.000    26.645    vga_mixer/vga_timing_n_11
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     60.000    60.000 f  
    Y9                   IBUF                         0.000    60.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    61.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    53.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    54.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    54.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    57.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    57.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    57.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    57.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550    59.244    vga_mixer/CLK
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[6]/C
                         clock pessimism             -0.081    59.163    
                         clock uncertainty           -0.112    59.051    
    SLICE_X54Y45         FDRE (Setup_fdre_C_D)        0.077    59.128    vga_mixer/gb_rd_addr_real_reg[6]
  -------------------------------------------------------------------
                         required time                         59.128    
                         arrival time                         -26.645    
  -------------------------------------------------------------------
                         slack                                 32.483    

Slack (MET) :             33.182ns  (required time - arrival time)
  Source:                 vga_mixer/vga_timing/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_pll fall@60.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        6.374ns  (logic 1.764ns (27.676%)  route 4.610ns (72.324%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 59.244 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.774ns = ( 19.226 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.728    19.226    vga_mixer/vga_timing/CLK
    SLICE_X62Y43         FDCE                                         r  vga_mixer/vga_timing/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.478    19.704 r  vga_mixer/vga_timing/h_count_reg[9]/Q
                         net (fo=8, routed)           1.030    20.734    vga_mixer/vga_timing/h_count_reg_n_1_[9]
    SLICE_X64Y43         LUT2 (Prop_lut2_I1_O)        0.324    21.058 f  vga_mixer/vga_timing/vga_b[7]_i_11/O
                         net (fo=1, routed)           0.644    21.702    vga_mixer/vga_timing/vga_b[7]_i_11_n_1
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.332    22.034 f  vga_mixer/vga_timing/vga_b[7]_i_9/O
                         net (fo=1, routed)           0.665    22.699    vga_mixer/vga_timing/vga_b[7]_i_9_n_1
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.152    22.851 r  vga_mixer/vga_timing/vga_b[7]_i_3/O
                         net (fo=1, routed)           0.351    23.202    vga_mixer/vga_timing/vga_b[7]_i_3_n_1
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.326    23.528 f  vga_mixer/vga_timing/vga_b[7]_i_1/O
                         net (fo=22, routed)          1.029    24.557    vga_mixer/vga_timing/out_b[0]
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.152    24.709 r  vga_mixer/vga_timing/vga_r[4]_i_1/O
                         net (fo=2, routed)           0.891    25.600    vga_mixer/vga_timing_n_21
    SLICE_X64Y37         FDRE                                         r  vga_mixer/vga_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     60.000    60.000 f  
    Y9                   IBUF                         0.000    60.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    61.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    53.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    54.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    54.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    57.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    57.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    57.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    57.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550    59.244    vga_mixer/CLK
    SLICE_X64Y37         FDRE                                         r  vga_mixer/vga_r_reg[4]/C
                         clock pessimism             -0.081    59.163    
                         clock uncertainty           -0.112    59.051    
    SLICE_X64Y37         FDRE (Setup_fdre_C_D)       -0.269    58.782    vga_mixer/vga_r_reg[4]
  -------------------------------------------------------------------
                         required time                         58.782    
                         arrival time                         -25.600    
  -------------------------------------------------------------------
                         slack                                 33.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_mixer/vga_timing/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_timing/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns = ( 20.657 - 20.000 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 20.257 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.583    20.257    vga_mixer/vga_timing/CLK
    SLICE_X62Y46         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDCE (Prop_fdce_C_Q)         0.164    20.421 r  vga_mixer/vga_timing/v_count_reg[9]/Q
                         net (fo=6, routed)           0.074    20.495    vga_mixer/vga_timing/v_count_reg_n_1_[9]
    SLICE_X63Y46         LUT6 (Prop_lut6_I1_O)        0.045    20.540 r  vga_mixer/vga_timing/v_count[10]_i_2/O
                         net (fo=1, routed)           0.000    20.540    vga_mixer/vga_timing/v_count[10]_i_2_n_1
    SLICE_X63Y46         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.851    20.657    vga_mixer/vga_timing/CLK
    SLICE_X63Y46         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[10]/C
                         clock pessimism             -0.387    20.270    
    SLICE_X63Y46         FDCE (Hold_fdce_C_D)         0.091    20.361    vga_mixer/vga_timing/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                        -20.361    
                         arrival time                          20.540    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga_mixer/vga_timing/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_timing/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.618%)  route 0.126ns (40.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns = ( 20.657 - 20.000 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 20.257 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.583    20.257    vga_mixer/vga_timing/CLK
    SLICE_X65Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141    20.398 r  vga_mixer/vga_timing/v_count_reg[1]/Q
                         net (fo=9, routed)           0.126    20.524    vga_mixer/vga_timing/vs
    SLICE_X64Y45         LUT6 (Prop_lut6_I4_O)        0.045    20.569 r  vga_mixer/vga_timing/v_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    20.569    vga_mixer/vga_timing/v_count[5]_i_1__0_n_1
    SLICE_X64Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.851    20.657    vga_mixer/vga_timing/CLK
    SLICE_X64Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[5]/C
                         clock pessimism             -0.387    20.270    
    SLICE_X64Y45         FDCE (Hold_fdce_C_D)         0.092    20.362    vga_mixer/vga_timing/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.362    
                         arrival time                          20.569    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_mixer/vga_timing/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_timing/vs_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.645%)  route 0.182ns (56.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns = ( 20.657 - 20.000 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 20.257 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.583    20.257    vga_mixer/vga_timing/CLK
    SLICE_X65Y45         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141    20.398 r  vga_mixer/vga_timing/v_count_reg[1]/Q
                         net (fo=9, routed)           0.182    20.580    vga_mixer/vga_timing/vs
    SLICE_X63Y45         FDPE                                         r  vga_mixer/vga_timing/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.851    20.657    vga_mixer/vga_timing/CLK
    SLICE_X63Y45         FDPE                                         r  vga_mixer/vga_timing/vs_reg/C
                         clock pessimism             -0.365    20.292    
    SLICE_X63Y45         FDPE (Hold_fdpe_C_D)         0.070    20.362    vga_mixer/vga_timing/vs_reg
  -------------------------------------------------------------------
                         required time                        -20.362    
                         arrival time                          20.580    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_mixer/vga_timing/gb_x_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/gb_rd_addr_real_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.085%)  route 0.151ns (41.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns = ( 20.654 - 20.000 ) 
    Source Clock Delay      (SCD):    0.254ns = ( 20.254 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.580    20.254    vga_mixer/vga_timing/CLK
    SLICE_X54Y43         FDCE                                         r  vga_mixer/vga_timing/gb_x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDCE (Prop_fdce_C_Q)         0.164    20.418 r  vga_mixer/vga_timing/gb_x_count_reg[1]/Q
                         net (fo=12, routed)          0.151    20.569    vga_mixer/vga_timing/gb_x_count[1]
    SLICE_X54Y45         LUT6 (Prop_lut6_I1_O)        0.045    20.614 r  vga_mixer/vga_timing/gb_rd_addr_real[4]_i_1/O
                         net (fo=1, routed)           0.000    20.614    vga_mixer/vga_timing_n_13
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.848    20.654    vga_mixer/CLK
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[4]/C
                         clock pessimism             -0.384    20.270    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.121    20.391    vga_mixer/gb_rd_addr_real_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.391    
                         arrival time                          20.614    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_mixer/vga_timing/v_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_timing/v_div_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns = ( 20.657 - 20.000 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 20.257 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.583    20.257    vga_mixer/vga_timing/CLK
    SLICE_X64Y44         FDCE                                         r  vga_mixer/vga_timing/v_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.128    20.385 r  vga_mixer/vga_timing/v_div_reg[2]/Q
                         net (fo=4, routed)           0.091    20.476    vga_mixer/vga_timing/v_div_reg_n_1_[2]
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.099    20.575 r  vga_mixer/vga_timing/v_div[0]_i_1/O
                         net (fo=1, routed)           0.000    20.575    vga_mixer/vga_timing/v_div[0]
    SLICE_X64Y44         FDPE                                         r  vga_mixer/vga_timing/v_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.851    20.657    vga_mixer/vga_timing/CLK
    SLICE_X64Y44         FDPE                                         r  vga_mixer/vga_timing/v_div_reg[0]/C
                         clock pessimism             -0.400    20.257    
    SLICE_X64Y44         FDPE (Hold_fdpe_C_D)         0.092    20.349    vga_mixer/vga_timing/v_div_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.349    
                         arrival time                          20.575    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_mixer/vga_timing/gb_x_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_timing/gb_x_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 20.653 - 20.000 ) 
    Source Clock Delay      (SCD):    0.253ns = ( 20.253 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.579    20.253    vga_mixer/vga_timing/CLK
    SLICE_X54Y41         FDCE                                         r  vga_mixer/vga_timing/gb_x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDCE (Prop_fdce_C_Q)         0.148    20.401 r  vga_mixer/vga_timing/gb_x_count_reg[3]/Q
                         net (fo=8, routed)           0.103    20.503    vga_mixer/vga_timing/gb_x_count[3]
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.098    20.601 r  vga_mixer/vga_timing/gb_x_count[4]_i_1/O
                         net (fo=1, routed)           0.000    20.601    vga_mixer/vga_timing/gb_x_count[4]_i_1_n_1
    SLICE_X54Y41         FDCE                                         r  vga_mixer/vga_timing/gb_x_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.847    20.653    vga_mixer/vga_timing/CLK
    SLICE_X54Y41         FDCE                                         r  vga_mixer/vga_timing/gb_x_count_reg[4]/C
                         clock pessimism             -0.400    20.253    
    SLICE_X54Y41         FDCE (Hold_fdce_C_D)         0.121    20.374    vga_mixer/vga_timing/gb_x_count_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.374    
                         arrival time                          20.601    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_mixer/vga_timing/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_timing/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns = ( 20.657 - 20.000 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 20.257 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.583    20.257    vga_mixer/vga_timing/CLK
    SLICE_X62Y43         FDCE                                         r  vga_mixer/vga_timing/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.164    20.421 f  vga_mixer/vga_timing/h_count_reg[0]/Q
                         net (fo=9, routed)           0.149    20.570    vga_mixer/vga_timing/h_count_reg_n_1_[0]
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.045    20.615 r  vga_mixer/vga_timing/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    20.615    vga_mixer/vga_timing/h_count[0]
    SLICE_X62Y43         FDCE                                         r  vga_mixer/vga_timing/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.851    20.657    vga_mixer/vga_timing/CLK
    SLICE_X62Y43         FDCE                                         r  vga_mixer/vga_timing/h_count_reg[0]/C
                         clock pessimism             -0.400    20.257    
    SLICE_X62Y43         FDCE (Hold_fdce_C_D)         0.121    20.378    vga_mixer/vga_timing/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.378    
                         arrival time                          20.615    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_mixer/vga_timing/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_timing/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns = ( 20.657 - 20.000 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 20.257 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.583    20.257    vga_mixer/vga_timing/CLK
    SLICE_X62Y46         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDCE (Prop_fdce_C_Q)         0.164    20.421 r  vga_mixer/vga_timing/v_count_reg[6]/Q
                         net (fo=10, routed)          0.161    20.581    vga_mixer/vga_timing/v_count_reg_n_1_[6]
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.045    20.626 r  vga_mixer/vga_timing/v_count[9]_i_1/O
                         net (fo=1, routed)           0.000    20.626    vga_mixer/vga_timing/v_count[9]_i_1_n_1
    SLICE_X62Y46         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.851    20.657    vga_mixer/vga_timing/CLK
    SLICE_X62Y46         FDCE                                         r  vga_mixer/vga_timing/v_count_reg[9]/C
                         clock pessimism             -0.400    20.257    
    SLICE_X62Y46         FDCE (Hold_fdce_C_D)         0.121    20.378    vga_mixer/vga_timing/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                        -20.378    
                         arrival time                          20.626    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_mixer/vga_timing/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_timing/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.513%)  route 0.197ns (51.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns = ( 20.656 - 20.000 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 20.257 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.583    20.257    vga_mixer/vga_timing/CLK
    SLICE_X63Y43         FDCE                                         r  vga_mixer/vga_timing/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.141    20.398 r  vga_mixer/vga_timing/h_count_reg[3]/Q
                         net (fo=13, routed)          0.197    20.595    vga_mixer/vga_timing/h_count_reg_n_1_[3]
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.045    20.640 r  vga_mixer/vga_timing/h_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000    20.640    vga_mixer/vga_timing/h_count[6]
    SLICE_X64Y42         FDCE                                         r  vga_mixer/vga_timing/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.850    20.656    vga_mixer/vga_timing/CLK
    SLICE_X64Y42         FDCE                                         r  vga_mixer/vga_timing/h_count_reg[6]/C
                         clock pessimism             -0.365    20.291    
    SLICE_X64Y42         FDCE (Hold_fdce_C_D)         0.091    20.382    vga_mixer/vga_timing/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.382    
                         arrival time                          20.640    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_mixer/vga_timing/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_timing/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.387%)  route 0.198ns (51.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns = ( 20.656 - 20.000 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 20.257 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.583    20.257    vga_mixer/vga_timing/CLK
    SLICE_X63Y43         FDCE                                         r  vga_mixer/vga_timing/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.141    20.398 r  vga_mixer/vga_timing/h_count_reg[3]/Q
                         net (fo=13, routed)          0.198    20.596    vga_mixer/vga_timing/h_count_reg_n_1_[3]
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.045    20.641 r  vga_mixer/vga_timing/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000    20.641    vga_mixer/vga_timing/h_count[7]
    SLICE_X64Y42         FDCE                                         r  vga_mixer/vga_timing/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.850    20.656    vga_mixer/vga_timing/CLK
    SLICE_X64Y42         FDCE                                         r  vga_mixer/vga_timing/h_count_reg[7]/C
                         clock pessimism             -0.365    20.291    
    SLICE_X64Y42         FDCE (Hold_fdce_C_D)         0.092    20.383    vga_mixer/vga_timing/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                        -20.383    
                         arrival time                          20.641    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   n_0_2752_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y14  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X64Y37    vga_mixer/vga_r_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X64Y37    vga_mixer/vga_r_reg[4]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X64Y37    vga_mixer/vga_r_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X64Y37    vga_mixer/vga_r_reg[5]_lopt_replica/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X54Y43    vga_mixer/vga_timing/gb_x_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X54Y43    vga_mixer/vga_timing/gb_x_count_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X54Y41    vga_mixer/vga_timing/gb_x_count_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X58Y44    vga_mixer/vga_timing/gb_y_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X58Y44    vga_mixer/vga_timing/gb_y_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X58Y44    vga_mixer/vga_timing/gb_y_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X58Y44    vga_mixer/vga_timing/gb_y_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X58Y43    vga_mixer/vga_timing/gb_y_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X58Y43    vga_mixer/vga_timing/gb_y_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X58Y43    vga_mixer/vga_timing/gb_y_count_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X58Y44    vga_mixer/vga_timing/gb_y_count_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X62Y43    vga_mixer/vga_timing/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X62Y43    vga_mixer/vga_timing/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X64Y37    vga_mixer/vga_r_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X64Y37    vga_mixer/vga_r_reg[4]_lopt_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X64Y37    vga_mixer/vga_r_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X64Y37    vga_mixer/vga_r_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X54Y43    vga_mixer/vga_timing/gb_x_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X54Y43    vga_mixer/vga_timing/gb_x_count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X54Y43    vga_mixer/vga_timing/gb_x_count_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X55Y43    vga_mixer/gb_pdat_real_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X55Y45    vga_mixer/gb_pdat_real_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X54Y44    vga_mixer/gb_rd_addr_real_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y12  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_pll
  To Clock:  clk_mem_pll

Setup :           94  Failing Endpoints,  Worst Slack       -4.021ns,  Total Violation     -304.688ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.021ns  (required time - arrival time)
  Source:                 vga_mixer/gb_wr_addr_real_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (falling edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_mem_pll fall@21.429ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        1.363ns  (logic 0.580ns (42.567%)  route 0.783ns (57.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.419ns = ( 18.010 - 21.429 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 19.222 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.724    19.222    vga_mixer/CLK
    SLICE_X55Y42         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.456    19.678 f  vga_mixer/gb_wr_addr_real_reg[13]/Q
                         net (fo=3, routed)           0.451    20.129    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.253 r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a//i_/O
                         net (fo=1, routed)           0.332    20.585    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll fall edge)
                                                     21.429    21.429 f  
    Y9                   IBUF                         0.000    21.429 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.609    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    14.640 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    16.326    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    16.417 f  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.593    18.010    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.771    17.239    
                         clock uncertainty           -0.232    17.007    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.564    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.564    
                         arrival time                         -20.585    
  -------------------------------------------------------------------
                         slack                                 -4.021    

Slack (VIOLATED) :        -3.992ns  (required time - arrival time)
  Source:                 vga_mixer/gb_wr_addr_real_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_mem_pll fall@21.429ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        1.210ns  (logic 0.456ns (37.691%)  route 0.754ns (62.309%))
  Logic Levels:           0  
  Clock Path Skew:        -3.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.419ns = ( 18.010 - 21.429 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 19.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.725    19.223    vga_mixer/CLK
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456    19.679 r  vga_mixer/gb_wr_addr_real_reg[12]/Q
                         net (fo=3, routed)           0.754    20.433    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[12]
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll fall edge)
                                                     21.429    21.429 f  
    Y9                   IBUF                         0.000    21.429 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.609    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    14.640 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    16.326    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    16.417 f  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.593    18.010    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.771    17.239    
                         clock uncertainty           -0.232    17.007    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    16.441    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.441    
                         arrival time                         -20.433    
  -------------------------------------------------------------------
                         slack                                 -3.992    

Slack (VIOLATED) :        -3.991ns  (required time - arrival time)
  Source:                 vga_mixer/gb_wr_addr_real_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_mem_pll fall@21.429ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        1.208ns  (logic 0.456ns (37.747%)  route 0.752ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        -3.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.419ns = ( 18.010 - 21.429 ) 
    Source Clock Delay      (SCD):    -0.776ns = ( 19.224 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.726    19.224    vga_mixer/CLK
    SLICE_X57Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.456    19.680 r  vga_mixer/gb_wr_addr_real_reg[5]/Q
                         net (fo=3, routed)           0.752    20.432    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll fall edge)
                                                     21.429    21.429 f  
    Y9                   IBUF                         0.000    21.429 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.609    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    14.640 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    16.326    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    16.417 f  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.593    18.010    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.771    17.239    
                         clock uncertainty           -0.232    17.007    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.441    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.441    
                         arrival time                         -20.432    
  -------------------------------------------------------------------
                         slack                                 -3.991    

Slack (VIOLATED) :        -3.991ns  (required time - arrival time)
  Source:                 vga_mixer/gb_wr_addr_real_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_mem_pll fall@21.429ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        1.210ns  (logic 0.456ns (37.690%)  route 0.754ns (62.310%))
  Logic Levels:           0  
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.418ns = ( 18.011 - 21.429 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 19.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.725    19.223    vga_mixer/CLK
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456    19.679 r  vga_mixer/gb_wr_addr_real_reg[2]/Q
                         net (fo=3, routed)           0.754    20.433    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X3Y18         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll fall edge)
                                                     21.429    21.429 f  
    Y9                   IBUF                         0.000    21.429 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.609    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    14.640 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    16.326    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    16.417 f  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.594    18.011    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y18         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.771    17.240    
                         clock uncertainty           -0.232    17.008    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    16.442    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.442    
                         arrival time                         -20.433    
  -------------------------------------------------------------------
                         slack                                 -3.991    

Slack (VIOLATED) :        -3.991ns  (required time - arrival time)
  Source:                 vga_mixer/gb_wr_addr_real_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_mem_pll fall@21.429ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        1.210ns  (logic 0.456ns (37.690%)  route 0.754ns (62.310%))
  Logic Levels:           0  
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.418ns = ( 18.011 - 21.429 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 19.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.725    19.223    vga_mixer/CLK
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456    19.679 r  vga_mixer/gb_wr_addr_real_reg[2]/Q
                         net (fo=3, routed)           0.754    20.433    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X3Y19         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll fall edge)
                                                     21.429    21.429 f  
    Y9                   IBUF                         0.000    21.429 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.609    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    14.640 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    16.326    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    16.417 f  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.594    18.011    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y19         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.771    17.240    
                         clock uncertainty           -0.232    17.008    
    RAMB18_X3Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    16.442    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.442    
                         arrival time                         -20.433    
  -------------------------------------------------------------------
                         slack                                 -3.991    

Slack (VIOLATED) :        -3.985ns  (required time - arrival time)
  Source:                 vga_mixer/gb_wr_addr_real_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_mem_pll fall@21.429ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.925%)  route 0.746ns (62.075%))
  Logic Levels:           0  
  Clock Path Skew:        -3.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.419ns = ( 18.010 - 21.429 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 19.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.725    19.223    vga_mixer/CLK
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456    19.679 r  vga_mixer/gb_wr_addr_real_reg[2]/Q
                         net (fo=3, routed)           0.746    20.425    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll fall edge)
                                                     21.429    21.429 f  
    Y9                   IBUF                         0.000    21.429 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.609    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    14.640 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    16.326    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    16.417 f  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.593    18.010    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.771    17.239    
                         clock uncertainty           -0.232    17.007    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    16.441    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.441    
                         arrival time                         -20.425    
  -------------------------------------------------------------------
                         slack                                 -3.985    

Slack (VIOLATED) :        -3.974ns  (required time - arrival time)
  Source:                 vga_mixer/gb_wr_addr_real_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_mem_pll fall@21.429ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        1.193ns  (logic 0.456ns (38.218%)  route 0.737ns (61.782%))
  Logic Levels:           0  
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.418ns = ( 18.011 - 21.429 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 19.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.725    19.223    vga_mixer/CLK
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456    19.679 r  vga_mixer/gb_wr_addr_real_reg[12]/Q
                         net (fo=3, routed)           0.737    20.416    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[12]
    RAMB18_X3Y18         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll fall edge)
                                                     21.429    21.429 f  
    Y9                   IBUF                         0.000    21.429 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.609    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    14.640 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    16.326    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    16.417 f  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.594    18.011    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y18         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.771    17.240    
                         clock uncertainty           -0.232    17.008    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    16.442    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.442    
                         arrival time                         -20.416    
  -------------------------------------------------------------------
                         slack                                 -3.974    

Slack (VIOLATED) :        -3.974ns  (required time - arrival time)
  Source:                 vga_mixer/gb_wr_addr_real_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_mem_pll fall@21.429ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        1.193ns  (logic 0.456ns (38.218%)  route 0.737ns (61.782%))
  Logic Levels:           0  
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.418ns = ( 18.011 - 21.429 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 19.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.725    19.223    vga_mixer/CLK
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456    19.679 r  vga_mixer/gb_wr_addr_real_reg[12]/Q
                         net (fo=3, routed)           0.737    20.416    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[12]
    RAMB18_X3Y19         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll fall edge)
                                                     21.429    21.429 f  
    Y9                   IBUF                         0.000    21.429 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.609    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    14.640 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    16.326    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    16.417 f  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.594    18.011    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y19         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.771    17.240    
                         clock uncertainty           -0.232    17.008    
    RAMB18_X3Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    16.442    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.442    
                         arrival time                         -20.416    
  -------------------------------------------------------------------
                         slack                                 -3.974    

Slack (VIOLATED) :        -3.910ns  (required time - arrival time)
  Source:                 vga_mixer/gb_pdat_real_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_mem_pll fall@21.429ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.957ns  (logic 0.456ns (47.641%)  route 0.501ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        -3.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.419ns = ( 18.010 - 21.429 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 19.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.725    19.223    vga_mixer/CLK
    SLICE_X55Y43         FDRE                                         r  vga_mixer/gb_pdat_real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.456    19.679 r  vga_mixer/gb_pdat_real_reg[0]/Q
                         net (fo=2, routed)           0.501    20.180    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll fall edge)
                                                     21.429    21.429 f  
    Y9                   IBUF                         0.000    21.429 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.609    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    14.640 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    16.326    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    16.417 f  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.593    18.010    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.771    17.239    
                         clock uncertainty           -0.232    17.007    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    16.270    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.270    
                         arrival time                         -20.180    
  -------------------------------------------------------------------
                         slack                                 -3.910    

Slack (VIOLATED) :        -3.907ns  (required time - arrival time)
  Source:                 vga_mixer/gb_wr_addr_real_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_mem_pll fall@21.429ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        1.125ns  (logic 0.456ns (40.542%)  route 0.669ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        -3.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.418ns = ( 18.011 - 21.429 ) 
    Source Clock Delay      (SCD):    -0.776ns = ( 19.224 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    21.306    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    12.440 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    14.289    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101    14.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.317    16.707    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.831 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    17.397    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.498 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.726    19.224    vga_mixer/CLK
    SLICE_X57Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.456    19.680 r  vga_mixer/gb_wr_addr_real_reg[5]/Q
                         net (fo=3, routed)           0.669    20.349    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X3Y18         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll fall edge)
                                                     21.429    21.429 f  
    Y9                   IBUF                         0.000    21.429 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.609    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    14.640 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    16.326    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    16.417 f  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.594    18.011    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y18         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.771    17.240    
                         clock uncertainty           -0.232    17.008    
    RAMB18_X3Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.442    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.442    
                         arrival time                         -20.349    
  -------------------------------------------------------------------
                         slack                                 -3.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 vga_mixer/gb_rd_addr_real_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.505%)  route 0.216ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Source Clock Delay      (SCD):    0.253ns = ( 20.253 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.579    20.253    vga_mixer/CLK
    SLICE_X55Y40         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    20.394 r  vga_mixer/gb_rd_addr_real_reg[0]/Q
                         net (fo=3, routed)           0.216    20.610    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    17.781 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    18.390 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.889    19.279    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.276    19.555    
                         clock uncertainty            0.232    19.787    
    RAMB18_X3Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183    19.970    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -19.970    
                         arrival time                          20.610    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 vga_mixer/gb_rd_addr_real_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.508%)  route 0.213ns (56.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Source Clock Delay      (SCD):    0.254ns = ( 20.254 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.580    20.254    vga_mixer/CLK
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164    20.418 r  vga_mixer/gb_rd_addr_real_reg[12]/Q
                         net (fo=3, routed)           0.213    20.631    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[12]
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    17.781 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    18.390 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.889    19.279    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.276    19.555    
                         clock uncertainty            0.232    19.787    
    RAMB18_X3Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    19.970    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -19.970    
                         arrival time                          20.631    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 vga_mixer/gb_rd_addr_real_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.772%)  route 0.219ns (57.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Source Clock Delay      (SCD):    0.254ns = ( 20.254 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.580    20.254    vga_mixer/CLK
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164    20.418 r  vga_mixer/gb_rd_addr_real_reg[7]/Q
                         net (fo=3, routed)           0.219    20.637    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    17.781 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    18.390 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.889    19.279    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.276    19.555    
                         clock uncertainty            0.232    19.787    
    RAMB18_X3Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    19.970    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -19.970    
                         arrival time                          20.637    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 vga_mixer/gb_rd_addr_real_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.714%)  route 0.220ns (57.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Source Clock Delay      (SCD):    0.254ns = ( 20.254 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.580    20.254    vga_mixer/CLK
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164    20.418 r  vga_mixer/gb_rd_addr_real_reg[4]/Q
                         net (fo=3, routed)           0.220    20.638    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    17.781 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    18.390 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.889    19.279    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.276    19.555    
                         clock uncertainty            0.232    19.787    
    RAMB18_X3Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    19.970    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -19.970    
                         arrival time                          20.638    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 vga_mixer/gb_rd_addr_real_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.583%)  route 0.244ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Source Clock Delay      (SCD):    0.255ns = ( 20.255 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.581    20.255    vga_mixer/CLK
    SLICE_X56Y43         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    20.396 r  vga_mixer/gb_rd_addr_real_reg[5]/Q
                         net (fo=3, routed)           0.244    20.640    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    17.781 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    18.390 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.889    19.279    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.276    19.555    
                         clock uncertainty            0.232    19.787    
    RAMB18_X3Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    19.970    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -19.970    
                         arrival time                          20.640    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 vga_mixer/gb_rd_addr_real_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.263%)  route 0.224ns (57.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Source Clock Delay      (SCD):    0.254ns = ( 20.254 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.580    20.254    vga_mixer/CLK
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164    20.418 r  vga_mixer/gb_rd_addr_real_reg[7]/Q
                         net (fo=3, routed)           0.224    20.642    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X3Y18         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    17.781 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    18.390 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.890    19.280    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y18         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.276    19.556    
                         clock uncertainty            0.232    19.788    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    19.971    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -19.971    
                         arrival time                          20.642    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 vga_mixer/gb_rd_addr_real_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.263%)  route 0.224ns (57.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Source Clock Delay      (SCD):    0.254ns = ( 20.254 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.580    20.254    vga_mixer/CLK
    SLICE_X54Y44         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164    20.418 r  vga_mixer/gb_rd_addr_real_reg[7]/Q
                         net (fo=3, routed)           0.224    20.642    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X3Y19         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    17.781 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    18.390 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.890    19.280    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y19         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.276    19.556    
                         clock uncertainty            0.232    19.788    
    RAMB18_X3Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    19.971    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -19.971    
                         arrival time                          20.642    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 vga_mixer/gb_rd_addr_real_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.066%)  route 0.261ns (64.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Source Clock Delay      (SCD):    0.255ns = ( 20.255 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.581    20.255    vga_mixer/CLK
    SLICE_X56Y43         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    20.396 r  vga_mixer/gb_rd_addr_real_reg[5]/Q
                         net (fo=3, routed)           0.261    20.657    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y18         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    17.781 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    18.390 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.890    19.280    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y18         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.276    19.556    
                         clock uncertainty            0.232    19.788    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    19.971    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -19.971    
                         arrival time                          20.657    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 vga_mixer/gb_rd_addr_real_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.066%)  route 0.261ns (64.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Source Clock Delay      (SCD):    0.255ns = ( 20.255 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.581    20.255    vga_mixer/CLK
    SLICE_X56Y43         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    20.396 r  vga_mixer/gb_rd_addr_real_reg[5]/Q
                         net (fo=3, routed)           0.261    20.657    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y19         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    17.781 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    18.390 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.890    19.280    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y19         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.276    19.556    
                         clock uncertainty            0.232    19.788    
    RAMB18_X3Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    19.971    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -19.971    
                         arrival time                          20.657    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 vga_mixer/gb_rd_addr_real_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@20.000ns - clk_vga_pll fall@20.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.872%)  route 0.229ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Source Clock Delay      (SCD):    0.253ns = ( 20.253 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    18.057 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    18.616 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           0.781    19.397    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.442 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.206    19.648    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.674 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.579    20.253    vga_mixer/CLK
    SLICE_X55Y40         FDRE                                         r  vga_mixer/gb_rd_addr_real_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.128    20.381 r  vga_mixer/gb_rd_addr_real_reg[1]/Q
                         net (fo=3, routed)           0.229    20.610    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    17.781 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    18.390 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.889    19.279    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.276    19.555    
                         clock uncertainty            0.232    19.787    
    RAMB18_X3Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.130    19.917    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -19.917    
                         arrival time                          20.610    
  -------------------------------------------------------------------
                         slack                                  0.693    





---------------------------------------------------------------------------------------------------
From Clock:  clk_gb2_pll
  To Clock:  clk_vga_pll

Setup :           33  Failing Endpoints,  Worst Slack       -2.719ns,  Total Violation      -64.491ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.719ns  (required time - arrival time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_pclk_last_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_vga_pll fall@2620.000ns - clk_gb2_pll rise@2619.048ns)
  Data Path Delay:        5.731ns  (logic 0.681ns (11.883%)  route 5.050ns (88.117%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 2619.173 - 2620.000 ) 
    Source Clock Delay      (SCD):    -3.957ns = ( 2615.091 - 2619.048 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2619.048  2619.048 r  
    Y9                   IBUF                         0.000  2619.048 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306  2620.354    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866  2611.488 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849  2613.337    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.101  2613.438 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.653  2615.091    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456  2615.547 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.953  2617.500    clk_gb
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2617.601 f  clk_gb_BUFG_inst/O
                         net (fo=1387, routed)        2.319  2619.921    clk_gb_BUFG
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.124  2620.045 r  ram_reg_0_i_1/O
                         net (fo=2, routed)           0.778  2620.823    vga_mixer/lopt
    SLICE_X52Y44         FDCE                                         r  vga_mixer/gb_pclk_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2620.000  2620.000 f  
    Y9                   IBUF                         0.000  2620.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181  2621.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970  2613.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686  2614.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091  2614.989 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014  2617.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100  2617.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500  2617.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2617.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.479  2619.174    vga_mixer/CLK
    SLICE_X52Y44         FDCE                                         r  vga_mixer/gb_pclk_last_reg/C
                         clock pessimism             -0.771  2618.402    
                         clock uncertainty           -0.256  2618.146    
    SLICE_X52Y44         FDCE (Setup_fdce_C_D)       -0.043  2618.103    vga_mixer/gb_pclk_last_reg
  -------------------------------------------------------------------
                         required time                       2618.103    
                         arrival time                       -2620.822    
  -------------------------------------------------------------------
                         slack                                 -2.719    

Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_real_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_vga_pll fall@2620.000ns - clk_gb2_pll rise@2619.048ns)
  Data Path Delay:        5.170ns  (logic 0.580ns (11.220%)  route 4.590ns (88.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 2619.243 - 2620.000 ) 
    Source Clock Delay      (SCD):    -3.957ns = ( 2615.091 - 2619.048 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2619.048  2619.048 r  
    Y9                   IBUF                         0.000  2619.048 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306  2620.354    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866  2611.488 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849  2613.337    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.101  2613.438 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.653  2615.091    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456  2615.547 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.928  2617.476    vga_mixer/clk_gb
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124  2617.600 r  vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=17, routed)          2.661  2620.261    vga_mixer/gb_wr_addr_real
    SLICE_X55Y42         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2620.000  2620.000 f  
    Y9                   IBUF                         0.000  2620.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181  2621.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970  2613.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686  2614.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091  2614.989 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014  2617.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100  2617.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500  2617.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2617.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.549  2619.243    vga_mixer/CLK
    SLICE_X55Y42         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[11]/C
                         clock pessimism             -0.771  2618.472    
                         clock uncertainty           -0.256  2618.216    
    SLICE_X55Y42         FDRE (Setup_fdre_C_CE)      -0.205  2618.011    vga_mixer/gb_wr_addr_real_reg[11]
  -------------------------------------------------------------------
                         required time                       2618.011    
                         arrival time                       -2620.260    
  -------------------------------------------------------------------
                         slack                                 -2.249    

Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_real_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_vga_pll fall@2620.000ns - clk_gb2_pll rise@2619.048ns)
  Data Path Delay:        5.170ns  (logic 0.580ns (11.220%)  route 4.590ns (88.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 2619.243 - 2620.000 ) 
    Source Clock Delay      (SCD):    -3.957ns = ( 2615.091 - 2619.048 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2619.048  2619.048 r  
    Y9                   IBUF                         0.000  2619.048 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306  2620.354    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866  2611.488 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849  2613.337    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.101  2613.438 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.653  2615.091    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456  2615.547 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.928  2617.476    vga_mixer/clk_gb
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124  2617.600 r  vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=17, routed)          2.661  2620.261    vga_mixer/gb_wr_addr_real
    SLICE_X55Y42         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2620.000  2620.000 f  
    Y9                   IBUF                         0.000  2620.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181  2621.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970  2613.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686  2614.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091  2614.989 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014  2617.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100  2617.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500  2617.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2617.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.549  2619.243    vga_mixer/CLK
    SLICE_X55Y42         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[13]/C
                         clock pessimism             -0.771  2618.472    
                         clock uncertainty           -0.256  2618.216    
    SLICE_X55Y42         FDRE (Setup_fdre_C_CE)      -0.205  2618.011    vga_mixer/gb_wr_addr_real_reg[13]
  -------------------------------------------------------------------
                         required time                       2618.011    
                         arrival time                       -2620.260    
  -------------------------------------------------------------------
                         slack                                 -2.249    

Slack (VIOLATED) :        -2.170ns  (required time - arrival time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_real_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_vga_pll fall@2620.000ns - clk_gb2_pll rise@2619.048ns)
  Data Path Delay:        5.091ns  (logic 0.580ns (11.393%)  route 4.511ns (88.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 2619.244 - 2620.000 ) 
    Source Clock Delay      (SCD):    -3.957ns = ( 2615.091 - 2619.048 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2619.048  2619.048 r  
    Y9                   IBUF                         0.000  2619.048 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306  2620.354    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866  2611.488 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849  2613.337    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.101  2613.438 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.653  2615.091    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456  2615.547 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.928  2617.476    vga_mixer/clk_gb
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124  2617.600 r  vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=17, routed)          2.582  2620.182    vga_mixer/gb_wr_addr_real
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2620.000  2620.000 f  
    Y9                   IBUF                         0.000  2620.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181  2621.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970  2613.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686  2614.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091  2614.989 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014  2617.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100  2617.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500  2617.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2617.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550  2619.244    vga_mixer/CLK
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[12]/C
                         clock pessimism             -0.771  2618.473    
                         clock uncertainty           -0.256  2618.217    
    SLICE_X55Y44         FDRE (Setup_fdre_C_CE)      -0.205  2618.012    vga_mixer/gb_wr_addr_real_reg[12]
  -------------------------------------------------------------------
                         required time                       2618.012    
                         arrival time                       -2620.181    
  -------------------------------------------------------------------
                         slack                                 -2.170    

Slack (VIOLATED) :        -2.170ns  (required time - arrival time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_real_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_vga_pll fall@2620.000ns - clk_gb2_pll rise@2619.048ns)
  Data Path Delay:        5.091ns  (logic 0.580ns (11.393%)  route 4.511ns (88.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 2619.244 - 2620.000 ) 
    Source Clock Delay      (SCD):    -3.957ns = ( 2615.091 - 2619.048 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2619.048  2619.048 r  
    Y9                   IBUF                         0.000  2619.048 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306  2620.354    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866  2611.488 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849  2613.337    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.101  2613.438 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.653  2615.091    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456  2615.547 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.928  2617.476    vga_mixer/clk_gb
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124  2617.600 r  vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=17, routed)          2.582  2620.182    vga_mixer/gb_wr_addr_real
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2620.000  2620.000 f  
    Y9                   IBUF                         0.000  2620.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181  2621.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970  2613.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686  2614.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091  2614.989 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014  2617.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100  2617.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500  2617.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2617.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550  2619.244    vga_mixer/CLK
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[1]/C
                         clock pessimism             -0.771  2618.473    
                         clock uncertainty           -0.256  2618.217    
    SLICE_X55Y44         FDRE (Setup_fdre_C_CE)      -0.205  2618.012    vga_mixer/gb_wr_addr_real_reg[1]
  -------------------------------------------------------------------
                         required time                       2618.012    
                         arrival time                       -2620.181    
  -------------------------------------------------------------------
                         slack                                 -2.170    

Slack (VIOLATED) :        -2.170ns  (required time - arrival time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_real_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_vga_pll fall@2620.000ns - clk_gb2_pll rise@2619.048ns)
  Data Path Delay:        5.091ns  (logic 0.580ns (11.393%)  route 4.511ns (88.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 2619.244 - 2620.000 ) 
    Source Clock Delay      (SCD):    -3.957ns = ( 2615.091 - 2619.048 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2619.048  2619.048 r  
    Y9                   IBUF                         0.000  2619.048 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306  2620.354    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866  2611.488 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849  2613.337    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.101  2613.438 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.653  2615.091    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456  2615.547 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.928  2617.476    vga_mixer/clk_gb
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124  2617.600 r  vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=17, routed)          2.582  2620.182    vga_mixer/gb_wr_addr_real
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2620.000  2620.000 f  
    Y9                   IBUF                         0.000  2620.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181  2621.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970  2613.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686  2614.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091  2614.989 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014  2617.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100  2617.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500  2617.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2617.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550  2619.244    vga_mixer/CLK
    SLICE_X55Y44         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[2]/C
                         clock pessimism             -0.771  2618.473    
                         clock uncertainty           -0.256  2618.217    
    SLICE_X55Y44         FDRE (Setup_fdre_C_CE)      -0.205  2618.012    vga_mixer/gb_wr_addr_real_reg[2]
  -------------------------------------------------------------------
                         required time                       2618.012    
                         arrival time                       -2620.181    
  -------------------------------------------------------------------
                         slack                                 -2.170    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_real_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_vga_pll fall@2620.000ns - clk_gb2_pll rise@2619.048ns)
  Data Path Delay:        5.088ns  (logic 0.580ns (11.400%)  route 4.508ns (88.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 2619.244 - 2620.000 ) 
    Source Clock Delay      (SCD):    -3.957ns = ( 2615.091 - 2619.048 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2619.048  2619.048 r  
    Y9                   IBUF                         0.000  2619.048 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306  2620.354    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866  2611.488 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849  2613.337    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.101  2613.438 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.653  2615.091    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456  2615.547 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.928  2617.476    vga_mixer/clk_gb
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124  2617.600 r  vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=17, routed)          2.579  2620.179    vga_mixer/gb_wr_addr_real
    SLICE_X57Y42         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2620.000  2620.000 f  
    Y9                   IBUF                         0.000  2620.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181  2621.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970  2613.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686  2614.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091  2614.989 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014  2617.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100  2617.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500  2617.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2617.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550  2619.244    vga_mixer/CLK
    SLICE_X57Y42         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[4]/C
                         clock pessimism             -0.771  2618.473    
                         clock uncertainty           -0.256  2618.217    
    SLICE_X57Y42         FDRE (Setup_fdre_C_CE)      -0.205  2618.012    vga_mixer/gb_wr_addr_real_reg[4]
  -------------------------------------------------------------------
                         required time                       2618.012    
                         arrival time                       -2620.178    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_real_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_vga_pll fall@2620.000ns - clk_gb2_pll rise@2619.048ns)
  Data Path Delay:        5.088ns  (logic 0.580ns (11.400%)  route 4.508ns (88.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 2619.244 - 2620.000 ) 
    Source Clock Delay      (SCD):    -3.957ns = ( 2615.091 - 2619.048 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2619.048  2619.048 r  
    Y9                   IBUF                         0.000  2619.048 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306  2620.354    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866  2611.488 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849  2613.337    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.101  2613.438 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.653  2615.091    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456  2615.547 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.928  2617.476    vga_mixer/clk_gb
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124  2617.600 r  vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=17, routed)          2.579  2620.179    vga_mixer/gb_wr_addr_real
    SLICE_X57Y42         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2620.000  2620.000 f  
    Y9                   IBUF                         0.000  2620.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181  2621.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970  2613.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686  2614.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091  2614.989 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014  2617.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100  2617.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500  2617.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2617.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550  2619.244    vga_mixer/CLK
    SLICE_X57Y42         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[6]/C
                         clock pessimism             -0.771  2618.473    
                         clock uncertainty           -0.256  2618.217    
    SLICE_X57Y42         FDRE (Setup_fdre_C_CE)      -0.205  2618.012    vga_mixer/gb_wr_addr_real_reg[6]
  -------------------------------------------------------------------
                         required time                       2618.012    
                         arrival time                       -2620.178    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_pdat_real_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_vga_pll fall@2620.000ns - clk_gb2_pll rise@2619.048ns)
  Data Path Delay:        5.040ns  (logic 0.580ns (11.507%)  route 4.460ns (88.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 2619.244 - 2620.000 ) 
    Source Clock Delay      (SCD):    -3.957ns = ( 2615.091 - 2619.048 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2619.048  2619.048 r  
    Y9                   IBUF                         0.000  2619.048 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306  2620.354    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866  2611.488 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849  2613.337    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.101  2613.438 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.653  2615.091    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456  2615.547 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.928  2617.476    vga_mixer/clk_gb
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124  2617.600 r  vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=17, routed)          2.532  2620.132    vga_mixer/gb_wr_addr_real
    SLICE_X55Y45         FDRE                                         r  vga_mixer/gb_pdat_real_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2620.000  2620.000 f  
    Y9                   IBUF                         0.000  2620.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181  2621.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970  2613.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686  2614.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091  2614.989 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014  2617.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100  2617.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500  2617.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2617.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550  2619.244    vga_mixer/CLK
    SLICE_X55Y45         FDRE                                         r  vga_mixer/gb_pdat_real_reg[1]/C
                         clock pessimism             -0.771  2618.473    
                         clock uncertainty           -0.256  2618.217    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205  2618.012    vga_mixer/gb_pdat_real_reg[1]
  -------------------------------------------------------------------
                         required time                       2618.012    
                         arrival time                       -2620.131    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_real_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_vga_pll fall@2620.000ns - clk_gb2_pll rise@2619.048ns)
  Data Path Delay:        5.040ns  (logic 0.580ns (11.507%)  route 4.460ns (88.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 2619.244 - 2620.000 ) 
    Source Clock Delay      (SCD):    -3.957ns = ( 2615.091 - 2619.048 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2619.048  2619.048 r  
    Y9                   IBUF                         0.000  2619.048 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306  2620.354    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866  2611.488 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849  2613.337    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.101  2613.438 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.653  2615.091    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456  2615.547 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.928  2617.476    vga_mixer/clk_gb
    SLICE_X52Y44         LUT6 (Prop_lut6_I3_O)        0.124  2617.600 r  vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=17, routed)          2.532  2620.132    vga_mixer/gb_wr_addr_real
    SLICE_X55Y45         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2620.000  2620.000 f  
    Y9                   IBUF                         0.000  2620.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181  2621.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970  2613.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686  2614.897    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091  2614.989 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014  2617.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100  2617.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500  2617.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2617.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550  2619.244    vga_mixer/CLK
    SLICE_X55Y45         FDRE                                         r  vga_mixer/gb_wr_addr_real_reg[10]/C
                         clock pessimism             -0.771  2618.473    
                         clock uncertainty           -0.256  2618.217    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205  2618.012    vga_mixer/gb_wr_addr_real_reg[10]
  -------------------------------------------------------------------
                         required time                       2618.012    
                         arrival time                       -2620.131    
  -------------------------------------------------------------------
                         slack                                 -2.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_pclk_last_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@2500.000ns - clk_gb2_pll rise@2500.000ns)
  Data Path Delay:        2.161ns  (logic 0.212ns (9.812%)  route 1.949ns (90.188%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 2500.629 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 2499.171 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2500.000  2500.000 r  
    Y9                   IBUF                         0.000  2500.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440  2500.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384  2498.057 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533  2498.590    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026  2498.616 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556  2499.171    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141  2499.313 f  clk_gb_reg/Q
                         net (fo=3, routed)           0.864  2500.176    clk_gb
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  2500.202 f  clk_gb_BUFG_inst/O
                         net (fo=1387, routed)        0.784  2500.986    clk_gb_BUFG
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.045  2501.031 r  ram_reg_0_i_1/O
                         net (fo=2, routed)           0.301  2501.332    vga_mixer/lopt
    SLICE_X52Y44         FDCE                                         r  vga_mixer/gb_pclk_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2500.000  2500.000 f  
    Y9                   IBUF                         0.000  2500.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481  2500.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700  2497.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580  2498.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029  2498.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101  2499.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056  2499.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230  2499.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029  2499.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.823  2500.629    vga_mixer/CLK
    SLICE_X52Y44         FDCE                                         r  vga_mixer/gb_pclk_last_reg/C
                         clock pessimism              0.276  2500.905    
                         clock uncertainty            0.256  2501.161    
    SLICE_X52Y44         FDCE (Hold_fdce_C_D)         0.076  2501.237    vga_mixer/gb_pclk_last_reg
  -------------------------------------------------------------------
                         required time                      -2501.237    
                         arrival time                        2501.332    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@2500.000ns - clk_gb2_pll rise@2500.000ns)
  Data Path Delay:        2.056ns  (logic 0.186ns (9.045%)  route 1.870ns (90.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 2500.629 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 2499.171 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2500.000  2500.000 r  
    Y9                   IBUF                         0.000  2500.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440  2500.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384  2498.057 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533  2498.590    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026  2498.616 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556  2499.171    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141  2499.313 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.173  2500.486    boy/ppu/clk_gb
    SLICE_X52Y44         LUT5 (Prop_lut5_I3_O)        0.045  2500.531 r  boy/ppu/gb_wr_addr[0]_i_1/O
                         net (fo=15, routed)          0.697  2501.228    vga_mixer/gb_wr_addr_reg[0]_0
    SLICE_X53Y44         FDCE                                         r  vga_mixer/gb_wr_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2500.000  2500.000 f  
    Y9                   IBUF                         0.000  2500.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481  2500.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700  2497.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580  2498.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029  2498.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101  2499.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056  2499.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230  2499.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029  2499.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.823  2500.629    vga_mixer/CLK
    SLICE_X53Y44         FDCE                                         r  vga_mixer/gb_wr_addr_reg[4]/C
                         clock pessimism              0.276  2500.905    
                         clock uncertainty            0.256  2501.161    
    SLICE_X53Y44         FDCE (Hold_fdce_C_CE)       -0.039  2501.122    vga_mixer/gb_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                      -2501.122    
                         arrival time                        2501.228    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@2500.000ns - clk_gb2_pll rise@2500.000ns)
  Data Path Delay:        2.056ns  (logic 0.186ns (9.045%)  route 1.870ns (90.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 2500.629 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 2499.171 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2500.000  2500.000 r  
    Y9                   IBUF                         0.000  2500.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440  2500.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384  2498.057 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533  2498.590    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026  2498.616 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556  2499.171    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141  2499.313 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.173  2500.486    boy/ppu/clk_gb
    SLICE_X52Y44         LUT5 (Prop_lut5_I3_O)        0.045  2500.531 r  boy/ppu/gb_wr_addr[0]_i_1/O
                         net (fo=15, routed)          0.697  2501.228    vga_mixer/gb_wr_addr_reg[0]_0
    SLICE_X53Y44         FDCE                                         r  vga_mixer/gb_wr_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2500.000  2500.000 f  
    Y9                   IBUF                         0.000  2500.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481  2500.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700  2497.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580  2498.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029  2498.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101  2499.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056  2499.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230  2499.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029  2499.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.823  2500.629    vga_mixer/CLK
    SLICE_X53Y44         FDCE                                         r  vga_mixer/gb_wr_addr_reg[5]/C
                         clock pessimism              0.276  2500.905    
                         clock uncertainty            0.256  2501.161    
    SLICE_X53Y44         FDCE (Hold_fdce_C_CE)       -0.039  2501.122    vga_mixer/gb_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                      -2501.122    
                         arrival time                        2501.228    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@2500.000ns - clk_gb2_pll rise@2500.000ns)
  Data Path Delay:        2.056ns  (logic 0.186ns (9.045%)  route 1.870ns (90.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 2500.629 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 2499.171 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2500.000  2500.000 r  
    Y9                   IBUF                         0.000  2500.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440  2500.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384  2498.057 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533  2498.590    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026  2498.616 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556  2499.171    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141  2499.313 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.173  2500.486    boy/ppu/clk_gb
    SLICE_X52Y44         LUT5 (Prop_lut5_I3_O)        0.045  2500.531 r  boy/ppu/gb_wr_addr[0]_i_1/O
                         net (fo=15, routed)          0.697  2501.228    vga_mixer/gb_wr_addr_reg[0]_0
    SLICE_X53Y44         FDCE                                         r  vga_mixer/gb_wr_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2500.000  2500.000 f  
    Y9                   IBUF                         0.000  2500.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481  2500.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700  2497.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580  2498.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029  2498.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101  2499.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056  2499.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230  2499.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029  2499.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.823  2500.629    vga_mixer/CLK
    SLICE_X53Y44         FDCE                                         r  vga_mixer/gb_wr_addr_reg[6]/C
                         clock pessimism              0.276  2500.905    
                         clock uncertainty            0.256  2501.161    
    SLICE_X53Y44         FDCE (Hold_fdce_C_CE)       -0.039  2501.122    vga_mixer/gb_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                      -2501.122    
                         arrival time                        2501.228    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@2500.000ns - clk_gb2_pll rise@2500.000ns)
  Data Path Delay:        2.056ns  (logic 0.186ns (9.045%)  route 1.870ns (90.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 2500.629 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 2499.171 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2500.000  2500.000 r  
    Y9                   IBUF                         0.000  2500.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440  2500.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384  2498.057 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533  2498.590    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026  2498.616 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556  2499.171    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141  2499.313 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.173  2500.486    boy/ppu/clk_gb
    SLICE_X52Y44         LUT5 (Prop_lut5_I3_O)        0.045  2500.531 r  boy/ppu/gb_wr_addr[0]_i_1/O
                         net (fo=15, routed)          0.697  2501.228    vga_mixer/gb_wr_addr_reg[0]_0
    SLICE_X53Y44         FDCE                                         r  vga_mixer/gb_wr_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2500.000  2500.000 f  
    Y9                   IBUF                         0.000  2500.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481  2500.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700  2497.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580  2498.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029  2498.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101  2499.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056  2499.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230  2499.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029  2499.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.823  2500.629    vga_mixer/CLK
    SLICE_X53Y44         FDCE                                         r  vga_mixer/gb_wr_addr_reg[7]/C
                         clock pessimism              0.276  2500.905    
                         clock uncertainty            0.256  2501.161    
    SLICE_X53Y44         FDCE (Hold_fdce_C_CE)       -0.039  2501.122    vga_mixer/gb_wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                      -2501.122    
                         arrival time                        2501.228    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@2500.000ns - clk_gb2_pll rise@2500.000ns)
  Data Path Delay:        2.069ns  (logic 0.186ns (8.988%)  route 1.883ns (91.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 2500.629 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 2499.171 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2500.000  2500.000 r  
    Y9                   IBUF                         0.000  2500.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440  2500.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384  2498.057 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533  2498.590    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026  2498.616 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556  2499.171    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141  2499.313 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.173  2500.486    boy/ppu/clk_gb
    SLICE_X52Y44         LUT5 (Prop_lut5_I3_O)        0.045  2500.531 r  boy/ppu/gb_wr_addr[0]_i_1/O
                         net (fo=15, routed)          0.710  2501.241    vga_mixer/gb_wr_addr_reg[0]_0
    SLICE_X53Y46         FDCE                                         r  vga_mixer/gb_wr_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2500.000  2500.000 f  
    Y9                   IBUF                         0.000  2500.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481  2500.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700  2497.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580  2498.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029  2498.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101  2499.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056  2499.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230  2499.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029  2499.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.823  2500.629    vga_mixer/CLK
    SLICE_X53Y46         FDCE                                         r  vga_mixer/gb_wr_addr_reg[12]/C
                         clock pessimism              0.276  2500.905    
                         clock uncertainty            0.256  2501.161    
    SLICE_X53Y46         FDCE (Hold_fdce_C_CE)       -0.039  2501.122    vga_mixer/gb_wr_addr_reg[12]
  -------------------------------------------------------------------
                         required time                      -2501.122    
                         arrival time                        2501.241    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@2500.000ns - clk_gb2_pll rise@2500.000ns)
  Data Path Delay:        2.069ns  (logic 0.186ns (8.988%)  route 1.883ns (91.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 2500.629 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 2499.171 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2500.000  2500.000 r  
    Y9                   IBUF                         0.000  2500.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440  2500.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384  2498.057 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533  2498.590    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026  2498.616 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556  2499.171    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141  2499.313 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.173  2500.486    boy/ppu/clk_gb
    SLICE_X52Y44         LUT5 (Prop_lut5_I3_O)        0.045  2500.531 r  boy/ppu/gb_wr_addr[0]_i_1/O
                         net (fo=15, routed)          0.710  2501.241    vga_mixer/gb_wr_addr_reg[0]_0
    SLICE_X53Y46         FDCE                                         r  vga_mixer/gb_wr_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2500.000  2500.000 f  
    Y9                   IBUF                         0.000  2500.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481  2500.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700  2497.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580  2498.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029  2498.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101  2499.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056  2499.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230  2499.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029  2499.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.823  2500.629    vga_mixer/CLK
    SLICE_X53Y46         FDCE                                         r  vga_mixer/gb_wr_addr_reg[13]/C
                         clock pessimism              0.276  2500.905    
                         clock uncertainty            0.256  2501.161    
    SLICE_X53Y46         FDCE (Hold_fdce_C_CE)       -0.039  2501.122    vga_mixer/gb_wr_addr_reg[13]
  -------------------------------------------------------------------
                         required time                      -2501.122    
                         arrival time                        2501.241    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@2500.000ns - clk_gb2_pll rise@2500.000ns)
  Data Path Delay:        2.069ns  (logic 0.186ns (8.988%)  route 1.883ns (91.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 2500.629 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 2499.171 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2500.000  2500.000 r  
    Y9                   IBUF                         0.000  2500.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440  2500.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384  2498.057 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533  2498.590    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026  2498.616 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556  2499.171    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141  2499.313 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.173  2500.486    boy/ppu/clk_gb
    SLICE_X52Y44         LUT5 (Prop_lut5_I3_O)        0.045  2500.531 r  boy/ppu/gb_wr_addr[0]_i_1/O
                         net (fo=15, routed)          0.710  2501.241    vga_mixer/gb_wr_addr_reg[0]_0
    SLICE_X53Y46         FDCE                                         r  vga_mixer/gb_wr_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2500.000  2500.000 f  
    Y9                   IBUF                         0.000  2500.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481  2500.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700  2497.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580  2498.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029  2498.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101  2499.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056  2499.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230  2499.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029  2499.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.823  2500.629    vga_mixer/CLK
    SLICE_X53Y46         FDCE                                         r  vga_mixer/gb_wr_addr_reg[14]/C
                         clock pessimism              0.276  2500.905    
                         clock uncertainty            0.256  2501.161    
    SLICE_X53Y46         FDCE (Hold_fdce_C_CE)       -0.039  2501.122    vga_mixer/gb_wr_addr_reg[14]
  -------------------------------------------------------------------
                         required time                      -2501.122    
                         arrival time                        2501.241    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@2500.000ns - clk_gb2_pll rise@2500.000ns)
  Data Path Delay:        2.091ns  (logic 0.186ns (8.897%)  route 1.905ns (91.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 2500.629 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 2499.171 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2500.000  2500.000 r  
    Y9                   IBUF                         0.000  2500.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440  2500.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384  2498.057 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533  2498.590    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026  2498.616 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556  2499.171    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141  2499.313 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.173  2500.486    boy/ppu/clk_gb
    SLICE_X52Y44         LUT5 (Prop_lut5_I3_O)        0.045  2500.531 r  boy/ppu/gb_wr_addr[0]_i_1/O
                         net (fo=15, routed)          0.731  2501.262    vga_mixer/gb_wr_addr_reg[0]_0
    SLICE_X53Y45         FDCE                                         r  vga_mixer/gb_wr_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2500.000  2500.000 f  
    Y9                   IBUF                         0.000  2500.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481  2500.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700  2497.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580  2498.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029  2498.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101  2499.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056  2499.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230  2499.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029  2499.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.823  2500.629    vga_mixer/CLK
    SLICE_X53Y45         FDCE                                         r  vga_mixer/gb_wr_addr_reg[10]/C
                         clock pessimism              0.276  2500.905    
                         clock uncertainty            0.256  2501.161    
    SLICE_X53Y45         FDCE (Hold_fdce_C_CE)       -0.039  2501.122    vga_mixer/gb_wr_addr_reg[10]
  -------------------------------------------------------------------
                         required time                      -2501.122    
                         arrival time                        2501.262    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_pll  {rise@0.000ns fall@59.524ns period=119.048ns})
  Destination:            vga_mixer/gb_wr_addr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@2500.000ns - clk_gb2_pll rise@2500.000ns)
  Data Path Delay:        2.091ns  (logic 0.186ns (8.897%)  route 1.905ns (91.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 2500.629 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 2499.171 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_pll rise edge)
                                                   2500.000  2500.000 r  
    Y9                   IBUF                         0.000  2500.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440  2500.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384  2498.057 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533  2498.590    pll/inst/clk_gb2_pll
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026  2498.616 r  pll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556  2499.171    clk_gb2
    SLICE_X51Y43         FDRE                                         r  clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141  2499.313 f  clk_gb_reg/Q
                         net (fo=3, routed)           1.173  2500.486    boy/ppu/clk_gb
    SLICE_X52Y44         LUT5 (Prop_lut5_I3_O)        0.045  2500.531 r  boy/ppu/gb_wr_addr[0]_i_1/O
                         net (fo=15, routed)          0.731  2501.262    vga_mixer/gb_wr_addr_reg[0]_0
    SLICE_X53Y45         FDCE                                         r  vga_mixer/gb_wr_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                   2500.000  2500.000 f  
    Y9                   IBUF                         0.000  2500.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481  2500.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700  2497.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580  2498.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029  2498.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101  2499.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056  2499.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230  2499.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029  2499.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.823  2500.629    vga_mixer/CLK
    SLICE_X53Y45         FDCE                                         r  vga_mixer/gb_wr_addr_reg[11]/C
                         clock pessimism              0.276  2500.905    
                         clock uncertainty            0.256  2501.161    
    SLICE_X53Y45         FDCE (Hold_fdce_C_CE)       -0.039  2501.122    vga_mixer/gb_wr_addr_reg[11]
  -------------------------------------------------------------------
                         required time                      -2501.122    
                         arrival time                        2501.262    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_pll
  To Clock:  clk_vga_pll

Setup :            2  Failing Endpoints,  Worst Slack       -1.374ns,  Total Violation       -2.624ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.374ns  (required time - arrival time)
  Source:                 vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            vga_mixer/gb_rd_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_vga_pll fall@20.000ns - clk_mem_pll rise@17.143ns)
  Data Path Delay:        6.393ns  (logic 2.578ns (40.324%)  route 3.815ns (59.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 19.243 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.844ns = ( 13.299 - 17.143 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                     17.143    17.143 r  
    Y9                   IBUF                         0.000    17.143 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    18.449    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866     9.583 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    11.432    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.101    11.533 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.766    13.299    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    15.753 r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           3.815    19.569    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[0]
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    19.693 r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000    19.693    vga_mixer/gb_rd_data_real[0]
    SLICE_X54Y42         FDRE                                         r  vga_mixer/gb_rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    13.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    14.898    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    14.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    17.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    17.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    17.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.549    19.243    vga_mixer/CLK
    SLICE_X54Y42         FDRE                                         r  vga_mixer/gb_rd_data_reg[0]/C
                         clock pessimism             -0.771    18.472    
                         clock uncertainty           -0.232    18.240    
    SLICE_X54Y42         FDRE (Setup_fdre_C_D)        0.079    18.319    vga_mixer/gb_rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.319    
                         arrival time                         -19.693    
  -------------------------------------------------------------------
                         slack                                 -1.374    

Slack (VIOLATED) :        -1.251ns  (required time - arrival time)
  Source:                 vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            vga_mixer/gb_rd_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_vga_pll fall@20.000ns - clk_mem_pll rise@17.143ns)
  Data Path Delay:        6.271ns  (logic 2.578ns (41.108%)  route 3.693ns (58.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 19.244 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.844ns = ( 13.299 - 17.143 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                     17.143    17.143 r  
    Y9                   IBUF                         0.000    17.143 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.306    18.449    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866     9.583 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    11.432    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.101    11.533 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           1.766    13.299    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    15.753 r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           3.693    19.447    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.124    19.571 r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000    19.571    vga_mixer/gb_rd_data_real[1]
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    13.211 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    14.898    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091    14.988 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           2.014    17.003    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    17.103 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    17.603    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.694 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         1.550    19.244    vga_mixer/CLK
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_data_reg[1]/C
                         clock pessimism             -0.771    18.473    
                         clock uncertainty           -0.232    18.241    
    SLICE_X54Y45         FDRE (Setup_fdre_C_D)        0.079    18.320    vga_mixer/gb_rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.320    
                         arrival time                         -19.571    
  -------------------------------------------------------------------
                         slack                                 -1.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            vga_mixer/gb_rd_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_mem_pll rise@20.000ns)
  Data Path Delay:        2.196ns  (logic 0.630ns (28.685%)  route 1.566ns (71.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns = ( 20.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.763ns = ( 19.237 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    18.057 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    18.616 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.621    19.237    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y17         RAMB18E1                                     r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585    19.822 r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           1.566    21.388    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.045    21.433 r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000    21.433    vga_mixer/gb_rd_data_real[1]
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.848    20.654    vga_mixer/CLK
    SLICE_X54Y45         FDRE                                         r  vga_mixer/gb_rd_data_reg[1]/C
                         clock pessimism              0.276    20.930    
                         clock uncertainty            0.232    21.162    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.121    21.283    vga_mixer/gb_rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.283    
                         arrival time                          21.433    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            vga_mixer/gb_rd_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_pll fall@20.000ns - clk_mem_pll rise@20.000ns)
  Data Path Delay:        2.247ns  (logic 0.226ns (10.059%)  route 2.021ns (89.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 20.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 19.196 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.440    20.440    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    18.057 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    18.590    pll/inst/clk_mem_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    18.616 r  pll/inst/clkout3_buf/O
                         net (fo=8, routed)           0.581    19.196    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y44         FDRE                                         r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.128    19.324 f  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           2.021    21.345    vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.098    21.443 r  vga_mixer/vga_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000    21.443    vga_mixer/gb_rd_data_real[0]
    SLICE_X54Y42         FDRE                                         r  vga_mixer/gb_rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_pll fall edge)
                                                     20.000    20.000 f  
    Y9                   IBUF                         0.000    20.000 f  CLK_100MHZ_FPGA_IBUF_inst/O
                         net (fo=20, routed)          0.481    20.481    pll/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.781 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    18.361    pll/inst/clk_vga_pll
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    18.390 f  pll/inst/clkout2_buf/O
                         net (fo=1, routed)           1.101    19.491    clk_vga
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.056    19.547 r  n_0_2752_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.230    19.777    n_0_2752_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    19.806 r  n_0_2752_BUFG_inst/O
                         net (fo=107, routed)         0.847    20.653    vga_mixer/CLK
    SLICE_X54Y42         FDRE                                         r  vga_mixer/gb_rd_data_reg[0]/C
                         clock pessimism              0.276    20.929    
                         clock uncertainty            0.232    21.161    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.121    21.282    vga_mixer/gb_rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.282    
                         arrival time                          21.443    
  -------------------------------------------------------------------
                         slack                                  0.161    





