Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 14 23:58:22 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7k325t-fbv676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1991)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4796)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1991)
---------------------------
 There are 1967 register/latch pins with no clock driven by root clock pin: clk_200mhz_p (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: phy_sgmii_clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4796)
---------------------------------------------------
 There are 4796 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.387        0.000                      0                 2835        0.094        0.000                      0                 2835        1.100        0.000                       0                  1499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                           ------------         ----------      --------------
AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXOUTCLK                       {0.000 6.400}        12.800          78.125          
clk_wiz_0_inst/inst/clk_in1                                                                                     {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                                                                            {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0                                                                                            {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                                            {0.000 2.500}        5.000           200.000         
eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                      {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                       {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                       {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_inst/inst/clk_in1                                                                                                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                                                                                             14.286        0.000                       0                     3  
  clk_out2_clk_wiz_0                                                                                                 17.162        0.000                      0                  466        0.108        0.000                      0                  466        9.600        0.000                       0                   226  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                              3.592        0.000                       0                     3  
eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                       14.929        0.000                       0                     2  
  clkout0                                                                                                             4.387        0.000                      0                 1667        0.094        0.000                      0                 1667        3.358        0.000                       0                   789  
  clkout1                                                                                                            13.540        0.000                      0                  628        0.104        0.000                      0                  628        7.358        0.000                       0                   472  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             6.041        0.000                      0                   28        0.133        0.000                      0                   28  
clkout0       clkout1             5.562        0.000                      0                   24        0.137        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0       19.017        0.000                      0                    9        0.299        0.000                      0                    9  
**async_default**   clkout0             clkout0                   5.588        0.000                      0                   11        0.529        0.000                      0                   11  
**async_default**   clkout1             clkout1                  14.614        0.000                      0                    2        0.552        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_in1
  To Clock:  clk_wiz_0_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         20.000      14.286     GTXE2_CHANNEL_X0Y6  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/DRPCLK
Min Period  n/a     BUFG/I                n/a            1.408         20.000      18.591     BUFGCTRL_X0Y5       clk_wiz_0_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0    n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y2     clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2     clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.162ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.489ns (19.413%)  route 2.030ns (80.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.474ns = ( 17.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.132ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.275    -3.132    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X142Y227       FDSE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y227       FDSE (Prop_fdse_C_Q)         0.259    -2.873 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=33, routed)          0.881    -1.992    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0
    SLICE_X138Y227       LUT4 (Prop_lut4_I1_O)        0.043    -1.949 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[0]_i_3/O
                         net (fo=2, routed)           0.269    -1.680    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[0]_i_3_n_0
    SLICE_X139Y227       LUT5 (Prop_lut5_I0_O)        0.051    -1.629 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.443    -1.185    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state_reg[0]_0
    SLICE_X141Y228       LUT6 (Prop_lut6_I1_O)        0.136    -1.049 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.436    -0.613    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync_n_0
    SLICE_X139Y227       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.138    17.526    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X139Y227       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.702    16.824    
                         clock uncertainty           -0.074    16.750    
    SLICE_X139Y227       FDRE (Setup_fdre_C_CE)      -0.201    16.549    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.549    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 17.162    

Slack (MET) :             17.296ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.489ns (20.302%)  route 1.920ns (79.698%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.474ns = ( 17.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.132ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.275    -3.132    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X142Y227       FDSE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y227       FDSE (Prop_fdse_C_Q)         0.259    -2.873 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=33, routed)          0.881    -1.992    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0
    SLICE_X138Y227       LUT4 (Prop_lut4_I1_O)        0.043    -1.949 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[0]_i_3/O
                         net (fo=2, routed)           0.269    -1.680    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[0]_i_3_n_0
    SLICE_X139Y227       LUT5 (Prop_lut5_I0_O)        0.051    -1.629 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.443    -1.185    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state_reg[0]_0
    SLICE_X141Y228       LUT6 (Prop_lut6_I1_O)        0.136    -1.049 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.326    -0.723    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync_n_0
    SLICE_X138Y227       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.138    17.526    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X138Y227       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism             -0.702    16.824    
                         clock uncertainty           -0.074    16.750    
    SLICE_X138Y227       FDRE (Setup_fdre_C_CE)      -0.178    16.572    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.572    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                 17.296    

Slack (MET) :             17.296ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.489ns (20.302%)  route 1.920ns (79.698%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.474ns = ( 17.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.132ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.275    -3.132    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X142Y227       FDSE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y227       FDSE (Prop_fdse_C_Q)         0.259    -2.873 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=33, routed)          0.881    -1.992    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0
    SLICE_X138Y227       LUT4 (Prop_lut4_I1_O)        0.043    -1.949 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[0]_i_3/O
                         net (fo=2, routed)           0.269    -1.680    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[0]_i_3_n_0
    SLICE_X139Y227       LUT5 (Prop_lut5_I0_O)        0.051    -1.629 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.443    -1.185    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state_reg[0]_0
    SLICE_X141Y228       LUT6 (Prop_lut6_I1_O)        0.136    -1.049 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.326    -0.723    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync_n_0
    SLICE_X138Y227       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.138    17.526    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X138Y227       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism             -0.702    16.824    
                         clock uncertainty           -0.074    16.750    
    SLICE_X138Y227       FDRE (Setup_fdre_C_CE)      -0.178    16.572    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.572    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                 17.296    

Slack (MET) :             17.396ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.489ns (21.185%)  route 1.819ns (78.815%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.473ns = ( 17.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.132ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.275    -3.132    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X142Y227       FDSE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y227       FDSE (Prop_fdse_C_Q)         0.259    -2.873 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=33, routed)          0.881    -1.992    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0
    SLICE_X138Y227       LUT4 (Prop_lut4_I1_O)        0.043    -1.949 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[0]_i_3/O
                         net (fo=2, routed)           0.269    -1.680    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[0]_i_3_n_0
    SLICE_X139Y227       LUT5 (Prop_lut5_I0_O)        0.051    -1.629 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.443    -1.185    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state_reg[0]_0
    SLICE_X141Y228       LUT6 (Prop_lut6_I1_O)        0.136    -1.049 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.226    -0.824    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync_n_0
    SLICE_X141Y228       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.139    17.527    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X141Y228       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism             -0.680    16.847    
                         clock uncertainty           -0.074    16.773    
    SLICE_X141Y228       FDRE (Setup_fdre_C_CE)      -0.201    16.572    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.572    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                 17.396    

Slack (MET) :             17.563ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.309ns (14.638%)  route 1.802ns (85.362%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.476ns = ( 17.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.127ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.280    -3.127    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X141Y218       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y218       FDRE (Prop_fdre_C_Q)         0.223    -2.904 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/Q
                         net (fo=3, routed)           0.514    -2.390    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]
    SLICE_X139Y221       LUT2 (Prop_lut2_I1_O)        0.043    -2.347 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_7/O
                         net (fo=1, routed)           0.524    -1.823    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_7_n_0
    SLICE_X140Y221       LUT6 (Prop_lut6_I4_O)        0.043    -1.780 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.764    -1.016    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count
    SLICE_X141Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.136    17.524    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X141Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[28]/C
                         clock pessimism             -0.702    16.822    
                         clock uncertainty           -0.074    16.748    
    SLICE_X141Y225       FDRE (Setup_fdre_C_CE)      -0.201    16.547    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[28]
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                 17.563    

Slack (MET) :             17.563ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.309ns (14.638%)  route 1.802ns (85.362%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.476ns = ( 17.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.127ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.280    -3.127    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X141Y218       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y218       FDRE (Prop_fdre_C_Q)         0.223    -2.904 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/Q
                         net (fo=3, routed)           0.514    -2.390    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]
    SLICE_X139Y221       LUT2 (Prop_lut2_I1_O)        0.043    -2.347 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_7/O
                         net (fo=1, routed)           0.524    -1.823    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_7_n_0
    SLICE_X140Y221       LUT6 (Prop_lut6_I4_O)        0.043    -1.780 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.764    -1.016    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count
    SLICE_X141Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.136    17.524    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X141Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[29]/C
                         clock pessimism             -0.702    16.822    
                         clock uncertainty           -0.074    16.748    
    SLICE_X141Y225       FDRE (Setup_fdre_C_CE)      -0.201    16.547    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[29]
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                 17.563    

Slack (MET) :             17.563ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.309ns (14.638%)  route 1.802ns (85.362%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.476ns = ( 17.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.127ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.280    -3.127    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X141Y218       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y218       FDRE (Prop_fdre_C_Q)         0.223    -2.904 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/Q
                         net (fo=3, routed)           0.514    -2.390    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]
    SLICE_X139Y221       LUT2 (Prop_lut2_I1_O)        0.043    -2.347 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_7/O
                         net (fo=1, routed)           0.524    -1.823    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_7_n_0
    SLICE_X140Y221       LUT6 (Prop_lut6_I4_O)        0.043    -1.780 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.764    -1.016    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count
    SLICE_X141Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.136    17.524    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X141Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[30]/C
                         clock pessimism             -0.702    16.822    
                         clock uncertainty           -0.074    16.748    
    SLICE_X141Y225       FDRE (Setup_fdre_C_CE)      -0.201    16.547    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[30]
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                 17.563    

Slack (MET) :             17.563ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.309ns (14.638%)  route 1.802ns (85.362%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.476ns = ( 17.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.127ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.280    -3.127    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X141Y218       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y218       FDRE (Prop_fdre_C_Q)         0.223    -2.904 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]/Q
                         net (fo=3, routed)           0.514    -2.390    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[1]
    SLICE_X139Y221       LUT2 (Prop_lut2_I1_O)        0.043    -2.347 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_7/O
                         net (fo=1, routed)           0.524    -1.823    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_7_n_0
    SLICE_X140Y221       LUT6 (Prop_lut6_I4_O)        0.043    -1.780 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count[0]_i_1/O
                         net (fo=32, routed)          0.764    -1.016    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count
    SLICE_X141Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.136    17.524    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X141Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[31]/C
                         clock pessimism             -0.702    16.822    
                         clock uncertainty           -0.074    16.748    
    SLICE_X141Y225       FDRE (Setup_fdre_C_CE)      -0.201    16.547    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count_reg[31]
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                 17.563    

Slack (MET) :             17.566ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 1.064ns (44.890%)  route 1.306ns (55.110%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.471ns = ( 17.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.127ns
    Clock Pessimism Removal (CPR):    -0.679ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.280    -3.127    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X144Y230       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y230       FDRE (Prop_fdre_C_Q)         0.223    -2.904 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[0]/Q
                         net (fo=34, routed)          0.835    -2.069    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter[0]
    SLICE_X145Y223       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    -1.782 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -1.782    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry_n_0
    SLICE_X145Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.729 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.007    -1.722    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry__0_n_0
    SLICE_X145Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.669 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -1.669    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry__1_n_0
    SLICE_X145Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.616 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.616    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry__2_n_0
    SLICE_X145Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.563 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -1.563    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry__3_n_0
    SLICE_X145Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.510 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -1.510    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry__4_n_0
    SLICE_X145Y229       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -1.344 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter0_carry__5/O[1]
                         net (fo=1, routed)           0.464    -0.880    AURORA0/inst/gt_wrapper_i/data0[26]
    SLICE_X144Y229       LUT5 (Prop_lut5_I4_O)        0.123    -0.757 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.757    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_0[26]
    SLICE_X144Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.141    17.529    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X144Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[26]/C
                         clock pessimism             -0.679    16.850    
                         clock uncertainty           -0.074    16.776    
    SLICE_X144Y229       FDRE (Setup_fdre_C_D)        0.033    16.809    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         16.809    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                 17.566    

Slack (MET) :             17.579ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.352ns (14.948%)  route 2.003ns (85.052%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.475ns = ( 17.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.128ns
    Clock Pessimism Removal (CPR):    -0.679ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.279    -3.128    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X144Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y229       FDRE (Prop_fdre_C_Q)         0.223    -2.905 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[25]/Q
                         net (fo=2, routed)           0.546    -2.359    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter[25]
    SLICE_X142Y230       LUT4 (Prop_lut4_I2_O)        0.043    -2.316 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter[31]_i_7/O
                         net (fo=1, routed)           0.357    -1.959    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter[31]_i_7_n_0
    SLICE_X144Y230       LUT6 (Prop_lut6_I0_O)        0.043    -1.916 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          1.100    -0.816    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X144Y226       LUT5 (Prop_lut5_I3_O)        0.043    -0.773 r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.773    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_0[16]
    SLICE_X144Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.137    17.525    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X144Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[16]/C
                         clock pessimism             -0.679    16.846    
                         clock uncertainty           -0.074    16.772    
    SLICE_X144Y226       FDRE (Setup_fdre_C_D)        0.034    16.806    AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         16.806    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                 17.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    -0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.573    -0.932    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/init_clk_in
    SLICE_X135Y234       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y234       FDRE (Prop_fdre_C_Q)         0.100    -0.832 r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055    -0.777    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X135Y234       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.776    -1.039    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/init_clk_in
    SLICE_X135Y234       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism              0.107    -0.932    
    SLICE_X135Y234       FDRE (Hold_fdre_C_D)         0.047    -0.885    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                          0.885    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.565    -0.940    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.100    -0.840 r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055    -0.785    AURORA0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.767    -1.048    AURORA0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism              0.108    -0.940    
    SLICE_X135Y226       FDRE (Hold_fdre_C_D)         0.047    -0.893    AURORA0/inst/gt_reset_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                          0.893    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/link_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.146ns (74.289%)  route 0.051ns (25.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.565    -0.940    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X134Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/link_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y226       FDRE (Prop_fdre_C_Q)         0.118    -0.822 r  AURORA0/inst/gt_wrapper_i/link_reset_r2_reg/Q
                         net (fo=1, routed)           0.051    -0.771    AURORA0/inst/gt_wrapper_i/link_reset_r2
    SLICE_X135Y226       LUT3 (Prop_lut3_I0_O)        0.028    -0.743 r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r0/O
                         net (fo=1, routed)           0.000    -0.743    AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r0_n_0
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.767    -1.048    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                         clock pessimism              0.119    -0.929    
    SLICE_X135Y226       FDRE (Hold_fdre_C_D)         0.061    -0.868    AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gt_reset_cnt_reg[10]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt_reset_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.795%)  route 0.070ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.572    -0.933    init_clk_i
    SLICE_X137Y216       FDPE                                         r  gt_reset_cnt_reg[10]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y216       FDPE (Prop_fdpe_C_Q)         0.100    -0.833 r  gt_reset_cnt_reg[10]_inv/Q
                         net (fo=13, routed)          0.070    -0.763    sel
    SLICE_X136Y216       FDCE                                         r  gt_reset_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.776    -1.039    init_clk_i
    SLICE_X136Y216       FDCE                                         r  gt_reset_cnt_reg[2]/C
                         clock pessimism              0.117    -0.922    
    SLICE_X136Y216       FDCE (Hold_fdce_C_CE)        0.030    -0.892    gt_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.892    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gt_reset_cnt_reg[10]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt_reset_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.795%)  route 0.070ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.572    -0.933    init_clk_i
    SLICE_X137Y216       FDPE                                         r  gt_reset_cnt_reg[10]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y216       FDPE (Prop_fdpe_C_Q)         0.100    -0.833 r  gt_reset_cnt_reg[10]_inv/Q
                         net (fo=13, routed)          0.070    -0.763    sel
    SLICE_X136Y216       FDCE                                         r  gt_reset_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.776    -1.039    init_clk_i
    SLICE_X136Y216       FDCE                                         r  gt_reset_cnt_reg[9]/C
                         clock pessimism              0.117    -0.922    
    SLICE_X136Y216       FDCE (Hold_fdce_C_CE)        0.030    -0.892    gt_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.892    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/ack_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.581%)  route 0.102ns (44.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.031ns
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.578    -0.927    AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/init_clk_in
    SLICE_X143Y200       FDRE                                         r  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/ack_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y200       FDRE (Prop_fdre_C_Q)         0.100    -0.827 r  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/ack_sync_reg6/Q
                         net (fo=1, routed)           0.102    -0.725    AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/ack_sync6
    SLICE_X142Y202       LUT4 (Prop_lut4_I0_O)        0.028    -0.697 r  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/ack_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.697    AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/ack_flag_i_1_n_0
    SLICE_X142Y202       FDRE                                         r  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.784    -1.031    AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/init_clk_in
    SLICE_X142Y202       FDRE                                         r  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/ack_flag_reg/C
                         clock pessimism              0.118    -0.913    
    SLICE_X142Y202       FDRE (Hold_fdre_C_D)         0.087    -0.826    AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/ack_flag_reg
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.043ns
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.568    -0.937    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/init_clk_in
    SLICE_X142Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y229       FDRE (Prop_fdre_C_Q)         0.118    -0.819 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055    -0.764    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X142Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.772    -1.043    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/init_clk_in
    SLICE_X142Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism              0.106    -0.937    
    SLICE_X142Y229       FDRE (Hold_fdre_C_D)         0.042    -0.895    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.041ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.570    -0.935    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/init_clk_in
    SLICE_X142Y231       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y231       FDRE (Prop_fdre_C_Q)         0.118    -0.817 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055    -0.762    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X142Y231       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.774    -1.041    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/init_clk_in
    SLICE_X142Y231       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism              0.106    -0.935    
    SLICE_X142Y231       FDRE (Hold_fdre_C_D)         0.042    -0.893    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_cplllock_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                          0.893    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.044ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.567    -0.938    AURORA0/inst/gt_wrapper_i/gtrxreset_cdc_sync/init_clk_in
    SLICE_X132Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y229       FDRE (Prop_fdre_C_Q)         0.118    -0.820 r  AURORA0/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055    -0.765    AURORA0/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X132Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.771    -1.044    AURORA0/inst/gt_wrapper_i/gtrxreset_cdc_sync/init_clk_in
    SLICE_X132Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism              0.106    -0.938    
    SLICE_X132Y229       FDRE (Hold_fdre_C_D)         0.042    -0.896    AURORA0/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.564    -0.941    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X138Y224       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y224       FDRE (Prop_fdre_C_Q)         0.118    -0.823 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055    -0.768    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X138Y224       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.767    -1.048    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X138Y224       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism              0.107    -0.941    
    SLICE_X138Y224       FDRE (Hold_fdre_C_D)         0.042    -0.899    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                          0.899    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         20.000      18.462     GTXE2_CHANNEL_X0Y6  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.408         20.000      18.591     BUFGCTRL_X0Y3       clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1            n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y2     clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                        n/a            0.750         20.000      19.250     SLICE_X135Y234      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         20.000      19.250     SLICE_X135Y234      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d3_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         20.000      19.250     SLICE_X144Y230      AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[30]/C
Min Period        n/a     FDCE/C                        n/a            0.750         20.000      19.250     SLICE_X136Y217      gt_reset_cnt_reg[1]/C
Min Period        n/a     FDCE/C                        n/a            0.750         20.000      19.250     SLICE_X136Y217      gt_reset_cnt_reg[4]/C
Min Period        n/a     FDCE/C                        n/a            0.750         20.000      19.250     SLICE_X137Y216      gt_reset_cnt_reg[7]/C
Min Period        n/a     FDCE/C                        n/a            0.750         20.000      19.250     SLICE_X134Y223      AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1            n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2     clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         10.000      9.600      SLICE_X135Y234      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         10.000      9.600      SLICE_X135Y234      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d3_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         10.000      9.600      SLICE_X144Y230      AURORA0/inst/gt_wrapper_i/rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         10.000      9.600      SLICE_X142Y225      AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/pll_reset_asserted_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         10.000      9.600      SLICE_X142Y229      AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d2_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         10.000      9.600      SLICE_X142Y229      AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d3_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         10.000      9.600      SLICE_X140Y219      AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d2_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         10.000      9.600      SLICE_X140Y219      AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d3_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         10.000      9.600      SLICE_X138Y224      AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         10.000      9.600      SLICE_X138Y224      AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d3_reg/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         10.000      9.650      SLICE_X135Y229      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[10]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         10.000      9.650      SLICE_X135Y229      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[11]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         10.000      9.650      SLICE_X135Y230      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[12]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         10.000      9.650      SLICE_X135Y230      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[13]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         10.000      9.650      SLICE_X135Y230      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[14]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         10.000      9.650      SLICE_X135Y230      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[15]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         10.000      9.650      SLICE_X135Y231      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[16]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         10.000      9.650      SLICE_X135Y231      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[17]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         10.000      9.650      SLICE_X135Y231      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[18]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         10.000      9.650      SLICE_X135Y231      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/count_for_reset_r_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y6    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y7  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.408         16.000      14.591     BUFGCTRL_X0Y16      eth_pcspma/inst/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.093ns (33.212%)  route 2.198ns (66.788%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.396     5.427    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X106Y254       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.259     5.686 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.675     6.361    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X110Y251       LUT6 (Prop_lut6_I1_O)        0.043     6.404 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.404    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    SLICE_X110Y251       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.650 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.650    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X110Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.783 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.453     7.236    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X108Y252       LUT3 (Prop_lut3_I2_O)        0.136     7.372 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.367     7.739    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X108Y252       LUT5 (Prop_lut5_I3_O)        0.142     7.881 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.393     8.274    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X110Y253       LUT4 (Prop_lut4_I3_O)        0.134     8.408 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.309     8.718    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X109Y253       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.228    12.918    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X109Y253       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
                         clock pessimism              0.464    13.382    
                         clock uncertainty           -0.077    13.305    
    SLICE_X109Y253       FDRE (Setup_fdre_C_CE)      -0.201    13.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.093ns (33.212%)  route 2.198ns (66.788%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.396     5.427    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X106Y254       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.259     5.686 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.675     6.361    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X110Y251       LUT6 (Prop_lut6_I1_O)        0.043     6.404 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.404    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    SLICE_X110Y251       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.650 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.650    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X110Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.783 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.453     7.236    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X108Y252       LUT3 (Prop_lut3_I2_O)        0.136     7.372 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.367     7.739    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X108Y252       LUT5 (Prop_lut5_I3_O)        0.142     7.881 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.393     8.274    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X110Y253       LUT4 (Prop_lut4_I3_O)        0.134     8.408 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.309     8.718    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X109Y253       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.228    12.918    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X109Y253       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
                         clock pessimism              0.464    13.382    
                         clock uncertainty           -0.077    13.305    
    SLICE_X109Y253       FDRE (Setup_fdre_C_CE)      -0.201    13.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.093ns (33.212%)  route 2.198ns (66.788%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.396     5.427    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X106Y254       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.259     5.686 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.675     6.361    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X110Y251       LUT6 (Prop_lut6_I1_O)        0.043     6.404 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.404    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    SLICE_X110Y251       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.650 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.650    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X110Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.783 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.453     7.236    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X108Y252       LUT3 (Prop_lut3_I2_O)        0.136     7.372 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.367     7.739    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X108Y252       LUT5 (Prop_lut5_I3_O)        0.142     7.881 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.393     8.274    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X110Y253       LUT4 (Prop_lut4_I3_O)        0.134     8.408 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.309     8.718    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X109Y253       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.228    12.918    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X109Y253       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]/C
                         clock pessimism              0.464    13.382    
                         clock uncertainty           -0.077    13.305    
    SLICE_X109Y253       FDRE (Setup_fdre_C_CE)      -0.201    13.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.093ns (33.212%)  route 2.198ns (66.788%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.396     5.427    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X106Y254       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.259     5.686 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.675     6.361    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X110Y251       LUT6 (Prop_lut6_I1_O)        0.043     6.404 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.404    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    SLICE_X110Y251       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.650 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.650    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X110Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.783 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.453     7.236    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X108Y252       LUT3 (Prop_lut3_I2_O)        0.136     7.372 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.367     7.739    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X108Y252       LUT5 (Prop_lut5_I3_O)        0.142     7.881 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.393     8.274    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X110Y253       LUT4 (Prop_lut4_I3_O)        0.134     8.408 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.309     8.718    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X109Y253       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.228    12.918    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X109Y253       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]/C
                         clock pessimism              0.464    13.382    
                         clock uncertainty           -0.077    13.305    
    SLICE_X109Y253       FDRE (Setup_fdre_C_CE)      -0.201    13.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 1.093ns (33.226%)  route 2.197ns (66.774%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.396     5.427    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X106Y254       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.259     5.686 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.675     6.361    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X110Y251       LUT6 (Prop_lut6_I1_O)        0.043     6.404 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.404    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    SLICE_X110Y251       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.650 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.650    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X110Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.783 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.453     7.236    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X108Y252       LUT3 (Prop_lut3_I2_O)        0.136     7.372 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.367     7.739    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X108Y252       LUT5 (Prop_lut5_I3_O)        0.142     7.881 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.393     8.274    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X110Y253       LUT4 (Prop_lut4_I3_O)        0.134     8.408 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.308     8.717    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X109Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.228    12.918    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X109Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
                         clock pessimism              0.464    13.382    
                         clock uncertainty           -0.077    13.305    
    SLICE_X109Y252       FDRE (Setup_fdre_C_CE)      -0.201    13.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 1.093ns (33.226%)  route 2.197ns (66.774%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.396     5.427    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X106Y254       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.259     5.686 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.675     6.361    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X110Y251       LUT6 (Prop_lut6_I1_O)        0.043     6.404 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.404    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    SLICE_X110Y251       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.650 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.650    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X110Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.783 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.453     7.236    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X108Y252       LUT3 (Prop_lut3_I2_O)        0.136     7.372 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.367     7.739    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X108Y252       LUT5 (Prop_lut5_I3_O)        0.142     7.881 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.393     8.274    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X110Y253       LUT4 (Prop_lut4_I3_O)        0.134     8.408 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.308     8.717    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X109Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.228    12.918    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X109Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
                         clock pessimism              0.464    13.382    
                         clock uncertainty           -0.077    13.305    
    SLICE_X109Y252       FDRE (Setup_fdre_C_CE)      -0.201    13.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 1.093ns (33.226%)  route 2.197ns (66.774%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.396     5.427    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X106Y254       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.259     5.686 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.675     6.361    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X110Y251       LUT6 (Prop_lut6_I1_O)        0.043     6.404 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.404    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    SLICE_X110Y251       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.650 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.650    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X110Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.783 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.453     7.236    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X108Y252       LUT3 (Prop_lut3_I2_O)        0.136     7.372 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.367     7.739    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X108Y252       LUT5 (Prop_lut5_I3_O)        0.142     7.881 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.393     8.274    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X110Y253       LUT4 (Prop_lut4_I3_O)        0.134     8.408 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.308     8.717    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X109Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.228    12.918    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X109Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]/C
                         clock pessimism              0.464    13.382    
                         clock uncertainty           -0.077    13.305    
    SLICE_X109Y252       FDRE (Setup_fdre_C_CE)      -0.201    13.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 1.093ns (33.226%)  route 2.197ns (66.774%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.396     5.427    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X106Y254       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.259     5.686 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.675     6.361    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X110Y251       LUT6 (Prop_lut6_I1_O)        0.043     6.404 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.404    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    SLICE_X110Y251       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.650 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.650    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X110Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.783 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.453     7.236    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X108Y252       LUT3 (Prop_lut3_I2_O)        0.136     7.372 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.367     7.739    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X108Y252       LUT5 (Prop_lut5_I3_O)        0.142     7.881 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.393     8.274    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X110Y253       LUT4 (Prop_lut4_I3_O)        0.134     8.408 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.308     8.717    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X109Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.228    12.918    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X109Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
                         clock pessimism              0.464    13.382    
                         clock uncertainty           -0.077    13.305    
    SLICE_X109Y252       FDRE (Setup_fdre_C_CE)      -0.201    13.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 1.093ns (33.295%)  route 2.190ns (66.705%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.396     5.427    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X106Y254       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.259     5.686 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.675     6.361    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X110Y251       LUT6 (Prop_lut6_I1_O)        0.043     6.404 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.404    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    SLICE_X110Y251       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.650 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.650    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X110Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.783 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.453     7.236    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X108Y252       LUT3 (Prop_lut3_I2_O)        0.136     7.372 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.367     7.739    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X108Y252       LUT5 (Prop_lut5_I3_O)        0.142     7.881 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.393     8.274    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X110Y253       LUT4 (Prop_lut4_I3_O)        0.134     8.408 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.301     8.710    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X111Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.228    12.918    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X111Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]/C
                         clock pessimism              0.464    13.382    
                         clock uncertainty           -0.077    13.305    
    SLICE_X111Y252       FDRE (Setup_fdre_C_CE)      -0.201    13.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 1.093ns (33.295%)  route 2.190ns (66.705%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.396     5.427    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X106Y254       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.259     5.686 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.675     6.361    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_gray_reg_reg_n_0_[2]
    SLICE_X110Y251       LUT6 (Prop_lut6_I1_O)        0.043     6.404 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.404    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_i_4__0_n_0
    SLICE_X110Y251       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.650 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry/CO[3]
                         net (fo=3, routed)           0.000     6.650    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry_n_0
    SLICE_X110Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.783 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur_carry__0/CO[0]
                         net (fo=7, routed)           0.453     7.236    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_cur
    SLICE_X108Y252       LUT3 (Prop_lut3_I2_O)        0.136     7.372 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg[12]_i_3__0/O
                         net (fo=2, routed)           0.367     7.739    core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_gray_reg_reg[12]
    SLICE_X108Y252       LUT5 (Prop_lut5_I3_O)        0.142     7.881 f  core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_sync_gray_reg[12]_i_3/O
                         net (fo=14, routed)          0.393     8.274    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X110Y253       LUT4 (Prop_lut4_I3_O)        0.134     8.408 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0/O
                         net (fo=14, routed)          0.301     8.710    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0
    SLICE_X111Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.228    12.918    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X111Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]/C
                         clock pessimism              0.464    13.382    
                         clock uncertainty           -0.077    13.305    
    SLICE_X111Y252       FDRE (Setup_fdre_C_CE)      -0.201    13.104    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  4.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.172ns (35.265%)  route 0.316ns (64.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y249       FDRE (Prop_fdre_C_Q)         0.107     2.311 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/Q
                         net (fo=1, routed)           0.316     2.627    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double[0]
    SLICE_X142Y250       LUT3 (Prop_lut3_I2_O)        0.065     2.692 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_i_1/O
                         net (fo=1, routed)           0.000     2.692    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_i_1_n_0
    SLICE_X142Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.884     2.831    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg/C
                         clock pessimism             -0.329     2.502    
    SLICE_X142Y250       FDRE (Hold_fdre_C_D)         0.096     2.598    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.107ns (34.860%)  route 0.200ns (65.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.622     2.248    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X106Y254       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.107     2.355 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[3]/Q
                         net (fo=4, routed)           0.200     2.555    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[3]
    RAMB36_X3Y50         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.877     2.824    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    RAMB36_X3Y50         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.514     2.310    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.147     2.457    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.569%)  route 0.124ns (55.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.658     2.284    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X137Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y250       FDRE (Prop_fdre_C_Q)         0.100     2.384 r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]/Q
                         net (fo=13, routed)          0.124     2.508    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/Q[0]
    SLICE_X134Y250       SRL16E                                       r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.883     2.830    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X134Y250       SRL16E                                       r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
                         clock pessimism             -0.514     2.316    
    SLICE_X134Y250       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.408    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.342%)  route 0.199ns (68.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.623     2.249    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X105Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y252       FDRE (Prop_fdre_C_Q)         0.091     2.340 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[8]/Q
                         net (fo=4, routed)           0.199     2.539    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[8]
    RAMB36_X3Y50         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.877     2.824    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    RAMB36_X3Y50         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.532     2.292    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.147     2.439    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.045%)  route 0.244ns (70.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.569     2.195    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X124Y234       FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y234       FDRE (Prop_fdre_C_Q)         0.100     2.295 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[1]/Q
                         net (fo=2, routed)           0.244     2.539    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[1]
    RAMB36_X4Y47         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.802     2.749    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    RAMB36_X4Y47         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.494     2.255    
    RAMB36_X4Y47         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.438    core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.218%)  route 0.201ns (68.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.623     2.249    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X105Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y252       FDRE (Prop_fdre_C_Q)         0.091     2.340 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[9]/Q
                         net (fo=4, routed)           0.201     2.541    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[9]
    RAMB36_X3Y50         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.877     2.824    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    RAMB36_X3Y50         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.532     2.292    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.147     2.439    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.426%)  route 0.199ns (68.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.623     2.249    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X105Y252       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y252       FDRE (Prop_fdre_C_Q)         0.091     2.340 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[5]/Q
                         net (fo=4, routed)           0.199     2.539    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg[5]
    RAMB36_X3Y50         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.877     2.824    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    RAMB36_X3Y50         RAMB36E1                                     r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.532     2.292    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.145     2.437    core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.219%)  route 0.121ns (54.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.658     2.284    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X137Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y250       FDRE (Prop_fdre_C_Q)         0.100     2.384 r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]/Q
                         net (fo=13, routed)          0.121     2.505    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/Q[2]
    SLICE_X134Y250       SRL16E                                       r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.883     2.830    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X134Y250       SRL16E                                       r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
                         clock pessimism             -0.514     2.316    
    SLICE_X134Y250       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     2.402    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.713%)  route 0.248ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.569     2.195    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X124Y236       FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y236       FDRE (Prop_fdre_C_Q)         0.100     2.295 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[9]/Q
                         net (fo=2, routed)           0.248     2.543    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[9]
    RAMB36_X4Y47         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.802     2.749    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    RAMB36_X4Y47         RAMB36E1                                     r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.494     2.255    
    RAMB36_X4Y47         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.438    core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.624     2.250    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X111Y251       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y251       FDRE (Prop_fdre_C_Q)         0.100     2.350 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     2.405    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg_n_0_[6]
    SLICE_X111Y251       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.849     2.796    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X111Y251       FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/C
                         clock pessimism             -0.546     2.250    
    SLICE_X111Y251       FDRE (Hold_fdre_C_D)         0.049     2.299    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y6  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X0Y6  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK      n/a            1.839         8.000       6.161      RAMB18_X4Y96        core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK      n/a            1.839         8.000       6.161      RAMB36_X3Y50        core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK      n/a            1.839         8.000       6.161      RAMB18_X3Y102       core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK      n/a            1.839         8.000       6.161      RAMB36_X4Y47        core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I                  n/a            1.408         8.000       6.591      BUFGCTRL_X0Y1       eth_pcspma/inst/core_clocking_i/bufg_userclk2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0      n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         8.000       7.250      SLICE_X135Y242      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[7]/C
Min Period        n/a     FDRE/C                  n/a            0.750         8.000       7.250      SLICE_X135Y242      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK              n/a            0.642         4.000       3.358      SLICE_X134Y250      eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.540ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_rx_lane_init_sm_simplex_4byte_i/reset_count_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 1.191ns (54.321%)  route 1.002ns (45.679%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 20.837 - 16.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.456     5.487    AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/user_clk
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDISPERR[2])
                                                      1.009     6.496 r  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/RXDISPERR[2]
                         net (fo=2, routed)           0.643     7.139    AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/rx_disp_err_i[2]
    SLICE_X145Y236       LUT5 (Prop_lut5_I3_O)        0.050     7.189 r  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/reset_count_r_i_2/O
                         net (fo=1, routed)           0.359     7.548    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_rx_lane_init_sm_simplex_4byte_i/reset_count_r_reg_0
    SLICE_X143Y237       LUT6 (Prop_lut6_I4_O)        0.132     7.680 r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_rx_lane_init_sm_simplex_4byte_i/reset_count_r_i_1/O
                         net (fo=1, routed)           0.000     7.680    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_rx_lane_init_sm_simplex_4byte_i/reset_count_r0
    SLICE_X143Y237       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_rx_lane_init_sm_simplex_4byte_i/reset_count_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.147    20.837    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_rx_lane_init_sm_simplex_4byte_i/user_clk
    SLICE_X143Y237       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_rx_lane_init_sm_simplex_4byte_i/reset_count_r_reg/C
                         clock pessimism              0.434    21.271    
                         clock uncertainty           -0.085    21.186    
    SLICE_X143Y237       FDRE (Setup_fdre_C_D)        0.034    21.220    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_rx_lane_init_sm_simplex_4byte_i/reset_count_r_reg
  -------------------------------------------------------------------
                         required time                         21.220    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                 13.540    

Slack (MET) :             13.679ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.352ns (17.514%)  route 1.658ns (82.486%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 20.970 - 16.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.450     5.481    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X133Y252       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y252       FDRE (Prop_fdre_C_Q)         0.223     5.704 f  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.444     6.148    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X132Y252       LUT6 (Prop_lut6_I1_O)        0.043     6.191 f  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.487     6.677    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X132Y252       LUT5 (Prop_lut5_I4_O)        0.043     6.720 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.343     7.063    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X134Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.106 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.385     7.491    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.280    20.970    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X133Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.486    21.456    
                         clock uncertainty           -0.085    21.371    
    SLICE_X133Y251       FDRE (Setup_fdre_C_CE)      -0.201    21.170    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.170    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                 13.679    

Slack (MET) :             13.679ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.352ns (17.514%)  route 1.658ns (82.486%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 20.970 - 16.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.450     5.481    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X133Y252       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y252       FDRE (Prop_fdre_C_Q)         0.223     5.704 f  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.444     6.148    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X132Y252       LUT6 (Prop_lut6_I1_O)        0.043     6.191 f  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.487     6.677    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X132Y252       LUT5 (Prop_lut5_I4_O)        0.043     6.720 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.343     7.063    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X134Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.106 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.385     7.491    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.280    20.970    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X133Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.486    21.456    
                         clock uncertainty           -0.085    21.371    
    SLICE_X133Y251       FDRE (Setup_fdre_C_CE)      -0.201    21.170    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.170    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                 13.679    

Slack (MET) :             13.679ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.352ns (17.514%)  route 1.658ns (82.486%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 20.970 - 16.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.450     5.481    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X133Y252       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y252       FDRE (Prop_fdre_C_Q)         0.223     5.704 f  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.444     6.148    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X132Y252       LUT6 (Prop_lut6_I1_O)        0.043     6.191 f  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.487     6.677    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X132Y252       LUT5 (Prop_lut5_I4_O)        0.043     6.720 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.343     7.063    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X134Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.106 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.385     7.491    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.280    20.970    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X133Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.486    21.456    
                         clock uncertainty           -0.085    21.371    
    SLICE_X133Y251       FDRE (Setup_fdre_C_CE)      -0.201    21.170    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.170    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                 13.679    

Slack (MET) :             13.679ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.352ns (17.514%)  route 1.658ns (82.486%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 20.970 - 16.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.450     5.481    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X133Y252       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y252       FDRE (Prop_fdre_C_Q)         0.223     5.704 f  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.444     6.148    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X132Y252       LUT6 (Prop_lut6_I1_O)        0.043     6.191 f  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.487     6.677    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X132Y252       LUT5 (Prop_lut5_I4_O)        0.043     6.720 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.343     7.063    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X134Y254       LUT2 (Prop_lut2_I0_O)        0.043     7.106 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.385     7.491    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.280    20.970    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X133Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.486    21.456    
                         clock uncertainty           -0.085    21.371    
    SLICE_X133Y251       FDRE (Setup_fdre_C_CE)      -0.201    21.170    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.170    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                 13.679    

Slack (MET) :             13.683ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.388ns (19.075%)  route 1.646ns (80.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 20.827 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.272     5.303    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/user_clk
    SLICE_X136Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y225       FDRE (Prop_fdre_C_Q)         0.259     5.562 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.439     6.001    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X137Y226       LUT4 (Prop_lut4_I1_O)        0.043     6.044 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.428     6.473    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X137Y225       LUT6 (Prop_lut6_I0_O)        0.043     6.516 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.359     6.874    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X137Y224       LUT2 (Prop_lut2_I0_O)        0.043     6.917 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.420     7.337    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X136Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.137    20.827    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/user_clk
    SLICE_X136Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.456    21.283    
                         clock uncertainty           -0.085    21.198    
    SLICE_X136Y226       FDRE (Setup_fdre_C_CE)      -0.178    21.020    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         21.020    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                 13.683    

Slack (MET) :             13.683ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.388ns (19.075%)  route 1.646ns (80.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 20.827 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.272     5.303    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/user_clk
    SLICE_X136Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y225       FDRE (Prop_fdre_C_Q)         0.259     5.562 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.439     6.001    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X137Y226       LUT4 (Prop_lut4_I1_O)        0.043     6.044 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.428     6.473    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X137Y225       LUT6 (Prop_lut6_I0_O)        0.043     6.516 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.359     6.874    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X137Y224       LUT2 (Prop_lut2_I0_O)        0.043     6.917 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.420     7.337    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X136Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.137    20.827    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/user_clk
    SLICE_X136Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.456    21.283    
                         clock uncertainty           -0.085    21.198    
    SLICE_X136Y226       FDRE (Setup_fdre_C_CE)      -0.178    21.020    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         21.020    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                 13.683    

Slack (MET) :             13.683ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.388ns (19.075%)  route 1.646ns (80.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 20.827 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.272     5.303    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/user_clk
    SLICE_X136Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y225       FDRE (Prop_fdre_C_Q)         0.259     5.562 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.439     6.001    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X137Y226       LUT4 (Prop_lut4_I1_O)        0.043     6.044 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.428     6.473    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X137Y225       LUT6 (Prop_lut6_I0_O)        0.043     6.516 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.359     6.874    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X137Y224       LUT2 (Prop_lut2_I0_O)        0.043     6.917 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.420     7.337    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X136Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.137    20.827    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/user_clk
    SLICE_X136Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.456    21.283    
                         clock uncertainty           -0.085    21.198    
    SLICE_X136Y226       FDRE (Setup_fdre_C_CE)      -0.178    21.020    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         21.020    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                 13.683    

Slack (MET) :             13.683ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.388ns (19.075%)  route 1.646ns (80.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 20.827 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.272     5.303    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/user_clk
    SLICE_X136Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y225       FDRE (Prop_fdre_C_Q)         0.259     5.562 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.439     6.001    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X137Y226       LUT4 (Prop_lut4_I1_O)        0.043     6.044 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.428     6.473    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X137Y225       LUT6 (Prop_lut6_I0_O)        0.043     6.516 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.359     6.874    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X137Y224       LUT2 (Prop_lut2_I0_O)        0.043     6.917 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.420     7.337    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X136Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.137    20.827    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/user_clk
    SLICE_X136Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.456    21.283    
                         clock uncertainty           -0.085    21.198    
    SLICE_X136Y226       FDRE (Setup_fdre_C_CE)      -0.178    21.020    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         21.020    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                 13.683    

Slack (MET) :             13.711ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.388ns (19.333%)  route 1.619ns (80.667%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 20.828 - 16.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.272     5.303    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/user_clk
    SLICE_X136Y225       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y225       FDRE (Prop_fdre_C_Q)         0.259     5.562 f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.439     6.001    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X137Y226       LUT4 (Prop_lut4_I1_O)        0.043     6.044 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.428     6.473    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X137Y225       LUT6 (Prop_lut6_I0_O)        0.043     6.516 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.359     6.874    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X137Y224       LUT2 (Prop_lut2_I0_O)        0.043     6.917 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.393     7.310    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X136Y227       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.138    20.828    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/user_clk
    SLICE_X136Y227       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.456    21.284    
                         clock uncertainty           -0.085    21.199    
    SLICE_X136Y227       FDRE (Setup_fdre_C_CE)      -0.178    21.021    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         21.021    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                 13.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_cc_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.573     2.199    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X143Y235       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y235       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[22]/Q
                         net (fo=5, routed)           0.074     2.373    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[16]_0[1]
    SLICE_X142Y235       LUT4 (Prop_lut4_I2_O)        0.028     2.401 r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_cc_r0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     2.401    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_cc_r0_inferred__0/i__n_0
    SLICE_X142Y235       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_cc_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.778     2.725    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X142Y235       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_cc_r_reg[5]/C
                         clock pessimism             -0.515     2.210    
    SLICE_X142Y235       FDRE (Hold_fdre_C_D)         0.087     2.297    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_cc_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_control_bits_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_pe_control_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.573     2.199    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X143Y236       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_control_bits_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y236       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_control_bits_r_reg[2]/Q
                         net (fo=1, routed)           0.055     2.354    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_control_bits_r[2]
    SLICE_X143Y236       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_pe_control_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.778     2.725    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X143Y236       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_pe_control_r_reg[2]/C
                         clock pessimism             -0.526     2.199    
    SLICE_X143Y236       FDRE (Hold_fdre_C_D)         0.047     2.246    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_pe_control_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.564     2.190    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/user_clk
    SLICE_X137Y224       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y224       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.345    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X137Y224       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.767     2.714    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/user_clk
    SLICE_X137Y224       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.524     2.190    
    SLICE_X137Y224       FDRE (Hold_fdre_C_D)         0.047     2.237    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 AURORA0/inst/reset_sync_user_clk_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/reset_sync_user_clk_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.571     2.197    AURORA0/inst/reset_sync_user_clk_cdc_sync/user_clk
    SLICE_X133Y233       FDRE                                         r  AURORA0/inst/reset_sync_user_clk_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y233       FDRE (Prop_fdre_C_Q)         0.100     2.297 r  AURORA0/inst/reset_sync_user_clk_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.352    AURORA0/inst/reset_sync_user_clk_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X133Y233       FDRE                                         r  AURORA0/inst/reset_sync_user_clk_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.775     2.722    AURORA0/inst/reset_sync_user_clk_cdc_sync/user_clk
    SLICE_X133Y233       FDRE                                         r  AURORA0/inst/reset_sync_user_clk_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.525     2.197    
    SLICE_X133Y233       FDRE (Hold_fdre_C_D)         0.047     2.244    AURORA0/inst/reset_sync_user_clk_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_control_bits_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_pe_control_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.573     2.199    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X143Y236       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_control_bits_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y236       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_control_bits_r_reg[0]/Q
                         net (fo=1, routed)           0.055     2.354    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_control_bits_r[0]
    SLICE_X143Y236       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_pe_control_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.778     2.725    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X143Y236       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_pe_control_r_reg[0]/C
                         clock pessimism             -0.526     2.199    
    SLICE_X143Y236       FDRE (Hold_fdre_C_D)         0.044     2.243    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_pe_control_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.565     2.191    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X140Y223       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y223       FDRE (Prop_fdre_C_Q)         0.100     2.291 r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     2.351    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d1_aurora_8b10b_0_cdc_to
    SLICE_X140Y223       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.768     2.715    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X140Y223       FDRE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.524     2.191    
    SLICE_X140Y223       FDRE (Hold_fdre_C_D)         0.047     2.238    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/DEFRAMED_DATA_V_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.573     2.199    AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/user_clk
    SLICE_X139Y234       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/DEFRAMED_DATA_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y234       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/DEFRAMED_DATA_V_reg[1]/Q
                         net (fo=4, routed)           0.088     2.387    AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/stage_1_data_v_r[1]
    SLICE_X138Y234       LUT2 (Prop_lut2_I0_O)        0.028     2.415 r  AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/MUX_SELECT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.415    AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_left_align_control_i/mux_select_c[0]
    SLICE_X138Y234       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.777     2.724    AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_left_align_control_i/user_clk
    SLICE_X138Y234       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[2]/C
                         clock pessimism             -0.514     2.210    
    SLICE_X138Y234       FDRE (Hold_fdre_C_D)         0.087     2.297    AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_v_d_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.129ns (56.972%)  route 0.097ns (43.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.573     2.199    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X143Y234       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y234       FDRE (Prop_fdre_C_Q)         0.100     2.299 f  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[29]/Q
                         net (fo=6, routed)           0.097     2.396    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[24]_0[2]
    SLICE_X142Y234       LUT4 (Prop_lut4_I0_O)        0.029     2.425 r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_v_d_r0/O
                         net (fo=1, routed)           0.000     2.425    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_v_d_r0_n_0
    SLICE_X142Y234       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_v_d_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.777     2.724    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X142Y234       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_v_d_r_reg[7]/C
                         clock pessimism             -0.514     2.210    
    SLICE_X142Y234       FDRE (Hold_fdre_C_D)         0.096     2.306    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_v_d_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_start_with_data_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SRC_RDY_N_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.163%)  route 0.092ns (41.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.573     2.199    AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X137Y234       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_start_with_data_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y234       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_start_with_data_r_reg/Q
                         net (fo=8, routed)           0.092     2.391    AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/stage_2_start_with_data_r
    SLICE_X136Y234       LUT4 (Prop_lut4_I1_O)        0.028     2.419 r  AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SRC_RDY_N_i_2/O
                         net (fo=1, routed)           0.000     2.419    AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SRC_RDY_N_i_2_n_0
    SLICE_X136Y234       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SRC_RDY_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.777     2.724    AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/user_clk
    SLICE_X136Y234       FDSE                                         r  AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SRC_RDY_N_reg/C
                         clock pessimism             -0.514     2.210    
    SLICE_X136Y234       FDSE (Hold_fdse_C_D)         0.087     2.297    AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SRC_RDY_N_reg
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_ecp_d_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.321%)  route 0.112ns (46.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.573     2.199    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X144Y234       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y234       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[2]/Q
                         net (fo=3, routed)           0.112     2.411    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[0]_0[5]
    SLICE_X142Y233       LUT4 (Prop_lut4_I0_O)        0.028     2.439 r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_ecp_d_r0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     2.439    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_ecp_d_r0__0
    SLICE_X142Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_ecp_d_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.776     2.723    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X142Y233       FDRE                                         r  AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_ecp_d_r_reg[0]/C
                         clock pessimism             -0.494     2.229    
    SLICE_X142Y233       FDRE (Hold_fdre_C_D)         0.087     2.316    AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/rx_ecp_d_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         16.000      12.125     GTXE2_CHANNEL_X0Y6  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         16.000      12.125     GTXE2_CHANNEL_X0Y6  AURORA0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y7  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y7  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y7  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y7  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.408         16.000      14.591     BUFGCTRL_X0Y2       eth_pcspma/inst/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X137Y236      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X137Y236      AURORA0/inst/aurora_8b10b_0_rx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3     eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X142Y230      AURORA0/inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X142Y230      AURORA0/inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y235      AURORA0/inst/aurora_8b10b_0_rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/v_count_r_reg[14]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y232      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[24]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y233      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y232      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[24]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y232      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[25]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y232      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         8.000       7.358      SLICE_X138Y232      AURORA0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[27]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.223ns (15.444%)  route 1.221ns (84.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.452     5.483    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     5.706 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           1.221     6.927    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.281    12.971    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.221    13.192    
                         clock uncertainty           -0.205    12.987    
    SLICE_X144Y251       FDRE (Setup_fdre_C_D)       -0.019    12.968    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.223ns (14.068%)  route 1.362ns (85.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y249       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           1.362     6.908    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.281    12.971    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism              0.221    13.192    
                         clock uncertainty           -0.205    12.987    
    SLICE_X144Y251       FDRE (Setup_fdre_C_D)       -0.019    12.968    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.223ns (14.993%)  route 1.264ns (85.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y249       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           1.264     6.810    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.151    12.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.205    12.857    
    SLICE_X142Y249       FDRE (Setup_fdre_C_D)        0.022    12.879    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.223ns (15.190%)  route 1.245ns (84.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.292     5.323    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y249       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           1.245     6.791    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.151    12.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.205    12.857    
    SLICE_X142Y249       FDRE (Setup_fdre_C_D)        0.013    12.870    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.223ns (16.047%)  route 1.167ns (83.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.452     5.483    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     5.706 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           1.167     6.873    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.281    12.971    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism              0.221    13.192    
                         clock uncertainty           -0.205    12.987    
    SLICE_X144Y251       FDRE (Setup_fdre_C_D)       -0.022    12.965    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.204ns (15.001%)  route 1.156ns (84.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.291     5.322    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X143Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y247       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           1.156     6.682    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.151    12.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.205    12.857    
    SLICE_X142Y247       FDRE (Setup_fdre_C_D)       -0.072    12.785    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.223ns (16.379%)  route 1.138ns (83.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.452     5.483    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     5.706 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           1.138     6.844    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.281    12.971    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism              0.221    13.192    
                         clock uncertainty           -0.205    12.987    
    SLICE_X144Y251       FDRE (Setup_fdre_C_D)       -0.031    12.956    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.223ns (15.876%)  route 1.182ns (84.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.291     5.322    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X143Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y247       FDRE (Prop_fdre_C_Q)         0.223     5.545 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.182     6.727    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X141Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.151    12.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X141Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.205    12.857    
    SLICE_X141Y246       FDRE (Setup_fdre_C_D)       -0.010    12.847    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.223ns (15.628%)  route 1.204ns (84.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.291     5.322    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X143Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y247       FDRE (Prop_fdre_C_Q)         0.223     5.545 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.204     6.749    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.151    12.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.205    12.857    
    SLICE_X142Y247       FDRE (Setup_fdre_C_D)        0.022    12.879    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.223ns (15.663%)  route 1.201ns (84.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.291     5.322    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X143Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y247       FDRE (Prop_fdre_C_Q)         0.223     5.545 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           1.201     6.746    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.151    12.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.205    12.857    
    SLICE_X142Y247       FDRE (Setup_fdre_C_D)        0.021    12.878    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  6.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.100ns (14.912%)  route 0.571ns (85.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y246       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.571     2.874    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.254     2.477    
                         clock uncertainty            0.205     2.682    
    SLICE_X142Y247       FDRE (Hold_fdre_C_D)         0.059     2.741    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.100ns (15.188%)  route 0.558ns (84.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y249       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.558     2.862    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism             -0.254     2.477    
                         clock uncertainty            0.205     2.682    
    SLICE_X142Y249       FDRE (Hold_fdre_C_D)         0.040     2.722    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.100ns (15.151%)  route 0.560ns (84.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y246       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.560     2.863    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y247       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism             -0.254     2.477    
                         clock uncertainty            0.205     2.682    
    SLICE_X142Y247       FDRE (Hold_fdre_C_D)         0.040     2.722    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.100ns (14.739%)  route 0.578ns (85.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.658     2.284    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.100     2.384 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.578     2.962    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.884     2.831    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism             -0.254     2.577    
                         clock uncertainty            0.205     2.782    
    SLICE_X144Y251       FDRE (Hold_fdre_C_D)         0.038     2.820    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.100ns (15.181%)  route 0.559ns (84.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y244       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           0.559     2.862    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X142Y245       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y245       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X142Y245       FDRE (Hold_fdre_C_D)         0.032     2.713    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.100ns (14.828%)  route 0.574ns (85.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y246       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.574     2.877    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X142Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X142Y246       FDRE (Hold_fdre_C_D)         0.040     2.721    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.100ns (14.367%)  route 0.596ns (85.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y249       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.596     2.900    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.254     2.477    
                         clock uncertainty            0.205     2.682    
    SLICE_X142Y249       FDRE (Hold_fdre_C_D)         0.059     2.741    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.100ns (14.183%)  route 0.605ns (85.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y248       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y248       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           0.605     2.909    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism             -0.254     2.477    
                         clock uncertainty            0.205     2.682    
    SLICE_X142Y249       FDRE (Hold_fdre_C_D)         0.059     2.741    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.100ns (14.540%)  route 0.588ns (85.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y249       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           0.588     2.892    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.784     2.731    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X142Y249       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism             -0.254     2.477    
                         clock uncertainty            0.205     2.682    
    SLICE_X142Y249       FDRE (Hold_fdre_C_D)         0.038     2.720    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.100ns (14.031%)  route 0.613ns (85.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.658     2.284    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y250       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.100     2.384 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.613     2.997    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.884     2.831    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism             -0.254     2.577    
                         clock uncertainty            0.205     2.782    
    SLICE_X144Y251       FDRE (Hold_fdre_C_D)         0.040     2.822    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.822    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.663ns  (logic 0.204ns (12.266%)  route 1.459ns (87.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 21.012 - 16.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 13.322 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.291    13.322    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X140Y247       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y247       FDPE (Prop_fdpe_C_Q)         0.204    13.526 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           1.459    14.985    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.322    21.012    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.221    21.233    
                         clock uncertainty           -0.205    21.029    
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.482    20.547    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         20.547    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.663ns  (logic 0.204ns (12.266%)  route 1.459ns (87.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 21.012 - 16.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 13.322 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.291    13.322    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X140Y247       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y247       FDPE (Prop_fdpe_C_Q)         0.204    13.526 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           1.459    14.985    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.322    21.012    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.221    21.233    
                         clock uncertainty           -0.205    21.029    
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                     -0.482    20.547    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         20.547    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.369ns  (logic 0.204ns (14.902%)  route 1.165ns (85.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 20.841 - 16.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 13.322 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.291    13.322    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.204    13.526 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.165    14.691    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.151    20.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.221    21.062    
                         clock uncertainty           -0.205    20.857    
    SLICE_X144Y244       FDRE (Setup_fdre_C_D)       -0.092    20.765    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         20.765    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.350ns  (logic 0.204ns (15.114%)  route 1.146ns (84.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 20.839 - 16.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 13.321 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.290    13.321    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y241       FDRE (Prop_fdre_C_Q)         0.204    13.525 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.146    14.671    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X145Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.149    20.839    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.221    21.060    
                         clock uncertainty           -0.205    20.855    
    SLICE_X145Y241       FDRE (Setup_fdre_C_D)       -0.099    20.756    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.425ns  (logic 0.223ns (15.651%)  route 1.202ns (84.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 20.841 - 16.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 13.322 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.291    13.322    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.223    13.545 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.202    14.747    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X145Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.151    20.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.221    21.062    
                         clock uncertainty           -0.205    20.857    
    SLICE_X145Y244       FDRE (Setup_fdre_C_D)       -0.019    20.838    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         20.838    
                         arrival time                         -14.747    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.340ns  (logic 0.204ns (15.227%)  route 1.136ns (84.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 20.839 - 16.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 13.321 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.290    13.321    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y241       FDRE (Prop_fdre_C_Q)         0.204    13.525 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           1.136    14.661    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X145Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.149    20.839    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.221    21.060    
                         clock uncertainty           -0.205    20.855    
    SLICE_X145Y241       FDRE (Setup_fdre_C_D)       -0.093    20.762    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         20.762    
                         arrival time                         -14.661    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.412ns  (logic 0.223ns (15.795%)  route 1.189ns (84.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 20.839 - 16.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 13.321 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.290    13.321    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y241       FDRE (Prop_fdre_C_Q)         0.223    13.544 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           1.189    14.733    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X145Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.149    20.839    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.221    21.060    
                         clock uncertainty           -0.205    20.855    
    SLICE_X145Y241       FDRE (Setup_fdre_C_D)       -0.019    20.836    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         20.836    
                         arrival time                         -14.733    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.412ns  (logic 0.223ns (15.790%)  route 1.189ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 20.841 - 16.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 13.322 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.291    13.322    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.223    13.545 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           1.189    14.734    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X145Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.151    20.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.221    21.062    
                         clock uncertainty           -0.205    20.857    
    SLICE_X145Y244       FDRE (Setup_fdre_C_D)       -0.019    20.838    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         20.838    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.332ns  (logic 0.204ns (15.312%)  route 1.128ns (84.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 20.841 - 16.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 13.322 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.291    13.322    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y243       FDRE (Prop_fdre_C_Q)         0.204    13.526 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.128    14.654    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.151    20.841    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.221    21.062    
                         clock uncertainty           -0.205    20.857    
    SLICE_X144Y244       FDRE (Setup_fdre_C_D)       -0.099    20.758    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         20.758    
                         arrival time                         -14.654    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.399ns  (logic 0.223ns (15.934%)  route 1.176ns (84.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 20.839 - 16.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 13.321 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     8.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421    10.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    11.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.290    13.321    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y241       FDRE (Prop_fdre_C_Q)         0.223    13.544 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.176    14.720    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X145Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.149    20.839    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.221    21.060    
                         clock uncertainty           -0.205    20.855    
    SLICE_X145Y241       FDRE (Setup_fdre_C_D)       -0.019    20.836    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         20.836    
                         arrival time                         -14.720    
  -------------------------------------------------------------------
                         slack                                  6.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.091ns (10.506%)  route 0.775ns (89.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X140Y247       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y247       FDPE (Prop_fdpe_C_Q)         0.091     2.295 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           0.775     3.070    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.954     2.901    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                         clock pessimism             -0.254     2.647    
                         clock uncertainty            0.205     2.852    
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                      0.081     2.933    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.091ns (10.506%)  route 0.775ns (89.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.578     2.204    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X140Y247       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y247       FDPE (Prop_fdpe_C_Q)         0.091     2.295 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           0.775     3.070    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.954     2.901    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                         clock pessimism             -0.254     2.647    
                         clock uncertainty            0.205     2.852    
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                      0.081     2.933    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.100ns (15.177%)  route 0.559ns (84.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.559     2.862    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X144Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X144Y246       FDRE (Hold_fdre_C_D)         0.041     2.722    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.100ns (15.226%)  route 0.557ns (84.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.576     2.202    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y241       FDRE (Prop_fdre_C_Q)         0.100     2.302 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.557     2.859    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X145Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X145Y243       FDRE (Hold_fdre_C_D)         0.032     2.713    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.091ns (14.361%)  route 0.543ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.543     2.837    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X144Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y246       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X144Y246       FDRE (Hold_fdre_C_D)         0.007     2.688    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.100ns (15.163%)  route 0.560ns (84.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.576     2.202    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y241       FDRE (Prop_fdre_C_Q)         0.100     2.302 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.560     2.862    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X145Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.782     2.729    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y241       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.254     2.475    
                         clock uncertainty            0.205     2.680    
    SLICE_X145Y241       FDRE (Hold_fdre_C_D)         0.032     2.712    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.996%)  route 0.567ns (85.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y243       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.567     2.870    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X145Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X145Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X145Y243       FDRE (Hold_fdre_C_D)         0.032     2.713    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.091ns (13.995%)  route 0.559ns (86.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y243       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.559     2.853    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X144Y244       FDRE (Hold_fdre_C_D)         0.007     2.688    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.091ns (13.699%)  route 0.573ns (86.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X144Y243       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y243       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.573     2.867    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X144Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X144Y244       FDRE (Hold_fdre_C_D)         0.005     2.686    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.091ns (13.689%)  route 0.574ns (86.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.577     2.203    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X143Y244       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y244       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.574     2.868    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X143Y245       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.783     2.730    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X143Y245       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.205     2.681    
    SLICE_X143Y245       FDRE (Hold_fdre_C_D)         0.004     2.685    eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.017ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.223ns (34.144%)  route 0.430ns (65.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.476ns = ( 17.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.134ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.273    -3.134    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.223    -2.911 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.430    -2.481    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X135Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.136    17.524    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X135Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.702    16.822    
                         clock uncertainty           -0.074    16.748    
    SLICE_X135Y223       FDCE (Recov_fdce_C_CLR)     -0.212    16.536    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.536    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                 19.017    

Slack (MET) :             19.042ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.223ns (34.144%)  route 0.430ns (65.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.476ns = ( 17.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.134ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.273    -3.134    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.223    -2.911 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.430    -2.481    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.136    17.524    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.702    16.822    
                         clock uncertainty           -0.074    16.748    
    SLICE_X134Y223       FDCE (Recov_fdce_C_CLR)     -0.187    16.561    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.561    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                 19.042    

Slack (MET) :             19.042ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.223ns (34.144%)  route 0.430ns (65.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.476ns = ( 17.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.134ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.273    -3.134    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.223    -2.911 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.430    -2.481    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.136    17.524    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.702    16.822    
                         clock uncertainty           -0.074    16.748    
    SLICE_X134Y223       FDCE (Recov_fdce_C_CLR)     -0.187    16.561    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.561    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                 19.042    

Slack (MET) :             19.075ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.223ns (34.144%)  route 0.430ns (65.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.476ns = ( 17.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.134ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.273    -3.134    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.223    -2.911 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.430    -2.481    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.136    17.524    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.702    16.822    
                         clock uncertainty           -0.074    16.748    
    SLICE_X134Y223       FDCE (Recov_fdce_C_CLR)     -0.154    16.594    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                 19.075    

Slack (MET) :             19.075ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.223ns (34.144%)  route 0.430ns (65.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.476ns = ( 17.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.134ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.273    -3.134    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.223    -2.911 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.430    -2.481    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.136    17.524    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.702    16.822    
                         clock uncertainty           -0.074    16.748    
    SLICE_X134Y223       FDCE (Recov_fdce_C_CLR)     -0.154    16.594    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                 19.075    

Slack (MET) :             19.075ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.223ns (34.144%)  route 0.430ns (65.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.476ns = ( 17.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.134ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.273    -3.134    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.223    -2.911 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.430    -2.481    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.136    17.524    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.702    16.822    
                         clock uncertainty           -0.074    16.748    
    SLICE_X134Y223       FDCE (Recov_fdce_C_CLR)     -0.154    16.594    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                 19.075    

Slack (MET) :             19.115ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.223ns (38.495%)  route 0.356ns (61.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.477ns = ( 17.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.134ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.273    -3.134    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.223    -2.911 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.356    -2.555    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y224       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.135    17.523    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y224       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.702    16.821    
                         clock uncertainty           -0.074    16.747    
    SLICE_X134Y224       FDCE (Recov_fdce_C_CLR)     -0.187    16.560    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.560    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                 19.115    

Slack (MET) :             19.148ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.223ns (38.495%)  route 0.356ns (61.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.477ns = ( 17.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.134ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.273    -3.134    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.223    -2.911 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.356    -2.555    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y224       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.135    17.523    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y224       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.702    16.821    
                         clock uncertainty           -0.074    16.747    
    SLICE_X134Y224       FDCE (Recov_fdce_C_CLR)     -0.154    16.593    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.593    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                 19.148    

Slack (MET) :             19.184ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.223ns (39.365%)  route 0.343ns (60.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.477ns = ( 17.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.134ns
    Clock Pessimism Removal (CPR):    -0.679ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.121     1.121    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.412    -6.291 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791    -4.500    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -4.407 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.273    -3.134    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.223    -2.911 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.343    -2.568    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y225       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AA10                 IBUFDS                       0.000    20.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           1.018    21.018    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.387    14.631 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    16.305    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.388 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         1.135    17.523    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y225       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.679    16.844    
                         clock uncertainty           -0.074    16.770    
    SLICE_X134Y225       FDCE (Recov_fdce_C_CLR)     -0.154    16.616    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                 19.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.062%)  route 0.177ns (63.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.049ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.565    -0.940    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.100    -0.840 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.177    -0.663    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y224       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.766    -1.049    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y224       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.137    -0.912    
    SLICE_X134Y224       FDCE (Remov_fdce_C_CLR)     -0.050    -0.962    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.962    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.062%)  route 0.177ns (63.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.049ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.565    -0.940    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.100    -0.840 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.177    -0.663    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y224       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.766    -1.049    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y224       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.137    -0.912    
    SLICE_X134Y224       FDCE (Remov_fdce_C_CLR)     -0.050    -0.962    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.962    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.651%)  route 0.180ns (64.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.049ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.565    -0.940    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.100    -0.840 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.180    -0.660    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y225       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.766    -1.049    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y225       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.119    -0.930    
    SLICE_X134Y225       FDCE (Remov_fdce_C_CLR)     -0.050    -0.980    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.980    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.045%)  route 0.222ns (68.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.565    -0.940    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.100    -0.840 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.222    -0.618    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.767    -1.048    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.137    -0.911    
    SLICE_X134Y223       FDCE (Remov_fdce_C_CLR)     -0.050    -0.961    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.045%)  route 0.222ns (68.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.565    -0.940    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.100    -0.840 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.222    -0.618    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.767    -1.048    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.137    -0.911    
    SLICE_X134Y223       FDCE (Remov_fdce_C_CLR)     -0.050    -0.961    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.045%)  route 0.222ns (68.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.565    -0.940    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.100    -0.840 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.222    -0.618    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.767    -1.048    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.137    -0.911    
    SLICE_X134Y223       FDCE (Remov_fdce_C_CLR)     -0.050    -0.961    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.045%)  route 0.222ns (68.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.565    -0.940    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.100    -0.840 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.222    -0.618    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.767    -1.048    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.137    -0.911    
    SLICE_X134Y223       FDCE (Remov_fdce_C_CLR)     -0.050    -0.961    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.045%)  route 0.222ns (68.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.565    -0.940    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.100    -0.840 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.222    -0.618    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X134Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.767    -1.048    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X134Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.137    -0.911    
    SLICE_X134Y223       FDCE (Remov_fdce_C_CLR)     -0.050    -0.961    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.045%)  route 0.222ns (68.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.542     0.542    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.826    -2.284 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    -1.531    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.505 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.565    -0.940    AURORA0/inst/gt_wrapper_i/init_clk_in
    SLICE_X135Y226       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y226       FDRE (Prop_fdre_C_Q)         0.100    -0.840 f  AURORA0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=23, routed)          0.222    -0.618    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X135Y223       FDCE                                         f  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA10                 IBUFDS                       0.000     0.000 r  clk_200mhz_ibufgds_inst/O
                         net (fo=2, routed)           0.599     0.599    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.663 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818    -1.845    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.815 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=224, routed)         0.767    -1.048    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X135Y223       FDCE                                         r  AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.137    -0.911    
    SLICE_X135Y223       FDCE (Remov_fdce_C_CLR)     -0.069    -0.980    AURORA0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.980    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.362    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.354ns (19.919%)  route 1.423ns (80.081%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.450     5.481    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/CLK
    SLICE_X132Y253       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y253       FDRE (Prop_fdre_C_Q)         0.259     5.740 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.549     6.289    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/rx_reset_done_i
    SLICE_X128Y251       LUT2 (Prop_lut2_I0_O)        0.043     6.332 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.485     6.817    sync_reset_inst/resetdone
    SLICE_X123Y246       LUT2 (Prop_lut2_I1_O)        0.052     6.869 f  sync_reset_inst/sync_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.390     7.258    sync_reset_pcspma_inst/AS[0]
    SLICE_X124Y246       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.146    12.836    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[0]/C
                         clock pessimism              0.354    13.190    
                         clock uncertainty           -0.077    13.113    
    SLICE_X124Y246       FDPE (Recov_fdpe_C_PRE)     -0.267    12.846    sync_reset_pcspma_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.354ns (19.919%)  route 1.423ns (80.081%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.450     5.481    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/CLK
    SLICE_X132Y253       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y253       FDRE (Prop_fdre_C_Q)         0.259     5.740 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.549     6.289    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/rx_reset_done_i
    SLICE_X128Y251       LUT2 (Prop_lut2_I0_O)        0.043     6.332 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.485     6.817    sync_reset_inst/resetdone
    SLICE_X123Y246       LUT2 (Prop_lut2_I1_O)        0.052     6.869 f  sync_reset_inst/sync_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.390     7.258    sync_reset_pcspma_inst/AS[0]
    SLICE_X124Y246       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.146    12.836    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[1]/C
                         clock pessimism              0.354    13.190    
                         clock uncertainty           -0.077    13.113    
    SLICE_X124Y246       FDPE (Recov_fdpe_C_PRE)     -0.267    12.846    sync_reset_pcspma_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.354ns (19.919%)  route 1.423ns (80.081%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.450     5.481    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/CLK
    SLICE_X132Y253       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y253       FDRE (Prop_fdre_C_Q)         0.259     5.740 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.549     6.289    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/rx_reset_done_i
    SLICE_X128Y251       LUT2 (Prop_lut2_I0_O)        0.043     6.332 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.485     6.817    sync_reset_inst/resetdone
    SLICE_X123Y246       LUT2 (Prop_lut2_I1_O)        0.052     6.869 f  sync_reset_inst/sync_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.390     7.258    sync_reset_pcspma_inst/AS[0]
    SLICE_X124Y246       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.146    12.836    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[2]/C
                         clock pessimism              0.354    13.190    
                         clock uncertainty           -0.077    13.113    
    SLICE_X124Y246       FDPE (Recov_fdpe_C_PRE)     -0.267    12.846    sync_reset_pcspma_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.354ns (19.919%)  route 1.423ns (80.081%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.450     5.481    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/CLK
    SLICE_X132Y253       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y253       FDRE (Prop_fdre_C_Q)         0.259     5.740 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.549     6.289    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/rx_reset_done_i
    SLICE_X128Y251       LUT2 (Prop_lut2_I0_O)        0.043     6.332 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.485     6.817    sync_reset_inst/resetdone
    SLICE_X123Y246       LUT2 (Prop_lut2_I1_O)        0.052     6.869 f  sync_reset_inst/sync_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.390     7.258    sync_reset_pcspma_inst/AS[0]
    SLICE_X124Y246       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.146    12.836    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
                         clock pessimism              0.354    13.190    
                         clock uncertainty           -0.077    13.113    
    SLICE_X124Y246       FDPE (Recov_fdpe_C_PRE)     -0.267    12.846    sync_reset_pcspma_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.276ns (15.260%)  route 1.533ns (84.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 12.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.287     5.318    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y246       FDPE (Prop_fdpe_C_Q)         0.223     5.541 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          1.138     6.679    sync_reset_pcspma_inst/Q[0]
    SLICE_X115Y252       LUT2 (Prop_lut2_I0_O)        0.053     6.732 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.394     7.127    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X115Y249       FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.099    12.789    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X115Y249       FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.434    13.223    
                         clock uncertainty           -0.077    13.146    
    SLICE_X115Y249       FDPE (Recov_fdpe_C_PRE)     -0.270    12.876    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.276ns (15.260%)  route 1.533ns (84.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 12.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.287     5.318    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y246       FDPE (Prop_fdpe_C_Q)         0.223     5.541 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          1.138     6.679    sync_reset_pcspma_inst/Q[0]
    SLICE_X115Y252       LUT2 (Prop_lut2_I0_O)        0.053     6.732 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.394     7.127    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X115Y249       FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.099    12.789    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X115Y249       FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                         clock pessimism              0.434    13.223    
                         clock uncertainty           -0.077    13.146    
    SLICE_X115Y249       FDPE (Recov_fdpe_C_PRE)     -0.270    12.876    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.276ns (15.260%)  route 1.533ns (84.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 12.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.287     5.318    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y246       FDPE (Prop_fdpe_C_Q)         0.223     5.541 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          1.138     6.679    sync_reset_pcspma_inst/Q[0]
    SLICE_X115Y252       LUT2 (Prop_lut2_I0_O)        0.053     6.732 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.394     7.127    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg_2
    SLICE_X115Y249       FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.099    12.789    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X115Y249       FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.434    13.223    
                         clock uncertainty           -0.077    13.146    
    SLICE_X115Y249       FDPE (Recov_fdpe_C_PRE)     -0.270    12.876    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.276ns (15.260%)  route 1.533ns (84.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 12.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.287     5.318    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y246       FDPE (Prop_fdpe_C_Q)         0.223     5.541 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          1.138     6.679    sync_reset_pcspma_inst/Q[0]
    SLICE_X115Y252       LUT2 (Prop_lut2_I0_O)        0.053     6.732 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.394     7.127    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg_2
    SLICE_X115Y249       FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.099    12.789    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X115Y249       FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.434    13.223    
                         clock uncertainty           -0.077    13.146    
    SLICE_X115Y249       FDPE (Recov_fdpe_C_PRE)     -0.270    12.876    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.276ns (15.260%)  route 1.533ns (84.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 12.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.287     5.318    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y246       FDPE (Prop_fdpe_C_Q)         0.223     5.541 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          1.138     6.679    sync_reset_pcspma_inst/Q[0]
    SLICE_X115Y252       LUT2 (Prop_lut2_I0_O)        0.053     6.732 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.394     7.127    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg_2
    SLICE_X115Y249       FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.099    12.789    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X115Y249       FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism              0.434    13.223    
                         clock uncertainty           -0.077    13.146    
    SLICE_X115Y249       FDPE (Recov_fdpe_C_PRE)     -0.270    12.876    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.359ns (34.228%)  route 0.690ns (65.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.287     5.318    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X136Y238       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y238       FDPE (Prop_fdpe_C_Q)         0.236     5.554 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.371     5.925    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X137Y238       LUT2 (Prop_lut2_I0_O)        0.123     6.048 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.319     6.367    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X138Y238       FDPE                                         f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    10.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    11.607    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         1.147    12.837    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X138Y238       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.456    13.293    
                         clock uncertainty           -0.077    13.216    
    SLICE_X138Y238       FDPE (Recov_fdpe_C_PRE)     -0.187    13.029    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  6.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.171ns (34.838%)  route 0.320ns (65.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.575     2.201    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X136Y238       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y238       FDPE (Prop_fdpe_C_Q)         0.107     2.308 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.179     2.487    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X137Y238       LUT2 (Prop_lut2_I0_O)        0.064     2.551 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.141     2.692    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X138Y238       FDPE                                         f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.781     2.728    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X138Y238       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.513     2.215    
    SLICE_X138Y238       FDPE (Remov_fdpe_C_PRE)     -0.052     2.163    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.171ns (34.838%)  route 0.320ns (65.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.575     2.201    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X136Y238       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y238       FDPE (Prop_fdpe_C_Q)         0.107     2.308 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.179     2.487    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X137Y238       LUT2 (Prop_lut2_I0_O)        0.064     2.551 f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.141     2.692    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X138Y238       FDPE                                         f  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.781     2.728    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X138Y238       FDPE                                         r  eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.513     2.215    
    SLICE_X138Y238       FDPE (Remov_fdpe_C_PRE)     -0.052     2.163    eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.157ns (21.903%)  route 0.560ns (78.097%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.655     2.281    eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/CLK
    SLICE_X128Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y251       FDRE (Prop_fdre_C_Q)         0.100     2.381 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.127     2.508    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_out
    SLICE_X128Y251       LUT2 (Prop_lut2_I1_O)        0.028     2.536 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.246     2.782    sync_reset_inst/resetdone
    SLICE_X123Y246       LUT2 (Prop_lut2_I1_O)        0.029     2.811 f  sync_reset_inst/sync_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.187     2.998    sync_reset_pcspma_inst/AS[0]
    SLICE_X124Y246       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.778     2.725    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.329     2.396    
    SLICE_X124Y246       FDPE (Remov_fdpe_C_PRE)     -0.112     2.284    sync_reset_pcspma_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.157ns (21.903%)  route 0.560ns (78.097%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.655     2.281    eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/CLK
    SLICE_X128Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y251       FDRE (Prop_fdre_C_Q)         0.100     2.381 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.127     2.508    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_out
    SLICE_X128Y251       LUT2 (Prop_lut2_I1_O)        0.028     2.536 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.246     2.782    sync_reset_inst/resetdone
    SLICE_X123Y246       LUT2 (Prop_lut2_I1_O)        0.029     2.811 f  sync_reset_inst/sync_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.187     2.998    sync_reset_pcspma_inst/AS[0]
    SLICE_X124Y246       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.778     2.725    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.329     2.396    
    SLICE_X124Y246       FDPE (Remov_fdpe_C_PRE)     -0.112     2.284    sync_reset_pcspma_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.157ns (21.903%)  route 0.560ns (78.097%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.655     2.281    eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/CLK
    SLICE_X128Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y251       FDRE (Prop_fdre_C_Q)         0.100     2.381 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.127     2.508    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_out
    SLICE_X128Y251       LUT2 (Prop_lut2_I1_O)        0.028     2.536 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.246     2.782    sync_reset_inst/resetdone
    SLICE_X123Y246       LUT2 (Prop_lut2_I1_O)        0.029     2.811 f  sync_reset_inst/sync_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.187     2.998    sync_reset_pcspma_inst/AS[0]
    SLICE_X124Y246       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.778     2.725    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.329     2.396    
    SLICE_X124Y246       FDPE (Remov_fdpe_C_PRE)     -0.112     2.284    sync_reset_pcspma_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_pcspma_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.157ns (21.903%)  route 0.560ns (78.097%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.655     2.281    eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/CLK
    SLICE_X128Y251       FDRE                                         r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y251       FDRE (Prop_fdre_C_Q)         0.100     2.381 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           0.127     2.508    eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/data_out
    SLICE_X128Y251       LUT2 (Prop_lut2_I1_O)        0.028     2.536 r  eth_pcspma/inst/pcs_pma_block_i/sync_block_rx_reset_done/resetdone_INST_0/O
                         net (fo=1, routed)           0.246     2.782    sync_reset_inst/resetdone
    SLICE_X123Y246       LUT2 (Prop_lut2_I1_O)        0.029     2.811 f  sync_reset_inst/sync_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.187     2.998    sync_reset_pcspma_inst/AS[0]
    SLICE_X124Y246       FDPE                                         f  sync_reset_pcspma_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.778     2.725    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.329     2.396    
    SLICE_X124Y246       FDPE (Remov_fdpe_C_PRE)     -0.112     2.284    sync_reset_pcspma_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.132ns (13.885%)  route 0.819ns (86.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.573     2.199    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y246       FDPE (Prop_fdpe_C_Q)         0.100     2.299 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.634     2.933    sync_reset_pcspma_inst/Q[0]
    SLICE_X115Y252       LUT2 (Prop_lut2_I0_O)        0.032     2.965 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.184     3.150    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X115Y249       FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.750     2.697    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X115Y249       FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism             -0.494     2.203    
    SLICE_X115Y249       FDPE (Remov_fdpe_C_PRE)     -0.113     2.090    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.132ns (13.885%)  route 0.819ns (86.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.573     2.199    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y246       FDPE (Prop_fdpe_C_Q)         0.100     2.299 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.634     2.933    sync_reset_pcspma_inst/Q[0]
    SLICE_X115Y252       LUT2 (Prop_lut2_I0_O)        0.032     2.965 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.184     3.150    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X115Y249       FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.750     2.697    core_inst/eth_mac_inst/rx_fifo/fifo_inst/userclk2_out
    SLICE_X115Y249       FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                         clock pessimism             -0.494     2.203    
    SLICE_X115Y249       FDPE (Remov_fdpe_C_PRE)     -0.113     2.090    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.132ns (13.885%)  route 0.819ns (86.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.573     2.199    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y246       FDPE (Prop_fdpe_C_Q)         0.100     2.299 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.634     2.933    sync_reset_pcspma_inst/Q[0]
    SLICE_X115Y252       LUT2 (Prop_lut2_I0_O)        0.032     2.965 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.184     3.150    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg_2
    SLICE_X115Y249       FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.750     2.697    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X115Y249       FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.494     2.203    
    SLICE_X115Y249       FDPE (Remov_fdpe_C_PRE)     -0.113     2.090    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 sync_reset_pcspma_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.132ns (13.885%)  route 0.819ns (86.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.573     2.199    sync_reset_pcspma_inst/CLK
    SLICE_X124Y246       FDPE                                         r  sync_reset_pcspma_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y246       FDPE (Prop_fdpe_C_Q)         0.100     2.299 f  sync_reset_pcspma_inst/sync_reg_reg[3]/Q
                         net (fo=34, routed)          0.634     2.933    sync_reset_pcspma_inst/Q[0]
    SLICE_X115Y252       LUT2 (Prop_lut2_I0_O)        0.032     2.965 f  sync_reset_pcspma_inst/m_rst_sync2_reg_i_2/O
                         net (fo=10, routed)          0.184     3.150    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg_2
    SLICE_X115Y249       FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=787, routed)         0.750     2.697    core_inst/eth_mac_inst/tx_fifo/fifo_inst/userclk2_out
    SLICE_X115Y249       FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism             -0.494     2.203    
    SLICE_X115Y249       FDPE (Remov_fdpe_C_PRE)     -0.113     2.090    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  1.060    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       14.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.614ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.266ns (24.126%)  route 0.837ns (75.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 20.831 - 16.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.279     5.310    AURORA0/inst/gt_wrapper_i/user_clk
    SLICE_X145Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y229       FDRE (Prop_fdre_C_Q)         0.223     5.533 r  AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.433     5.966    AURORA0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X136Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.009 f  AURORA0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.403     6.413    AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X136Y229       FDCE                                         f  AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.141    20.831    AURORA0/inst/core_reset_logic_i/user_clk
    SLICE_X136Y229       FDCE                                         r  AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.434    21.265    
                         clock uncertainty           -0.085    21.180    
    SLICE_X136Y229       FDCE (Recov_fdce_C_CLR)     -0.154    21.026    AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         21.026    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 14.614    

Slack (MET) :             14.614ns  (required time - arrival time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.266ns (24.126%)  route 0.837ns (75.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 20.831 - 16.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.421     2.396    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.279     5.310    AURORA0/inst/gt_wrapper_i/user_clk
    SLICE_X145Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y229       FDRE (Prop_fdre_C_Q)         0.223     5.533 r  AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.433     5.966    AURORA0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X136Y229       LUT1 (Prop_lut1_I0_O)        0.043     6.009 f  AURORA0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.403     6.413    AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X136Y229       FDCE                                         f  AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    16.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    16.829    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.912 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.267    18.179    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.252 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    19.607    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.690 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         1.141    20.831    AURORA0/inst/core_reset_logic_i/user_clk
    SLICE_X136Y229       FDCE                                         r  AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.434    21.265    
                         clock uncertainty           -0.085    21.180    
    SLICE_X136Y229       FDCE (Recov_fdce_C_CLR)     -0.154    21.026    AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         21.026    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 14.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.036%)  route 0.405ns (75.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.568     2.194    AURORA0/inst/gt_wrapper_i/user_clk
    SLICE_X145Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y229       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.220     2.514    AURORA0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X136Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.542 f  AURORA0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.184     2.727    AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X136Y229       FDCE                                         f  AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.772     2.719    AURORA0/inst/core_reset_logic_i/user_clk
    SLICE_X136Y229       FDCE                                         r  AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism             -0.494     2.225    
    SLICE_X136Y229       FDCE (Remov_fdce_C_CLR)     -0.050     2.175    AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.036%)  route 0.405ns (75.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.606     0.976    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.568     2.194    AURORA0/inst/gt_wrapper_i/user_clk
    SLICE_X145Y229       FDRE                                         r  AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y229       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  AURORA0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.220     2.514    AURORA0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X136Y229       LUT1 (Prop_lut1_I0_O)        0.028     2.542 f  AURORA0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.184     2.727    AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X136Y229       FDCE                                         f  AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    eth_pcspma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  eth_pcspma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.816     1.227    eth_pcspma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  eth_pcspma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    eth_pcspma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  eth_pcspma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=470, routed)         0.772     2.719    AURORA0/inst/core_reset_logic_i/user_clk
    SLICE_X136Y229       FDCE                                         r  AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism             -0.494     2.225    
    SLICE_X136Y229       FDCE (Remov_fdce_C_CLR)     -0.050     2.175    AURORA0/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.552    





