FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright 2008 Openmoko, Inc.
 * Copyright 2008 Simtec Electronics
 *      Ben Dooks <ben@simtec.co.uk>
 *      http://armlinux.simtec.co.uk/
 *
 * S3C64XX - GPIO memory port register definitions
 */

/* bench 24049.2.0 f11a7956ecab */
/* bench 24049.2.1 a7c4b5dfad46 */
/* bench 24049.2.2 e173de9709b5 */
/* bench 24049.2.3 40b17da5364a */
/* bench 24049.2.4 f0a993417c73 */
/* bench 24049.2.5 a6246504861d */
/* bench 24049.2.6 dbaf52119177 */
/* bench 24049.2.7 4fa29df24c74 */
/* bench 24049.2.8 365edf4397b4 */
/* bench 24049.2.9 d433543aff40 */
/* bench 24049.2.10 ca799be8cae0 */
/* bench 24049.2.11 b0786c975ca8 */
/* bench 24049.2.12 5fb4162d3ce4 */
/* bench 24049.2.13 6615f13b1684 */
#define __MACH_S3C64XX_REGS_GPIO_MEMPORT_H __FILE__

#define S3C64XX_MEM0CONSTOP	S3C64XX_GPIOREG(0x1B0)
#define S3C64XX_MEM1CONSTOP	S3C64XX_GPIOREG(0x1B4)

#define S3C64XX_MEM0CONSLP0	S3C64XX_GPIOREG(0x1C0)
#define S3C64XX_MEM0CONSLP1	S3C64XX_GPIOREG(0x1C4)
#define S3C64XX_MEM1CONSLP	S3C64XX_GPIOREG(0x1C8)

#define S3C64XX_MEM0DRVCON	S3C64XX_GPIOREG(0x1D0)
#define S3C64XX_MEM1DRVCON	S3C64XX_GPIOREG(0x1D4)

#endif /* __MACH_S3C64XX_REGS_GPIO_MEMPORT_H */

