<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ID_DFR1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_DFR1, Debug Feature Register 1</h1><p>The ID_DFR1 characteristics are:</p><h2>Purpose</h2><p>Provides top level information about the debug system in AArch32.</p><p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section G7.1.3</span>.</p><h2>Configuration</h2><p>AArch32 System register ID_DFR1 bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-id_dfr1_el1.html">ID_DFR1_EL1[31:0]
            </a>.
          </p><p>This register is present only
    <ins>when</ins><del>from</del> <ins>AArch32 is supported at any Exception level.</ins><del>Armv8.6.</del>
      
    Otherwise, direct accesses to ID_DFR1 are <span class="arm-defined-word">RES0</span>.</p><div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><p><ins>Prior to the introduction of the features described by this register, this register was unnamed and reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins> from EL1, EL2, and EL3.</ins></p></div><h2>Attributes</h2><p>ID_DFR1 is a 32-bit register.</p><h2>Field descriptions</h2><p>The ID_DFR1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="28"><a href="#0_31">RES0</a></td><td class="lr" colspan="4"><a href="#MTPMU_3">MTPMU</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:4]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="MTPMU_3">MTPMU, bits [3:0]
                  <div style="font-size:smaller;"><br/><del>From Armv8.6:
                </del></div></h4><p>Multi-threaded PMU extension. Defined values are:</p><table class="valuetable"><tr><th>MTPMU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>ARMv8.6-MTPMU not implemented. If PMUv3 is implemented, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a>.MT are read/write or <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>ARMv8.6-MTPMU implemented and <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a>.MT are read/write. When <span class="xref">ARMv8.6-MTPMU</span> is disabled, the Effective values of <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a>.MT are 0.</p></td></tr><tr><td class="bitfield">0b1111</td><td><p>ARMv8.6-MTPMU not implemented. If PMUv3 is implemented, <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a>.MT are <span class="arm-defined-word">RES0</span>.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.6-MTPMU</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>In an Armv8.6-compliant implementation that includes PMUv3, the value <span class="binarynumber">0b0000</span> is not permitted.</p><p>In an implementation that does not include PMUv3, the value <span class="binarynumber">0b0001</span> is not permitted.</p><h4 id="0_3"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the ID_DFR1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0000</td><td>0b0011</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!IsZero(ID_DFR1) || boolean IMPLEMENTATION_DEFINED "ID_DFR1 trapped by HCR_EL2.TID3") &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; (!IsZero(ID_DFR1) || boolean IMPLEMENTATION_DEFINED "ID_DFR1 trapped by HCR.TID3") &amp;&amp; HCR.TID3 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        return ID_DFR1;
elsif PSTATE.EL == EL2 then
    return ID_DFR1;
elsif PSTATE.EL == EL3 then
    return ID_DFR1;
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>