{"vcs1":{"timestamp_begin":1739362653.471703434, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739362653.813360509, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739362654.127924852, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739362653.252560715}
{"VCS_COMP_START_TIME": 1739362653.252560715}
{"VCS_COMP_END_TIME": 1739362654.336129856}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150352}}
