$comment
	File created using the following command:
		vcd file counter.msim.vcd -direction
$end
$date
	Fri Jun 13 11:58:41 2025
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module counter_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " count [3] $end
$var wire 1 # count [2] $end
$var wire 1 $ count [1] $end
$var wire 1 % count [0] $end
$var wire 1 & reset $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_clk $end
$var wire 1 1 ww_reset $end
$var wire 1 2 ww_count [3] $end
$var wire 1 3 ww_count [2] $end
$var wire 1 4 ww_count [1] $end
$var wire 1 5 ww_count [0] $end
$var wire 1 6 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 7 \clk~input_o\ $end
$var wire 1 8 \clk~inputCLKENA0_outclk\ $end
$var wire 1 9 \reset~input_o\ $end
$var wire 1 : \temp~0_combout\ $end
$var wire 1 ; \temp~1_combout\ $end
$var wire 1 < \temp~2_combout\ $end
$var wire 1 = \temp~3_combout\ $end
$var wire 1 > temp [3] $end
$var wire 1 ? temp [2] $end
$var wire 1 @ temp [1] $end
$var wire 1 A temp [0] $end
$var wire 1 B ALT_INV_temp [3] $end
$var wire 1 C ALT_INV_temp [2] $end
$var wire 1 D ALT_INV_temp [1] $end
$var wire 1 E ALT_INV_temp [0] $end
$var wire 1 F \ALT_INV_reset~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0&
0'
1(
x)
1*
1+
1,
1-
1.
1/
00
01
x6
07
08
09
1:
0;
0<
0=
1F
02
03
04
05
0>
0?
0@
0A
1B
1C
1D
1E
0"
0#
0$
0%
$end
#20000
1!
10
17
18
1A
0E
0:
1;
15
1%
#40000
0!
00
07
08
#50000
1&
11
19
0F
0;
#60000
1!
10
17
18
0A
1E
05
0%
#80000
0!
00
07
08
#90000
0&
01
09
1F
1:
#100000
1!
10
17
18
1A
0E
0:
1;
15
1%
#120000
0!
00
07
08
#140000
1!
10
17
18
0A
1@
1E
0D
1:
14
05
0%
1$
#160000
0!
00
07
08
#180000
1!
10
17
18
1A
0E
0:
0;
1<
15
1%
#200000
0!
00
07
08
#220000
1!
10
17
18
0A
0@
1?
1E
1D
0C
1:
13
04
05
0%
0$
1#
#240000
0!
00
07
08
#260000
1!
10
17
18
1A
0E
0:
1;
15
1%
#280000
0!
00
07
08
#300000
1!
10
17
18
0A
1@
1E
0D
1:
14
05
0%
1$
#310000
1&
11
19
0F
0:
0;
0<
#320000
0!
00
07
08
#340000
1!
10
17
18
0@
0?
1D
1C
03
04
0$
0#
#360000
0!
0&
00
01
09
07
08
1F
1:
#380000
1!
10
17
18
1A
0E
0:
1;
15
1%
#400000
0!
00
07
08
#420000
1!
10
17
18
0A
1@
1E
0D
1:
14
05
0%
1$
#440000
0!
00
07
08
#460000
1!
10
17
18
1A
0E
0:
0;
1<
15
1%
#480000
0!
00
07
08
#500000
1!
10
17
18
0A
0@
1?
1E
1D
0C
1:
13
04
05
0%
0$
1#
#520000
0!
00
07
08
#540000
1!
10
17
18
1A
0E
0:
1;
15
1%
#560000
0!
00
07
08
#580000
1!
10
17
18
0A
1@
1E
0D
1:
14
05
0%
1$
#600000
0!
00
07
08
#620000
1!
10
17
18
1A
0E
0:
0;
0<
1=
15
1%
#640000
0!
00
07
08
#660000
1!
10
17
18
0A
0@
0?
1>
1E
1D
1C
0B
1:
12
03
04
05
0%
0$
0#
1"
#680000
0!
00
07
08
#700000
1!
10
17
18
1A
0E
0:
1;
15
1%
#720000
0!
00
07
08
#740000
1!
10
17
18
0A
1@
1E
0D
1:
14
05
0%
1$
#760000
0!
00
07
08
#780000
1!
10
17
18
1A
0E
0:
0;
1<
15
1%
#800000
0!
00
07
08
#820000
1!
10
17
18
0A
0@
1?
1E
1D
0C
1:
13
04
05
0%
0$
1#
#840000
0!
00
07
08
#860000
1!
10
17
18
1A
0E
0:
1;
15
1%
#880000
0!
00
07
08
#900000
1!
10
17
18
0A
1@
1E
0D
1:
14
05
0%
1$
#920000
0!
00
07
08
#940000
1!
10
17
18
1A
0E
0:
0;
0<
0=
15
1%
#960000
0!
00
07
08
#980000
1!
10
17
18
0A
0@
0?
0>
1E
1D
1C
1B
1:
02
03
04
05
0%
0$
0#
0"
#1000000
