{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673515746802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673515746803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 12 17:29:06 2023 " "Processing started: Thu Jan 12 17:29:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673515746803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515746803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rep_Fin_B0829002 -c Rep_Fin_B0829002 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rep_Fin_B0829002 -c Rep_Fin_B0829002" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515746803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673515747775 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1673515747775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/Top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763815 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.v " "Can't analyze file -- file test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1673515763827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sib.v 1 1 " "Found 1 design units, including 1 entities, in source file sib.v" { { "Info" "ISGN_ENTITY_NAME" "1 sib " "Found entity 1: sib" {  } { { "sib.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/sib.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rep_lab_07.v 1 1 " "Found 1 design units, including 1 entities, in source file rep_lab_07.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rep_Lab_07 " "Found entity 1: Rep_Lab_07" {  } { { "Rep_Lab_07.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/Rep_Lab_07.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minussib.v 1 1 " "Found 1 design units, including 1 entities, in source file minussib.v" { { "Info" "ISGN_ENTITY_NAME" "1 minussib " "Found entity 1: minussib" {  } { { "minussib.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/minussib.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funtion_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file funtion_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 funtion_unit " "Found entity 1: funtion_unit" {  } { { "funtion_unit.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/funtion_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673515763886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515763886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_tb " "Elaborating entity \"Top_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673515763980 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk Top_tb.v(15) " "Verilog HDL warning at Top_tb.v(15): assignments to clk create a combinational loop" {  } { { "Top_tb.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/Top_tb.v" 15 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1673515763993 "|Top_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top Top:DUT " "Elaborating entity \"Top\" for hierarchy \"Top:DUT\"" {  } { { "Top_tb.v" "DUT" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/Top_tb.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673515764032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU Top:DUT\|CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"Top:DUT\|CPU:cpu\"" {  } { { "Top.v" "cpu" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/Top.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673515764038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Opcode CPU.v(8) " "Verilog HDL or VHDL warning at CPU.v(8): object \"Opcode\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/CPU.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673515764042 "|Top|CPU:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SB CPU.v(10) " "Verilog HDL or VHDL warning at CPU.v(10): object \"SB\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/CPU.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673515764042 "|Top|CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU.v(48) " "Verilog HDL assignment warning at CPU.v(48): truncated value with size 32 to match size of target (8)" {  } { { "CPU.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/CPU.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673515764042 "|Top|CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU.v(54) " "Verilog HDL assignment warning at CPU.v(54): truncated value with size 32 to match size of target (8)" {  } { { "CPU.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/CPU.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673515764042 "|Top|CPU:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rep_Lab_07 Top:DUT\|CPU:cpu\|Rep_Lab_07:rep " "Elaborating entity \"Rep_Lab_07\" for hierarchy \"Top:DUT\|CPU:cpu\|Rep_Lab_07:rep\"" {  } { { "CPU.v" "rep" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/CPU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673515764043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile Top:DUT\|CPU:cpu\|Rep_Lab_07:rep\|registerfile:rff " "Elaborating entity \"registerfile\" for hierarchy \"Top:DUT\|CPU:cpu\|Rep_Lab_07:rep\|registerfile:rff\"" {  } { { "Rep_Lab_07.v" "rff" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/Rep_Lab_07.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673515764047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funtion_unit Top:DUT\|CPU:cpu\|Rep_Lab_07:rep\|funtion_unit:fuu " "Elaborating entity \"funtion_unit\" for hierarchy \"Top:DUT\|CPU:cpu\|Rep_Lab_07:rep\|funtion_unit:fuu\"" {  } { { "Rep_Lab_07.v" "fuu" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/Rep_Lab_07.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673515764051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Top:DUT\|CPU:cpu\|Rep_Lab_07:rep\|funtion_unit:fuu\|alu:auu " "Elaborating entity \"alu\" for hierarchy \"Top:DUT\|CPU:cpu\|Rep_Lab_07:rep\|funtion_unit:fuu\|alu:auu\"" {  } { { "funtion_unit.v" "auu" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/funtion_unit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673515764054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter Top:DUT\|CPU:cpu\|Rep_Lab_07:rep\|funtion_unit:fuu\|shifter:stt " "Elaborating entity \"shifter\" for hierarchy \"Top:DUT\|CPU:cpu\|Rep_Lab_07:rep\|funtion_unit:fuu\|shifter:stt\"" {  } { { "funtion_unit.v" "stt" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/funtion_unit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673515764058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM Top:DUT\|IMEM:imem " "Elaborating entity \"IMEM\" for hierarchy \"Top:DUT\|IMEM:imem\"" {  } { { "Top.v" "imem" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/Top.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673515764061 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 255 IMEM.v(6) " "Verilog HDL warning at IMEM.v(6): number of words (15) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "IMEM.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/IMEM.v" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1673515764063 "|Top|IMEM:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_memory.data_a 0 IMEM.v(5) " "Net \"Instruction_memory.data_a\" at IMEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/IMEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673515764064 "|Top|IMEM:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_memory.waddr_a 0 IMEM.v(5) " "Net \"Instruction_memory.waddr_a\" at IMEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/IMEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673515764064 "|Top|IMEM:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_memory.we_a 0 IMEM.v(5) " "Net \"Instruction_memory.we_a\" at IMEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/IMEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673515764064 "|Top|IMEM:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM Top:DUT\|DMEM:dmem " "Elaborating entity \"DMEM\" for hierarchy \"Top:DUT\|DMEM:dmem\"" {  } { { "Top.v" "dmem" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/Top.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673515764065 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 255 DMEM.v(7) " "Verilog HDL warning at DMEM.v(7): number of words (32) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "DMEM.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/DMEM.v" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1673515764067 "|Top|DMEM:dmem"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "DMEM.v(11) " "Verilog HDL warning at DMEM.v(11): ignoring unsupported system task" {  } { { "DMEM.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/DMEM.v" 11 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1673515764067 "|Top|DMEM:dmem"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "Top_tb.v" "clk" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Fin_B0829002/Top_tb.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673515764112 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1673515764112 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1673515764696 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673515764710 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673515764826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 12 17:29:24 2023 " "Processing ended: Thu Jan 12 17:29:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673515764826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673515764826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673515764826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515764826 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673515765663 ""}
