
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.61

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.54 source latency transfer_count[1][19]$_DFF_PN0_/CLK ^
  -0.53 target latency transfer_count[1][26]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: transfer_count[1][14]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net715 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    2.39    0.88    0.62    1.85 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.88    0.00    1.85 ^ transfer_count[1][14]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.15    0.45    0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.45    0.00    0.34 ^ clkbuf_4_14_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.17    0.10    0.20    0.54 ^ clkbuf_4_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_14_0_clk (net)
                  0.10    0.00    0.54 ^ transfer_count[1][14]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.54   clock reconvergence pessimism
                          0.37    0.91   library removal time
                                  0.91   data required time
-----------------------------------------------------------------------------
                                  0.91   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  0.94   slack (MET)


Startpoint: src_rvalid[3] (input port clocked by core_clock)
Endpoint: src_rready[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ src_rvalid[3] (in)
                                         src_rvalid[3] (net)
                  0.00    0.00    0.20 ^ input144/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.04    0.17    0.18    0.38 ^ input144/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net145 (net)
                  0.17    0.00    0.38 ^ _2513_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.08    0.06    0.44 v _2513_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0746_ (net)
                  0.08    0.00    0.44 v _2514_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    0.60 v _2514_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0145_ (net)
                  0.06    0.00    0.60 v src_rready[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.15    0.45    0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.45    0.00    0.34 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    0.15    0.09    0.20    0.54 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.54 ^ src_rready[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.54   clock reconvergence pessimism
                          0.06    0.59   library hold time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: channel_busy[3]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net715 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    2.39    0.88    0.62    1.85 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.88    0.00    1.85 ^ channel_busy[3]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.85   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.15    0.45    0.34   10.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.45    0.00   10.34 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.13    0.08    0.20   10.53 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_11_0_clk (net)
                  0.08    0.00   10.53 ^ channel_busy[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.53   clock reconvergence pessimism
                         -0.23   10.31   library recovery time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  8.46   slack (MET)


Startpoint: transfer_count[1][0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.15    0.45    0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.45    0.00    0.34 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.15    0.09    0.20    0.54 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.09    0.00    0.54 ^ transfer_count[1][0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.25    0.55    1.08 ^ transfer_count[1][0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         transfer_count[1][0] (net)
                  0.25    0.00    1.08 ^ _2641_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.19    0.27    1.35 ^ _2641_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1361_ (net)
                  0.19    0.00    1.35 ^ _2007_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.11    0.22    1.57 ^ _2007_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0423_ (net)
                  0.11    0.00    1.57 ^ _2015_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.04    0.18    0.26    1.83 ^ _2015_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0427_ (net)
                  0.18    0.00    1.83 ^ _2023_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.17    0.25    2.08 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0433_ (net)
                  0.17    0.00    2.08 ^ _2024_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.23    0.24    2.32 ^ _2024_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0434_ (net)
                  0.23    0.00    2.32 ^ _2108_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.04    0.18    0.29    2.61 ^ _2108_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0491_ (net)
                  0.18    0.00    2.61 ^ _2442_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27    2.88 v _2442_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1009_ (net)
                  0.09    0.00    2.88 v _2524_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.20    0.38    3.26 ^ _2524_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1011_ (net)
                  0.20    0.00    3.26 ^ _1455_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.23    0.33    3.59 ^ _1455_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0804_ (net)
                  0.23    0.00    3.59 ^ _1471_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.10    0.19    3.78 ^ _1471_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0820_ (net)
                  0.10    0.00    3.78 ^ _1472_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.20    0.15    3.93 v _1472_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0821_ (net)
                  0.20    0.00    3.93 v _1476_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     1    0.03    0.31    0.23    4.16 ^ _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0825_ (net)
                  0.31    0.00    4.16 ^ _1477_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.08    0.24    0.18    4.34 v _1477_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0826_ (net)
                  0.24    0.00    4.34 v _2297_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    4.69 v _2297_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0629_ (net)
                  0.11    0.00    4.69 v _2304_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.14    4.82 v _2304_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0978_ (net)
                  0.05    0.00    4.82 v channel_state[1][2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.82   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.15    0.45    0.34   10.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.45    0.00   10.34 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.15    0.09    0.20   10.54 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.09    0.00   10.54 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.54   clock reconvergence pessimism
                         -0.10   10.43   library setup time
                                 10.43   data required time
-----------------------------------------------------------------------------
                                 10.43   data required time
                                 -4.82   data arrival time
-----------------------------------------------------------------------------
                                  5.61   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: channel_busy[3]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net715 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   173    2.39    0.88    0.62    1.85 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.88    0.00    1.85 ^ channel_busy[3]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.85   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.15    0.45    0.34   10.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.45    0.00   10.34 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.13    0.08    0.20   10.53 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_11_0_clk (net)
                  0.08    0.00   10.53 ^ channel_busy[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.53   clock reconvergence pessimism
                         -0.23   10.31   library recovery time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  8.46   slack (MET)


Startpoint: transfer_count[1][0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.15    0.45    0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.45    0.00    0.34 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.15    0.09    0.20    0.54 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.09    0.00    0.54 ^ transfer_count[1][0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.25    0.55    1.08 ^ transfer_count[1][0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         transfer_count[1][0] (net)
                  0.25    0.00    1.08 ^ _2641_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.19    0.27    1.35 ^ _2641_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1361_ (net)
                  0.19    0.00    1.35 ^ _2007_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.11    0.22    1.57 ^ _2007_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0423_ (net)
                  0.11    0.00    1.57 ^ _2015_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.04    0.18    0.26    1.83 ^ _2015_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0427_ (net)
                  0.18    0.00    1.83 ^ _2023_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.17    0.25    2.08 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0433_ (net)
                  0.17    0.00    2.08 ^ _2024_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.23    0.24    2.32 ^ _2024_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0434_ (net)
                  0.23    0.00    2.32 ^ _2108_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.04    0.18    0.29    2.61 ^ _2108_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0491_ (net)
                  0.18    0.00    2.61 ^ _2442_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27    2.88 v _2442_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1009_ (net)
                  0.09    0.00    2.88 v _2524_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.20    0.38    3.26 ^ _2524_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1011_ (net)
                  0.20    0.00    3.26 ^ _1455_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.23    0.33    3.59 ^ _1455_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0804_ (net)
                  0.23    0.00    3.59 ^ _1471_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.10    0.19    3.78 ^ _1471_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0820_ (net)
                  0.10    0.00    3.78 ^ _1472_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.20    0.15    3.93 v _1472_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0821_ (net)
                  0.20    0.00    3.93 v _1476_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     1    0.03    0.31    0.23    4.16 ^ _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0825_ (net)
                  0.31    0.00    4.16 ^ _1477_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.08    0.24    0.18    4.34 v _1477_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0826_ (net)
                  0.24    0.00    4.34 v _2297_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    4.69 v _2297_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0629_ (net)
                  0.11    0.00    4.69 v _2304_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.14    4.82 v _2304_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0978_ (net)
                  0.05    0.00    4.82 v channel_state[1][2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.82   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.15    0.45    0.34   10.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.45    0.00   10.34 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.15    0.09    0.20   10.54 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.09    0.00   10.54 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.54   clock reconvergence pessimism
                         -0.10   10.43   library setup time
                                 10.43   data required time
-----------------------------------------------------------------------------
                                 10.43   data required time
                                 -4.82   data arrival time
-----------------------------------------------------------------------------
                                  5.61   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.7433218955993652

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6226

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2390485256910324

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8867

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: transfer_count[1][0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[1][2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.54 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.54 ^ transfer_count[1][0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.55    1.08 ^ transfer_count[1][0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.27    1.35 ^ _2641_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.22    1.57 ^ _2007_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.26    1.83 ^ _2015_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.25    2.08 ^ _2023_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.24    2.32 ^ _2024_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.29    2.61 ^ _2108_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.27    2.88 v _2442_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.38    3.26 ^ _2524_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.33    3.59 ^ _1455_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.19    3.78 ^ _1471_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.15    3.93 v _1472_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.23    4.16 ^ _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.18    4.34 v _1477_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.34    4.69 v _2297_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.14    4.82 v _2304_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    4.82 v channel_state[1][2]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           4.82   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.34   10.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20   10.54 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.54 ^ channel_state[1][2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.54   clock reconvergence pessimism
  -0.10   10.43   library setup time
          10.43   data required time
---------------------------------------------------------
          10.43   data required time
          -4.82   data arrival time
---------------------------------------------------------
           5.61   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: active_channel_count[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_active_channels[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.54 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.54 ^ active_channel_count[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.96 v active_channel_count[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.96 v debug_active_channels[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.96   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.54 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.54 ^ debug_active_channels[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.54   clock reconvergence pessimism
   0.04    0.57   library hold time
           0.57   data required time
---------------------------------------------------------
           0.57   data required time
          -0.96   data arrival time
---------------------------------------------------------
           0.39   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.5330

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.5407

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.8239

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.6088

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
116.271067

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.18e-02   3.98e-03   9.90e-08   2.57e-02  26.6%
Combinational          2.40e-02   1.57e-02   5.18e-07   3.97e-02  41.0%
Clock                  2.15e-02   9.97e-03   9.65e-08   3.15e-02  32.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.72e-02   2.97e-02   7.14e-07   9.69e-02 100.0%
                          69.4%      30.6%       0.0%
