
*** Running vivado
    with args -log HDMI_tx_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_tx_test.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source HDMI_tx_test.tcl -notrace
Command: synth_design -top HDMI_tx_test -part xc7a35tftg256-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0.xci

INFO: [IP_Flow 19-2162] IP 'HDMI_FPGA_ML_A7_0' is locked:
* IP definition 'HDMI_FPGA_ML_A7 (1.0)' for IP 'HDMI_FPGA_ML_A7_0' (customized with software release 2016.4) was not found in the IP Catalog.
* Current project part 'xc7a35tftg256-2' and the part 'xc7a75tfgg484-2' used to customize the IP 'HDMI_FPGA_ML_A7_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 392.332 ; gain = 98.266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_tx_test' [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/HDMI_tx.v:23]
INFO: [Synth 8-638] synthesizing module 'hdmi_data_gen' [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/video_data_gen.v:23]
	Parameter H_Total bound to: 2200 - type: integer 
	Parameter H_Sync bound to: 44 - type: integer 
	Parameter H_Back bound to: 148 - type: integer 
	Parameter H_Active bound to: 1920 - type: integer 
	Parameter H_Front bound to: 88 - type: integer 
	Parameter H_Start bound to: 192 - type: integer 
	Parameter H_End bound to: 2112 - type: integer 
	Parameter V_Total bound to: 1125 - type: integer 
	Parameter V_Sync bound to: 5 - type: integer 
	Parameter V_Back bound to: 36 - type: integer 
	Parameter V_Active bound to: 1080 - type: integer 
	Parameter V_Front bound to: 4 - type: integer 
	Parameter V_Start bound to: 41 - type: integer 
	Parameter V_End bound to: 1121 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdmi_data_gen' (1#1) [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/video_data_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'HDMI_FPGA_ML_A7_0' [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/realtime/HDMI_FPGA_ML_A7_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'HDMI_FPGA_ML_A7_0' (2#1) [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/realtime/HDMI_FPGA_ML_A7_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (3#1) [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'HDMI_tx_test' (4#1) [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/HDMI_tx.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 440.168 ; gain = 146.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 440.168 ; gain = 146.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc] for cell 'u_HDMI'
Finished Parsing XDC File [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc] for cell 'u_HDMI'
Parsing XDC File [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp3/clk_wiz_0_in_context.xdc] for cell 'u_clk'
Finished Parsing XDC File [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp3/clk_wiz_0_in_context.xdc] for cell 'u_clk'
Parsing XDC File [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc]
Finished Parsing XDC File [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/HDMI_tx.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HDMI_tx_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HDMI_tx_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 770.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 770.824 ; gain = 476.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 770.824 ; gain = 476.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_CLK_N. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_CLK_N. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_CLK_P. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_CLK_P. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D0_N. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D0_N. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D0_P. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D0_P. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D1_N. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D1_N. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D1_P. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D1_P. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D2_N. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D2_N. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D2_P. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D2_P. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp2/HDMI_FPGA_ML_A7_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for clk_27M. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_27M. (constraint file  G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/.Xil/Vivado-3492-DADI-20180128YX/dcp3/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for u_HDMI. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 770.824 ; gain = 476.758
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs_de" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs_de" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vs_de" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vs_de" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dis_mode" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element key_counter_reg was removed.  [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/video_data_gen.v:160]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 770.824 ; gain = 476.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hdmi_data_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "u_hdmi_data_gen/y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_hdmi_data_gen/vs_de" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_hdmi_data_gen/vs_de" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_hdmi_data_gen/hs_de" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_hdmi_data_gen/hs_de" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_hdmi_data_gen/dis_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_hdmi_data_gen/hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_hdmi_data_gen/hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_hdmi_data_gen/vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_hdmi_data_gen/vsync_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element u_hdmi_data_gen/key_counter_reg was removed.  [G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.srcs/sources_1/video_data_gen.v:160]
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[0]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[1]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[2]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[3]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[4]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[5]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[6]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[8]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[9]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[10]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[11]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[12]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[13]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[14]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[16]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_2_reg[0]' (FDR) to 'u_hdmi_data_gen/grid_data_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_1_reg[0]' (FDR) to 'u_hdmi_data_gen/grid_data_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[17]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_2_reg[1]' (FDR) to 'u_hdmi_data_gen/grid_data_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_1_reg[1]' (FDR) to 'u_hdmi_data_gen/grid_data_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[18]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_2_reg[2]' (FDR) to 'u_hdmi_data_gen/grid_data_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_1_reg[2]' (FDR) to 'u_hdmi_data_gen/grid_data_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[19]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_2_reg[3]' (FDR) to 'u_hdmi_data_gen/grid_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_1_reg[3]' (FDR) to 'u_hdmi_data_gen/grid_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[20]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_2_reg[4]' (FDR) to 'u_hdmi_data_gen/grid_data_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_1_reg[4]' (FDR) to 'u_hdmi_data_gen/grid_data_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[21]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_2_reg[5]' (FDR) to 'u_hdmi_data_gen/grid_data_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_1_reg[5]' (FDR) to 'u_hdmi_data_gen/grid_data_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/color_bar_reg[22]' (FDE) to 'u_hdmi_data_gen/color_bar_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_2_reg[6]' (FDR) to 'u_hdmi_data_gen/grid_data_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_hdmi_data_gen/grid_data_1_reg[6]' (FDR) to 'u_hdmi_data_gen/grid_data_1_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.824 ; gain = 476.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk/clk_out1' to pin 'u_clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk/clk_out2' to pin 'u_clk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 771.797 ; gain = 477.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 795.395 ; gain = 501.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 799.238 ; gain = 505.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 799.238 ; gain = 505.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 799.238 ; gain = 505.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 799.238 ; gain = 505.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 799.238 ; gain = 505.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 799.238 ; gain = 505.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 799.238 ; gain = 505.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |HDMI_FPGA_ML_A7_0 |         1|
|2     |clk_wiz_0         |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |HDMI_FPGA_ML_A7_0 |     1|
|2     |clk_wiz_0         |     1|
|3     |CARRY4            |    11|
|4     |LUT1              |     3|
|5     |LUT2              |     8|
|6     |LUT3              |    31|
|7     |LUT4              |    14|
|8     |LUT5              |    36|
|9     |LUT6              |    33|
|10    |FDRE              |    78|
|11    |IBUF              |     1|
|12    |OBUF              |     4|
+------+------------------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   230|
|2     |  u_hdmi_data_gen |hdmi_data_gen |   214|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 799.238 ; gain = 505.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 799.238 ; gain = 174.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 799.238 ; gain = 505.172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 799.238 ; gain = 516.641
INFO: [Common 17-1381] The checkpoint 'G:/deverlopboard/a35t_code/hdmi1_tx_35t_1080p60hz/08_hdmi_tx.runs/synth_3/HDMI_tx_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_tx_test_utilization_synth.rpt -pb HDMI_tx_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 799.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 10:39:31 2019...
