
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_0";
mvm_20_20_20_0
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_0' with
	the parameters "20,20,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g0 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g0' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g0' with
	the parameters "1,20,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g0 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1011 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k20_p20_b20_g0'
  Processing 'mvm_20_20_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_40_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_16_DW_mult_tc_0'
  Mapping 'mac_b20_g0_17_DW_mult_tc_0'
  Mapping 'mac_b20_g0_18_DW_mult_tc_0'
  Mapping 'mac_b20_g0_19_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:58  283727.6      1.70    1652.3   23266.5                          
    0:00:58  283727.6      1.70    1652.3   23266.5                          
    0:00:58  284062.7      1.70    1652.3   23266.5                          
    0:00:59  284389.9      1.70    1652.3   23266.5                          
    0:00:59  284717.1      1.70    1652.3   23266.5                          
    0:00:59  285044.3      1.70    1652.3   23266.5                          
    0:00:59  285371.4      1.70    1652.3   23266.5                          
    0:00:59  285698.6      1.70    1652.3   23266.5                          
    0:00:59  286159.1      1.70    1646.8   21262.4                          
    0:01:49  261236.2      0.37     390.7      16.0                          
    0:01:50  261212.3      0.37     390.7      16.0                          
    0:01:50  261212.3      0.37     390.7      16.0                          
    0:01:50  261209.6      0.37     390.7      16.0                          
    0:01:50  261209.6      0.37     390.7      16.0                          
    0:01:51  261209.6      0.37     390.7      16.0                          
    0:02:20  201232.2      0.37     198.2       0.0                          
    0:02:25  200934.0      0.36     210.4       0.0                          
    0:02:30  200957.7      0.35     208.3       0.0                          
    0:02:31  200959.8      0.35     207.3       0.0                          
    0:02:36  200963.0      0.35     206.5       0.0                          
    0:02:37  200967.5      0.35     205.4       0.0                          
    0:02:38  200971.0      0.35     204.7       0.0                          
    0:02:39  200974.7      0.34     203.7       0.0                          
    0:02:41  200978.4      0.33     203.2       0.0                          
    0:02:42  200982.9      0.33     202.9       0.0                          
    0:02:43  200987.5      0.33     202.5       0.0                          
    0:02:44  200774.4      0.33     202.5       0.0                          
    0:02:44  200774.4      0.33     202.5       0.0                          
    0:02:44  200774.4      0.33     202.5       0.0                          
    0:02:44  200774.4      0.33     202.5       0.0                          
    0:02:44  200774.4      0.33     202.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:44  200774.4      0.33     202.5       0.0                          
    0:02:45  200824.9      0.30     189.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:45  200843.8      0.30     186.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:45  200866.2      0.29     180.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  200876.0      0.28     177.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:46  200898.6      0.27     172.9       0.0 path/genblk1[13].path/path/add_out_reg[35]/D
    0:02:46  200920.4      0.27     171.1      23.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:46  200931.9      0.27     169.5      23.8 path/genblk1[6].path/path/add_out_reg[38]/D
    0:02:46  200950.0      0.26     167.7      23.8 path/genblk1[18].path/path/add_out_reg[38]/D
    0:02:46  200975.2      0.26     166.6      39.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:46  200985.6      0.26     166.3      39.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:47  200996.2      0.26     164.8      39.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:47  201002.9      0.26     163.8      39.7 path/genblk1[18].path/path/add_out_reg[38]/D
    0:02:47  201018.9      0.25     163.0      39.7 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:47  201025.8      0.25     161.2      39.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:47  201034.6      0.25     160.7      39.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201048.1      0.25     160.1      39.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:48  201052.4      0.25     159.8      39.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:48  201057.4      0.25     159.2      39.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:48  201063.8      0.25     158.9      39.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:48  201068.6      0.25     158.4      39.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:48  201072.6      0.25     157.6      39.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:48  201078.7      0.25     157.0      39.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:48  201081.6      0.24     156.6      39.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:48  201086.4      0.24     156.1      39.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:49  201088.3      0.24     156.1      39.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201098.9      0.24     155.7      39.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:49  201106.6      0.24     155.3      39.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:49  201116.7      0.24     155.0      39.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:49  201123.9      0.24     153.7      39.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:49  201130.3      0.24     153.5      39.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:49  201133.0      0.24     153.0      39.7 path/genblk1[10].path/path/add_out_reg[37]/D
    0:02:49  201137.8      0.24     152.7      39.7 path/genblk1[10].path/path/add_out_reg[36]/D
    0:02:49  201147.6      0.24     152.4      39.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:50  201151.1      0.24     151.8      39.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:50  201152.4      0.24     151.3      39.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:50  201155.3      0.24     151.2      39.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:50  201169.4      0.24     151.1      52.7 path/genblk1[7].path/path/add_out_reg[36]/D
    0:02:50  201186.2      0.24     150.8      76.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:50  201190.4      0.24     150.7      76.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:50  201197.9      0.24     150.4      76.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:50  201209.0      0.24     150.2     100.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:50  201224.7      0.23     150.1     124.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:50  201233.3      0.23     150.0     124.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:50  201242.6      0.23     149.7     124.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:51  201248.1      0.23     149.4     124.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:51  201255.6      0.23     149.3     124.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:51  201261.2      0.23     148.8     124.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:51  201274.7      0.23     148.5     147.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:51  201281.9      0.23     148.4     147.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:51  201281.4      0.23     148.2     147.8 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:51  201283.3      0.23     147.9     147.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:51  201291.0      0.23     147.7     147.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:51  201297.6      0.23     147.6     147.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:51  201313.6      0.23     147.0     163.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:52  201314.9      0.23     146.8     163.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:52  201323.4      0.23     146.6     163.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:52  201326.6      0.23     146.6     163.7 path/genblk1[7].path/path/add_out_reg[33]/D
    0:02:52  201336.7      0.23     146.5     163.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:52  201341.2      0.23     146.3     163.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:52  201350.6      0.23     146.2     163.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:52  201354.8      0.23     146.1     163.7 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:52  201362.5      0.23     145.9     163.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:52  201367.8      0.23     145.6     163.7 path/genblk1[3].path/path/add_out_reg[35]/D
    0:02:53  201368.9      0.23     145.5     163.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:53  201372.6      0.23     145.1     163.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:53  201378.5      0.23     145.0     163.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:53  201381.1      0.23     144.9     163.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:53  201388.6      0.23     144.8     163.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:53  201393.4      0.23     144.8     163.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:53  201394.2      0.22     144.6     163.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:53  201400.3      0.22     144.3     163.7 path/genblk1[1].path/path/add_out_reg[35]/D
    0:02:53  201402.4      0.22     144.1     163.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:53  201408.0      0.22     144.0     163.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:54  201408.8      0.22     144.0     163.7 path/genblk1[6].path/path/add_out_reg[37]/D
    0:02:54  201411.5      0.22     143.8     163.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:54  201413.1      0.22     143.6     163.7 path/genblk1[1].path/path/add_out_reg[38]/D
    0:02:54  201417.3      0.22     143.2     163.7 path/genblk1[3].path/path/add_out_reg[35]/D
    0:02:54  201419.7      0.22     142.9     163.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:54  201421.0      0.22     142.5     150.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:54  201423.2      0.22     142.4     150.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:54  201426.6      0.22     142.3     150.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:54  201433.6      0.22     142.1     150.6 path/genblk1[7].path/path/add_out_reg[33]/D
    0:02:54  201439.7      0.22     141.8     150.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:54  201448.7      0.22     141.5     150.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:55  201448.4      0.22     141.3     150.6 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:55  201453.5      0.22     141.2     150.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:55  201454.0      0.22     141.2     150.6 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:55  201464.7      0.22     140.7     161.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:55  201470.3      0.22     140.5     161.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:55  201471.9      0.22     140.3     161.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:55  201473.5      0.22     140.3     161.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:55  201477.2      0.22     140.0     161.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:55  201490.7      0.22     139.7     208.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:55  201500.1      0.22     139.2     208.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  201505.4      0.22     138.8     208.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:56  201513.4      0.22     138.5     208.4 path/genblk1[7].path/path/add_out_reg[39]/D
    0:02:56  201525.3      0.21     138.4     224.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:56  201528.8      0.21     138.4     224.3 path/genblk1[12].path/path/add_out_reg[39]/D
    0:02:56  201533.8      0.21     138.3     224.3 path/genblk1[17].path/path/add_out_reg[39]/D
    0:02:56  201539.4      0.21     138.2     224.3 path/genblk1[15].path/path/add_out_reg[34]/D
    0:02:56  201543.9      0.21     138.5     224.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:56  201556.2      0.21     138.4     224.3 path/genblk1[15].path/path/add_out_reg[34]/D
    0:02:56  201559.1      0.21     138.4     224.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:56  201560.7      0.21     138.3     224.3 path/genblk1[19].path/path/add_out_reg[38]/D
    0:02:56  201565.5      0.21     138.2     224.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:57  201574.8      0.21     138.0     224.3 path/genblk1[2].path/path/add_out_reg[36]/D
    0:02:57  201582.5      0.21     137.7     224.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:57  201592.9      0.21     137.5     224.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:57  201601.1      0.21     137.2     224.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:57  201605.7      0.21     137.1     224.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:57  201613.9      0.21     136.8     224.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:57  201624.5      0.21     136.6     248.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:57  201629.1      0.21     136.6     248.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:57  201641.6      0.21     136.6     264.0 path/genblk1[17].path/path/add_out_reg[37]/D
    0:02:57  201643.7      0.21     136.3     264.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  201644.8      0.21     136.1     264.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:58  201649.5      0.21     135.7     264.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:58  201650.9      0.21     135.6     264.0 path/path/path/add_out_reg[39]/D
    0:02:58  201653.8      0.21     135.6     264.0 path/genblk1[11].path/path/add_out_reg[36]/D
    0:02:58  201660.4      0.21     135.5     264.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:02:58  201662.0      0.21     135.3     264.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:02:58  201663.1      0.21     135.0     264.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:58  201666.8      0.21     134.8     264.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:58  201673.5      0.21     134.4     264.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:58  201674.8      0.21     134.1     264.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:59  201688.6      0.21     133.9     287.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:59  201690.8      0.21     133.9     287.7 path/genblk1[3].path/path/add_out_reg[35]/D
    0:02:59  201695.3      0.21     133.7     287.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  201696.1      0.21     133.4     287.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:59  201703.8      0.21     133.2     287.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:59  201709.4      0.21     132.8     287.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:59  201712.3      0.21     132.6     287.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  201725.9      0.20     132.4     311.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:59  201728.0      0.20     132.2     311.5 path/genblk1[3].path/path/add_out_reg[35]/D
    0:02:59  201734.9      0.20     131.9     311.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:00  201735.2      0.20     131.8     311.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:00  201746.1      0.20     131.6     324.6 path/genblk1[4].path/path/add_out_reg[36]/D
    0:03:00  201753.3      0.20     131.5     324.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:00  201756.7      0.20     131.4     324.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:00  201767.6      0.20     131.0     337.6 path/genblk1[15].path/path/add_out_reg[34]/D
    0:03:00  201779.4      0.20     130.9     350.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:00  201778.6      0.20     130.8     350.7 path/genblk1[11].path/path/add_out_reg[35]/D
    0:03:00  201788.1      0.20     130.8     374.4 path/genblk1[11].path/path/add_out_reg[35]/D
    0:03:00  201789.5      0.20     130.7     374.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:00  201801.2      0.20     130.6     421.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:00  201801.4      0.20     130.6     421.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:00  201804.1      0.20     130.5     421.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:01  201806.7      0.20     130.3     421.8 path/genblk1[12].path/path/add_out_reg[38]/D
    0:03:01  201817.1      0.20     130.2     434.7 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:01  201819.8      0.20     130.1     434.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:01  201823.8      0.20     129.8     434.7 path/path/path/add_out_reg[38]/D
    0:03:01  201829.1      0.20     129.6     434.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:01  201832.6      0.20     129.4     434.7 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:01  201834.7      0.20     129.2     434.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:01  201836.0      0.20     129.1     434.7 path/genblk1[19].path/path/add_out_reg[34]/D
    0:03:01  201841.1      0.20     128.9     434.7 path/genblk1[16].path/path/add_out_reg[35]/D
    0:03:01  201846.4      0.20     128.7     434.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:01  201852.0      0.20     128.5     434.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:02  201854.9      0.20     128.5     434.7 path/path/path/add_out_reg[38]/D
    0:03:02  201873.8      0.20     128.4     498.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:02  201877.8      0.20     128.3     498.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:02  201885.5      0.20     127.9     498.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:02  201888.9      0.20     127.7     498.0 path/path/path/add_out_reg[38]/D
    0:03:02  201895.1      0.20     127.6     498.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:02  201896.4      0.20     127.6     498.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:02  201905.2      0.20     127.6     498.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:02  201911.8      0.20     127.4     498.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:02  201917.4      0.20     127.3     498.0 path/genblk1[19].path/path/add_out_reg[34]/D
    0:03:02  201924.6      0.20     127.0     498.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:02  201925.7      0.20     126.8     498.0 path/path/path/add_out_reg[38]/D
    0:03:03  201928.3      0.19     126.9     498.0 path/genblk1[15].path/path/add_out_reg[39]/D
    0:03:03  201933.4      0.19     126.8     498.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:03  201937.4      0.19     126.9     498.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:03  201947.7      0.19     126.6     498.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:03:03  201950.4      0.19     126.3     498.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:03  201957.0      0.19     126.2     498.0 path/path/path/add_out_reg[38]/D
    0:03:03  201966.3      0.19     126.1     498.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:03  201970.3      0.19     125.9     498.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:03:03  201977.0      0.19     125.8     498.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:03  201983.6      0.19     125.6     498.0 path/genblk1[8].path/path/add_out_reg[33]/D
    0:03:03  201986.3      0.19     125.6     496.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:04  201996.7      0.19     125.5     519.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:04  202000.4      0.19     125.5     519.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:04  202002.8      0.19     125.4     519.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:04  202010.5      0.19     125.0     519.9 path/genblk1[4].path/path/add_out_reg[37]/D
    0:03:04  202012.9      0.19     124.8     519.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  202023.8      0.19     124.8     567.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:04  202030.2      0.19     124.8     567.3 path/genblk1[6].path/path/add_out_reg[37]/D
    0:03:04  202051.5      0.19     124.6     628.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:03:04  202054.4      0.19     124.6     628.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:04  202056.8      0.19     124.6     628.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:03:04  202059.4      0.19     124.4     628.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:05  202064.8      0.19     124.3     628.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:05  202083.7      0.19     124.2     688.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  202084.2      0.19     124.1     688.4 path/genblk1[4].path/path/add_out_reg[37]/D
    0:03:05  202089.5      0.19     124.1     688.4 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:05  202091.6      0.19     124.0     688.4 path/genblk1[6].path/path/add_out_reg[37]/D
    0:03:05  202092.4      0.19     123.9     688.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:05  202092.7      0.19     123.8     688.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:05  202103.1      0.19     123.6     704.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:05  202108.1      0.19     123.5     704.3 path/genblk1[3].path/path/add_out_reg[37]/D
    0:03:05  202107.9      0.19     123.4     680.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:06  202110.3      0.19     123.4     680.5 path/genblk1[13].path/path/add_out_reg[33]/D
    0:03:06  202118.0      0.19     122.9     680.5 path/genblk1[10].path/path/add_out_reg[37]/D
    0:03:06  202123.6      0.19     123.2     680.5 path/genblk1[12].path/path/add_out_reg[37]/D
    0:03:06  202128.9      0.19     123.0     680.5 path/path/path/add_out_reg[37]/D
    0:03:06  202134.2      0.19     122.8     680.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  202137.9      0.18     122.4     680.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:06  202150.2      0.18     122.0     728.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  202152.5      0.18     121.9     728.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  202155.7      0.18     121.8     728.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  202158.1      0.18     121.7     728.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:07  202162.1      0.18     121.6     728.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:07  202167.4      0.18     121.5     728.1 path/genblk1[17].path/path/add_out_reg[35]/D
    0:03:07  202175.2      0.18     121.1     728.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  202183.4      0.18     121.0     728.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:07  202184.5      0.18     120.9     728.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:07  202188.2      0.18     120.7     728.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:03:07  202183.4      0.18     120.9     712.1 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:07  202183.9      0.18     120.8     712.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:07  202185.5      0.18     120.8     712.1 path/genblk1[8].path/path/add_out_reg[34]/D
    0:03:07  202185.5      0.18     120.7     712.1 path/genblk1[8].path/path/add_out_reg[34]/D
    0:03:07  202193.2      0.18     120.6     712.1 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:08  202190.9      0.18     120.4     699.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:08  202189.3      0.18     120.4     685.9 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:08  202193.8      0.18     120.3     685.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:08  202197.5      0.18     120.2     685.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:08  202202.6      0.18     120.1     685.9 path/genblk1[8].path/path/add_out_reg[34]/D
    0:03:08  202207.9      0.18     120.0     684.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:08  202211.3      0.18     119.8     684.2 path/genblk1[10].path/path/add_out_reg[37]/D
    0:03:08  202215.9      0.18     119.6     684.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202216.9      0.18     119.6     684.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:08  202225.7      0.18     119.5     684.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:09  202225.4      0.18     119.5     684.2 path/genblk1[15].path/path/add_out_reg[38]/D
    0:03:09  202233.7      0.18     119.3     684.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:09  202236.6      0.18     119.0     684.2 path/genblk1[4].path/path/add_out_reg[37]/D
    0:03:09  202243.3      0.18     118.9     684.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:09  202245.6      0.18     118.8     684.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:09  202251.2      0.18     118.7     684.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  202253.4      0.18     118.6     684.2 path/genblk1[16].path/path/add_out_reg[37]/D
    0:03:09  202259.7      0.18     118.5     684.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:09  202263.5      0.18     118.3     684.2 path/genblk1[15].path/path/add_out_reg[38]/D
    0:03:09  202273.8      0.18     118.2     684.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:09  202278.4      0.18     118.1     684.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:09  202286.6      0.18     117.8     684.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:10  202295.1      0.18     117.7     684.2 path/genblk1[4].path/path/add_out_reg[37]/D
    0:03:10  202298.6      0.18     117.6     684.2 path/genblk1[6].path/path/add_out_reg[38]/D
    0:03:10  202300.7      0.18     117.5     684.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:10  202300.4      0.18     117.4     638.5 path/genblk1[4].path/path/add_out_reg[37]/D
    0:03:10  202307.4      0.17     117.3     638.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202312.1      0.17     117.3     638.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202314.0      0.17     117.2     638.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202317.2      0.17     117.1     638.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:10  202321.7      0.17     116.9     638.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:10  202327.0      0.17     116.9     638.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:10  202329.2      0.17     117.0     635.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:11  202330.0      0.17     116.9     635.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:11  202333.2      0.17     116.8     635.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:11  202337.4      0.17     116.7     635.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:11  202340.1      0.17     116.5     631.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:11  202343.0      0.17     116.4     627.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:11  202345.7      0.17     116.2     625.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:11  202347.0      0.17     116.3     625.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:11  202349.1      0.17     116.1     625.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:11  202349.1      0.17     116.0     625.5 path/genblk1[19].path/path/add_out_reg[34]/D
    0:03:11  202355.8      0.17     115.9     625.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:11  202350.5      0.17     115.8     612.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:12  202346.5      0.17     115.8     566.4 path/genblk1[16].path/path/add_out_reg[37]/D
    0:03:12  202350.2      0.17     115.7     566.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:12  202356.6      0.17     115.6     566.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:12  202362.4      0.17     115.3     562.7 path/genblk1[16].path/path/add_out_reg[37]/D
    0:03:12  202369.3      0.17     115.1     562.7 path/genblk1[12].path/path/add_out_reg[38]/D
    0:03:12  202375.2      0.17     115.0     562.7 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:12  202377.6      0.17     114.7     562.7 path/genblk1[11].path/path/add_out_reg[30]/D
    0:03:12  202383.4      0.17     114.9     562.7 path/genblk1[10].path/path/add_out_reg[37]/D
    0:03:12  202386.9      0.17     114.7     562.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:12  202393.0      0.17     114.7     562.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  202400.7      0.17     114.7     562.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:12  202406.8      0.17     114.8     562.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  202415.6      0.17     114.7     562.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:13  202417.0      0.17     114.7     562.7 path/genblk1[12].path/path/add_out_reg[31]/D
    0:03:13  202413.0      0.17     114.6     516.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  202413.2      0.17     114.5     516.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:13  202419.6      0.17     114.4     516.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:13  202416.4      0.17     114.4     493.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:03:13  202419.6      0.17     114.2     490.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:13  202421.2      0.17     114.1     490.7 path/genblk1[11].path/path/add_out_reg[35]/D
    0:03:13  202423.9      0.17     114.0     488.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  202426.3      0.17     113.9     488.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:13  202423.9      0.17     113.8     475.5 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:13  202430.0      0.16     113.7     475.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:14  202438.2      0.16     113.6     475.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:14  202443.8      0.16     113.4     475.5 path/genblk1[11].path/path/add_out_reg[35]/D
    0:03:14  202445.4      0.16     113.4     475.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:14  202448.3      0.16     113.4     475.5 path/genblk1[12].path/path/add_out_reg[38]/D
    0:03:14  202447.5      0.16     113.3     475.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:14  202449.4      0.16     113.2     475.5 path/genblk1[10].path/path/add_out_reg[37]/D
    0:03:14  202451.3      0.16     113.1     475.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:14  202453.1      0.16     113.0     475.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:14  202459.2      0.16     113.0     475.5 path/genblk1[19].path/path/add_out_reg[39]/D
    0:03:14  202453.1      0.16     112.8     429.7 path/genblk1[12].path/path/add_out_reg[38]/D
    0:03:15  202456.1      0.16     112.8     429.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:15  202458.7      0.16     112.8     429.7 path/genblk1[10].path/path/add_out_reg[37]/D
    0:03:15  202458.4      0.16     112.7     429.7 path/genblk1[8].path/path/add_out_reg[37]/D
    0:03:15  202462.2      0.16     112.6     429.7 path/genblk1[8].path/path/add_out_reg[37]/D
    0:03:15  202469.1      0.16     112.6     429.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:15  202471.2      0.16     112.6     429.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:15  202471.2      0.16     112.5     426.7 path/genblk1[6].path/path/add_out_reg[38]/D
    0:03:15  202473.9      0.16     112.4     426.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  202474.9      0.16     112.3     426.7 path/genblk1[6].path/path/add_out_reg[38]/D
    0:03:15  202480.0      0.16     112.2     426.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:15  202482.9      0.16     112.2     426.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:15  202484.5      0.16     112.1     426.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:16  202497.8      0.16     112.0     474.3 path/genblk1[11].path/path/add_out_reg[35]/D
    0:03:16  202501.0      0.16     112.0     474.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:16  202502.1      0.16     111.9     474.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:03:16  202505.3      0.16     111.8     474.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:16  202510.6      0.16     111.7     474.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:16  202512.2      0.16     111.7     474.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:16  202515.6      0.16     112.0     474.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:16  202520.4      0.16     111.6     474.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:16  202523.9      0.16     111.6     474.3 path/genblk1[10].path/path/add_out_reg[38]/D
    0:03:16  202528.7      0.16     111.5     474.3 path/genblk1[10].path/path/add_out_reg[37]/D
    0:03:16  202528.7      0.16     111.4     474.3 path/genblk1[4].path/path/add_out_reg[37]/D
    0:03:16  202535.3      0.16     111.3     474.3 path/genblk1[1].path/path/add_out_reg[35]/D
    0:03:16  202538.8      0.16     111.3     474.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  202546.2      0.16     111.2     474.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  202548.1      0.16     111.0     474.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  202549.2      0.16     111.0     474.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  202553.7      0.16     111.0     474.3 path/genblk1[10].path/path/add_out_reg[37]/D
    0:03:17  202555.5      0.16     111.0     474.3 path/genblk1[15].path/path/add_out_reg[38]/D
    0:03:17  202554.5      0.16     111.0     474.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  202557.9      0.16     110.9     474.3 path/genblk1[8].path/path/add_out_reg[37]/D
    0:03:17  202558.5      0.16     110.9     474.3 path/path/path/add_out_reg[38]/D
    0:03:17  202558.7      0.16     110.9     474.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:17  202562.2      0.16     110.9     474.3 path/genblk1[8].path/path/add_out_reg[37]/D
    0:03:17  202568.6      0.16     110.8     474.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  202572.3      0.16     110.8     474.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:18  202573.1      0.16     110.7     474.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:18  202574.2      0.16     110.8     474.3 path/genblk1[8].path/path/add_out_reg[37]/D
    0:03:18  202578.9      0.16     110.7     474.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:18  202578.9      0.16     110.7     474.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:18  202579.7      0.16     110.7     474.3 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:18  202580.0      0.16     110.6     474.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:18  202581.6      0.16     110.6     474.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:18  202582.1      0.16     110.5     474.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:18  202583.2      0.16     110.5     474.3 path/genblk1[2].path/path/add_out_reg[31]/D
    0:03:18  202587.2      0.16     110.4     474.3 path/genblk1[16].path/path/add_out_reg[37]/D
    0:03:18  202589.1      0.16     110.3     474.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:18  202590.7      0.16     110.3     474.3 path/genblk1[15].path/path/add_out_reg[38]/D
    0:03:18  202593.8      0.16     110.2     474.3 path/genblk1[19].path/path/add_out_reg[31]/D
    0:03:19  202595.4      0.16     110.2     474.3 path/genblk1[7].path/path/add_out_reg[27]/D
    0:03:19  202598.6      0.16     110.1     474.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:19  202599.7      0.16     110.1     474.3 path/genblk1[12].path/path/add_out_reg[38]/D
    0:03:19  202602.4      0.16     110.0     474.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  202604.5      0.16     110.0     474.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:19  202602.9      0.16     110.0     474.3 path/genblk1[15].path/path/add_out_reg[38]/D
    0:03:19  202605.0      0.16     109.9     474.3                          
    0:03:23  202605.0      0.16     109.9     474.3                          
    0:03:37  197400.2      0.16     109.9     474.3                          
    0:03:38  197339.0      0.16     109.9     474.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:38  197339.0      0.16     109.9     474.3                          
    0:03:39  197179.1      0.16     109.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:39  197183.4      0.16     109.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:39  197186.1      0.15     109.5       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:39  197191.1      0.15     109.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:39  197191.6      0.15     109.4       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:03:39  197192.4      0.15     109.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:39  197202.6      0.15     109.3      15.9 path/genblk1[12].path/path/add_out_reg[38]/D
    0:03:40  197206.8      0.15     109.2      15.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:40  197209.7      0.15     109.2      15.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:40  197212.4      0.15     109.1      15.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:40  197219.3      0.15     109.0      15.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:40  197220.4      0.15     109.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/net145830


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:41  197220.4      0.15     109.0       0.0                          
    0:03:41  197220.4      0.15     109.0       0.0                          
    0:03:49  194433.2      0.16     107.3       0.0                          
    0:03:52  192372.8      0.16     106.9       0.0                          
    0:03:54  192073.3      0.16     106.9       0.0                          
    0:03:55  191838.7      0.16     106.9       0.0                          
    0:03:57  191583.3      0.16     106.9       0.0                          
    0:03:57  191390.7      0.16     106.9       0.0                          
    0:03:58  191198.1      0.16     106.9       0.0                          
    0:03:59  191005.6      0.16     106.9       0.0                          
    0:04:00  190813.5      0.16     106.9       0.0                          
    0:04:01  190621.4      0.16     106.9       0.0                          
    0:04:01  190429.4      0.16     106.9       0.0                          
    0:04:03  190184.1      0.16     106.9       0.0                          
    0:04:04  189992.6      0.16     106.9       0.0                          
    0:04:05  189864.4      0.16     106.9       0.0                          
    0:04:06  189772.9      0.16     106.9       0.0                          
    0:04:07  189698.4      0.16     106.9       0.0                          
    0:04:07  189698.4      0.16     106.9       0.0                          
    0:04:08  189698.4      0.16     106.9       0.0                          
    0:04:09  189476.6      0.17     107.8       0.0                          
    0:04:10  189474.5      0.17     107.8       0.0                          
    0:04:10  189474.5      0.17     107.8       0.0                          
    0:04:10  189474.5      0.17     107.8       0.0                          
    0:04:10  189474.5      0.17     107.8       0.0                          
    0:04:10  189474.5      0.17     107.8       0.0                          
    0:04:10  189474.5      0.17     107.8       0.0                          
    0:04:10  189478.2      0.16     106.8       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:04:10  189479.5      0.16     106.8       0.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:04:11  189483.5      0.16     106.6       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:11  189487.0      0.15     106.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:11  189488.3      0.15     106.3       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:04:11  189488.3      0.15     106.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:11  189488.3      0.15     106.3       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:04:11  189492.8      0.15     105.7       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:04:11  189495.2      0.15     105.6       0.0 path/genblk1[8].path/path/add_out_reg[35]/D
    0:04:11  189496.5      0.15     105.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:11  189498.7      0.15     105.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:11  189500.3      0.15     105.2       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:04:11  189502.1      0.15     105.1       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:04:12  189506.6      0.15     105.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:12  189509.3      0.15     105.0       0.0 path/genblk1[8].path/path/add_out_reg[35]/D
    0:04:12  189512.8      0.15     104.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:12  189514.9      0.15     104.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:12  189517.0      0.15     104.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:12  189519.4      0.15     104.7       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:04:12  189521.8      0.15     104.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:12  189522.1      0.15     104.4       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:04:12  189527.1      0.15     104.4       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:04:12  189529.5      0.15     104.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:12  189533.8      0.15     104.3       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:04:13  189535.4      0.15     104.2       0.0 path/genblk1[19].path/path/add_out_reg[37]/D
    0:04:13  189540.4      0.15     104.2       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:04:13  189542.0      0.15     104.2       0.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:04:13  189543.9      0.15     104.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:13  189543.9      0.15     104.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:13  189545.2      0.15     104.1       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:13  189553.5      0.15     103.8       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:04:13  189559.6      0.15     103.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:13  189566.0      0.15     103.3       0.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:04:13  189576.3      0.15     103.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:13  189578.7      0.15     103.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:13  189587.0      0.15     102.9       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:14  189592.0      0.15     102.8       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:04:14  189593.1      0.15     102.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:14  189594.4      0.15     102.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:14  189604.3      0.15     102.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:14  189609.6      0.15     102.5       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:04:14  189613.8      0.15     102.4       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:04:14  189615.2      0.15     102.3       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:04:14  189617.8      0.15     102.3       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:04:14  189620.5      0.15     102.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:14  189626.3      0.15     102.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:14  189626.9      0.15     102.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:15  189628.2      0.15     102.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:15  189628.5      0.15     102.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:15  189631.1      0.15     101.9       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:04:15  189635.4      0.15     101.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:15  189634.9      0.15     101.8       0.0                          
    0:04:15  189631.7      0.15     101.7       0.0                          
    0:04:16  189630.3      0.15     101.7       0.0                          
    0:04:16  189595.0      0.15     101.7       0.0                          
    0:04:16  189563.3      0.15     101.7       0.0                          
    0:04:19  189459.8      0.15     101.7       0.0                          
    0:04:19  189426.8      0.15     101.7       0.0                          
    0:04:19  189365.1      0.15     101.7       0.0                          
    0:04:20  189311.7      0.15     101.7       0.0                          
    0:04:20  189255.0      0.15     101.7       0.0                          
    0:04:20  189190.9      0.15     101.7       0.0                          
    0:04:21  189144.1      0.15     101.7       0.0                          
    0:04:21  189075.5      0.15     101.6       0.0                          
    0:04:22  188979.2      0.15     101.6       0.0                          
    0:04:22  188826.7      0.15     101.6       0.0                          
    0:04:22  188673.5      0.15     101.6       0.0                          
    0:04:23  188521.1      0.15     101.6       0.0                          
    0:04:23  188368.7      0.15     101.6       0.0                          
    0:04:24  188215.5      0.15     101.6       0.0                          
    0:04:24  188063.1      0.15     101.6       0.0                          
    0:04:24  187910.6      0.15     101.6       0.0                          
    0:04:25  187757.4      0.15     101.6       0.0                          
    0:04:25  187653.2      0.15     101.6       0.0                          
    0:04:26  187576.5      0.15     101.6       0.0                          
    0:04:26  187489.6      0.15     101.6       0.0                          
    0:04:27  187394.9      0.15     101.6       0.0                          
    0:04:27  187291.1      0.15     101.6       0.0                          
    0:04:28  187241.7      0.15     101.6       0.0                          
    0:04:28  187227.0      0.15     101.6       0.0                          
    0:04:28  187218.0      0.15     101.6       0.0                          
    0:04:28  187210.3      0.15     101.5       0.0                          
    0:04:28  187144.6      0.15     101.5       0.0                          
    0:04:28  187101.7      0.15     101.4       0.0                          
    0:04:28  187094.3      0.15     101.4       0.0                          
    0:04:28  187052.3      0.15     101.4       0.0                          
    0:04:29  186944.0      0.15     101.4       0.0                          
    0:04:29  186893.5      0.15     101.4       0.0                          
    0:04:29  186874.3      0.15     101.4       0.0                          
    0:04:30  186848.5      0.15     101.4       0.0                          
    0:04:30  186823.0      0.15     101.4       0.0                          
    0:04:30  186755.9      0.15     101.4       0.0                          
    0:04:31  186703.0      0.15     101.3       0.0                          
    0:04:31  186692.6      0.15     101.3       0.0                          
    0:04:31  186677.2      0.15     101.3       0.0                          
    0:04:31  186606.4      0.15     101.3       0.0                          
    0:04:32  186554.3      0.15     101.3       0.0                          
    0:04:33  186550.9      0.15     101.2       0.0                          
    0:04:33  186549.3      0.15     101.2       0.0                          
    0:04:33  186547.1      0.15     101.2       0.0                          
    0:04:33  186543.1      0.15     101.2       0.0                          
    0:04:33  186533.3      0.15     101.2       0.0                          
    0:04:34  186533.0      0.15     101.2       0.0                          
    0:04:34  186526.9      0.15     101.2       0.0                          
    0:04:34  186523.7      0.15     101.2       0.0                          
    0:04:34  186519.7      0.15     101.2       0.0                          
    0:04:34  186514.4      0.15     101.2       0.0                          
    0:04:35  186509.9      0.15     101.1       0.0                          
    0:04:35  186504.6      0.15     101.1       0.0                          
    0:04:35  186502.4      0.15     101.1       0.0                          
    0:04:35  186501.6      0.15     101.1       0.0                          
    0:04:35  186500.0      0.15     101.1       0.0                          
    0:04:38  186500.0      0.15     101.1       0.0                          
    0:04:39  186471.8      0.17     103.0       0.0                          
    0:04:39  186471.6      0.17     103.0       0.0                          
    0:04:39  186471.6      0.17     103.0       0.0                          
    0:04:39  186471.6      0.17     103.0       0.0                          
    0:04:39  186471.6      0.17     103.0       0.0                          
    0:04:39  186471.6      0.17     103.0       0.0                          
    0:04:39  186471.6      0.17     103.0       0.0                          
    0:04:40  186475.8      0.15     101.3       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:40  186477.4      0.15     101.2       0.0 path/genblk1[17].path/path/add_out_reg[33]/D
    0:04:40  186478.0      0.15     101.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:40  186482.5      0.15     101.0       0.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:04:40  186488.9      0.15     100.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:40  186490.5      0.15     100.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:40  186491.3      0.15     100.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:40  186492.6      0.15     100.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  186493.9      0.15     100.6       0.0 path/genblk1[2].path/path/add_out_reg[37]/D
    0:04:41  186500.3      0.15     100.6       0.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:04:41  186505.9      0.15     100.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:41  186509.6      0.15     100.4       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:41  186513.1      0.15     100.4       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:04:41  186516.5      0.15     100.4       0.0 path/path/path/add_out_reg[35]/D
    0:04:41  186519.2      0.15     100.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:41  186525.8      0.15     100.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:41  186527.7      0.15     100.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:41  186533.3      0.15     100.1       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:04:41  186535.4      0.15     100.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:42  186534.1      0.15     100.0       0.0                          
    0:04:42  186537.6      0.15     100.0       0.0                          
    0:04:42  186537.8      0.15      99.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  186541.5      0.15      99.9       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:42  186542.1      0.15      99.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:42  186543.1      0.15      99.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  186547.9      0.15      99.8       0.0 path/genblk1[2].path/path/add_out_reg[37]/D
    0:04:42  186549.3      0.15      99.8       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:04:42  186549.5      0.15      99.8       0.0 path/path/path/add_out_reg[35]/D
    0:04:43  186551.6      0.15     100.0       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:43  186555.1      0.15     100.0       0.0 path/genblk1[17].path/path/add_out_reg[33]/D
    0:04:43  186557.5      0.15      99.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  186557.8      0.15      99.9       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:43  186559.1      0.15      99.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:43  186563.1      0.15      99.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:43  186568.9      0.15      99.6       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:43  186569.7      0.15      99.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:43  186574.0      0.15      99.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  186577.2      0.15      99.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  186582.8      0.15      99.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  186585.4      0.15      99.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  186588.6      0.14      99.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  186595.0      0.14      98.9       0.0 path/genblk1[9].path/path/add_out_reg[31]/D
    0:04:44  186597.1      0.14      98.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  186608.0      0.14      98.8       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:04:44  186612.6      0.14      98.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  186614.4      0.14      98.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:44  186617.4      0.14      98.4       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:44  186617.9      0.14      98.4       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:44  186624.8      0.14      98.4       0.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:04:44  186629.6      0.14      98.3       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:44  186632.8      0.14      98.3       0.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:04:44  186643.7      0.14      98.3       0.0 path/path/path/add_out_reg[35]/D
    0:04:44  186649.5      0.14      98.2       0.0 path/genblk1[19].path/path/add_out_reg[38]/D
    0:04:45  186645.5      0.14      98.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:45  186646.9      0.14      98.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  186652.5      0.14      98.1       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:45  186657.0      0.14      97.9       0.0 path/genblk1[19].path/path/add_out_reg[38]/D
    0:04:45  186664.7      0.14      97.8       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:04:45  186672.7      0.14      97.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:45  186674.0      0.14      97.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  186674.3      0.14      97.5       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:45  186677.2      0.14      97.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  186679.9      0.14      97.4       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:04:45  186686.8      0.14      97.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:46  186692.1      0.14      97.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  186699.5      0.14      97.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  186703.0      0.14      96.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  186705.1      0.14      96.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  186709.9      0.14      96.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  186713.9      0.14      96.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:46  186716.8      0.14      96.8       0.0 path/genblk1[8].path/path/add_out_reg[31]/D
    0:04:46  186724.0      0.14      96.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  186735.7      0.14      96.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  186742.1      0.14      96.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  186748.2      0.14      96.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  186753.0      0.14      96.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  186759.4      0.14      96.0       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:04:47  186762.1      0.14      95.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  186764.2      0.14      95.8       0.0 path/path/path/add_out_reg[35]/D
    0:04:47  186768.2      0.14      95.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:47  186774.8      0.14      95.8       0.0 path/path/path/add_out_reg[35]/D
    0:04:47  186778.8      0.14      95.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  186783.1      0.14      95.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:47  186791.3      0.14      95.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:47  186802.0      0.14      95.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:47  186803.8      0.14      95.5       0.0 path/genblk1[6].path/path/add_out_reg[34]/D
    0:04:47  186807.8      0.14      95.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:48  186808.9      0.14      95.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  186815.5      0.14      95.2       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:48  186825.1      0.14      95.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  186827.5      0.14      95.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:48  186827.2      0.14      95.0       0.0 path/genblk1[2].path/path/add_out_reg[37]/D
    0:04:48  186832.3      0.14      94.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  186844.5      0.14      94.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:48  186848.0      0.14      94.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  186851.4      0.14      94.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  186856.0      0.14      94.7       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:49  186857.8      0.14      94.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  186857.5      0.14      94.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  186857.5      0.14      94.6       0.0 path/genblk1[10].path/path/add_out_reg[31]/D
    0:04:49  186858.3      0.14      94.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:49  186860.2      0.14      94.6       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:49  186867.4      0.14      94.5       0.0 path/genblk1[19].path/path/add_out_reg[38]/D
    0:04:49  186872.7      0.14      94.5       0.0 path/genblk1[9].path/path/add_out_reg[31]/D
    0:04:49  186881.0      0.14      94.4       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:49  186884.9      0.14      94.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:49  186895.3      0.14      94.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:49  186896.1      0.14      94.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  186900.4      0.14      94.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:50  186903.8      0.14      94.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  186912.1      0.14      94.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:50  186913.1      0.14      94.1       0.0 path/genblk1[19].path/path/add_out_reg[38]/D
    0:04:50  186915.8      0.14      94.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  186918.7      0.14      94.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:50  186921.1      0.14      93.9       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:50  186924.8      0.14      93.7       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:50  186925.9      0.14      93.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:50  186925.9      0.14      93.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  186928.6      0.14      93.6       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:04:51  186930.7      0.14      93.6       0.0 path/genblk1[10].path/path/add_out_reg[37]/D
    0:04:51  186934.2      0.14      93.6       0.0 path/genblk1[6].path/path/add_out_reg[34]/D
    0:04:51  186939.2      0.14      93.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  186941.3      0.14      93.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  186942.9      0.14      93.4       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:04:51  186944.8      0.14      93.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  186950.4      0.14      93.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  186953.8      0.14      93.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  186956.5      0.14      93.2       0.0 path/genblk1[9].path/path/add_out_reg[31]/D
    0:04:51  186958.9      0.14      93.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:51  186965.3      0.14      93.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  186967.7      0.14      93.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:52  186973.0      0.14      93.0       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:04:52  186979.9      0.14      92.9       0.0 path/path/path/add_out_reg[35]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/path/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 21248 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 07:23:48 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              87799.950609
Buf/Inv area:                     6747.090026
Noncombinational area:           99179.958559
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                186979.909168
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 07:23:58 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  67.9561 mW   (92%)
  Net Switching Power  =   5.5235 mW    (8%)
                         ---------
Total Dynamic Power    =  73.4796 mW  (100%)

Cell Leakage Power     =   4.0079 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.5639e+04          637.9940        1.6781e+06        6.7958e+04  (  87.69%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.3210e+03        4.8855e+03        2.3298e+06        9.5363e+03  (  12.31%)
--------------------------------------------------------------------------------------------------
Total          6.7960e+04 uW     5.5235e+03 uW     4.0079e+06 nW     7.7494e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 07:23:59 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[15].path/path/add_out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[15].path/Mat_a_Mem/Mem/U22/Z (TBUF_X2)     0.13       0.21 f
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out[2] (memory_b20_SIZE20_LOGSIZE5_10)
                                                          0.00       0.21 f
  path/genblk1[15].path/Mat_a_Mem/data_out[2] (seqMemory_b20_SIZE20_10)
                                                          0.00       0.21 f
  path/genblk1[15].path/path/in0[2] (mac_b20_g0_5)        0.00       0.21 f
  path/genblk1[15].path/path/mult_21/a[2] (mac_b20_g0_5_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[15].path/path/mult_21/U2223/Z (XOR2_X1)
                                                          0.07       0.29 f
  path/genblk1[15].path/path/mult_21/U1828/ZN (NAND2_X1)
                                                          0.04       0.32 r
  path/genblk1[15].path/path/mult_21/U1335/Z (BUF_X1)     0.05       0.37 r
  path/genblk1[15].path/path/mult_21/U1882/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[15].path/path/mult_21/U574/CO (FA_X1)      0.11       0.52 f
  path/genblk1[15].path/path/mult_21/U563/S (FA_X1)       0.15       0.66 r
  path/genblk1[15].path/path/mult_21/U561/CO (FA_X1)      0.07       0.73 r
  path/genblk1[15].path/path/mult_21/U552/S (FA_X1)       0.12       0.85 f
  path/genblk1[15].path/path/mult_21/U551/S (FA_X1)       0.14       0.99 r
  path/genblk1[15].path/path/mult_21/U1538/ZN (NOR2_X1)
                                                          0.02       1.01 f
  path/genblk1[15].path/path/mult_21/U1478/ZN (NOR2_X1)
                                                          0.06       1.08 r
  path/genblk1[15].path/path/mult_21/U1846/ZN (NAND2_X1)
                                                          0.04       1.12 f
  path/genblk1[15].path/path/mult_21/U1406/ZN (OAI21_X1)
                                                          0.05       1.17 r
  path/genblk1[15].path/path/mult_21/U1248/Z (BUF_X1)     0.05       1.21 r
  path/genblk1[15].path/path/mult_21/U2234/ZN (AOI21_X1)
                                                          0.03       1.25 f
  path/genblk1[15].path/path/mult_21/U1290/ZN (XNOR2_X1)
                                                          0.06       1.31 f
  path/genblk1[15].path/path/mult_21/product[27] (mac_b20_g0_5_DW_mult_tc_1)
                                                          0.00       1.31 f
  path/genblk1[15].path/path/add_27/A[27] (mac_b20_g0_5_DW01_add_1)
                                                          0.00       1.31 f
  path/genblk1[15].path/path/add_27/U454/ZN (NOR2_X1)     0.05       1.36 r
  path/genblk1[15].path/path/add_27/U813/ZN (OAI21_X1)
                                                          0.03       1.39 f
  path/genblk1[15].path/path/add_27/U745/ZN (AOI21_X1)
                                                          0.06       1.45 r
  path/genblk1[15].path/path/add_27/U826/ZN (OAI21_X1)
                                                          0.03       1.48 f
  path/genblk1[15].path/path/add_27/U838/ZN (AOI21_X1)
                                                          0.05       1.54 r
  path/genblk1[15].path/path/add_27/U754/ZN (OAI21_X1)
                                                          0.04       1.57 f
  path/genblk1[15].path/path/add_27/U459/Z (BUF_X2)       0.05       1.62 f
  path/genblk1[15].path/path/add_27/U837/ZN (AOI21_X1)
                                                          0.05       1.67 r
  path/genblk1[15].path/path/add_27/U460/ZN (XNOR2_X1)
                                                          0.06       1.73 r
  path/genblk1[15].path/path/add_27/SUM[38] (mac_b20_g0_5_DW01_add_1)
                                                          0.00       1.73 r
  path/genblk1[15].path/path/U12/ZN (INV_X1)              0.02       1.76 f
  path/genblk1[15].path/path/U13/ZN (NOR2_X1)             0.04       1.79 r
  path/genblk1[15].path/path/add_out_reg[38]/D (DFF_X2)
                                                          0.01       1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/genblk1[15].path/path/add_out_reg[38]/CK (DFF_X2)
                                                          0.00       1.70 r
  library setup time                                     -0.03       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
