# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 6852403294 # Weave simulation time
 time: # Simulator time breakdown
  init: 842546243
  bound: 38515616326
  weave: 8385215396
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 124684 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 1246842438 # Simulated unhalted cycles
   cCycles: 287241602 # Cycles due to contention stalls
   instrs: 1000001029 # Simulated instructions
   uops: 1001585808 # Retired micro-ops
   bbls: 111116493 # Basic blocks
   approxInstrs: 46 # Instrs with approx uop decoding
   mispredBranches: 483 # Mispredicted branches
   condBranches: 110785922 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 111186135 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 1566 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 252 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 29736 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 219000334 # Filtered GETS hits
   fhGETX: 100890213 # Filtered GETX hits
   hGETS: 3503841 # GETS hits
   hGETX: 3330173 # GETX hits
   mGETS: 146140 # GETS misses
   mGETXIM: 6891662 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 823385956 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 12007 # GETS hits
   hGETX: 2913 # GETX hits
   mGETS: 134385 # GETS misses
   mGETXIM: 6888749 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 101152 # Clean evictions (from lower level)
   PUTX: 6936138 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 767111260 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 52593 # GETS hits
   hGETX: 7779 # GETX hits
   mGETS: 81792 # GETS misses
   mGETXIM: 6880970 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 89188 # Clean evictions (from lower level)
   PUTX: 6929850 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 626648580 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 1750849 # Read requests
   wr: 1733630 # Write requests
   rdlat: 231929837 # Total latency experienced by read requests
   wrlat: 247719466 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 1062 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1726111
    14: 3011
    15: 2376
    16: 1373
    17: 284
    18: 141
    19: 123
    20: 139
    21: 88
    22: 126
    23: 102
    24: 113
    25: 270
    26: 35
    27: 142
    28: 227
    29: 25
    30: 24
    31: 24
    32: 68
    33: 3634
    34: 1136
    35: 1592
    36: 875
    37: 1827
    38: 3791
    39: 496
    40: 590
    41: 1366
    42: 562
    43: 84
    44: 27
    45: 20
    46: 7
    47: 20
    48: 17
    49: 3
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 1741254 # Read requests
   wr: 1724688 # Write requests
   rdlat: 230705475 # Total latency experienced by read requests
   wrlat: 246162136 # Total latency experienced by write requests
   rdhits: 3 # Read row hits
   wrhits: 929 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1719212
    14: 1856
    15: 1235
    16: 643
    17: 155
    18: 139
    19: 111
    20: 101
    21: 58
    22: 88
    23: 92
    24: 68
    25: 311
    26: 24
    27: 180
    28: 304
    29: 23
    30: 21
    31: 27
    32: 49
    33: 3473
    34: 1214
    35: 1839
    36: 1107
    37: 1862
    38: 3714
    39: 537
    40: 704
    41: 1327
    42: 639
    43: 99
    44: 10
    45: 11
    46: 6
    47: 6
    48: 7
    49: 1
    50: 0
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 1736050 # Read requests
   wr: 1716960 # Write requests
   rdlat: 229804753 # Total latency experienced by read requests
   wrlat: 244780693 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 835 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1717310
    14: 597
    15: 497
    16: 206
    17: 41
    18: 84
    19: 109
    20: 85
    21: 50
    22: 69
    23: 44
    24: 43
    25: 275
    26: 16
    27: 181
    28: 212
    29: 18
    30: 24
    31: 30
    32: 78
    33: 3785
    34: 1189
    35: 1624
    36: 904
    37: 1877
    38: 3611
    39: 458
    40: 566
    41: 1345
    42: 633
    43: 62
    44: 16
    45: 8
    46: 2
    47: 1
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 1734590 # Read requests
   wr: 1714909 # Write requests
   rdlat: 229566257 # Total latency experienced by read requests
   wrlat: 244240681 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 747 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1716893
    14: 217
    15: 240
    16: 126
    17: 16
    18: 29
    19: 61
    20: 64
    21: 16
    22: 19
    23: 12
    24: 20
    25: 249
    26: 18
    27: 166
    28: 288
    29: 32
    30: 21
    31: 25
    32: 53
    33: 3492
    34: 1156
    35: 1688
    36: 949
    37: 1786
    38: 3806
    39: 529
    40: 598
    41: 1328
    42: 615
    43: 68
    44: 7
    45: 2
    46: 0
    47: 1
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 124684
  rqSzHist: # Run queue size histogram
   0: 124684
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 1246842438
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 1000001029
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
