{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597572016275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597572016290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 16 13:00:16 2020 " "Processing started: Sun Aug 16 13:00:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597572016290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572016290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SV1Exs -c SV1Exs " "Command: quartus_map --read_settings_files=on --write_settings_files=off SV1Exs -c SV1Exs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572016290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597572017496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597572017497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_2to1_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_2to1_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_if " "Found entity 1: mux_2to1_if" {  } { { "rtl/mux_2to1_if.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/mux_2to1_if.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_4to1_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_4to1_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_if " "Found entity 1: mux_4to1_if" {  } { { "rtl/mux_4to1_if.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/mux_4to1_if.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_4to1_case.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_4to1_case.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_case " "Found entity 1: mux_4to1_case" {  } { { "rtl/mux_4to1_case.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/mux_4to1_case.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_16to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_16to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16to1 " "Found entity 1: mux_16to1" {  } { { "rtl/mux_16to1.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/mux_16to1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "rtl/simple_up_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jmp_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jmp_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jmp_counter " "Found entity 1: jmp_counter" {  } { { "rtl/jmp_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/jmp_counter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "rtl/hexss.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/hexss.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "rtl/up_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "rtl/comparator.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/comparator.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/inflating_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/inflating_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inflating_counter " "Found entity 1: inflating_counter" {  } { { "rtl/inflating_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/inflating_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/inflating_cnt_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/inflating_cnt_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 inflating_cnt_top " "Found entity 1: inflating_cnt_top" {  } { { "rtl/inflating_cnt_top.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/inflating_cnt_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "rtl/one_sec_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/one_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597572033106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572033106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inflating_cnt_top " "Elaborating entity \"inflating_cnt_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597572033149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter one_sec_counter:inst3 " "Elaborating entity \"one_sec_counter\" for hierarchy \"one_sec_counter:inst3\"" {  } { { "rtl/inflating_cnt_top.bdf" "inst3" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/inflating_cnt_top.bdf" { { 392 688 848 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597572033151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inflating_counter inflating_counter:inst " "Elaborating entity \"inflating_counter\" for hierarchy \"inflating_counter:inst\"" {  } { { "rtl/inflating_cnt_top.bdf" "inst" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/inflating_cnt_top.bdf" { { 240 736 928 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597572033173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter inflating_counter:inst\|up_counter:fastC " "Elaborating entity \"up_counter\" for hierarchy \"inflating_counter:inst\|up_counter:fastC\"" {  } { { "rtl/inflating_counter.sv" "fastC" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/inflating_counter.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597572033175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_counter.sv(30) " "Verilog HDL assignment warning at up_counter.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "rtl/up_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/up_counter.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597572033178 "|inflating_counter|up_counter:fastC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator inflating_counter:inst\|comparator:cmp " "Elaborating entity \"comparator\" for hierarchy \"inflating_counter:inst\|comparator:cmp\"" {  } { { "rtl/inflating_counter.sv" "cmp" { Text "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/inflating_counter.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597572033180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss hexss:inst4 " "Elaborating entity \"hexss\" for hierarchy \"hexss:inst4\"" {  } { { "rtl/inflating_cnt_top.bdf" "inst4" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/2/SV1Schematics/rtl/inflating_cnt_top.bdf" { { 120 1192 1368 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597572033183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597572034167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597572035073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597572035073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597572035178 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597572035178 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597572035178 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597572035178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597572035215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 16 13:00:35 2020 " "Processing ended: Sun Aug 16 13:00:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597572035215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597572035215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597572035215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597572035215 ""}
