# CPU
This 5-stage, 50 Mhz Processor was built in Verilog and tested for timing on an FPGA in Vivado. This 32-bit CPU utilizes some efficient operations such as Carry-Lookahead addition and 2-layered Booth's algorithm multiplication.
